INFO-FLOW: Workspace /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution opened at Mon Dec 02 12:52:24 EST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xczu9eg-ffvb1156-2-i 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-i 
Execute       create_platform xczu9eg-ffvb1156-2-i -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-i'
Command       create_platform done; 1.96 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.14 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     source opt.tcl 
INFO: [HLS 200-1510] Running: source opt.tcl
Execute       set_directive_resource -core RAM_1P k2mm A 
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P k2mm A 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
Execute       set_directive_resource -core RAM_1P k2mm B 
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P k2mm B 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
Execute       set_directive_resource -core RAM_1P k2mm C 
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P k2mm C 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
Execute       set_directive_resource -core RAM_1P k2mm D 
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P k2mm D 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
Execute       set_directive_interface -mode ap_fifo k2mm E_out 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo k2mm E_out 
Execute       set_directive_pipeline k2mm/lprd_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline k2mm/lprd_2 
Execute       set_directive_pipeline k2mm/lpwr_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline k2mm/lpwr_2 
Execute       set_directive_pipeline k2mm/lp3 
INFO: [HLS 200-1510] Running: set_directive_pipeline k2mm/lp3 
Execute       set_directive_unroll -factor 4 k2mm/lp3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 k2mm/lp3 
Execute       set_directive_pipeline k2mm/lp8 
INFO: [HLS 200-1510] Running: set_directive_pipeline k2mm/lp8 
Execute       set_directive_unroll -factor 4 k2mm/lp8 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 k2mm/lp8 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 292.723 MB.
Execute         set_directive_top k2mm -name=k2mm 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/k2mm.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/k2mm.c as C
Execute         ap_part_info -name xczu9eg-ffvb1156-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang src/k2mm.c -foptimization-record-file=/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-i > /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.c.clang.out.log 2> /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-i > /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/clang.out.log 2> /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c std=gnu99 -target fpga  -directive=/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/.systemc_flag -fix-errors /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c std=gnu99 -target fpga  -directive=/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/all.directive.json -fix-errors /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c.clang-tidy.loop-label.out.log 2> /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c.xilinx-dataflow-lawyer.diag.yml /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu9eg-ffvb1156-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-i > /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c.clang.out.log 2> /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.pp.0.c.clang.err.log
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/opt.tcl:1:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/opt.tcl:2:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/opt.tcl:3:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/opt.tcl:4:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.75 seconds. Elapsed time: 2.17 seconds; current allocated memory: 295.820 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.0.bc -args  "/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.g.bc -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.0.bc > /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.1.lower.bc > /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.2.m1.bc > /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 3.62 sec.
Execute         run_link_or_opt -opt -out /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=k2mm -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=k2mm -reflow-float-conversion -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.96 sec.
Execute         run_link_or_opt -out /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.4.m2.bc > /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=k2mm 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=k2mm -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=k2mm -mllvm -hls-db-dir -mllvm /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-i 2> /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 256 Compile/Link /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 241 Unroll/Inline (step 1) /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 241 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 193 Unroll/Inline (step 2) /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 193 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 175 Unroll/Inline (step 3) /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 175 Unroll/Inline (step 4) /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 176 Array/Struct (step 1) /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 176 Array/Struct (step 2) /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 176 Array/Struct (step 3) /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 176 Array/Struct (step 4) /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 178 Array/Struct (step 5) /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 178 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 176 Performance (step 1) /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 548 Performance (step 2) /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 548 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,250 Performance (step 3) /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,250 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,015 Performance (step 4) /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,015 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,019 HW Transforms (step 1) /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,019 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,062 HW Transforms (step 2) /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,062 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/opt.tcl:1:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/opt.tcl:2:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/opt.tcl:3:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/opt.tcl:4:9)
INFO: [HLS 214-188] Unrolling loop 'lp8' (src/k2mm.c:44:14) in function 'k2mm' partially with a factor of 4 (src/k2mm.c:5:0)
INFO: [HLS 214-188] Unrolling loop 'lp3' (src/k2mm.c:29:15) in function 'k2mm' partially with a factor of 4 (src/k2mm.c:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< lp5> at src/k2mm.c:36:14 
INFO: [HLS 214-291] Loop 'lp6' is marked as complete unroll implied by the pipeline pragma (src/k2mm.c:37:15)
INFO: [HLS 214-186] Unrolling loop 'lp6' (src/k2mm.c:37:15) in function 'k2mm' completely with a factor of 64 (src/k2mm.c:5:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=2' for array 'buff_A' due to pipeline pragma (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/opt.tcl:10:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'buff_B' due to pipeline pragma (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/opt.tcl:10:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'buff_C' due to pipeline pragma (src/k2mm.c:9:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=2' for array 'buff_D' due to pipeline pragma (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/opt.tcl:13:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=2' for array 'buff_E_out' due to pipeline pragma (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/opt.tcl:13:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'tmp1' due to pipeline pragma (src/k2mm.c:12:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=2' for array 'tmp2' due to pipeline pragma (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/opt.tcl:13:9)
INFO: [HLS 214-248] Applying array_partition to 'buff_A': Cyclic partitioning with factor 2 on dimension 2. (src/k2mm.c:7:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_B': Cyclic partitioning with factor 2 on dimension 1. (src/k2mm.c:8:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_C': Complete partitioning on dimension 1. (src/k2mm.c:9:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_D': Cyclic partitioning with factor 2 on dimension 2. (src/k2mm.c:10:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_E_out': Cyclic partitioning with factor 2 on dimension 2. (src/k2mm.c:11:11)
INFO: [HLS 214-248] Applying array_partition to 'tmp1': Complete partitioning on dimension 2. (src/k2mm.c:12:11)
INFO: [HLS 214-248] Applying array_partition to 'tmp2': Cyclic partitioning with factor 2 on dimension 2. (src/k2mm.c:13:11)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'E_out' (src/k2mm.c:5:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.93 seconds. CPU system time: 0.47 seconds. Elapsed time: 10.18 seconds; current allocated memory: 297.621 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 297.621 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top k2mm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.0.bc -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 301.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.1.bc -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.2.prechk.bc -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 302.719 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.g.1.bc to /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.o.1.bc -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.4 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.o.1.tmp.bc -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 334.230 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.o.2.bc -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'lprd_1'(src/k2mm.c:15:13) and 'lprd_2'(src/k2mm.c:16:17) in function 'k2mm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lp4'(src/k2mm.c:35:10) and 'lp5'(src/k2mm.c:36:14) in function 'k2mm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lp7'(src/k2mm.c:43:10) and 'lp8'(src/k2mm.c:44:14) in function 'k2mm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lpwr_1'(src/k2mm.c:50:13) and 'lpwr_2'(src/k2mm.c:51:17) in function 'k2mm' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'lprd_1' (src/k2mm.c:15:13) in function 'k2mm'.
WARNING: [HLS 200-960] Cannot flatten loop 'lp2' (src/k2mm.c:28:14) in function 'k2mm' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'lp1' (src/k2mm.c:27:10) in function 'k2mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp4' (src/k2mm.c:35:10) in function 'k2mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp7' (src/k2mm.c:43:10) in function 'k2mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lpwr_1' (src/k2mm.c:50:13) in function 'k2mm'.
Execute             auto_get_db
Command           transform done; 0.55 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 379.285 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.45 sec.
Command       elaborate done; 13.84 sec.
Execute       ap_eval exec zip -j /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'k2mm' ...
Execute         ap_set_top_model k2mm 
Execute         get_model_list k2mm -filter all-wo-channel -topdown 
Execute         preproc_iomode -model k2mm 
Execute         preproc_iomode -model k2mm_Pipeline_lpwr_1_lpwr_2 
Execute         preproc_iomode -model k2mm_Pipeline_lp7_lp8 
Execute         preproc_iomode -model k2mm_Pipeline_lp4_lp5 
Execute         preproc_iomode -model k2mm_Pipeline_lp3 
Execute         preproc_iomode -model k2mm_Pipeline_lprd_1_lprd_2 
Execute         get_model_list k2mm -filter all-wo-channel 
INFO-FLOW: Model list for configure: k2mm_Pipeline_lprd_1_lprd_2 k2mm_Pipeline_lp3 k2mm_Pipeline_lp4_lp5 k2mm_Pipeline_lp7_lp8 k2mm_Pipeline_lpwr_1_lpwr_2 k2mm
INFO-FLOW: Configuring Module : k2mm_Pipeline_lprd_1_lprd_2 ...
Execute         set_default_model k2mm_Pipeline_lprd_1_lprd_2 
Execute         apply_spec_resource_limit k2mm_Pipeline_lprd_1_lprd_2 
INFO-FLOW: Configuring Module : k2mm_Pipeline_lp3 ...
Execute         set_default_model k2mm_Pipeline_lp3 
Execute         apply_spec_resource_limit k2mm_Pipeline_lp3 
INFO-FLOW: Configuring Module : k2mm_Pipeline_lp4_lp5 ...
Execute         set_default_model k2mm_Pipeline_lp4_lp5 
Execute         apply_spec_resource_limit k2mm_Pipeline_lp4_lp5 
INFO-FLOW: Configuring Module : k2mm_Pipeline_lp7_lp8 ...
Execute         set_default_model k2mm_Pipeline_lp7_lp8 
Execute         apply_spec_resource_limit k2mm_Pipeline_lp7_lp8 
INFO-FLOW: Configuring Module : k2mm_Pipeline_lpwr_1_lpwr_2 ...
Execute         set_default_model k2mm_Pipeline_lpwr_1_lpwr_2 
Execute         apply_spec_resource_limit k2mm_Pipeline_lpwr_1_lpwr_2 
INFO-FLOW: Configuring Module : k2mm ...
Execute         set_default_model k2mm 
Execute         apply_spec_resource_limit k2mm 
INFO-FLOW: Model list for preprocess: k2mm_Pipeline_lprd_1_lprd_2 k2mm_Pipeline_lp3 k2mm_Pipeline_lp4_lp5 k2mm_Pipeline_lp7_lp8 k2mm_Pipeline_lpwr_1_lpwr_2 k2mm
INFO-FLOW: Preprocessing Module: k2mm_Pipeline_lprd_1_lprd_2 ...
Execute         set_default_model k2mm_Pipeline_lprd_1_lprd_2 
Execute         cdfg_preprocess -model k2mm_Pipeline_lprd_1_lprd_2 
Execute         rtl_gen_preprocess k2mm_Pipeline_lprd_1_lprd_2 
INFO-FLOW: Preprocessing Module: k2mm_Pipeline_lp3 ...
Execute         set_default_model k2mm_Pipeline_lp3 
Execute         cdfg_preprocess -model k2mm_Pipeline_lp3 
Execute         rtl_gen_preprocess k2mm_Pipeline_lp3 
INFO-FLOW: Preprocessing Module: k2mm_Pipeline_lp4_lp5 ...
Execute         set_default_model k2mm_Pipeline_lp4_lp5 
Execute         cdfg_preprocess -model k2mm_Pipeline_lp4_lp5 
Execute         rtl_gen_preprocess k2mm_Pipeline_lp4_lp5 
INFO-FLOW: Preprocessing Module: k2mm_Pipeline_lp7_lp8 ...
Execute         set_default_model k2mm_Pipeline_lp7_lp8 
Execute         cdfg_preprocess -model k2mm_Pipeline_lp7_lp8 
Execute         rtl_gen_preprocess k2mm_Pipeline_lp7_lp8 
INFO-FLOW: Preprocessing Module: k2mm_Pipeline_lpwr_1_lpwr_2 ...
Execute         set_default_model k2mm_Pipeline_lpwr_1_lpwr_2 
Execute         cdfg_preprocess -model k2mm_Pipeline_lpwr_1_lpwr_2 
Execute         rtl_gen_preprocess k2mm_Pipeline_lpwr_1_lpwr_2 
INFO-FLOW: Preprocessing Module: k2mm ...
Execute         set_default_model k2mm 
Execute         cdfg_preprocess -model k2mm 
Execute         rtl_gen_preprocess k2mm 
INFO-FLOW: Model list for synthesis: k2mm_Pipeline_lprd_1_lprd_2 k2mm_Pipeline_lp3 k2mm_Pipeline_lp4_lp5 k2mm_Pipeline_lp7_lp8 k2mm_Pipeline_lpwr_1_lpwr_2 k2mm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2mm_Pipeline_lprd_1_lprd_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model k2mm_Pipeline_lprd_1_lprd_2 
Execute         schedule -model k2mm_Pipeline_lprd_1_lprd_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lprd_1_lprd_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lprd_1_lprd_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 386.062 MB.
Execute         syn_report -verbosereport -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lprd_1_lprd_2.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         db_write -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lprd_1_lprd_2.sched.adb -f 
INFO-FLOW: Finish scheduling k2mm_Pipeline_lprd_1_lprd_2.
Execute         set_default_model k2mm_Pipeline_lprd_1_lprd_2 
Execute         bind -model k2mm_Pipeline_lprd_1_lprd_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 386.062 MB.
Execute         syn_report -verbosereport -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lprd_1_lprd_2.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         db_write -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lprd_1_lprd_2.bind.adb -f 
INFO-FLOW: Finish binding k2mm_Pipeline_lprd_1_lprd_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2mm_Pipeline_lp3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model k2mm_Pipeline_lp3 
Execute         schedule -model k2mm_Pipeline_lp3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp3'.
WARNING: [HLS 200-880] The II Violation in module 'k2mm_Pipeline_lp3' (loop 'lp3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add_3', src/k2mm.c:30) and 'fadd' operation 32 bit ('add', src/k2mm.c:30).
WARNING: [HLS 200-880] The II Violation in module 'k2mm_Pipeline_lp3' (loop 'lp3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add_3', src/k2mm.c:30) and 'fadd' operation 32 bit ('add', src/k2mm.c:30).
WARNING: [HLS 200-880] The II Violation in module 'k2mm_Pipeline_lp3' (loop 'lp3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add_3', src/k2mm.c:30) and 'fadd' operation 32 bit ('add', src/k2mm.c:30).
WARNING: [HLS 200-880] The II Violation in module 'k2mm_Pipeline_lp3' (loop 'lp3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add_3', src/k2mm.c:30) and 'fadd' operation 32 bit ('add', src/k2mm.c:30).
WARNING: [HLS 200-880] The II Violation in module 'k2mm_Pipeline_lp3' (loop 'lp3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add_3', src/k2mm.c:30) and 'fadd' operation 32 bit ('add', src/k2mm.c:30).
WARNING: [HLS 200-880] The II Violation in module 'k2mm_Pipeline_lp3' (loop 'lp3'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add_3', src/k2mm.c:30) and 'fadd' operation 32 bit ('add', src/k2mm.c:30).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 24, loop 'lp3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 386.062 MB.
Execute         syn_report -verbosereport -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp3.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         db_write -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp3.sched.adb -f 
INFO-FLOW: Finish scheduling k2mm_Pipeline_lp3.
Execute         set_default_model k2mm_Pipeline_lp3 
Execute         bind -model k2mm_Pipeline_lp3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 386.062 MB.
Execute         syn_report -verbosereport -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp3.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         db_write -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp3.bind.adb -f 
INFO-FLOW: Finish binding k2mm_Pipeline_lp3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2mm_Pipeline_lp4_lp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model k2mm_Pipeline_lp4_lp5 
Execute         schedule -model k2mm_Pipeline_lp4_lp5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp4_lp5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 262, loop 'lp4_lp5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.73 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 389.070 MB.
Execute         syn_report -verbosereport -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp4_lp5.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         db_write -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp4_lp5.sched.adb -f 
INFO-FLOW: Finish scheduling k2mm_Pipeline_lp4_lp5.
Execute         set_default_model k2mm_Pipeline_lp4_lp5 
Execute         bind -model k2mm_Pipeline_lp4_lp5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 389.609 MB.
Execute         syn_report -verbosereport -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp4_lp5.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         db_write -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp4_lp5.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding k2mm_Pipeline_lp4_lp5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2mm_Pipeline_lp7_lp8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model k2mm_Pipeline_lp7_lp8 
Execute         schedule -model k2mm_Pipeline_lp7_lp8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp7_lp8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'lp7_lp8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 391.242 MB.
Execute         syn_report -verbosereport -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp7_lp8.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         db_write -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp7_lp8.sched.adb -f 
INFO-FLOW: Finish scheduling k2mm_Pipeline_lp7_lp8.
Execute         set_default_model k2mm_Pipeline_lp7_lp8 
Execute         bind -model k2mm_Pipeline_lp7_lp8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 391.500 MB.
Execute         syn_report -verbosereport -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp7_lp8.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         db_write -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp7_lp8.bind.adb -f 
INFO-FLOW: Finish binding k2mm_Pipeline_lp7_lp8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2mm_Pipeline_lpwr_1_lpwr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model k2mm_Pipeline_lpwr_1_lpwr_2 
Execute         schedule -model k2mm_Pipeline_lpwr_1_lpwr_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lpwr_1_lpwr_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lpwr_1_lpwr_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 391.781 MB.
Execute         syn_report -verbosereport -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lpwr_1_lpwr_2.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         db_write -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lpwr_1_lpwr_2.sched.adb -f 
INFO-FLOW: Finish scheduling k2mm_Pipeline_lpwr_1_lpwr_2.
Execute         set_default_model k2mm_Pipeline_lpwr_1_lpwr_2 
Execute         bind -model k2mm_Pipeline_lpwr_1_lpwr_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 391.988 MB.
Execute         syn_report -verbosereport -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lpwr_1_lpwr_2.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         db_write -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lpwr_1_lpwr_2.bind.adb -f 
INFO-FLOW: Finish binding k2mm_Pipeline_lpwr_1_lpwr_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model k2mm 
Execute         schedule -model k2mm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 396.949 MB.
Execute         syn_report -verbosereport -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.verbose.sched.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         db_write -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.sched.adb -f 
INFO-FLOW: Finish scheduling k2mm.
Execute         set_default_model k2mm 
Execute         bind -model k2mm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 396.949 MB.
Execute         syn_report -verbosereport -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.verbose.bind.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         db_write -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.bind.adb -f 
INFO-FLOW: Finish binding k2mm.
Execute         get_model_list k2mm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess k2mm_Pipeline_lprd_1_lprd_2 
Execute         rtl_gen_preprocess k2mm_Pipeline_lp3 
Execute         rtl_gen_preprocess k2mm_Pipeline_lp4_lp5 
Execute         rtl_gen_preprocess k2mm_Pipeline_lp7_lp8 
Execute         rtl_gen_preprocess k2mm_Pipeline_lpwr_1_lpwr_2 
Execute         rtl_gen_preprocess k2mm 
INFO-FLOW: Model list for RTL generation: k2mm_Pipeline_lprd_1_lprd_2 k2mm_Pipeline_lp3 k2mm_Pipeline_lp4_lp5 k2mm_Pipeline_lp7_lp8 k2mm_Pipeline_lpwr_1_lpwr_2 k2mm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2mm_Pipeline_lprd_1_lprd_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model k2mm_Pipeline_lprd_1_lprd_2 -top_prefix k2mm_ -sub_prefix k2mm_ -mg_file /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lprd_1_lprd_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k2mm_Pipeline_lprd_1_lprd_2' pipeline 'lprd_1_lprd_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2mm_Pipeline_lprd_1_lprd_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 398.414 MB.
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.rtl_wrap.cfg.tcl 
Execute         gen_rtl k2mm_Pipeline_lprd_1_lprd_2 -style xilinx -f -lang vhdl -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/vhdl/k2mm_k2mm_Pipeline_lprd_1_lprd_2 
Execute         gen_rtl k2mm_Pipeline_lprd_1_lprd_2 -style xilinx -f -lang vlog -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/verilog/k2mm_k2mm_Pipeline_lprd_1_lprd_2 
Execute         syn_report -csynth -model k2mm_Pipeline_lprd_1_lprd_2 -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/k2mm_Pipeline_lprd_1_lprd_2_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         syn_report -rtlxml -model k2mm_Pipeline_lprd_1_lprd_2 -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/k2mm_Pipeline_lprd_1_lprd_2_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         syn_report -verbosereport -model k2mm_Pipeline_lprd_1_lprd_2 -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lprd_1_lprd_2.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         db_write -model k2mm_Pipeline_lprd_1_lprd_2 -f -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lprd_1_lprd_2.adb 
Execute         db_write -model k2mm_Pipeline_lprd_1_lprd_2 -bindview -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info k2mm_Pipeline_lprd_1_lprd_2 -p /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lprd_1_lprd_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2mm_Pipeline_lp3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model k2mm_Pipeline_lp3 -top_prefix k2mm_ -sub_prefix k2mm_ -mg_file /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k2mm_Pipeline_lp3' pipeline 'lp3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2mm_Pipeline_lp3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 407.734 MB.
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.rtl_wrap.cfg.tcl 
Execute         gen_rtl k2mm_Pipeline_lp3 -style xilinx -f -lang vhdl -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/vhdl/k2mm_k2mm_Pipeline_lp3 
Execute         gen_rtl k2mm_Pipeline_lp3 -style xilinx -f -lang vlog -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/verilog/k2mm_k2mm_Pipeline_lp3 
Execute         syn_report -csynth -model k2mm_Pipeline_lp3 -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/k2mm_Pipeline_lp3_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         syn_report -rtlxml -model k2mm_Pipeline_lp3 -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/k2mm_Pipeline_lp3_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         syn_report -verbosereport -model k2mm_Pipeline_lp3 -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp3.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         db_write -model k2mm_Pipeline_lp3 -f -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp3.adb 
Execute         db_write -model k2mm_Pipeline_lp3 -bindview -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info k2mm_Pipeline_lp3 -p /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2mm_Pipeline_lp4_lp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model k2mm_Pipeline_lp4_lp5 -top_prefix k2mm_ -sub_prefix k2mm_ -mg_file /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp4_lp5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k2mm_Pipeline_lp4_lp5' pipeline 'lp4_lp5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'k2mm_Pipeline_lp4_lp5' is 46364 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2mm_Pipeline_lp4_lp5'.
Command         create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 423.762 MB.
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.rtl_wrap.cfg.tcl 
Execute         gen_rtl k2mm_Pipeline_lp4_lp5 -style xilinx -f -lang vhdl -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/vhdl/k2mm_k2mm_Pipeline_lp4_lp5 
Execute         gen_rtl k2mm_Pipeline_lp4_lp5 -style xilinx -f -lang vlog -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/verilog/k2mm_k2mm_Pipeline_lp4_lp5 
Execute         syn_report -csynth -model k2mm_Pipeline_lp4_lp5 -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/k2mm_Pipeline_lp4_lp5_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         syn_report -rtlxml -model k2mm_Pipeline_lp4_lp5 -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/k2mm_Pipeline_lp4_lp5_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         syn_report -verbosereport -model k2mm_Pipeline_lp4_lp5 -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp4_lp5.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -model k2mm_Pipeline_lp4_lp5 -f -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp4_lp5.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model k2mm_Pipeline_lp4_lp5 -bindview -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info k2mm_Pipeline_lp4_lp5 -p /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp4_lp5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2mm_Pipeline_lp7_lp8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model k2mm_Pipeline_lp7_lp8 -top_prefix k2mm_ -sub_prefix k2mm_ -mg_file /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp7_lp8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k2mm_Pipeline_lp7_lp8' pipeline 'lp7_lp8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2mm_Pipeline_lp7_lp8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 436.680 MB.
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.rtl_wrap.cfg.tcl 
Execute         gen_rtl k2mm_Pipeline_lp7_lp8 -style xilinx -f -lang vhdl -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/vhdl/k2mm_k2mm_Pipeline_lp7_lp8 
Execute         gen_rtl k2mm_Pipeline_lp7_lp8 -style xilinx -f -lang vlog -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/verilog/k2mm_k2mm_Pipeline_lp7_lp8 
Execute         syn_report -csynth -model k2mm_Pipeline_lp7_lp8 -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/k2mm_Pipeline_lp7_lp8_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         syn_report -rtlxml -model k2mm_Pipeline_lp7_lp8 -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/k2mm_Pipeline_lp7_lp8_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         syn_report -verbosereport -model k2mm_Pipeline_lp7_lp8 -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp7_lp8.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         db_write -model k2mm_Pipeline_lp7_lp8 -f -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp7_lp8.adb 
Execute         db_write -model k2mm_Pipeline_lp7_lp8 -bindview -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info k2mm_Pipeline_lp7_lp8 -p /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp7_lp8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2mm_Pipeline_lpwr_1_lpwr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model k2mm_Pipeline_lpwr_1_lpwr_2 -top_prefix k2mm_ -sub_prefix k2mm_ -mg_file /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lpwr_1_lpwr_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'k2mm_Pipeline_lpwr_1_lpwr_2' pipeline 'lpwr_1_lpwr_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2mm_Pipeline_lpwr_1_lpwr_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 436.680 MB.
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.rtl_wrap.cfg.tcl 
Execute         gen_rtl k2mm_Pipeline_lpwr_1_lpwr_2 -style xilinx -f -lang vhdl -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/vhdl/k2mm_k2mm_Pipeline_lpwr_1_lpwr_2 
Execute         gen_rtl k2mm_Pipeline_lpwr_1_lpwr_2 -style xilinx -f -lang vlog -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/verilog/k2mm_k2mm_Pipeline_lpwr_1_lpwr_2 
Execute         syn_report -csynth -model k2mm_Pipeline_lpwr_1_lpwr_2 -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/k2mm_Pipeline_lpwr_1_lpwr_2_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         syn_report -rtlxml -model k2mm_Pipeline_lpwr_1_lpwr_2 -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/k2mm_Pipeline_lpwr_1_lpwr_2_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         syn_report -verbosereport -model k2mm_Pipeline_lpwr_1_lpwr_2 -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lpwr_1_lpwr_2.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         db_write -model k2mm_Pipeline_lpwr_1_lpwr_2 -f -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lpwr_1_lpwr_2.adb 
Execute         db_write -model k2mm_Pipeline_lpwr_1_lpwr_2 -bindview -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info k2mm_Pipeline_lpwr_1_lpwr_2 -p /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lpwr_1_lpwr_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model k2mm -top_prefix  -sub_prefix k2mm_ -mg_file /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/D' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k2mm/E_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'k2mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2mm'.
INFO: [RTMG 210-278] Implementing memory 'k2mm_buff_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2mm_buff_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2mm_buff_E_out_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 446.113 MB.
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.rtl_wrap.cfg.tcl 
Execute         gen_rtl k2mm -istop -style xilinx -f -lang vhdl -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/vhdl/k2mm 
Execute         gen_rtl k2mm -istop -style xilinx -f -lang vlog -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/verilog/k2mm 
Execute         syn_report -csynth -model k2mm -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/k2mm_csynth.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         syn_report -rtlxml -model k2mm -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/k2mm_csynth.xml 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         syn_report -verbosereport -model k2mm -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.verbose.rpt 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         db_write -model k2mm -f -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.adb 
Execute         db_write -model k2mm -bindview -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info k2mm -p /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm 
Execute         export_constraint_db -f -tool general -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.constraint.tcl 
Execute         syn_report -designview -model k2mm -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.design.xml 
Execute         syn_report -csynthDesign -model k2mm -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth.rpt -MHOut /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu9eg-ffvb1156-2-i 
Execute             ap_family_info -name xczu9eg-ffvb1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu9eg-ffvb1156-2-i -data family 
Execute         syn_report -wcfg -model k2mm -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model k2mm -o /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.protoinst 
Execute         sc_get_clocks k2mm 
Execute         sc_get_portdomain k2mm 
INFO-FLOW: Model list for RTL component generation: k2mm_Pipeline_lprd_1_lprd_2 k2mm_Pipeline_lp3 k2mm_Pipeline_lp4_lp5 k2mm_Pipeline_lp7_lp8 k2mm_Pipeline_lpwr_1_lpwr_2 k2mm
INFO-FLOW: Handling components in module [k2mm_Pipeline_lprd_1_lprd_2] ... 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lprd_1_lprd_2.compgen.tcl 
INFO-FLOW: Found component k2mm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model k2mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [k2mm_Pipeline_lp3] ... 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp3.compgen.tcl 
INFO-FLOW: Found component k2mm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model k2mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [k2mm_Pipeline_lp4_lp5] ... 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp4_lp5.compgen.tcl 
INFO-FLOW: Found component k2mm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model k2mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [k2mm_Pipeline_lp7_lp8] ... 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp7_lp8.compgen.tcl 
INFO-FLOW: Found component k2mm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model k2mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [k2mm_Pipeline_lpwr_1_lpwr_2] ... 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lpwr_1_lpwr_2.compgen.tcl 
INFO-FLOW: Found component k2mm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model k2mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [k2mm] ... 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.compgen.tcl 
INFO-FLOW: Found component k2mm_sparsemux_129_6_32_1_1.
INFO-FLOW: Append model k2mm_sparsemux_129_6_32_1_1
INFO-FLOW: Found component k2mm_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model k2mm_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component k2mm_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model k2mm_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component k2mm_buff_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model k2mm_buff_A_RAM_AUTO_1R1W
INFO-FLOW: Found component k2mm_buff_C_RAM_AUTO_1R1W.
INFO-FLOW: Append model k2mm_buff_C_RAM_AUTO_1R1W
INFO-FLOW: Found component k2mm_buff_E_out_RAM_AUTO_1R1W.
INFO-FLOW: Append model k2mm_buff_E_out_RAM_AUTO_1R1W
INFO-FLOW: Append model k2mm_Pipeline_lprd_1_lprd_2
INFO-FLOW: Append model k2mm_Pipeline_lp3
INFO-FLOW: Append model k2mm_Pipeline_lp4_lp5
INFO-FLOW: Append model k2mm_Pipeline_lp7_lp8
INFO-FLOW: Append model k2mm_Pipeline_lpwr_1_lpwr_2
INFO-FLOW: Append model k2mm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: k2mm_flow_control_loop_pipe_sequential_init k2mm_flow_control_loop_pipe_sequential_init k2mm_flow_control_loop_pipe_sequential_init k2mm_flow_control_loop_pipe_sequential_init k2mm_flow_control_loop_pipe_sequential_init k2mm_sparsemux_129_6_32_1_1 k2mm_fadd_32ns_32ns_32_4_full_dsp_1 k2mm_fmul_32ns_32ns_32_3_max_dsp_1 k2mm_buff_A_RAM_AUTO_1R1W k2mm_buff_C_RAM_AUTO_1R1W k2mm_buff_E_out_RAM_AUTO_1R1W k2mm_Pipeline_lprd_1_lprd_2 k2mm_Pipeline_lp3 k2mm_Pipeline_lp4_lp5 k2mm_Pipeline_lp7_lp8 k2mm_Pipeline_lpwr_1_lpwr_2 k2mm
INFO-FLOW: Generating /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model k2mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model k2mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model k2mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model k2mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model k2mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model k2mm_sparsemux_129_6_32_1_1
INFO-FLOW: To file: write model k2mm_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model k2mm_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model k2mm_buff_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model k2mm_buff_C_RAM_AUTO_1R1W
INFO-FLOW: To file: write model k2mm_buff_E_out_RAM_AUTO_1R1W
INFO-FLOW: To file: write model k2mm_Pipeline_lprd_1_lprd_2
INFO-FLOW: To file: write model k2mm_Pipeline_lp3
INFO-FLOW: To file: write model k2mm_Pipeline_lp4_lp5
INFO-FLOW: To file: write model k2mm_Pipeline_lp7_lp8
INFO-FLOW: To file: write model k2mm_Pipeline_lpwr_1_lpwr_2
INFO-FLOW: To file: write model k2mm
INFO-FLOW: Generating /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/vhdl' dstVlogDir='/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/vlog' tclDir='/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db' modelList='k2mm_flow_control_loop_pipe_sequential_init
k2mm_flow_control_loop_pipe_sequential_init
k2mm_flow_control_loop_pipe_sequential_init
k2mm_flow_control_loop_pipe_sequential_init
k2mm_flow_control_loop_pipe_sequential_init
k2mm_sparsemux_129_6_32_1_1
k2mm_fadd_32ns_32ns_32_4_full_dsp_1
k2mm_fmul_32ns_32ns_32_3_max_dsp_1
k2mm_buff_A_RAM_AUTO_1R1W
k2mm_buff_C_RAM_AUTO_1R1W
k2mm_buff_E_out_RAM_AUTO_1R1W
k2mm_Pipeline_lprd_1_lprd_2
k2mm_Pipeline_lp3
k2mm_Pipeline_lp4_lp5
k2mm_Pipeline_lp7_lp8
k2mm_Pipeline_lpwr_1_lpwr_2
k2mm
' expOnly='0'
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-i -data info -quiet 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lprd_1_lprd_2.compgen.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp3.compgen.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp4_lp5.compgen.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp7_lp8.compgen.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lpwr_1_lpwr_2.compgen.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.55 seconds; current allocated memory: 458.250 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='k2mm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='k2mm_flow_control_loop_pipe_sequential_init
k2mm_flow_control_loop_pipe_sequential_init
k2mm_flow_control_loop_pipe_sequential_init
k2mm_flow_control_loop_pipe_sequential_init
k2mm_flow_control_loop_pipe_sequential_init
k2mm_sparsemux_129_6_32_1_1
k2mm_fadd_32ns_32ns_32_4_full_dsp_1
k2mm_fmul_32ns_32ns_32_3_max_dsp_1
k2mm_buff_A_RAM_AUTO_1R1W
k2mm_buff_C_RAM_AUTO_1R1W
k2mm_buff_E_out_RAM_AUTO_1R1W
k2mm_Pipeline_lprd_1_lprd_2
k2mm_Pipeline_lp3
k2mm_Pipeline_lp4_lp5
k2mm_Pipeline_lp7_lp8
k2mm_Pipeline_lpwr_1_lpwr_2
k2mm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.tbgen.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.rtl_wrap.cfg.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.compgen.dataonly.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lprd_1_lprd_2.tbgen.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp3.tbgen.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp4_lp5.tbgen.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lp7_lp8.tbgen.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm_Pipeline_lpwr_1_lpwr_2.tbgen.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.tbgen.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-i -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-i -data info -quiet 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/k2mm.constraint.tcl 
Execute         sc_get_clocks k2mm 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/impl/misc/k2mm_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k2mm_opt_b397f84b5ff2f5a9960486814579c71a/hls_prj/solution/impl/misc/k2mm_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST k2mm MODULE2INSTS {k2mm k2mm k2mm_Pipeline_lprd_1_lprd_2 grp_k2mm_Pipeline_lprd_1_lprd_2_fu_1554 k2mm_Pipeline_lp4_lp5 grp_k2mm_Pipeline_lp4_lp5_fu_1842 k2mm_Pipeline_lp3 grp_k2mm_Pipeline_lp3_fu_1976 k2mm_Pipeline_lp7_lp8 grp_k2mm_Pipeline_lp7_lp8_fu_1990 k2mm_Pipeline_lpwr_1_lpwr_2 grp_k2mm_Pipeline_lpwr_1_lpwr_2_fu_2001} INST2MODULE {k2mm k2mm grp_k2mm_Pipeline_lprd_1_lprd_2_fu_1554 k2mm_Pipeline_lprd_1_lprd_2 grp_k2mm_Pipeline_lp4_lp5_fu_1842 k2mm_Pipeline_lp4_lp5 grp_k2mm_Pipeline_lp3_fu_1976 k2mm_Pipeline_lp3 grp_k2mm_Pipeline_lp7_lp8_fu_1990 k2mm_Pipeline_lp7_lp8 grp_k2mm_Pipeline_lpwr_1_lpwr_2_fu_2001 k2mm_Pipeline_lpwr_1_lpwr_2} INSTDATA {k2mm {DEPTH 1 CHILDREN {grp_k2mm_Pipeline_lprd_1_lprd_2_fu_1554 grp_k2mm_Pipeline_lp4_lp5_fu_1842 grp_k2mm_Pipeline_lp3_fu_1976 grp_k2mm_Pipeline_lp7_lp8_fu_1990 grp_k2mm_Pipeline_lpwr_1_lpwr_2_fu_2001}} grp_k2mm_Pipeline_lprd_1_lprd_2_fu_1554 {DEPTH 2 CHILDREN {}} grp_k2mm_Pipeline_lp4_lp5_fu_1842 {DEPTH 2 CHILDREN {}} grp_k2mm_Pipeline_lp3_fu_1976 {DEPTH 2 CHILDREN {}} grp_k2mm_Pipeline_lp7_lp8_fu_1990 {DEPTH 2 CHILDREN {}} grp_k2mm_Pipeline_lpwr_1_lpwr_2_fu_2001 {DEPTH 2 CHILDREN {}}} MODULEDATA {k2mm_Pipeline_lprd_1_lprd_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_1_fu_2404_p2 SOURCE src/k2mm.c:15 VARIABLE add_ln15_1 LOOP lprd_1_lprd_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_2416_p2 SOURCE src/k2mm.c:15 VARIABLE add_ln15 LOOP lprd_1_lprd_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_2546_p2 SOURCE src/k2mm.c:17 VARIABLE add_ln17 LOOP lprd_1_lprd_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_2692_p2 SOURCE src/k2mm.c:18 VARIABLE add_ln18 LOOP lprd_1_lprd_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_2594_p2 SOURCE src/k2mm.c:16 VARIABLE add_ln16 LOOP lprd_1_lprd_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} k2mm_Pipeline_lp3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_381_p2 SOURCE src/k2mm.c:30 VARIABLE add_ln30 LOOP lp3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_393_p2 SOURCE src/k2mm.c:29 VARIABLE add_ln29 LOOP lp3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} k2mm_Pipeline_lp4_lp5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_2544_p2 SOURCE src/k2mm.c:35 VARIABLE add_ln35_1 LOOP lp4_lp5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_2556_p2 SOURCE src/k2mm.c:35 VARIABLE add_ln35 LOOP lp4_lp5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U223 SOURCE src/k2mm.c:38 VARIABLE mul97_4 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U159 SOURCE src/k2mm.c:38 VARIABLE add102_4 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U224 SOURCE src/k2mm.c:38 VARIABLE mul97_5 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U160 SOURCE src/k2mm.c:38 VARIABLE add102_5 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U225 SOURCE src/k2mm.c:38 VARIABLE mul97_6 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U161 SOURCE src/k2mm.c:38 VARIABLE add102_6 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U226 SOURCE src/k2mm.c:38 VARIABLE mul97_7 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U162 SOURCE src/k2mm.c:38 VARIABLE add102_7 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U227 SOURCE src/k2mm.c:38 VARIABLE mul97_8 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U163 SOURCE src/k2mm.c:38 VARIABLE add102_8 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U228 SOURCE src/k2mm.c:38 VARIABLE mul97_9 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U164 SOURCE src/k2mm.c:38 VARIABLE add102_9 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U229 SOURCE src/k2mm.c:38 VARIABLE mul97_s LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U165 SOURCE src/k2mm.c:38 VARIABLE add102_s LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U230 SOURCE src/k2mm.c:38 VARIABLE mul97_10 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U166 SOURCE src/k2mm.c:38 VARIABLE add102_10 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U231 SOURCE src/k2mm.c:38 VARIABLE mul97_11 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U167 SOURCE src/k2mm.c:38 VARIABLE add102_11 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U232 SOURCE src/k2mm.c:38 VARIABLE mul97_12 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U168 SOURCE src/k2mm.c:38 VARIABLE add102_12 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U233 SOURCE src/k2mm.c:38 VARIABLE mul97_13 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U169 SOURCE src/k2mm.c:38 VARIABLE add102_13 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U234 SOURCE src/k2mm.c:38 VARIABLE mul97_14 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U170 SOURCE src/k2mm.c:38 VARIABLE add102_14 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U235 SOURCE src/k2mm.c:38 VARIABLE mul97_15 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U171 SOURCE src/k2mm.c:38 VARIABLE add102_15 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U236 SOURCE src/k2mm.c:38 VARIABLE mul97_16 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U172 SOURCE src/k2mm.c:38 VARIABLE add102_16 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U237 SOURCE src/k2mm.c:38 VARIABLE mul97_17 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U173 SOURCE src/k2mm.c:38 VARIABLE add102_17 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U238 SOURCE src/k2mm.c:38 VARIABLE mul97_18 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U174 SOURCE src/k2mm.c:38 VARIABLE add102_18 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U239 SOURCE src/k2mm.c:38 VARIABLE mul97_19 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U175 SOURCE src/k2mm.c:38 VARIABLE add102_19 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U240 SOURCE src/k2mm.c:38 VARIABLE mul97_20 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U176 SOURCE src/k2mm.c:38 VARIABLE add102_20 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U241 SOURCE src/k2mm.c:38 VARIABLE mul97_21 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U177 SOURCE src/k2mm.c:38 VARIABLE add102_21 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U242 SOURCE src/k2mm.c:38 VARIABLE mul97_22 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U178 SOURCE src/k2mm.c:38 VARIABLE add102_22 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U243 SOURCE src/k2mm.c:38 VARIABLE mul97_23 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U179 SOURCE src/k2mm.c:38 VARIABLE add102_23 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U244 SOURCE src/k2mm.c:38 VARIABLE mul97_24 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U180 SOURCE src/k2mm.c:38 VARIABLE add102_24 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U245 SOURCE src/k2mm.c:38 VARIABLE mul97_25 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U181 SOURCE src/k2mm.c:38 VARIABLE add102_25 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U246 SOURCE src/k2mm.c:38 VARIABLE mul97_26 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U182 SOURCE src/k2mm.c:38 VARIABLE add102_26 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U247 SOURCE src/k2mm.c:38 VARIABLE mul97_27 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U183 SOURCE src/k2mm.c:38 VARIABLE add102_27 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U248 SOURCE src/k2mm.c:38 VARIABLE mul97_28 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U184 SOURCE src/k2mm.c:38 VARIABLE add102_28 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U249 SOURCE src/k2mm.c:38 VARIABLE mul97_29 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U185 SOURCE src/k2mm.c:38 VARIABLE add102_29 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U250 SOURCE src/k2mm.c:38 VARIABLE mul97_30 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U186 SOURCE src/k2mm.c:38 VARIABLE add102_30 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U251 SOURCE src/k2mm.c:38 VARIABLE mul97_31 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U187 SOURCE src/k2mm.c:38 VARIABLE add102_31 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U252 SOURCE src/k2mm.c:38 VARIABLE mul97_32 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U188 SOURCE src/k2mm.c:38 VARIABLE add102_32 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U253 SOURCE src/k2mm.c:38 VARIABLE mul97_33 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U189 SOURCE src/k2mm.c:38 VARIABLE add102_33 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U254 SOURCE src/k2mm.c:38 VARIABLE mul97_34 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U190 SOURCE src/k2mm.c:38 VARIABLE add102_34 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U255 SOURCE src/k2mm.c:38 VARIABLE mul97_35 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U191 SOURCE src/k2mm.c:38 VARIABLE add102_35 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U256 SOURCE src/k2mm.c:38 VARIABLE mul97_36 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U192 SOURCE src/k2mm.c:38 VARIABLE add102_36 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U257 SOURCE src/k2mm.c:38 VARIABLE mul97_37 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U193 SOURCE src/k2mm.c:38 VARIABLE add102_37 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U258 SOURCE src/k2mm.c:38 VARIABLE mul97_38 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U194 SOURCE src/k2mm.c:38 VARIABLE add102_38 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U259 SOURCE src/k2mm.c:38 VARIABLE mul97_39 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U195 SOURCE src/k2mm.c:38 VARIABLE add102_39 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U260 SOURCE src/k2mm.c:38 VARIABLE mul97_40 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U196 SOURCE src/k2mm.c:38 VARIABLE add102_40 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U261 SOURCE src/k2mm.c:38 VARIABLE mul97_41 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U197 SOURCE src/k2mm.c:38 VARIABLE add102_41 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U262 SOURCE src/k2mm.c:38 VARIABLE mul97_42 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U198 SOURCE src/k2mm.c:38 VARIABLE add102_42 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U263 SOURCE src/k2mm.c:38 VARIABLE mul97_43 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U199 SOURCE src/k2mm.c:38 VARIABLE add102_43 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U264 SOURCE src/k2mm.c:38 VARIABLE mul97_44 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U200 SOURCE src/k2mm.c:38 VARIABLE add102_44 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U265 SOURCE src/k2mm.c:38 VARIABLE mul97_45 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U201 SOURCE src/k2mm.c:38 VARIABLE add102_45 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U266 SOURCE src/k2mm.c:38 VARIABLE mul97_46 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U202 SOURCE src/k2mm.c:38 VARIABLE add102_46 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U267 SOURCE src/k2mm.c:38 VARIABLE mul97_47 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U203 SOURCE src/k2mm.c:38 VARIABLE add102_47 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U268 SOURCE src/k2mm.c:38 VARIABLE mul97_48 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U204 SOURCE src/k2mm.c:38 VARIABLE add102_48 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U269 SOURCE src/k2mm.c:38 VARIABLE mul97_49 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U205 SOURCE src/k2mm.c:38 VARIABLE add102_49 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U270 SOURCE src/k2mm.c:38 VARIABLE mul97_50 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U206 SOURCE src/k2mm.c:38 VARIABLE add102_50 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U271 SOURCE src/k2mm.c:38 VARIABLE mul97_51 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U207 SOURCE src/k2mm.c:38 VARIABLE add102_51 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U272 SOURCE src/k2mm.c:38 VARIABLE mul97_52 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U208 SOURCE src/k2mm.c:38 VARIABLE add102_52 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U273 SOURCE src/k2mm.c:38 VARIABLE mul97_53 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U209 SOURCE src/k2mm.c:38 VARIABLE add102_53 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U274 SOURCE src/k2mm.c:38 VARIABLE mul97_54 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U210 SOURCE src/k2mm.c:38 VARIABLE add102_54 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U275 SOURCE src/k2mm.c:38 VARIABLE mul97_55 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U211 SOURCE src/k2mm.c:38 VARIABLE add102_55 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U276 SOURCE src/k2mm.c:38 VARIABLE mul97_56 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U212 SOURCE src/k2mm.c:38 VARIABLE add102_56 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U277 SOURCE src/k2mm.c:38 VARIABLE mul97_57 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U213 SOURCE src/k2mm.c:38 VARIABLE add102_57 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U278 SOURCE src/k2mm.c:38 VARIABLE mul97_58 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U214 SOURCE src/k2mm.c:38 VARIABLE add102_58 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U279 SOURCE src/k2mm.c:38 VARIABLE mul97_59 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U215 SOURCE src/k2mm.c:38 VARIABLE add102_59 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U280 SOURCE src/k2mm.c:38 VARIABLE mul97_60 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U216 SOURCE src/k2mm.c:38 VARIABLE add102_60 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U281 SOURCE src/k2mm.c:38 VARIABLE mul97_61 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U217 SOURCE src/k2mm.c:38 VARIABLE add102_61 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U282 SOURCE src/k2mm.c:38 VARIABLE mul97_62 LOOP lp4_lp5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U218 SOURCE src/k2mm.c:38 VARIABLE add102_62 LOOP lp4_lp5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_2612_p2 SOURCE src/k2mm.c:36 VARIABLE add_ln36 LOOP lp4_lp5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 300 BRAM 0 URAM 0}} k2mm_Pipeline_lp7_lp8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_1_fu_284_p2 SOURCE src/k2mm.c:43 VARIABLE add_ln43_1 LOOP lp7_lp8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_296_p2 SOURCE src/k2mm.c:43 VARIABLE add_ln43 LOOP lp7_lp8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_374_p2 SOURCE src/k2mm.c:44 VARIABLE add_ln44 LOOP lp7_lp8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} k2mm_Pipeline_lpwr_1_lpwr_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_119_p2 SOURCE src/k2mm.c:50 VARIABLE add_ln50_1 LOOP lpwr_1_lpwr_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_131_p2 SOURCE src/k2mm.c:50 VARIABLE add_ln50 LOOP lpwr_1_lpwr_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_191_p2 SOURCE src/k2mm.c:51 VARIABLE add_ln51 LOOP lpwr_1_lpwr_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} k2mm {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buff_A_U SOURCE src/k2mm.c:7 VARIABLE buff_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2048 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buff_A_1_U SOURCE src/k2mm.c:7 VARIABLE buff_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2048 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buff_B_U SOURCE src/k2mm.c:8 VARIABLE buff_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2048 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buff_B_1_U SOURCE src/k2mm.c:8 VARIABLE buff_B_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2048 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_U SOURCE src/k2mm.c:9 VARIABLE buff_C LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_1_U SOURCE src/k2mm.c:9 VARIABLE buff_C_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_2_U SOURCE src/k2mm.c:9 VARIABLE buff_C_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_3_U SOURCE src/k2mm.c:9 VARIABLE buff_C_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_4_U SOURCE src/k2mm.c:9 VARIABLE buff_C_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_5_U SOURCE src/k2mm.c:9 VARIABLE buff_C_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_6_U SOURCE src/k2mm.c:9 VARIABLE buff_C_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_7_U SOURCE src/k2mm.c:9 VARIABLE buff_C_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_8_U SOURCE src/k2mm.c:9 VARIABLE buff_C_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_9_U SOURCE src/k2mm.c:9 VARIABLE buff_C_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U433 SOURCE src/k2mm.c:9 VARIABLE buff_C_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U432 SOURCE src/k2mm.c:9 VARIABLE buff_C_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U433 SOURCE src/k2mm.c:9 VARIABLE buff_C_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_13_U SOURCE src/k2mm.c:9 VARIABLE buff_C_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U433 SOURCE src/k2mm.c:9 VARIABLE buff_C_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U432 SOURCE src/k2mm.c:9 VARIABLE buff_C_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_16_U SOURCE src/k2mm.c:9 VARIABLE buff_C_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U433 SOURCE src/k2mm.c:9 VARIABLE buff_C_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_18_U SOURCE src/k2mm.c:9 VARIABLE buff_C_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U433 SOURCE src/k2mm.c:9 VARIABLE buff_C_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U432 SOURCE src/k2mm.c:9 VARIABLE buff_C_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_21_U SOURCE src/k2mm.c:9 VARIABLE buff_C_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_22_U SOURCE src/k2mm.c:9 VARIABLE buff_C_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_23_U SOURCE src/k2mm.c:9 VARIABLE buff_C_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_24_U SOURCE src/k2mm.c:9 VARIABLE buff_C_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U437 SOURCE src/k2mm.c:9 VARIABLE buff_C_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U434 SOURCE src/k2mm.c:9 VARIABLE buff_C_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_27_U SOURCE src/k2mm.c:9 VARIABLE buff_C_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U438 SOURCE src/k2mm.c:9 VARIABLE buff_C_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U435 SOURCE src/k2mm.c:9 VARIABLE buff_C_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_30_U SOURCE src/k2mm.c:9 VARIABLE buff_C_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U439 SOURCE src/k2mm.c:9 VARIABLE buff_C_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U436 SOURCE src/k2mm.c:9 VARIABLE buff_C_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_33_U SOURCE src/k2mm.c:9 VARIABLE buff_C_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U433 SOURCE src/k2mm.c:9 VARIABLE buff_C_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U432 SOURCE src/k2mm.c:9 VARIABLE buff_C_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_36_U SOURCE src/k2mm.c:9 VARIABLE buff_C_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U433 SOURCE src/k2mm.c:9 VARIABLE buff_C_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_38_U SOURCE src/k2mm.c:9 VARIABLE buff_C_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U433 SOURCE src/k2mm.c:9 VARIABLE buff_C_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U432 SOURCE src/k2mm.c:9 VARIABLE buff_C_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_41_U SOURCE src/k2mm.c:9 VARIABLE buff_C_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_42_U SOURCE src/k2mm.c:9 VARIABLE buff_C_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_43_U SOURCE src/k2mm.c:9 VARIABLE buff_C_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_44_U SOURCE src/k2mm.c:9 VARIABLE buff_C_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_45_U SOURCE src/k2mm.c:9 VARIABLE buff_C_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_46_U SOURCE src/k2mm.c:9 VARIABLE buff_C_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_47_U SOURCE src/k2mm.c:9 VARIABLE buff_C_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_48_U SOURCE src/k2mm.c:9 VARIABLE buff_C_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_49_U SOURCE src/k2mm.c:9 VARIABLE buff_C_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_50_U SOURCE src/k2mm.c:9 VARIABLE buff_C_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_51_U SOURCE src/k2mm.c:9 VARIABLE buff_C_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_52_U SOURCE src/k2mm.c:9 VARIABLE buff_C_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_53_U SOURCE src/k2mm.c:9 VARIABLE buff_C_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_54_U SOURCE src/k2mm.c:9 VARIABLE buff_C_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_55_U SOURCE src/k2mm.c:9 VARIABLE buff_C_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_56_U SOURCE src/k2mm.c:9 VARIABLE buff_C_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_57_U SOURCE src/k2mm.c:9 VARIABLE buff_C_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_58_U SOURCE src/k2mm.c:9 VARIABLE buff_C_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_59_U SOURCE src/k2mm.c:9 VARIABLE buff_C_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_60_U SOURCE src/k2mm.c:9 VARIABLE buff_C_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_61_U SOURCE src/k2mm.c:9 VARIABLE buff_C_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_62_U SOURCE src/k2mm.c:9 VARIABLE buff_C_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buff_C_63_U SOURCE src/k2mm.c:9 VARIABLE buff_C_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buff_D_U SOURCE src/k2mm.c:10 VARIABLE buff_D LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2048 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buff_D_1_U SOURCE src/k2mm.c:10 VARIABLE buff_D_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2048 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buff_E_out_U SOURCE src/k2mm.c:11 VARIABLE buff_E_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2048 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buff_E_out_1_U SOURCE src/k2mm.c:11 VARIABLE buff_E_out_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2048 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_U SOURCE src/k2mm.c:12 VARIABLE tmp1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_1_U SOURCE src/k2mm.c:12 VARIABLE tmp1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_2_U SOURCE src/k2mm.c:12 VARIABLE tmp1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_3_U SOURCE src/k2mm.c:12 VARIABLE tmp1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_4_U SOURCE src/k2mm.c:12 VARIABLE tmp1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_5_U SOURCE src/k2mm.c:12 VARIABLE tmp1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_6_U SOURCE src/k2mm.c:12 VARIABLE tmp1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_7_U SOURCE src/k2mm.c:12 VARIABLE tmp1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_8_U SOURCE src/k2mm.c:12 VARIABLE tmp1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_9_U SOURCE src/k2mm.c:12 VARIABLE tmp1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_10_U SOURCE src/k2mm.c:12 VARIABLE tmp1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_11_U SOURCE src/k2mm.c:12 VARIABLE tmp1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_12_U SOURCE src/k2mm.c:12 VARIABLE tmp1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_13_U SOURCE src/k2mm.c:12 VARIABLE tmp1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_14_U SOURCE src/k2mm.c:12 VARIABLE tmp1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_15_U SOURCE src/k2mm.c:12 VARIABLE tmp1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_16_U SOURCE src/k2mm.c:12 VARIABLE tmp1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_17_U SOURCE src/k2mm.c:12 VARIABLE tmp1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_18_U SOURCE src/k2mm.c:12 VARIABLE tmp1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_19_U SOURCE src/k2mm.c:12 VARIABLE tmp1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_20_U SOURCE src/k2mm.c:12 VARIABLE tmp1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_21_U SOURCE src/k2mm.c:12 VARIABLE tmp1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_22_U SOURCE src/k2mm.c:12 VARIABLE tmp1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_23_U SOURCE src/k2mm.c:12 VARIABLE tmp1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_24_U SOURCE src/k2mm.c:12 VARIABLE tmp1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_25_U SOURCE src/k2mm.c:12 VARIABLE tmp1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_26_U SOURCE src/k2mm.c:12 VARIABLE tmp1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_27_U SOURCE src/k2mm.c:12 VARIABLE tmp1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_28_U SOURCE src/k2mm.c:12 VARIABLE tmp1_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_29_U SOURCE src/k2mm.c:12 VARIABLE tmp1_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_30_U SOURCE src/k2mm.c:12 VARIABLE tmp1_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_31_U SOURCE src/k2mm.c:12 VARIABLE tmp1_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_32_U SOURCE src/k2mm.c:12 VARIABLE tmp1_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_33_U SOURCE src/k2mm.c:12 VARIABLE tmp1_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_34_U SOURCE src/k2mm.c:12 VARIABLE tmp1_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_35_U SOURCE src/k2mm.c:12 VARIABLE tmp1_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_36_U SOURCE src/k2mm.c:12 VARIABLE tmp1_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_37_U SOURCE src/k2mm.c:12 VARIABLE tmp1_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_38_U SOURCE src/k2mm.c:12 VARIABLE tmp1_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_39_U SOURCE src/k2mm.c:12 VARIABLE tmp1_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_40_U SOURCE src/k2mm.c:12 VARIABLE tmp1_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_41_U SOURCE src/k2mm.c:12 VARIABLE tmp1_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_42_U SOURCE src/k2mm.c:12 VARIABLE tmp1_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_43_U SOURCE src/k2mm.c:12 VARIABLE tmp1_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_44_U SOURCE src/k2mm.c:12 VARIABLE tmp1_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_45_U SOURCE src/k2mm.c:12 VARIABLE tmp1_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_46_U SOURCE src/k2mm.c:12 VARIABLE tmp1_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_47_U SOURCE src/k2mm.c:12 VARIABLE tmp1_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_48_U SOURCE src/k2mm.c:12 VARIABLE tmp1_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_49_U SOURCE src/k2mm.c:12 VARIABLE tmp1_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_50_U SOURCE src/k2mm.c:12 VARIABLE tmp1_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_51_U SOURCE src/k2mm.c:12 VARIABLE tmp1_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_52_U SOURCE src/k2mm.c:12 VARIABLE tmp1_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_53_U SOURCE src/k2mm.c:12 VARIABLE tmp1_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_54_U SOURCE src/k2mm.c:12 VARIABLE tmp1_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_55_U SOURCE src/k2mm.c:12 VARIABLE tmp1_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_56_U SOURCE src/k2mm.c:12 VARIABLE tmp1_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_57_U SOURCE src/k2mm.c:12 VARIABLE tmp1_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_58_U SOURCE src/k2mm.c:12 VARIABLE tmp1_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_59_U SOURCE src/k2mm.c:12 VARIABLE tmp1_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_60_U SOURCE src/k2mm.c:12 VARIABLE tmp1_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_61_U SOURCE src/k2mm.c:12 VARIABLE tmp1_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_62_U SOURCE src/k2mm.c:12 VARIABLE tmp1_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_63_U SOURCE src/k2mm.c:12 VARIABLE tmp1_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME tmp2_U SOURCE src/k2mm.c:13 VARIABLE tmp2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2048 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME tmp2_1_U SOURCE src/k2mm.c:13 VARIABLE tmp2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2048 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_1_fu_2033_p2 SOURCE src/k2mm.c:27 VARIABLE add_ln27_1 LOOP lp1_lp2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_2045_p2 SOURCE src/k2mm.c:27 VARIABLE add_ln27 LOOP lp1_lp2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_2481_p2 SOURCE src/k2mm.c:28 VARIABLE add_ln28 LOOP lp1_lp2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 320 BRAM 168 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 467.094 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for k2mm.
INFO: [VLOG 209-307] Generating Verilog RTL for k2mm.
Execute         syn_report -model k2mm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.53 MHz
Command       autosyn done; 8.52 sec.
Command     csynth_design done; 22.5 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.67 seconds. CPU system time: 1.52 seconds. Elapsed time: 22.5 seconds; current allocated memory: 174.629 MB.
Execute     close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute       close_solution 
Execute         cleanup_all 
Execute         cleanup_all 
