Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LA_dig
Version: J-2014.09-SP5
Date   : Mon May  2 15:37:15 2016
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: iDIG/chan_sample1/CH_Lff5_reg
              (falling edge-triggered flip-flop clocked by smpl_clk)
  Endpoint: iDIG/chan1Trig/CHxL_flop_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  channel_sample_4   ZeroWireload          tcbn40lpbwptc
  channel_sample_3   ZeroWireload          tcbn40lpbwptc
  channel_sample_2   ZeroWireload          tcbn40lpbwptc
  channel_sample_1   ZeroWireload          tcbn40lpbwptc
  channel_sample_0   ZeroWireload          tcbn40lpbwptc
  dig_core_ENTRIES384_LOG29
                     ZeroWireload          tcbn40lpbwptc
  clk_rst_smpl       ZeroWireload          tcbn40lpbwptc
  LA_dig             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  chan_trig_0        ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock smpl_clk (fall edge)                              2.80       2.80
  clock network delay (ideal)                             0.00       2.80
  iDIG/chan_sample1/CH_Lff5_reg/CPN (DFND1BWP)            0.00       2.80 f
  iDIG/chan_sample1/CH_Lff5_reg/Q (DFND1BWP)              0.14       2.94 r
  iDIG/chan_sample1/CH_Lff5 (channel_sample_0)            0.00       2.94 r
  iDIG/chan1Trig/CHxLff5 (chan_trig_0)                    0.00       2.94 r
  iDIG/chan1Trig/CHxL_flop_reg/SN (DFKSND1BWP)            0.00       2.94 r
  data arrival time                                                  2.94

  clock clk (rise edge)                                   3.20       3.20
  clock network delay (ideal)                             0.00       3.20
  iDIG/chan1Trig/CHxL_flop_reg/CP (DFKSND1BWP)            0.00       3.20 r
  library setup time                                     -0.07       3.13
  data required time                                                 3.13
  --------------------------------------------------------------------------
  data required time                                                 3.13
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: iDIG/cmd_config/decimator_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iCLKRST/smpl_clk_div_reg
            (falling edge-triggered flip-flop clocked by clk400MHz)
  Path Group: clk400MHz
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  channel_sample_4   ZeroWireload          tcbn40lpbwptc
  channel_sample_3   ZeroWireload          tcbn40lpbwptc
  channel_sample_2   ZeroWireload          tcbn40lpbwptc
  channel_sample_1   ZeroWireload          tcbn40lpbwptc
  chan_trig_4        ZeroWireload          tcbn40lpbwptc
  chan_trig_3        ZeroWireload          tcbn40lpbwptc
  chan_trig_2        ZeroWireload          tcbn40lpbwptc
  chan_trig_1        ZeroWireload          tcbn40lpbwptc
  pwm8_1             ZeroWireload          tcbn40lpbwptc
  UART_trig_rx       ZeroWireload          tcbn40lpbwptc
  SPI_RX             ZeroWireload          tcbn40lpbwptc
  uart_rx            ZeroWireload          tcbn40lpbwptc
  uart_tx            ZeroWireload          tcbn40lpbwptc
  channel_sample_0   ZeroWireload          tcbn40lpbwptc
  chan_capture       ZeroWireload          tcbn40lpbwptc
  cmd_cfg            ZeroWireload          tcbn40lpbwptc
  trigger_logic      ZeroWireload          tcbn40lpbwptc
  chan_trig_0        ZeroWireload          tcbn40lpbwptc
  prot_trig          ZeroWireload          tcbn40lpbwptc
  UART               ZeroWireload          tcbn40lpbwptc
  pwm8_0             ZeroWireload          tcbn40lpbwptc
  dig_core_ENTRIES384_LOG29
                     ZeroWireload          tcbn40lpbwptc
  UART_wrapper       ZeroWireload          tcbn40lpbwptc
  dual_PWM           ZeroWireload          tcbn40lpbwptc
  clk_rst_smpl       ZeroWireload          tcbn40lpbwptc
  LA_dig             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iDIG/cmd_config/decimator_reg[1]/CP (DFCNQD4BWP)        0.00       0.00 r
  iDIG/cmd_config/decimator_reg[1]/Q (DFCNQD4BWP)         0.12       0.12 f
  iDIG/cmd_config/decimator[1] (cmd_cfg)                  0.00       0.12 f
  iDIG/decimator[1] (dig_core_ENTRIES384_LOG29)           0.00       0.12 f
  iCLKRST/decimator[1] (clk_rst_smpl)                     0.00       0.12 f
  iCLKRST/U32/ZN (MUX2ND0BWP)                             0.06       0.18 f
  iCLKRST/U33/ZN (MUX2ND0BWP)                             0.04       0.22 r
  iCLKRST/U36/Z (MUX3D1BWP)                               0.11       0.33 r
  iCLKRST/U37/ZN (OAI21D1BWP)                             0.03       0.36 f
  iCLKRST/smpl_clk_div_reg/D (DFND1BWP)                   0.00       0.36 f
  data arrival time                                                  0.36

  clock clk400MHz (fall edge)                             0.40       0.40
  clock network delay (ideal)                             0.00       0.40
  iCLKRST/smpl_clk_div_reg/CPN (DFND1BWP)                 0.00       0.40 f
  library setup time                                     -0.04       0.36
  data required time                                                 0.36
  --------------------------------------------------------------------------
  data required time                                                 0.36
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: CH1L (input port clocked by smpl_clk)
  Endpoint: iDIG/chan_sample1/CH_Lff1_reg
            (falling edge-triggered flip-flop clocked by smpl_clk)
  Path Group: smpl_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_trig_rx       ZeroWireload          tcbn40lpbwptc
  SPI_RX             ZeroWireload          tcbn40lpbwptc
  channel_sample_0   ZeroWireload          tcbn40lpbwptc
  prot_trig          ZeroWireload          tcbn40lpbwptc
  LA_dig             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  dig_core_ENTRIES384_LOG29
                     ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock smpl_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  CH1L (in)                                               0.01       0.26 f
  iDIG/CH1L (dig_core_ENTRIES384_LOG29)                   0.00       0.26 f
  iDIG/chan_sample1/CH_L (channel_sample_0)               0.00       0.26 f
  iDIG/chan_sample1/CH_Lff1_reg/D (DFND1BWP)              0.00       0.26 f
  data arrival time                                                  0.26

  clock smpl_clk (fall edge)                              0.40       0.40
  clock network delay (ideal)                             0.00       0.40
  iDIG/chan_sample1/CH_Lff1_reg/CPN (DFND1BWP)            0.00       0.40 f
  library setup time                                     -0.04       0.36
  data required time                                                 0.36
  --------------------------------------------------------------------------
  data required time                                                 0.36
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


1
