Cycle_1;
Entry1: Yes,LD F2 0 R2,Issue,F2,Mem[Regs[R2]];
Entry2: No,,,,;
Entry3: No,,,,;
Entry4: No,,,,;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: Yes,fld,0,Regs[R2],,,#1;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:1;F3:;F4:;F5:;F6:;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:Yes;F3:No;F4:No;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;

Cycle_2;
Entry1: Yes,LD F2 0 R2,Execute,F2,Mem[Regs[R2]];
Entry2: Yes,LD F4 0 R3,Issue,F4,Mem[Regs[R3]];
Entry3: No,,,,;
Entry4: No,,,,;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: Yes,fld,0,Regs[R2],,,#1;
Load2: Yes,fld,0,Regs[R3],,,#2;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:1;F3:;F4:2;F5:;F6:;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:Yes;F3:No;F4:Yes;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;

Cycle_3;
Entry1: Yes,LD F2 0 R2,Execute,F2,Mem[Regs[R2]];
Entry2: Yes,LD F4 0 R3,Execute,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Issue,F0,#2/#1;
Entry4: No,,,,;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: Yes,fld,0,Regs[R2],,,#1;
Load2: Yes,fld,0,Regs[R3],,,#2;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,,,#2,#1,#3;
Mult2: No,,,,,,;
Reorder#: F0:3;F1:;F2:1;F3:;F4:2;F5:;F6:;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:Yes;F3:No;F4:Yes;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;

Cycle_4;
Entry1: Yes,LD F2 0 R2,Write Result,F2,Mem[Regs[R2]];
Entry2: Yes,LD F4 0 R3,Execute,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Issue,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,fld,0,Regs[R2],,,#1;
Load2: Yes,fld,0,Regs[R3],,,#2;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,,Regs[F2],#2,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:1;F3:;F4:2;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:Yes;F3:No;F4:Yes;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_5;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: Yes,LD F4 0 R3,Write Result,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,fld,0,Regs[R3],,,#2;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:2;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:Yes;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_6;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_7;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_8;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_9;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_10;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_11;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_12;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_13;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_14;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_15;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_16;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_17;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_18;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_19;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_20;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_21;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_22;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_23;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_24;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Execute,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Issue,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,,Regs[F2],#3,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_25;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: Yes,DIVD F0 F4 F2,Write Result,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Execute,F6,#3*#1;
Entry5: No,,,,;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,fdiv.d,Regs[F4],Regs[F2],,,#3;
Mult2: Yes,fmul.d,Regs[F0],Regs[F2],,,#4;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_26;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Execute,F6,#3*#1;
Entry5: Yes,ADDD F0 F4 F2,Issue,F0,#2+#1;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: Yes,fadd.d,Regs[F4],Regs[F4],,,#5;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fmul.d,Regs[F0],Regs[F2],,,#4;
Reorder#: F0:5;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_27;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Execute,F6,#3*#1;
Entry5: Yes,ADDD F0 F4 F2,Execute,F0,#2+#1;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: Yes,fadd.d,Regs[F4],Regs[F4],,,#5;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fmul.d,Regs[F0],Regs[F2],,,#4;
Reorder#: F0:5;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_28;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Execute,F6,#3*#1;
Entry5: Yes,ADDD F0 F4 F2,Execute,F0,#2+#1;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: Yes,fadd.d,Regs[F4],Regs[F4],,,#5;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fmul.d,Regs[F0],Regs[F2],,,#4;
Reorder#: F0:5;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_29;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Execute,F6,#3*#1;
Entry5: Yes,ADDD F0 F4 F2,Write Result,F0,#2+#1;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fadd.d,Regs[F4],Regs[F4],,,#5;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fmul.d,Regs[F0],Regs[F2],,,#4;
Reorder#: F0:5;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_30;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Execute,F6,#3*#1;
Entry5: Yes,ADDD F0 F4 F2,Write Result,F0,#2+#1;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fadd.d,Regs[F4],Regs[F4],,,#5;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fmul.d,Regs[F0],Regs[F2],,,#4;
Reorder#: F0:5;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_31;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Execute,F6,#3*#1;
Entry5: Yes,ADDD F0 F4 F2,Write Result,F0,#2+#1;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fadd.d,Regs[F4],Regs[F4],,,#5;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fmul.d,Regs[F0],Regs[F2],,,#4;
Reorder#: F0:5;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_32;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Execute,F6,#3*#1;
Entry5: Yes,ADDD F0 F4 F2,Write Result,F0,#2+#1;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fadd.d,Regs[F4],Regs[F4],,,#5;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fmul.d,Regs[F0],Regs[F2],,,#4;
Reorder#: F0:5;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_33;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Execute,F6,#3*#1;
Entry5: Yes,ADDD F0 F4 F2,Write Result,F0,#2+#1;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fadd.d,Regs[F4],Regs[F4],,,#5;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fmul.d,Regs[F0],Regs[F2],,,#4;
Reorder#: F0:5;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_34;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Execute,F6,#3*#1;
Entry5: Yes,ADDD F0 F4 F2,Write Result,F0,#2+#1;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fadd.d,Regs[F4],Regs[F4],,,#5;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fmul.d,Regs[F0],Regs[F2],,,#4;
Reorder#: F0:5;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_35;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: Yes,MULTD F6 F0 F2,Write Result,F6,#3*#1;
Entry5: Yes,ADDD F0 F4 F2,Write Result,F0,#2+#1;
Entry6: No,,,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fadd.d,Regs[F4],Regs[F4],,,#5;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: No,fmul.d,Regs[F0],Regs[F2],,,#4;
Reorder#: F0:5;F1:;F2:;F3:;F4:;F5:;F6:4;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_36;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: Yes,ADDD F0 F4 F2,Write Result,F0,#2+#1;
Entry6: Yes,SD F6 0 R3,Issue,,;
Entry7: No,,,,;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: Yes,fstp,0,Regs[R3],,,#6;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fadd.d,Regs[F4],Regs[F4],,,#5;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: No,,,,,,;
Reorder#: F0:5;F1:;F2:;F3:;F4:;F5:;F6:;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;

Cycle_37;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: No,ADDD F0 F4 F2,Commit,F0,#2+#1;
Entry6: Yes,SD F6 0 R3,Execute,,;
Entry7: Yes,MULTD F6 F0 F2,Issue,F6,#5*#1;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: Yes,fstp,0,Regs[R3],,,#6;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F0],Regs[F0],,,#7;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:7;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_38;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: No,ADDD F0 F4 F2,Commit,F0,#2+#1;
Entry6: Yes,SD F6 0 R3,Execute,,;
Entry7: Yes,MULTD F6 F0 F2,Execute,F6,#5*#1;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: Yes,fstp,0,Regs[R3],,,#6;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F0],Regs[F0],,,#7;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:7;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_39;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: No,ADDD F0 F4 F2,Commit,F0,#2+#1;
Entry6: Yes,SD F6 0 R3,Write Result,,;
Entry7: Yes,MULTD F6 F0 F2,Execute,F6,#5*#1;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,fstp,0,Regs[R3],,,#6;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F0],Regs[F0],,,#7;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:7;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_40;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: No,ADDD F0 F4 F2,Commit,F0,#2+#1;
Entry6: No,SD F6 0 R3,Commit,,;
Entry7: Yes,MULTD F6 F0 F2,Execute,F6,#5*#1;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F0],Regs[F0],,,#7;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:7;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_41;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: No,ADDD F0 F4 F2,Commit,F0,#2+#1;
Entry6: No,SD F6 0 R3,Commit,,;
Entry7: Yes,MULTD F6 F0 F2,Execute,F6,#5*#1;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F0],Regs[F0],,,#7;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:7;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_42;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: No,ADDD F0 F4 F2,Commit,F0,#2+#1;
Entry6: No,SD F6 0 R3,Commit,,;
Entry7: Yes,MULTD F6 F0 F2,Execute,F6,#5*#1;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F0],Regs[F0],,,#7;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:7;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_43;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: No,ADDD F0 F4 F2,Commit,F0,#2+#1;
Entry6: No,SD F6 0 R3,Commit,,;
Entry7: Yes,MULTD F6 F0 F2,Execute,F6,#5*#1;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F0],Regs[F0],,,#7;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:7;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_44;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: No,ADDD F0 F4 F2,Commit,F0,#2+#1;
Entry6: No,SD F6 0 R3,Commit,,;
Entry7: Yes,MULTD F6 F0 F2,Execute,F6,#5*#1;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F0],Regs[F0],,,#7;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:7;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_45;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: No,ADDD F0 F4 F2,Commit,F0,#2+#1;
Entry6: No,SD F6 0 R3,Commit,,;
Entry7: Yes,MULTD F6 F0 F2,Execute,F6,#5*#1;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F0],Regs[F0],,,#7;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:7;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_46;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: No,ADDD F0 F4 F2,Commit,F0,#2+#1;
Entry6: No,SD F6 0 R3,Commit,,;
Entry7: Yes,MULTD F6 F0 F2,Execute,F6,#5*#1;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F0],Regs[F0],,,#7;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:7;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_47;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: No,ADDD F0 F4 F2,Commit,F0,#2+#1;
Entry6: No,SD F6 0 R3,Commit,,;
Entry7: Yes,MULTD F6 F0 F2,Execute,F6,#5*#1;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F0],Regs[F0],,,#7;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:7;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_48;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: No,ADDD F0 F4 F2,Commit,F0,#2+#1;
Entry6: No,SD F6 0 R3,Commit,,;
Entry7: Yes,MULTD F6 F0 F2,Write Result,F6,#5*#1;
Entry8: No,,,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,fmul.d,Regs[F0],Regs[F0],,,#7;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:7;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_49;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: No,ADDD F0 F4 F2,Commit,F0,#2+#1;
Entry6: No,SD F6 0 R3,Commit,,;
Entry7: No,MULTD F6 F0 F2,Commit,F6,#5*#1;
Entry8: Yes,SD F6 0 R1,Issue,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: Yes,fstp,0,Regs[R1],,,#8;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;

Cycle_50;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: No,ADDD F0 F4 F2,Commit,F0,#2+#1;
Entry6: No,SD F6 0 R3,Commit,,;
Entry7: No,MULTD F6 F0 F2,Commit,F6,#5*#1;
Entry8: Yes,SD F6 0 R1,Execute,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: Yes,fstp,0,Regs[R1],,,#8;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;

Cycle_51;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: No,ADDD F0 F4 F2,Commit,F0,#2+#1;
Entry6: No,SD F6 0 R3,Commit,,;
Entry7: No,MULTD F6 F0 F2,Commit,F6,#5*#1;
Entry8: Yes,SD F6 0 R1,Execute,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: Yes,fstp,0,Regs[R1],,,#8;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;

Cycle_52;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: No,ADDD F0 F4 F2,Commit,F0,#2+#1;
Entry6: No,SD F6 0 R3,Commit,,;
Entry7: No,MULTD F6 F0 F2,Commit,F6,#5*#1;
Entry8: Yes,SD F6 0 R1,Write Result,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,fstp,0,Regs[R1],,,#8;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;

Cycle_53;
Entry1: No,LD F2 0 R2,Commit,F2,Mem[Regs[R2]];
Entry2: No,LD F4 0 R3,Commit,F4,Mem[Regs[R3]];
Entry3: No,DIVD F0 F4 F2,Commit,F0,#2/#1;
Entry4: No,MULTD F6 F0 F2,Commit,F6,#3*#1;
Entry5: No,ADDD F0 F4 F2,Commit,F0,#2+#1;
Entry6: No,SD F6 0 R3,Commit,,;
Entry7: No,MULTD F6 F0 F2,Commit,F6,#5*#1;
Entry8: No,SD F6 0 R1,Commit,,;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;

Final execution table: 
Instruction     Issue cycle    Exec comp cycle  Write result cycle    Commit cycle
LD F2 0 R2      1              2                4                     5
LD F4 0 R3      2              3                5                     6
DIVD F0 F4 F2   3              5                25                    26
MULTD F6 F0 F2  4              25               35                    36
ADDD F0 F4 F2   26             27               29                    37
SD F6 0 R3      36             37               39                    40
MULTD F6 F0 F2  37             38               48                    49
SD F6 0 R1      49             50               52                    53
