Classic Timing Analyzer report for ShiZhongJiShu
Wed Jan 07 09:36:21 2015
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_1'
  7. Clock Setup: 'START'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                ; To                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 34.621 ns                        ; SET[1]              ; H1[3]~reg0_emulated ; --         ; clk_1    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 33.931 ns                        ; SET_LAST[1]         ; M1[3]               ; START      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 38.035 ns                        ; SET[1]              ; M1[3]               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.260 ns                        ; DOWN                ; DOWN_LAST           ; --         ; START    ; 0            ;
; Clock Setup: 'START'         ; N/A   ; None          ; 34.86 MHz ( period = 28.687 ns ) ; SET_LAST[1]         ; M1[3]~reg0latch     ; START      ; START    ; 0            ;
; Clock Setup: 'clk_1'         ; N/A   ; None          ; 35.67 MHz ( period = 28.038 ns ) ; M2[0]~reg0_emulated ; H1[3]~reg0_emulated ; clk_1      ; clk_1    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                     ;                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_1           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; START           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_1'                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 35.67 MHz ( period = 28.038 ns )                    ; M2[0]~reg0_emulated ; H1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 27.825 ns               ;
; N/A                                     ; 35.67 MHz ( period = 28.038 ns )                    ; M2[0]~reg0_emulated ; H1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 27.825 ns               ;
; N/A                                     ; 35.67 MHz ( period = 28.038 ns )                    ; M2[0]~reg0_emulated ; H1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 27.825 ns               ;
; N/A                                     ; 36.18 MHz ( period = 27.639 ns )                    ; M2[0]~reg0_emulated ; S2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 27.425 ns               ;
; N/A                                     ; 36.18 MHz ( period = 27.638 ns )                    ; M2[0]~reg0_emulated ; S2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 27.424 ns               ;
; N/A                                     ; 36.49 MHz ( period = 27.404 ns )                    ; M2[0]~reg0_emulated ; H2[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 27.190 ns               ;
; N/A                                     ; 36.49 MHz ( period = 27.404 ns )                    ; M2[0]~reg0_emulated ; H2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 27.190 ns               ;
; N/A                                     ; 36.58 MHz ( period = 27.335 ns )                    ; M2[0]~reg0_emulated ; H2[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 27.122 ns               ;
; N/A                                     ; 36.58 MHz ( period = 27.335 ns )                    ; M2[0]~reg0_emulated ; H2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 27.122 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.330 ns )                    ; M2[0]~reg0_emulated ; H1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 27.123 ns               ;
; N/A                                     ; 36.84 MHz ( period = 27.146 ns )                    ; M2[0]~reg0_emulated ; M2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 26.937 ns               ;
; N/A                                     ; 36.98 MHz ( period = 27.045 ns )                    ; M2[0]~reg0_emulated ; M2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 26.831 ns               ;
; N/A                                     ; 37.01 MHz ( period = 27.017 ns )                    ; M2[0]~reg0_emulated ; S1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 26.807 ns               ;
; N/A                                     ; 37.02 MHz ( period = 27.009 ns )                    ; M2[0]~reg0_emulated ; S1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 26.799 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.295 ns )                    ; M2[0]~reg0_emulated ; M1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 26.087 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.292 ns )                    ; M2[0]~reg0_emulated ; M1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 26.084 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.292 ns )                    ; M2[0]~reg0_emulated ; M1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 26.084 ns               ;
; N/A                                     ; 38.45 MHz ( period = 26.008 ns )                    ; M2[0]~reg0_emulated ; M1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 25.800 ns               ;
; N/A                                     ; 40.37 MHz ( period = 24.770 ns )                    ; M2[2]~reg0_emulated ; H1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 24.553 ns               ;
; N/A                                     ; 40.37 MHz ( period = 24.770 ns )                    ; M2[2]~reg0_emulated ; H1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 24.553 ns               ;
; N/A                                     ; 40.37 MHz ( period = 24.770 ns )                    ; M2[2]~reg0_emulated ; H1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 24.553 ns               ;
; N/A                                     ; 41.03 MHz ( period = 24.371 ns )                    ; M2[2]~reg0_emulated ; S2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 24.153 ns               ;
; N/A                                     ; 41.03 MHz ( period = 24.370 ns )                    ; M2[2]~reg0_emulated ; S2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 24.152 ns               ;
; N/A                                     ; 41.43 MHz ( period = 24.136 ns )                    ; M2[2]~reg0_emulated ; H2[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 23.918 ns               ;
; N/A                                     ; 41.43 MHz ( period = 24.136 ns )                    ; M2[2]~reg0_emulated ; H2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 23.918 ns               ;
; N/A                                     ; 41.55 MHz ( period = 24.067 ns )                    ; M2[2]~reg0_emulated ; H2[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 23.850 ns               ;
; N/A                                     ; 41.55 MHz ( period = 24.067 ns )                    ; M2[2]~reg0_emulated ; H2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 23.850 ns               ;
; N/A                                     ; 41.56 MHz ( period = 24.062 ns )                    ; M2[2]~reg0_emulated ; H1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 23.851 ns               ;
; N/A                                     ; 41.88 MHz ( period = 23.878 ns )                    ; M2[2]~reg0_emulated ; M2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 23.665 ns               ;
; N/A                                     ; 42.06 MHz ( period = 23.777 ns )                    ; M2[2]~reg0_emulated ; M2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 23.559 ns               ;
; N/A                                     ; 42.11 MHz ( period = 23.749 ns )                    ; M2[2]~reg0_emulated ; S1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 23.535 ns               ;
; N/A                                     ; 42.12 MHz ( period = 23.741 ns )                    ; M2[2]~reg0_emulated ; S1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 23.527 ns               ;
; N/A                                     ; 43.43 MHz ( period = 23.027 ns )                    ; M2[2]~reg0_emulated ; M1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 22.815 ns               ;
; N/A                                     ; 43.43 MHz ( period = 23.024 ns )                    ; M2[2]~reg0_emulated ; M1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 22.812 ns               ;
; N/A                                     ; 43.43 MHz ( period = 23.024 ns )                    ; M2[2]~reg0_emulated ; M1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 22.812 ns               ;
; N/A                                     ; 43.98 MHz ( period = 22.740 ns )                    ; M2[2]~reg0_emulated ; M1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 22.528 ns               ;
; N/A                                     ; 45.57 MHz ( period = 21.944 ns )                    ; M2[3]~reg0_emulated ; H1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 21.726 ns               ;
; N/A                                     ; 45.57 MHz ( period = 21.944 ns )                    ; M2[3]~reg0_emulated ; H1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 21.726 ns               ;
; N/A                                     ; 45.57 MHz ( period = 21.944 ns )                    ; M2[3]~reg0_emulated ; H1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 21.726 ns               ;
; N/A                                     ; 46.13 MHz ( period = 21.677 ns )                    ; M2[1]~reg0_emulated ; H1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 21.458 ns               ;
; N/A                                     ; 46.13 MHz ( period = 21.677 ns )                    ; M2[1]~reg0_emulated ; H1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 21.458 ns               ;
; N/A                                     ; 46.13 MHz ( period = 21.677 ns )                    ; M2[1]~reg0_emulated ; H1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 21.458 ns               ;
; N/A                                     ; 46.41 MHz ( period = 21.545 ns )                    ; M2[3]~reg0_emulated ; S2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 21.326 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.544 ns )                    ; M2[3]~reg0_emulated ; S2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 21.325 ns               ;
; N/A                                     ; 46.93 MHz ( period = 21.310 ns )                    ; M2[3]~reg0_emulated ; H2[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 21.091 ns               ;
; N/A                                     ; 46.93 MHz ( period = 21.310 ns )                    ; M2[3]~reg0_emulated ; H2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 21.091 ns               ;
; N/A                                     ; 47.00 MHz ( period = 21.278 ns )                    ; M2[1]~reg0_emulated ; S2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 21.058 ns               ;
; N/A                                     ; 47.00 MHz ( period = 21.277 ns )                    ; M2[1]~reg0_emulated ; S2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 21.057 ns               ;
; N/A                                     ; 47.08 MHz ( period = 21.241 ns )                    ; M2[3]~reg0_emulated ; H2[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 21.023 ns               ;
; N/A                                     ; 47.08 MHz ( period = 21.241 ns )                    ; M2[3]~reg0_emulated ; H2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 21.023 ns               ;
; N/A                                     ; 47.09 MHz ( period = 21.236 ns )                    ; M2[3]~reg0_emulated ; H1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 21.024 ns               ;
; N/A                                     ; 47.50 MHz ( period = 21.052 ns )                    ; M2[3]~reg0_emulated ; M2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 20.838 ns               ;
; N/A                                     ; 47.52 MHz ( period = 21.043 ns )                    ; M2[1]~reg0_emulated ; H2[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 20.823 ns               ;
; N/A                                     ; 47.52 MHz ( period = 21.043 ns )                    ; M2[1]~reg0_emulated ; H2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 20.823 ns               ;
; N/A                                     ; 47.68 MHz ( period = 20.974 ns )                    ; M2[1]~reg0_emulated ; H2[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 20.755 ns               ;
; N/A                                     ; 47.68 MHz ( period = 20.974 ns )                    ; M2[1]~reg0_emulated ; H2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 20.755 ns               ;
; N/A                                     ; 47.69 MHz ( period = 20.969 ns )                    ; M2[1]~reg0_emulated ; H1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 20.756 ns               ;
; N/A                                     ; 47.73 MHz ( period = 20.951 ns )                    ; M2[3]~reg0_emulated ; M2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 20.732 ns               ;
; N/A                                     ; 47.79 MHz ( period = 20.923 ns )                    ; M2[3]~reg0_emulated ; S1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 20.708 ns               ;
; N/A                                     ; 47.81 MHz ( period = 20.915 ns )                    ; M2[3]~reg0_emulated ; S1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 20.700 ns               ;
; N/A                                     ; 48.11 MHz ( period = 20.785 ns )                    ; M2[1]~reg0_emulated ; M2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 20.570 ns               ;
; N/A                                     ; 48.35 MHz ( period = 20.684 ns )                    ; M2[1]~reg0_emulated ; M2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 20.464 ns               ;
; N/A                                     ; 48.41 MHz ( period = 20.656 ns )                    ; M2[1]~reg0_emulated ; S1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 20.440 ns               ;
; N/A                                     ; 48.43 MHz ( period = 20.648 ns )                    ; M2[1]~reg0_emulated ; S1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 20.432 ns               ;
; N/A                                     ; 49.50 MHz ( period = 20.201 ns )                    ; M2[3]~reg0_emulated ; M1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 19.988 ns               ;
; N/A                                     ; 49.51 MHz ( period = 20.198 ns )                    ; M2[3]~reg0_emulated ; M1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 19.985 ns               ;
; N/A                                     ; 49.51 MHz ( period = 20.198 ns )                    ; M2[3]~reg0_emulated ; M1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 19.985 ns               ;
; N/A                                     ; 50.17 MHz ( period = 19.934 ns )                    ; M2[1]~reg0_emulated ; M1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 19.720 ns               ;
; N/A                                     ; 50.17 MHz ( period = 19.931 ns )                    ; M2[1]~reg0_emulated ; M1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 19.717 ns               ;
; N/A                                     ; 50.17 MHz ( period = 19.931 ns )                    ; M2[1]~reg0_emulated ; M1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 19.717 ns               ;
; N/A                                     ; 50.22 MHz ( period = 19.914 ns )                    ; M2[3]~reg0_emulated ; M1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 19.701 ns               ;
; N/A                                     ; 50.90 MHz ( period = 19.647 ns )                    ; M2[1]~reg0_emulated ; M1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 19.433 ns               ;
; N/A                                     ; 64.81 MHz ( period = 15.429 ns )                    ; M1[0]~reg0_emulated ; H1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 15.210 ns               ;
; N/A                                     ; 64.81 MHz ( period = 15.429 ns )                    ; M1[0]~reg0_emulated ; H1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 15.210 ns               ;
; N/A                                     ; 64.81 MHz ( period = 15.429 ns )                    ; M1[0]~reg0_emulated ; H1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 15.210 ns               ;
; N/A                                     ; 66.53 MHz ( period = 15.030 ns )                    ; M1[0]~reg0_emulated ; S2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 14.810 ns               ;
; N/A                                     ; 66.54 MHz ( period = 15.029 ns )                    ; M1[0]~reg0_emulated ; S2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 14.809 ns               ;
; N/A                                     ; 67.59 MHz ( period = 14.795 ns )                    ; M1[0]~reg0_emulated ; H2[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 14.575 ns               ;
; N/A                                     ; 67.59 MHz ( period = 14.795 ns )                    ; M1[0]~reg0_emulated ; H2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 14.575 ns               ;
; N/A                                     ; 67.91 MHz ( period = 14.726 ns )                    ; M1[0]~reg0_emulated ; H2[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 14.507 ns               ;
; N/A                                     ; 67.91 MHz ( period = 14.726 ns )                    ; M1[0]~reg0_emulated ; H2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 14.507 ns               ;
; N/A                                     ; 67.93 MHz ( period = 14.721 ns )                    ; M1[0]~reg0_emulated ; H1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 14.508 ns               ;
; N/A                                     ; 68.79 MHz ( period = 14.537 ns )                    ; M1[0]~reg0_emulated ; M2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 14.322 ns               ;
; N/A                                     ; 69.27 MHz ( period = 14.436 ns )                    ; M1[0]~reg0_emulated ; M2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 14.216 ns               ;
; N/A                                     ; 69.41 MHz ( period = 14.408 ns )                    ; M1[0]~reg0_emulated ; S1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 14.192 ns               ;
; N/A                                     ; 69.44 MHz ( period = 14.400 ns )                    ; M1[0]~reg0_emulated ; S1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 14.184 ns               ;
; N/A                                     ; 73.07 MHz ( period = 13.686 ns )                    ; M1[0]~reg0_emulated ; M1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 13.472 ns               ;
; N/A                                     ; 73.08 MHz ( period = 13.683 ns )                    ; M1[0]~reg0_emulated ; M1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 13.469 ns               ;
; N/A                                     ; 73.08 MHz ( period = 13.683 ns )                    ; M1[0]~reg0_emulated ; M1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 13.469 ns               ;
; N/A                                     ; 74.63 MHz ( period = 13.399 ns )                    ; M1[0]~reg0_emulated ; M1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 13.185 ns               ;
; N/A                                     ; 78.74 MHz ( period = 12.700 ns )                    ; M2[0]~reg0_emulated ; M2[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 12.490 ns               ;
; N/A                                     ; 82.84 MHz ( period = 12.072 ns )                    ; M2[0]~reg0_emulated ; M2[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 11.864 ns               ;
; N/A                                     ; 83.63 MHz ( period = 11.958 ns )                    ; M1[1]~reg0_emulated ; H1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 11.739 ns               ;
; N/A                                     ; 83.63 MHz ( period = 11.958 ns )                    ; M1[1]~reg0_emulated ; H1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 11.739 ns               ;
; N/A                                     ; 83.63 MHz ( period = 11.958 ns )                    ; M1[1]~reg0_emulated ; H1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 11.739 ns               ;
; N/A                                     ; 86.51 MHz ( period = 11.559 ns )                    ; M1[1]~reg0_emulated ; S2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 11.339 ns               ;
; N/A                                     ; 86.52 MHz ( period = 11.558 ns )                    ; M1[1]~reg0_emulated ; S2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 11.338 ns               ;
; N/A                                     ; 88.31 MHz ( period = 11.324 ns )                    ; M1[1]~reg0_emulated ; H2[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 11.104 ns               ;
; N/A                                     ; 88.31 MHz ( period = 11.324 ns )                    ; M1[1]~reg0_emulated ; H2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 11.104 ns               ;
; N/A                                     ; 88.85 MHz ( period = 11.255 ns )                    ; M1[1]~reg0_emulated ; H2[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 11.036 ns               ;
; N/A                                     ; 88.85 MHz ( period = 11.255 ns )                    ; M1[1]~reg0_emulated ; H2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 11.036 ns               ;
; N/A                                     ; 88.89 MHz ( period = 11.250 ns )                    ; M1[1]~reg0_emulated ; H1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 11.037 ns               ;
; N/A                                     ; 90.37 MHz ( period = 11.066 ns )                    ; M1[1]~reg0_emulated ; M2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 10.851 ns               ;
; N/A                                     ; 91.20 MHz ( period = 10.965 ns )                    ; M1[1]~reg0_emulated ; M2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 10.745 ns               ;
; N/A                                     ; 91.43 MHz ( period = 10.937 ns )                    ; M1[1]~reg0_emulated ; S1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 10.721 ns               ;
; N/A                                     ; 91.50 MHz ( period = 10.929 ns )                    ; M1[1]~reg0_emulated ; S1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 10.713 ns               ;
; N/A                                     ; 97.90 MHz ( period = 10.215 ns )                    ; M1[1]~reg0_emulated ; M1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 10.001 ns               ;
; N/A                                     ; 97.92 MHz ( period = 10.212 ns )                    ; M1[1]~reg0_emulated ; M1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 9.998 ns                ;
; N/A                                     ; 97.92 MHz ( period = 10.212 ns )                    ; M1[1]~reg0_emulated ; M1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 9.998 ns                ;
; N/A                                     ; 100.73 MHz ( period = 9.928 ns )                    ; M1[1]~reg0_emulated ; M1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 9.714 ns                ;
; N/A                                     ; 105.86 MHz ( period = 9.446 ns )                    ; M2[2]~reg0_emulated ; M2[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 9.232 ns                ;
; N/A                                     ; 108.73 MHz ( period = 9.197 ns )                    ; M2[2]~reg0_emulated ; M2[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 8.985 ns                ;
; N/A                                     ; 124.66 MHz ( period = 8.022 ns )                    ; M1[2]~reg0_emulated ; H1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 7.803 ns                ;
; N/A                                     ; 124.66 MHz ( period = 8.022 ns )                    ; M1[2]~reg0_emulated ; H1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 7.803 ns                ;
; N/A                                     ; 124.66 MHz ( period = 8.022 ns )                    ; M1[2]~reg0_emulated ; H1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 7.803 ns                ;
; N/A                                     ; 131.18 MHz ( period = 7.623 ns )                    ; M1[2]~reg0_emulated ; S2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 7.403 ns                ;
; N/A                                     ; 131.20 MHz ( period = 7.622 ns )                    ; M1[2]~reg0_emulated ; S2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 7.402 ns                ;
; N/A                                     ; 133.69 MHz ( period = 7.480 ns )                    ; M2[3]~reg0_emulated ; M2[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 7.265 ns                ;
; N/A                                     ; 135.35 MHz ( period = 7.388 ns )                    ; M1[2]~reg0_emulated ; H2[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 135.35 MHz ( period = 7.388 ns )                    ; M1[2]~reg0_emulated ; H2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 136.63 MHz ( period = 7.319 ns )                    ; M1[2]~reg0_emulated ; H2[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 136.63 MHz ( period = 7.319 ns )                    ; M1[2]~reg0_emulated ; H2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 136.72 MHz ( period = 7.314 ns )                    ; M1[2]~reg0_emulated ; H1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 7.101 ns                ;
; N/A                                     ; 140.25 MHz ( period = 7.130 ns )                    ; M1[2]~reg0_emulated ; M2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 6.915 ns                ;
; N/A                                     ; 142.27 MHz ( period = 7.029 ns )                    ; M1[2]~reg0_emulated ; M2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 6.809 ns                ;
; N/A                                     ; 142.84 MHz ( period = 7.001 ns )                    ; M1[2]~reg0_emulated ; S1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 6.785 ns                ;
; N/A                                     ; 143.00 MHz ( period = 6.993 ns )                    ; M1[2]~reg0_emulated ; S1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 6.777 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; S2[1]~reg0_emulated ; M1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; S2[1]~reg0_emulated ; M1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; S2[1]~reg0_emulated ; M1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; S2[1]~reg0_emulated ; M1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 154.27 MHz ( period = 6.482 ns )                    ; S2[1]~reg0_emulated ; H1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 154.27 MHz ( period = 6.482 ns )                    ; S2[1]~reg0_emulated ; H1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 154.27 MHz ( period = 6.482 ns )                    ; S2[1]~reg0_emulated ; H1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 157.41 MHz ( period = 6.353 ns )                    ; M2[1]~reg0_emulated ; M2[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 6.137 ns                ;
; N/A                                     ; 159.26 MHz ( period = 6.279 ns )                    ; M1[2]~reg0_emulated ; M1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 6.065 ns                ;
; N/A                                     ; 159.34 MHz ( period = 6.276 ns )                    ; M1[2]~reg0_emulated ; M1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 6.062 ns                ;
; N/A                                     ; 159.34 MHz ( period = 6.276 ns )                    ; M1[2]~reg0_emulated ; M1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 6.062 ns                ;
; N/A                                     ; 159.72 MHz ( period = 6.261 ns )                    ; S2[1]~reg0_emulated ; H2[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 6.047 ns                ;
; N/A                                     ; 159.72 MHz ( period = 6.261 ns )                    ; S2[1]~reg0_emulated ; H2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 6.047 ns                ;
; N/A                                     ; 161.50 MHz ( period = 6.192 ns )                    ; S2[1]~reg0_emulated ; H2[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.979 ns                ;
; N/A                                     ; 161.50 MHz ( period = 6.192 ns )                    ; S2[1]~reg0_emulated ; H2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.979 ns                ;
; N/A                                     ; 163.83 MHz ( period = 6.104 ns )                    ; M2[1]~reg0_emulated ; M2[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 163.91 MHz ( period = 6.101 ns )                    ; S2[1]~reg0_emulated ; M2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.887 ns                ;
; N/A                                     ; 163.99 MHz ( period = 6.098 ns )                    ; S2[1]~reg0_emulated ; M2[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 164.07 MHz ( period = 6.095 ns )                    ; S2[1]~reg0_emulated ; M2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.886 ns                ;
; N/A                                     ; 166.89 MHz ( period = 5.992 ns )                    ; M1[2]~reg0_emulated ; M1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.778 ns                ;
; N/A                                     ; 171.61 MHz ( period = 5.827 ns )                    ; H2[3]~reg0_emulated ; H1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.613 ns                ;
; N/A                                     ; 171.61 MHz ( period = 5.827 ns )                    ; H2[3]~reg0_emulated ; H1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.613 ns                ;
; N/A                                     ; 171.61 MHz ( period = 5.827 ns )                    ; H2[3]~reg0_emulated ; H1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.613 ns                ;
; N/A                                     ; 173.19 MHz ( period = 5.774 ns )                    ; S2[1]~reg0_emulated ; H1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.567 ns                ;
; N/A                                     ; 176.58 MHz ( period = 5.663 ns )                    ; S2[1]~reg0_emulated ; M2[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.453 ns                ;
; N/A                                     ; 177.90 MHz ( period = 5.621 ns )                    ; H2[2]~reg0_emulated ; H1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.407 ns                ;
; N/A                                     ; 177.90 MHz ( period = 5.621 ns )                    ; H2[2]~reg0_emulated ; H1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.407 ns                ;
; N/A                                     ; 177.90 MHz ( period = 5.621 ns )                    ; H2[2]~reg0_emulated ; H1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.407 ns                ;
; N/A                                     ; 185.25 MHz ( period = 5.398 ns )                    ; H2[3]~reg0_emulated ; S2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 185.29 MHz ( period = 5.397 ns )                    ; H2[3]~reg0_emulated ; S2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.182 ns                ;
; N/A                                     ; 188.82 MHz ( period = 5.296 ns )                    ; S2[0]~reg0_emulated ; M1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; 188.82 MHz ( period = 5.296 ns )                    ; S2[0]~reg0_emulated ; M1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; 188.82 MHz ( period = 5.296 ns )                    ; S2[0]~reg0_emulated ; M1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; 188.82 MHz ( period = 5.296 ns )                    ; S2[0]~reg0_emulated ; M1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; 190.73 MHz ( period = 5.243 ns )                    ; S1[3]~reg0_emulated ; S2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 190.77 MHz ( period = 5.242 ns )                    ; S1[3]~reg0_emulated ; S2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.050 ns                ;
; N/A                                     ; 191.94 MHz ( period = 5.210 ns )                    ; S2[3]~reg0_emulated ; M1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.002 ns                ;
; N/A                                     ; 191.94 MHz ( period = 5.210 ns )                    ; S2[3]~reg0_emulated ; M1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.002 ns                ;
; N/A                                     ; 191.94 MHz ( period = 5.210 ns )                    ; S2[3]~reg0_emulated ; M1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.002 ns                ;
; N/A                                     ; 191.94 MHz ( period = 5.210 ns )                    ; S2[3]~reg0_emulated ; M1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.002 ns                ;
; N/A                                     ; 192.09 MHz ( period = 5.206 ns )                    ; S1[3]~reg0_emulated ; H1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.015 ns                ;
; N/A                                     ; 192.09 MHz ( period = 5.206 ns )                    ; S1[3]~reg0_emulated ; H1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.015 ns                ;
; N/A                                     ; 192.09 MHz ( period = 5.206 ns )                    ; S1[3]~reg0_emulated ; H1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 5.015 ns                ;
; N/A                                     ; 192.60 MHz ( period = 5.192 ns )                    ; H2[2]~reg0_emulated ; S2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.977 ns                ;
; N/A                                     ; 192.64 MHz ( period = 5.191 ns )                    ; H2[2]~reg0_emulated ; S2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.976 ns                ;
; N/A                                     ; 195.16 MHz ( period = 5.124 ns )                    ; S2[1]~reg0_emulated ; S1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.914 ns                ;
; N/A                                     ; 195.16 MHz ( period = 5.124 ns )                    ; S2[1]~reg0_emulated ; S1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.914 ns                ;
; N/A                                     ; 195.16 MHz ( period = 5.124 ns )                    ; S2[1]~reg0_emulated ; S1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.914 ns                ;
; N/A                                     ; 195.35 MHz ( period = 5.119 ns )                    ; H2[3]~reg0_emulated ; H1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.911 ns                ;
; N/A                                     ; 196.85 MHz ( period = 5.080 ns )                    ; S2[0]~reg0_emulated ; H1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 196.85 MHz ( period = 5.080 ns )                    ; S2[0]~reg0_emulated ; H1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 196.85 MHz ( period = 5.080 ns )                    ; S2[0]~reg0_emulated ; H1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 199.72 MHz ( period = 5.007 ns )                    ; S1[1]~reg0_emulated ; S2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 199.76 MHz ( period = 5.006 ns )                    ; S1[1]~reg0_emulated ; S2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.788 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; S2[3]~reg0_emulated ; H1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.781 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; S2[3]~reg0_emulated ; H1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.781 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; S2[3]~reg0_emulated ; H1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.781 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; S1[3]~reg0_emulated ; H2[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.792 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; S1[3]~reg0_emulated ; H2[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.792 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; S1[1]~reg0_emulated ; H1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.753 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; S1[1]~reg0_emulated ; H1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.753 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; S1[1]~reg0_emulated ; H1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.753 ns                ;
; N/A                                     ; 202.31 MHz ( period = 4.943 ns )                    ; H2[3]~reg0_emulated ; S1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.732 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; H2[3]~reg0_emulated ; M2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.725 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; H2[3]~reg0_emulated ; S1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 203.46 MHz ( period = 4.915 ns )                    ; S1[3]~reg0_emulated ; H2[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 203.46 MHz ( period = 4.915 ns )                    ; S1[3]~reg0_emulated ; H2[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 203.54 MHz ( period = 4.913 ns )                    ; H2[2]~reg0_emulated ; H1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; 203.79 MHz ( period = 4.907 ns )                    ; S2[2]~reg0_emulated ; M1[0]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 203.79 MHz ( period = 4.907 ns )                    ; S2[2]~reg0_emulated ; M1[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 203.79 MHz ( period = 4.907 ns )                    ; S2[2]~reg0_emulated ; M1[2]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 203.79 MHz ( period = 4.907 ns )                    ; S2[2]~reg0_emulated ; M1[3]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 205.80 MHz ( period = 4.859 ns )                    ; S2[0]~reg0_emulated ; H2[1]~reg0_emulated ; clk_1      ; clk_1    ; None                        ; None                      ; 4.645 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                     ;                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'START'                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 34.86 MHz ( period = 28.687 ns )               ; SET_LAST[1]     ; M1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 27.325 ns               ;
; N/A   ; 35.03 MHz ( period = 28.551 ns )               ; SET_LAST[0]     ; M1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 27.189 ns               ;
; N/A   ; 35.62 MHz ( period = 28.071 ns )               ; UP_LAST         ; M1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 26.799 ns               ;
; N/A   ; 35.79 MHz ( period = 27.940 ns )               ; DOWN_LAST       ; M1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 26.667 ns               ;
; N/A   ; 38.75 MHz ( period = 25.809 ns )               ; M2[0]~reg0latch ; M1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 24.517 ns               ;
; N/A   ; 40.88 MHz ( period = 24.462 ns )               ; SET_LAST[1]     ; M1[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 23.702 ns               ;
; N/A   ; 41.11 MHz ( period = 24.326 ns )               ; SET_LAST[0]     ; M1[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 23.566 ns               ;
; N/A   ; 41.94 MHz ( period = 23.846 ns )               ; UP_LAST         ; M1[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 23.176 ns               ;
; N/A   ; 42.17 MHz ( period = 23.715 ns )               ; DOWN_LAST       ; M1[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 23.044 ns               ;
; N/A   ; 44.19 MHz ( period = 22.627 ns )               ; M2[2]~reg0latch ; M1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 21.223 ns               ;
; N/A   ; 46.33 MHz ( period = 21.584 ns )               ; M2[0]~reg0latch ; M1[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 20.894 ns               ;
; N/A   ; 49.69 MHz ( period = 20.123 ns )               ; SET_LAST[1]     ; M1[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 19.193 ns               ;
; N/A   ; 50.03 MHz ( period = 19.987 ns )               ; SET_LAST[0]     ; M1[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 19.057 ns               ;
; N/A   ; 50.19 MHz ( period = 19.923 ns )               ; M2[3]~reg0latch ; M1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 18.652 ns               ;
; N/A   ; 50.64 MHz ( period = 19.747 ns )               ; M2[1]~reg0latch ; M1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 18.489 ns               ;
; N/A   ; 51.26 MHz ( period = 19.507 ns )               ; UP_LAST         ; M1[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 18.667 ns               ;
; N/A   ; 51.61 MHz ( period = 19.376 ns )               ; DOWN_LAST       ; M1[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 18.535 ns               ;
; N/A   ; 54.34 MHz ( period = 18.402 ns )               ; M2[2]~reg0latch ; M1[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 17.600 ns               ;
; N/A   ; 57.99 MHz ( period = 17.245 ns )               ; M2[0]~reg0latch ; M1[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 16.385 ns               ;
; N/A   ; 58.97 MHz ( period = 16.957 ns )               ; SET_LAST[1]     ; M1[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 16.006 ns               ;
; N/A   ; 59.45 MHz ( period = 16.821 ns )               ; SET_LAST[0]     ; M1[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 15.870 ns               ;
; N/A   ; 61.20 MHz ( period = 16.341 ns )               ; UP_LAST         ; M1[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 15.480 ns               ;
; N/A   ; 61.69 MHz ( period = 16.210 ns )               ; DOWN_LAST       ; M1[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 15.348 ns               ;
; N/A   ; 63.70 MHz ( period = 15.698 ns )               ; M2[3]~reg0latch ; M1[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 15.029 ns               ;
; N/A   ; 64.42 MHz ( period = 15.522 ns )               ; M2[1]~reg0latch ; M1[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 14.866 ns               ;
; N/A   ; 68.28 MHz ( period = 14.646 ns )               ; SET_LAST[1]     ; M2[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 13.707 ns               ;
; N/A   ; 68.43 MHz ( period = 14.613 ns )               ; SET_LAST[1]     ; M2[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 13.678 ns               ;
; N/A   ; 68.92 MHz ( period = 14.510 ns )               ; SET_LAST[0]     ; M2[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 13.571 ns               ;
; N/A   ; 69.08 MHz ( period = 14.477 ns )               ; SET_LAST[0]     ; M2[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 13.542 ns               ;
; N/A   ; 71.03 MHz ( period = 14.079 ns )               ; M2[0]~reg0latch ; M1[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 13.198 ns               ;
; N/A   ; 71.11 MHz ( period = 14.063 ns )               ; M2[2]~reg0latch ; M1[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 13.091 ns               ;
; N/A   ; 71.28 MHz ( period = 14.030 ns )               ; UP_LAST         ; M2[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 13.181 ns               ;
; N/A   ; 71.44 MHz ( period = 13.997 ns )               ; UP_LAST         ; M2[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 13.152 ns               ;
; N/A   ; 71.95 MHz ( period = 13.899 ns )               ; DOWN_LAST       ; M2[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 13.049 ns               ;
; N/A   ; 72.12 MHz ( period = 13.866 ns )               ; DOWN_LAST       ; M2[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 13.020 ns               ;
; N/A   ; 74.45 MHz ( period = 13.432 ns )               ; M1[0]~reg0latch ; M1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 12.143 ns               ;
; N/A   ; 75.35 MHz ( period = 13.272 ns )               ; SET_LAST[1]     ; M2[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 12.638 ns               ;
; N/A   ; 76.13 MHz ( period = 13.136 ns )               ; SET_LAST[0]     ; M2[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 12.502 ns               ;
; N/A   ; 79.01 MHz ( period = 12.656 ns )               ; UP_LAST         ; M2[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 12.112 ns               ;
; N/A   ; 79.84 MHz ( period = 12.525 ns )               ; DOWN_LAST       ; M2[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 11.980 ns               ;
; N/A   ; 84.98 MHz ( period = 11.768 ns )               ; M2[0]~reg0latch ; M2[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 10.899 ns               ;
; N/A   ; 85.22 MHz ( period = 11.735 ns )               ; M2[0]~reg0latch ; M2[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 10.870 ns               ;
; N/A   ; 85.81 MHz ( period = 11.653 ns )               ; M2[3]~reg0latch ; M2[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 10.805 ns               ;
; N/A   ; 86.61 MHz ( period = 11.546 ns )               ; M2[1]~reg0latch ; M2[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 10.715 ns               ;
; N/A   ; 88.04 MHz ( period = 11.359 ns )               ; M2[3]~reg0latch ; M1[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 10.520 ns               ;
; N/A   ; 89.42 MHz ( period = 11.183 ns )               ; M2[1]~reg0latch ; M1[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 10.357 ns               ;
; N/A   ; 91.77 MHz ( period = 10.897 ns )               ; M2[2]~reg0latch ; M1[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 9.904 ns                ;
; N/A   ; 93.06 MHz ( period = 10.746 ns )               ; M2[2]~reg0latch ; M2[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 10.070 ns               ;
; N/A   ; 96.21 MHz ( period = 10.394 ns )               ; M2[0]~reg0latch ; M2[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 9.830 ns                ;
; N/A   ; 98.87 MHz ( period = 10.114 ns )               ; M1[1]~reg0latch ; M1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 8.824 ns                ;
; N/A   ; 108.61 MHz ( period = 9.207 ns )               ; M1[0]~reg0latch ; M1[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 8.520 ns                ;
; N/A   ; 114.81 MHz ( period = 8.710 ns )               ; M2[2]~reg0latch ; M2[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 7.729 ns                ;
; N/A   ; 117.65 MHz ( period = 8.500 ns )               ; M2[2]~reg0latch ; M2[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 7.523 ns                ;
; N/A   ; 122.06 MHz ( period = 8.193 ns )               ; M2[3]~reg0latch ; M1[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 7.333 ns                ;
; N/A   ; 124.73 MHz ( period = 8.017 ns )               ; M2[1]~reg0latch ; M1[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 7.170 ns                ;
; N/A   ; 154.97 MHz ( period = 6.453 ns )               ; M2[3]~reg0latch ; M2[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 5.910 ns                ;
; N/A   ; 169.81 MHz ( period = 5.889 ns )               ; M1[1]~reg0latch ; M1[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 5.201 ns                ;
; N/A   ; 171.53 MHz ( period = 5.830 ns )               ; M2[1]~reg0latch ; M2[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 4.995 ns                ;
; N/A   ; 174.70 MHz ( period = 5.724 ns )               ; M1[2]~reg0latch ; M1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 4.433 ns                ;
; N/A   ; 181.92 MHz ( period = 5.497 ns )               ; M1[3]~reg0latch ; M1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.936 ns                ;
; N/A   ; 187.02 MHz ( period = 5.347 ns )               ; M1[2]~reg0latch ; M1[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 4.658 ns                ;
; N/A   ; 200.48 MHz ( period = 4.988 ns )               ; SET_LAST[1]     ; M2[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 4.063 ns                ;
; N/A   ; 205.42 MHz ( period = 4.868 ns )               ; M1[0]~reg0latch ; M1[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 4.011 ns                ;
; N/A   ; 206.10 MHz ( period = 4.852 ns )               ; SET_LAST[0]     ; M2[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.927 ns                ;
; N/A   ; 208.29 MHz ( period = 4.801 ns )               ; M1[0]~reg0latch ; M1[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.923 ns                ;
; N/A   ; 211.33 MHz ( period = 4.732 ns )               ; M2[0]~reg0latch ; M2[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 216.64 MHz ( period = 4.616 ns )               ; SET_LAST[1]     ; H1[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.831 ns                ;
; N/A   ; 223.16 MHz ( period = 4.481 ns )               ; SET_LAST[0]     ; H1[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.696 ns                ;
; N/A   ; 228.05 MHz ( period = 4.385 ns )               ; SET_LAST[1]     ; H2[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.734 ns                ;
; N/A   ; 228.73 MHz ( period = 4.372 ns )               ; UP_LAST         ; M2[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.537 ns                ;
; N/A   ; 230.57 MHz ( period = 4.337 ns )               ; M1[1]~reg0latch ; M1[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.479 ns                ;
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; SET_LAST[0]     ; H2[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.599 ns                ;
; N/A   ; 235.79 MHz ( period = 4.241 ns )               ; DOWN_LAST       ; M2[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.405 ns                ;
; N/A   ; 236.41 MHz ( period = 4.230 ns )               ; SET_LAST[1]     ; H2[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.278 ns                ;
; N/A   ; 237.70 MHz ( period = 4.207 ns )               ; M2[3]~reg0latch ; M2[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.363 ns                ;
; N/A   ; 239.64 MHz ( period = 4.173 ns )               ; H1[0]~reg0latch ; H1[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.491 ns                ;
; N/A   ; 244.20 MHz ( period = 4.095 ns )               ; SET_LAST[0]     ; H2[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.143 ns                ;
; N/A   ; 244.32 MHz ( period = 4.093 ns )               ; SET_LAST[1]     ; H1[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.404 ns                ;
; N/A   ; 246.79 MHz ( period = 4.052 ns )               ; SET_LAST[1]     ; H2[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.144 ns                ;
; N/A   ; 248.57 MHz ( period = 4.023 ns )               ; SET_LAST[1]     ; S2[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.086 ns                ;
; N/A   ; 250.13 MHz ( period = 3.998 ns )               ; SET_LAST[1]     ; S2[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.228 ns                ;
; N/A   ; 252.33 MHz ( period = 3.963 ns )               ; SET_LAST[1]     ; S2[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.066 ns                ;
; N/A   ; 252.65 MHz ( period = 3.958 ns )               ; SET_LAST[0]     ; H1[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 255.30 MHz ( period = 3.917 ns )               ; SET_LAST[0]     ; H2[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 256.34 MHz ( period = 3.901 ns )               ; SET_LAST[1]     ; H2[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.142 ns                ;
; N/A   ; 256.67 MHz ( period = 3.896 ns )               ; S1[3]~reg0latch ; S1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.231 ns                ;
; N/A   ; 257.20 MHz ( period = 3.888 ns )               ; SET_LAST[0]     ; S2[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.951 ns                ;
; N/A   ; 258.13 MHz ( period = 3.874 ns )               ; SET_LAST[1]     ; S1[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.104 ns                ;
; N/A   ; 258.87 MHz ( period = 3.863 ns )               ; SET_LAST[0]     ; S2[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.093 ns                ;
; N/A   ; 261.23 MHz ( period = 3.828 ns )               ; SET_LAST[0]     ; S2[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; 261.57 MHz ( period = 3.823 ns )               ; H2[1]~reg0latch ; H2[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 265.60 MHz ( period = 3.765 ns )               ; SET_LAST[0]     ; H2[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.006 ns                ;
; N/A   ; 267.45 MHz ( period = 3.739 ns )               ; SET_LAST[0]     ; S1[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.969 ns                ;
; N/A   ; 271.30 MHz ( period = 3.686 ns )               ; SET_LAST[1]     ; H1[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.862 ns                ;
; N/A   ; 276.40 MHz ( period = 3.618 ns )               ; SET_LAST[1]     ; H1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 279.64 MHz ( period = 3.576 ns )               ; M2[1]~reg0latch ; M2[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 3.046 ns                ;
; N/A   ; 281.61 MHz ( period = 3.551 ns )               ; SET_LAST[0]     ; H1[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; SET_LAST[1]     ; S2[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.868 ns                ;
; N/A   ; 283.61 MHz ( period = 3.526 ns )               ; SET_LAST[1]     ; S1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.858 ns                ;
; N/A   ; 287.11 MHz ( period = 3.483 ns )               ; SET_LAST[0]     ; H1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 293.69 MHz ( period = 3.405 ns )               ; SET_LAST[0]     ; S2[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.733 ns                ;
; N/A   ; 294.90 MHz ( period = 3.391 ns )               ; SET_LAST[0]     ; S1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.723 ns                ;
; N/A   ; 323.21 MHz ( period = 3.094 ns )               ; SET_LAST[1]     ; S1[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.352 ns                ;
; N/A   ; 324.04 MHz ( period = 3.086 ns )               ; SET_LAST[1]     ; S1[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.341 ns                ;
; N/A   ; 324.04 MHz ( period = 3.086 ns )               ; H1[1]~reg0latch ; H1[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.396 ns                ;
; N/A   ; 337.95 MHz ( period = 2.959 ns )               ; SET_LAST[0]     ; S1[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.217 ns                ;
; N/A   ; 338.87 MHz ( period = 2.951 ns )               ; SET_LAST[0]     ; S1[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.206 ns                ;
; N/A   ; 346.62 MHz ( period = 2.885 ns )               ; S2[1]~reg0latch ; S2[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; 347.34 MHz ( period = 2.879 ns )               ; H1[2]~reg0latch ; H1[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; 351.37 MHz ( period = 2.846 ns )               ; H2[3]~reg0latch ; H2[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 1.967 ns                ;
; N/A   ; 351.86 MHz ( period = 2.842 ns )               ; H1[3]~reg0latch ; H1[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 2.169 ns                ;
; N/A   ; 353.11 MHz ( period = 2.832 ns )               ; H2[2]~reg0latch ; H2[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; 358.81 MHz ( period = 2.787 ns )               ; S2[2]~reg0latch ; S2[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 373.83 MHz ( period = 2.675 ns )               ; S2[0]~reg0latch ; S2[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 1.848 ns                ;
; N/A   ; 391.85 MHz ( period = 2.552 ns )               ; H2[0]~reg0latch ; H2[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 1.863 ns                ;
; N/A   ; 392.62 MHz ( period = 2.547 ns )               ; S1[0]~reg0latch ; S1[0]~reg0latch ; START      ; START    ; None                        ; None                      ; 1.847 ns                ;
; N/A   ; 418.41 MHz ( period = 2.390 ns )               ; S2[3]~reg0latch ; S2[3]~reg0latch ; START      ; START    ; None                        ; None                      ; 1.692 ns                ;
; N/A   ; 419.29 MHz ( period = 2.385 ns )               ; S1[2]~reg0latch ; S1[2]~reg0latch ; START      ; START    ; None                        ; None                      ; 1.683 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; S1[1]~reg0latch ; S1[1]~reg0latch ; START      ; START    ; None                        ; None                      ; 1.642 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+---------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From   ; To                  ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+---------------------+----------+
; N/A                                     ; None                                                ; 34.621 ns  ; SET[1] ; H1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 34.621 ns  ; SET[1] ; H1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 34.621 ns  ; SET[1] ; H1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 34.222 ns  ; SET[1] ; S2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 34.221 ns  ; SET[1] ; S2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 34.125 ns  ; SET[0] ; H1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 34.125 ns  ; SET[0] ; H1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 34.125 ns  ; SET[0] ; H1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.987 ns  ; SET[1] ; H2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.987 ns  ; SET[1] ; H2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.918 ns  ; SET[1] ; H2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.918 ns  ; SET[1] ; H2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.913 ns  ; SET[1] ; H1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.729 ns  ; SET[1] ; M2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.726 ns  ; SET[0] ; S2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.725 ns  ; SET[0] ; S2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.628 ns  ; SET[1] ; M2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.600 ns  ; SET[1] ; S1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.592 ns  ; SET[1] ; S1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.491 ns  ; SET[0] ; H2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.491 ns  ; SET[0] ; H2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.422 ns  ; SET[0] ; H2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.422 ns  ; SET[0] ; H2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.417 ns  ; SET[0] ; H1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.233 ns  ; SET[0] ; M2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.132 ns  ; SET[0] ; M2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.104 ns  ; SET[0] ; S1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 33.096 ns  ; SET[0] ; S1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 32.878 ns  ; SET[1] ; M1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 32.875 ns  ; SET[1] ; M1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 32.875 ns  ; SET[1] ; M1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 32.791 ns  ; SET[1] ; M1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 32.591 ns  ; SET[1] ; M1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 32.382 ns  ; SET[0] ; M1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 32.379 ns  ; SET[0] ; M1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 32.379 ns  ; SET[0] ; M1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 32.295 ns  ; SET[0] ; M1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 32.095 ns  ; SET[0] ; M1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 30.114 ns  ; UP     ; H1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 30.114 ns  ; UP     ; H1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 30.114 ns  ; UP     ; H1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 29.715 ns  ; UP     ; S2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 29.714 ns  ; UP     ; S2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 29.601 ns  ; DOWN   ; H1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 29.601 ns  ; DOWN   ; H1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 29.601 ns  ; DOWN   ; H1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 29.480 ns  ; UP     ; H2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 29.480 ns  ; UP     ; H2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 29.411 ns  ; UP     ; H2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 29.411 ns  ; UP     ; H2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 29.406 ns  ; UP     ; H1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 29.222 ns  ; UP     ; M2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 29.202 ns  ; DOWN   ; S2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 29.201 ns  ; DOWN   ; S2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 29.121 ns  ; UP     ; M2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 29.093 ns  ; UP     ; S1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 29.085 ns  ; UP     ; S1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 28.967 ns  ; DOWN   ; H2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 28.967 ns  ; DOWN   ; H2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 28.898 ns  ; DOWN   ; H2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 28.898 ns  ; DOWN   ; H2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 28.893 ns  ; DOWN   ; H1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 28.709 ns  ; DOWN   ; M2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 28.608 ns  ; DOWN   ; M2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 28.580 ns  ; DOWN   ; S1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 28.572 ns  ; DOWN   ; S1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 28.566 ns  ; SET[1] ; M1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 28.371 ns  ; UP     ; M1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 28.368 ns  ; UP     ; M1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 28.368 ns  ; UP     ; M1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 28.284 ns  ; UP     ; M1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 28.084 ns  ; UP     ; M1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 28.070 ns  ; SET[0] ; M1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 27.858 ns  ; DOWN   ; M1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 27.855 ns  ; DOWN   ; M1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 27.855 ns  ; DOWN   ; M1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 27.771 ns  ; DOWN   ; M1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 27.571 ns  ; DOWN   ; M1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 27.366 ns  ; START  ; H1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 27.366 ns  ; START  ; H1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 27.366 ns  ; START  ; H1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 26.967 ns  ; START  ; S2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 26.966 ns  ; START  ; S2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 26.732 ns  ; START  ; H2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 26.732 ns  ; START  ; H2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 26.663 ns  ; START  ; H2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 26.663 ns  ; START  ; H2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 26.658 ns  ; START  ; H1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 26.474 ns  ; START  ; M2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 26.373 ns  ; START  ; M2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 26.345 ns  ; START  ; S1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 26.337 ns  ; START  ; S1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 25.623 ns  ; START  ; M1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 25.620 ns  ; START  ; M1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 25.620 ns  ; START  ; M1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 25.536 ns  ; START  ; M1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 25.336 ns  ; START  ; M1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 24.227 ns  ; SET[1] ; M1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 24.059 ns  ; UP     ; M1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 23.731 ns  ; SET[0] ; M1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 23.546 ns  ; DOWN   ; M1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 21.311 ns  ; START  ; M1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 21.061 ns  ; SET[1] ; M1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 20.565 ns  ; SET[0] ; M1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 19.720 ns  ; UP     ; M1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 19.283 ns  ; SET[1] ; M2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 19.207 ns  ; DOWN   ; M1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 18.787 ns  ; SET[0] ; M2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 18.750 ns  ; SET[1] ; M2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 18.717 ns  ; SET[1] ; M2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 18.655 ns  ; SET[1] ; M2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 18.254 ns  ; SET[0] ; M2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 18.221 ns  ; SET[0] ; M2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 18.159 ns  ; SET[0] ; M2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 17.376 ns  ; SET[1] ; M2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 16.972 ns  ; START  ; M1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 16.880 ns  ; SET[0] ; M2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 16.554 ns  ; UP     ; M1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 16.041 ns  ; DOWN   ; M1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 14.776 ns  ; UP     ; M2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 14.263 ns  ; DOWN   ; M2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 14.243 ns  ; UP     ; M2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 14.210 ns  ; UP     ; M2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 14.148 ns  ; UP     ; M2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 13.806 ns  ; START  ; M1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 13.730 ns  ; DOWN   ; M2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 13.697 ns  ; DOWN   ; M2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 13.635 ns  ; DOWN   ; M2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 12.869 ns  ; UP     ; M2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 12.356 ns  ; DOWN   ; M2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 12.028 ns  ; START  ; M2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 11.586 ns  ; START  ; M2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 11.485 ns  ; START  ; M2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 11.400 ns  ; START  ; M2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 10.394 ns  ; SET[1] ; S1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 10.372 ns  ; START  ; M2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 9.866 ns   ; SET[0] ; S1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 9.802 ns   ; SET[1] ; S1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 9.274 ns   ; SET[0] ; S1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 9.092 ns   ; SET[1] ; M2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 8.957 ns   ; SET[1] ; S2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 8.829 ns   ; SET[1] ; S2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 8.715 ns   ; SET[1] ; H1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 8.596 ns   ; SET[0] ; M2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 8.484 ns   ; SET[1] ; H2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 8.429 ns   ; SET[0] ; S2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 8.329 ns   ; SET[1] ; H2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 8.301 ns   ; SET[0] ; S2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 8.192 ns   ; SET[1] ; H1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 8.187 ns   ; SET[0] ; H1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 8.151 ns   ; SET[1] ; H2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 8.122 ns   ; SET[1] ; S2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 8.097 ns   ; SET[1] ; S2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 8.062 ns   ; SET[1] ; S2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 8.005 ns   ; SET[1] ; H2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.973 ns   ; SET[1] ; S1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.956 ns   ; SET[0] ; H2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.801 ns   ; SET[0] ; H2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.785 ns   ; SET[1] ; H1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.717 ns   ; SET[1] ; H1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.664 ns   ; SET[0] ; H1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.639 ns   ; SET[1] ; S2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.625 ns   ; SET[1] ; S1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.623 ns   ; SET[0] ; H2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.594 ns   ; SET[0] ; S2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.569 ns   ; SET[0] ; S2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.534 ns   ; SET[0] ; S2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.509 ns   ; SET[0] ; H2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.445 ns   ; SET[0] ; S1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.257 ns   ; SET[0] ; H1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.193 ns   ; SET[1] ; S1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.189 ns   ; SET[0] ; H1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.185 ns   ; SET[1] ; S1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.111 ns   ; SET[0] ; S2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 7.097 ns   ; SET[0] ; S1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 6.665 ns   ; SET[0] ; S1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 6.657 ns   ; SET[0] ; S1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 5.028 ns   ; SET[0] ; SET_LAST[0]         ; START    ;
; N/A                                     ; None                                                ; 4.800 ns   ; SET[1] ; SET_LAST[1]         ; START    ;
; N/A                                     ; None                                                ; 4.585 ns   ; UP     ; M2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 4.459 ns   ; START  ; M2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 4.072 ns   ; DOWN   ; M2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 3.638 ns   ; START  ; S1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 3.112 ns   ; START  ; H2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 3.046 ns   ; START  ; S1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 2.824 ns   ; START  ; H1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 2.706 ns   ; START  ; S1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 2.408 ns   ; START  ; H2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 2.242 ns   ; START  ; H1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 2.238 ns   ; START  ; H2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 2.226 ns   ; START  ; H1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 2.201 ns   ; START  ; S2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 2.096 ns   ; START  ; S2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 2.094 ns   ; START  ; S1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 2.092 ns   ; START  ; S2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 2.083 ns   ; START  ; H2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 2.080 ns   ; START  ; S1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 2.079 ns   ; START  ; S1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; 1.924 ns   ; START  ; S2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; 1.760 ns   ; START  ; S2[0]~reg0latch     ; START    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;        ;                     ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+---------------------+----------+


+------------------------------------------------------------------------------+
; tco                                                                          ;
+-------+--------------+------------+---------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                ; To    ; From Clock ;
+-------+--------------+------------+---------------------+-------+------------+
; N/A   ; None         ; 33.931 ns  ; SET_LAST[1]         ; M1[3] ; START      ;
; N/A   ; None         ; 33.795 ns  ; SET_LAST[0]         ; M1[3] ; START      ;
; N/A   ; None         ; 33.315 ns  ; UP_LAST             ; M1[3] ; START      ;
; N/A   ; None         ; 33.184 ns  ; DOWN_LAST           ; M1[3] ; START      ;
; N/A   ; None         ; 31.452 ns  ; M2[0]~reg0_emulated ; M1[3] ; clk_1      ;
; N/A   ; None         ; 31.053 ns  ; M2[0]~reg0latch     ; M1[3] ; START      ;
; N/A   ; None         ; 30.315 ns  ; SET_LAST[1]         ; M1[2] ; START      ;
; N/A   ; None         ; 30.179 ns  ; SET_LAST[0]         ; M1[2] ; START      ;
; N/A   ; None         ; 29.699 ns  ; UP_LAST             ; M1[2] ; START      ;
; N/A   ; None         ; 29.568 ns  ; DOWN_LAST           ; M1[2] ; START      ;
; N/A   ; None         ; 28.184 ns  ; M2[2]~reg0_emulated ; M1[3] ; clk_1      ;
; N/A   ; None         ; 27.871 ns  ; M2[2]~reg0latch     ; M1[3] ; START      ;
; N/A   ; None         ; 27.836 ns  ; M2[0]~reg0_emulated ; M1[2] ; clk_1      ;
; N/A   ; None         ; 27.437 ns  ; M2[0]~reg0latch     ; M1[2] ; START      ;
; N/A   ; None         ; 25.719 ns  ; SET_LAST[1]         ; M1[1] ; START      ;
; N/A   ; None         ; 25.583 ns  ; SET_LAST[0]         ; M1[1] ; START      ;
; N/A   ; None         ; 25.358 ns  ; M2[3]~reg0_emulated ; M1[3] ; clk_1      ;
; N/A   ; None         ; 25.167 ns  ; M2[3]~reg0latch     ; M1[3] ; START      ;
; N/A   ; None         ; 25.103 ns  ; UP_LAST             ; M1[1] ; START      ;
; N/A   ; None         ; 25.091 ns  ; M2[1]~reg0_emulated ; M1[3] ; clk_1      ;
; N/A   ; None         ; 24.991 ns  ; M2[1]~reg0latch     ; M1[3] ; START      ;
; N/A   ; None         ; 24.972 ns  ; DOWN_LAST           ; M1[1] ; START      ;
; N/A   ; None         ; 24.568 ns  ; M2[2]~reg0_emulated ; M1[2] ; clk_1      ;
; N/A   ; None         ; 24.255 ns  ; M2[2]~reg0latch     ; M1[2] ; START      ;
; N/A   ; None         ; 23.240 ns  ; M2[0]~reg0_emulated ; M1[1] ; clk_1      ;
; N/A   ; None         ; 22.841 ns  ; M2[0]~reg0latch     ; M1[1] ; START      ;
; N/A   ; None         ; 22.793 ns  ; SET_LAST[1]         ; M1[0] ; START      ;
; N/A   ; None         ; 22.657 ns  ; SET_LAST[0]         ; M1[0] ; START      ;
; N/A   ; None         ; 22.177 ns  ; UP_LAST             ; M1[0] ; START      ;
; N/A   ; None         ; 22.046 ns  ; DOWN_LAST           ; M1[0] ; START      ;
; N/A   ; None         ; 21.742 ns  ; M2[3]~reg0_emulated ; M1[2] ; clk_1      ;
; N/A   ; None         ; 21.551 ns  ; M2[3]~reg0latch     ; M1[2] ; START      ;
; N/A   ; None         ; 21.475 ns  ; M2[1]~reg0_emulated ; M1[2] ; clk_1      ;
; N/A   ; None         ; 21.375 ns  ; M2[1]~reg0latch     ; M1[2] ; START      ;
; N/A   ; None         ; 20.314 ns  ; M2[0]~reg0_emulated ; M1[0] ; clk_1      ;
; N/A   ; None         ; 19.972 ns  ; M2[2]~reg0_emulated ; M1[1] ; clk_1      ;
; N/A   ; None         ; 19.915 ns  ; M2[0]~reg0latch     ; M1[0] ; START      ;
; N/A   ; None         ; 19.708 ns  ; SET_LAST[1]         ; M2[1] ; START      ;
; N/A   ; None         ; 19.659 ns  ; M2[2]~reg0latch     ; M1[1] ; START      ;
; N/A   ; None         ; 19.592 ns  ; SET_LAST[1]         ; M2[2] ; START      ;
; N/A   ; None         ; 19.572 ns  ; SET_LAST[0]         ; M2[1] ; START      ;
; N/A   ; None         ; 19.456 ns  ; SET_LAST[0]         ; M2[2] ; START      ;
; N/A   ; None         ; 19.148 ns  ; SET_LAST[1]         ; M2[3] ; START      ;
; N/A   ; None         ; 19.092 ns  ; UP_LAST             ; M2[1] ; START      ;
; N/A   ; None         ; 19.012 ns  ; SET_LAST[0]         ; M2[3] ; START      ;
; N/A   ; None         ; 18.976 ns  ; UP_LAST             ; M2[2] ; START      ;
; N/A   ; None         ; 18.961 ns  ; DOWN_LAST           ; M2[1] ; START      ;
; N/A   ; None         ; 18.845 ns  ; DOWN_LAST           ; M2[2] ; START      ;
; N/A   ; None         ; 18.843 ns  ; M1[0]~reg0_emulated ; M1[3] ; clk_1      ;
; N/A   ; None         ; 18.676 ns  ; M1[0]~reg0latch     ; M1[3] ; START      ;
; N/A   ; None         ; 18.532 ns  ; UP_LAST             ; M2[3] ; START      ;
; N/A   ; None         ; 18.401 ns  ; DOWN_LAST           ; M2[3] ; START      ;
; N/A   ; None         ; 17.229 ns  ; M2[0]~reg0_emulated ; M2[1] ; clk_1      ;
; N/A   ; None         ; 17.146 ns  ; M2[3]~reg0_emulated ; M1[1] ; clk_1      ;
; N/A   ; None         ; 17.113 ns  ; M2[0]~reg0_emulated ; M2[2] ; clk_1      ;
; N/A   ; None         ; 17.046 ns  ; M2[2]~reg0_emulated ; M1[0] ; clk_1      ;
; N/A   ; None         ; 16.955 ns  ; M2[3]~reg0latch     ; M1[1] ; START      ;
; N/A   ; None         ; 16.879 ns  ; M2[1]~reg0_emulated ; M1[1] ; clk_1      ;
; N/A   ; None         ; 16.830 ns  ; M2[0]~reg0latch     ; M2[1] ; START      ;
; N/A   ; None         ; 16.779 ns  ; M2[1]~reg0latch     ; M1[1] ; START      ;
; N/A   ; None         ; 16.733 ns  ; M2[2]~reg0latch     ; M1[0] ; START      ;
; N/A   ; None         ; 16.714 ns  ; M2[0]~reg0latch     ; M2[2] ; START      ;
; N/A   ; None         ; 16.669 ns  ; M2[0]~reg0_emulated ; M2[3] ; clk_1      ;
; N/A   ; None         ; 16.270 ns  ; M2[0]~reg0latch     ; M2[3] ; START      ;
; N/A   ; None         ; 15.372 ns  ; M1[1]~reg0_emulated ; M1[3] ; clk_1      ;
; N/A   ; None         ; 15.358 ns  ; M1[1]~reg0latch     ; M1[3] ; START      ;
; N/A   ; None         ; 15.227 ns  ; M1[0]~reg0_emulated ; M1[2] ; clk_1      ;
; N/A   ; None         ; 15.060 ns  ; M1[0]~reg0latch     ; M1[2] ; START      ;
; N/A   ; None         ; 14.220 ns  ; M2[3]~reg0_emulated ; M1[0] ; clk_1      ;
; N/A   ; None         ; 14.029 ns  ; M2[3]~reg0latch     ; M1[0] ; START      ;
; N/A   ; None         ; 13.953 ns  ; M2[1]~reg0_emulated ; M1[0] ; clk_1      ;
; N/A   ; None         ; 13.908 ns  ; M2[2]~reg0_emulated ; M2[1] ; clk_1      ;
; N/A   ; None         ; 13.853 ns  ; M2[1]~reg0latch     ; M1[0] ; START      ;
; N/A   ; None         ; 13.595 ns  ; M2[2]~reg0latch     ; M2[1] ; START      ;
; N/A   ; None         ; 13.525 ns  ; M2[2]~reg0_emulated ; M2[3] ; clk_1      ;
; N/A   ; None         ; 13.212 ns  ; M2[2]~reg0latch     ; M2[3] ; START      ;
; N/A   ; None         ; 12.964 ns  ; M2[3]~reg0_emulated ; M2[2] ; clk_1      ;
; N/A   ; None         ; 12.773 ns  ; M2[3]~reg0latch     ; M2[2] ; START      ;
; N/A   ; None         ; 11.756 ns  ; M1[1]~reg0_emulated ; M1[2] ; clk_1      ;
; N/A   ; None         ; 11.742 ns  ; M1[1]~reg0latch     ; M1[2] ; START      ;
; N/A   ; None         ; 11.436 ns  ; M1[2]~reg0_emulated ; M1[3] ; clk_1      ;
; N/A   ; None         ; 10.968 ns  ; M1[2]~reg0latch     ; M1[3] ; START      ;
; N/A   ; None         ; 10.631 ns  ; M1[0]~reg0_emulated ; M1[1] ; clk_1      ;
; N/A   ; None         ; 10.464 ns  ; M1[0]~reg0latch     ; M1[1] ; START      ;
; N/A   ; None         ; 10.432 ns  ; M2[1]~reg0_emulated ; M2[3] ; clk_1      ;
; N/A   ; None         ; 10.381 ns  ; SET_LAST[1]         ; M2[0] ; START      ;
; N/A   ; None         ; 10.373 ns  ; SET_LAST[1]         ; S1[1] ; START      ;
; N/A   ; None         ; 10.332 ns  ; M2[1]~reg0latch     ; M2[3] ; START      ;
; N/A   ; None         ; 10.245 ns  ; SET_LAST[0]         ; M2[0] ; START      ;
; N/A   ; None         ; 10.238 ns  ; SET_LAST[0]         ; S1[1] ; START      ;
; N/A   ; None         ; 10.220 ns  ; SET_LAST[1]         ; S2[3] ; START      ;
; N/A   ; None         ; 10.182 ns  ; SET_LAST[1]         ; S2[2] ; START      ;
; N/A   ; None         ; 10.118 ns  ; SET_LAST[1]         ; H2[3] ; START      ;
; N/A   ; None         ; 10.085 ns  ; SET_LAST[0]         ; S2[3] ; START      ;
; N/A   ; None         ; 10.047 ns  ; SET_LAST[0]         ; S2[2] ; START      ;
; N/A   ; None         ; 9.996 ns   ; M2[1]~reg0_emulated ; M2[2] ; clk_1      ;
; N/A   ; None         ; 9.983 ns   ; SET_LAST[0]         ; H2[3] ; START      ;
; N/A   ; None         ; 9.977 ns   ; SET_LAST[1]         ; H1[2] ; START      ;
; N/A   ; None         ; 9.947 ns   ; SET_LAST[1]         ; H1[0] ; START      ;
; N/A   ; None         ; 9.942 ns   ; SET_LAST[1]         ; S2[0] ; START      ;
; N/A   ; None         ; 9.896 ns   ; SET_LAST[1]         ; S2[1] ; START      ;
; N/A   ; None         ; 9.896 ns   ; M2[1]~reg0latch     ; M2[2] ; START      ;
; N/A   ; None         ; 9.848 ns   ; SET_LAST[1]         ; H2[1] ; START      ;
; N/A   ; None         ; 9.842 ns   ; SET_LAST[0]         ; H1[2] ; START      ;
; N/A   ; None         ; 9.812 ns   ; SET_LAST[0]         ; H1[0] ; START      ;
; N/A   ; None         ; 9.807 ns   ; SET_LAST[0]         ; S2[0] ; START      ;
; N/A   ; None         ; 9.792 ns   ; SET_LAST[1]         ; H1[1] ; START      ;
; N/A   ; None         ; 9.765 ns   ; UP_LAST             ; M2[0] ; START      ;
; N/A   ; None         ; 9.761 ns   ; SET_LAST[0]         ; S2[1] ; START      ;
; N/A   ; None         ; 9.713 ns   ; SET_LAST[0]         ; H2[1] ; START      ;
; N/A   ; None         ; 9.657 ns   ; SET_LAST[0]         ; H1[1] ; START      ;
; N/A   ; None         ; 9.646 ns   ; SET_LAST[1]         ; H1[3] ; START      ;
; N/A   ; None         ; 9.645 ns   ; SET_LAST[1]         ; H2[0] ; START      ;
; N/A   ; None         ; 9.634 ns   ; DOWN_LAST           ; M2[0] ; START      ;
; N/A   ; None         ; 9.529 ns   ; SET_LAST[1]         ; H2[2] ; START      ;
; N/A   ; None         ; 9.511 ns   ; SET_LAST[0]         ; H1[3] ; START      ;
; N/A   ; None         ; 9.509 ns   ; SET_LAST[0]         ; H2[0] ; START      ;
; N/A   ; None         ; 9.493 ns   ; M2[3]~reg0_emulated ; M2[1] ; clk_1      ;
; N/A   ; None         ; 9.480 ns   ; SET_LAST[1]         ; S1[3] ; START      ;
; N/A   ; None         ; 9.394 ns   ; SET_LAST[0]         ; H2[2] ; START      ;
; N/A   ; None         ; 9.345 ns   ; SET_LAST[0]         ; S1[3] ; START      ;
; N/A   ; None         ; 9.302 ns   ; M2[3]~reg0latch     ; M2[1] ; START      ;
; N/A   ; None         ; 9.135 ns   ; SET_LAST[1]         ; S1[0] ; START      ;
; N/A   ; None         ; 9.000 ns   ; SET_LAST[0]         ; S1[0] ; START      ;
; N/A   ; None         ; 8.725 ns   ; S2[1]~reg0_emulated ; S2[1] ; clk_1      ;
; N/A   ; None         ; 8.590 ns   ; SET_LAST[1]         ; S1[2] ; START      ;
; N/A   ; None         ; 8.455 ns   ; SET_LAST[0]         ; S1[2] ; START      ;
; N/A   ; None         ; 8.446 ns   ; H1[0]~reg0_emulated ; H1[0] ; clk_1      ;
; N/A   ; None         ; 8.440 ns   ; S2[1]~reg0latch     ; S2[1] ; START      ;
; N/A   ; None         ; 8.388 ns   ; H1[0]~reg0latch     ; H1[0] ; START      ;
; N/A   ; None         ; 8.338 ns   ; S1[1]~reg0_emulated ; S1[1] ; clk_1      ;
; N/A   ; None         ; 8.079 ns   ; H1[3]~reg0_emulated ; H1[3] ; clk_1      ;
; N/A   ; None         ; 8.065 ns   ; H1[3]~reg0latch     ; H1[3] ; START      ;
; N/A   ; None         ; 7.906 ns   ; H1[2]~reg0_emulated ; H1[2] ; clk_1      ;
; N/A   ; None         ; 7.902 ns   ; M2[0]~reg0_emulated ; M2[0] ; clk_1      ;
; N/A   ; None         ; 7.841 ns   ; S2[2]~reg0latch     ; S2[2] ; START      ;
; N/A   ; None         ; 7.820 ns   ; M1[2]~reg0_emulated ; M1[2] ; clk_1      ;
; N/A   ; None         ; 7.763 ns   ; M2[2]~reg0_emulated ; M2[2] ; clk_1      ;
; N/A   ; None         ; 7.750 ns   ; H1[2]~reg0latch     ; H1[2] ; START      ;
; N/A   ; None         ; 7.749 ns   ; S1[1]~reg0latch     ; S1[1] ; START      ;
; N/A   ; None         ; 7.705 ns   ; M1[0]~reg0_emulated ; M1[0] ; clk_1      ;
; N/A   ; None         ; 7.644 ns   ; S2[3]~reg0_emulated ; S2[3] ; clk_1      ;
; N/A   ; None         ; 7.638 ns   ; S1[3]~reg0_emulated ; S1[3] ; clk_1      ;
; N/A   ; None         ; 7.621 ns   ; S1[0]~reg0latch     ; S1[0] ; START      ;
; N/A   ; None         ; 7.617 ns   ; S1[0]~reg0_emulated ; S1[0] ; clk_1      ;
; N/A   ; None         ; 7.613 ns   ; S2[2]~reg0_emulated ; S2[2] ; clk_1      ;
; N/A   ; None         ; 7.612 ns   ; H2[0]~reg0_emulated ; H2[0] ; clk_1      ;
; N/A   ; None         ; 7.572 ns   ; S1[3]~reg0latch     ; S1[3] ; START      ;
; N/A   ; None         ; 7.538 ns   ; M1[0]~reg0latch     ; M1[0] ; START      ;
; N/A   ; None         ; 7.503 ns   ; M2[0]~reg0latch     ; M2[0] ; START      ;
; N/A   ; None         ; 7.502 ns   ; H2[3]~reg0latch     ; H2[3] ; START      ;
; N/A   ; None         ; 7.500 ns   ; S2[0]~reg0latch     ; S2[0] ; START      ;
; N/A   ; None         ; 7.492 ns   ; H2[3]~reg0_emulated ; H2[3] ; clk_1      ;
; N/A   ; None         ; 7.491 ns   ; S2[0]~reg0_emulated ; S2[0] ; clk_1      ;
; N/A   ; None         ; 7.473 ns   ; S2[3]~reg0latch     ; S2[3] ; START      ;
; N/A   ; None         ; 7.465 ns   ; H2[0]~reg0latch     ; H2[0] ; START      ;
; N/A   ; None         ; 7.450 ns   ; M2[2]~reg0latch     ; M2[2] ; START      ;
; N/A   ; None         ; 7.370 ns   ; M1[3]~reg0latch     ; M1[3] ; START      ;
; N/A   ; None         ; 7.352 ns   ; M1[2]~reg0latch     ; M1[2] ; START      ;
; N/A   ; None         ; 7.278 ns   ; H1[1]~reg0latch     ; H1[1] ; START      ;
; N/A   ; None         ; 7.216 ns   ; H1[1]~reg0_emulated ; H1[1] ; clk_1      ;
; N/A   ; None         ; 7.200 ns   ; H2[2]~reg0latch     ; H2[2] ; START      ;
; N/A   ; None         ; 7.160 ns   ; M1[1]~reg0_emulated ; M1[1] ; clk_1      ;
; N/A   ; None         ; 7.146 ns   ; M1[1]~reg0latch     ; M1[1] ; START      ;
; N/A   ; None         ; 7.141 ns   ; M1[3]~reg0_emulated ; M1[3] ; clk_1      ;
; N/A   ; None         ; 7.032 ns   ; H2[2]~reg0_emulated ; H2[2] ; clk_1      ;
; N/A   ; None         ; 6.905 ns   ; S1[2]~reg0_emulated ; S1[2] ; clk_1      ;
; N/A   ; None         ; 6.883 ns   ; M2[1]~reg0_emulated ; M2[1] ; clk_1      ;
; N/A   ; None         ; 6.867 ns   ; H2[1]~reg0latch     ; H2[1] ; START      ;
; N/A   ; None         ; 6.783 ns   ; M2[1]~reg0latch     ; M2[1] ; START      ;
; N/A   ; None         ; 6.767 ns   ; H2[1]~reg0_emulated ; H2[1] ; clk_1      ;
; N/A   ; None         ; 6.766 ns   ; S1[2]~reg0latch     ; S1[2] ; START      ;
; N/A   ; None         ; 6.687 ns   ; M2[3]~reg0_emulated ; M2[3] ; clk_1      ;
; N/A   ; None         ; 6.496 ns   ; M2[3]~reg0latch     ; M2[3] ; START      ;
+-------+--------------+------------+---------------------+-------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+--------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To    ;
+-------+-------------------+-----------------+--------+-------+
; N/A   ; None              ; 38.035 ns       ; SET[1] ; M1[3] ;
; N/A   ; None              ; 37.539 ns       ; SET[0] ; M1[3] ;
; N/A   ; None              ; 34.419 ns       ; SET[1] ; M1[2] ;
; N/A   ; None              ; 33.923 ns       ; SET[0] ; M1[2] ;
; N/A   ; None              ; 33.528 ns       ; UP     ; M1[3] ;
; N/A   ; None              ; 33.015 ns       ; DOWN   ; M1[3] ;
; N/A   ; None              ; 30.780 ns       ; START  ; M1[3] ;
; N/A   ; None              ; 29.912 ns       ; UP     ; M1[2] ;
; N/A   ; None              ; 29.823 ns       ; SET[1] ; M1[1] ;
; N/A   ; None              ; 29.399 ns       ; DOWN   ; M1[2] ;
; N/A   ; None              ; 29.327 ns       ; SET[0] ; M1[1] ;
; N/A   ; None              ; 27.164 ns       ; START  ; M1[2] ;
; N/A   ; None              ; 26.897 ns       ; SET[1] ; M1[0] ;
; N/A   ; None              ; 26.401 ns       ; SET[0] ; M1[0] ;
; N/A   ; None              ; 25.316 ns       ; UP     ; M1[1] ;
; N/A   ; None              ; 24.803 ns       ; DOWN   ; M1[1] ;
; N/A   ; None              ; 23.812 ns       ; SET[1] ; M2[1] ;
; N/A   ; None              ; 23.696 ns       ; SET[1] ; M2[2] ;
; N/A   ; None              ; 23.316 ns       ; SET[0] ; M2[1] ;
; N/A   ; None              ; 23.252 ns       ; SET[1] ; M2[3] ;
; N/A   ; None              ; 23.200 ns       ; SET[0] ; M2[2] ;
; N/A   ; None              ; 22.756 ns       ; SET[0] ; M2[3] ;
; N/A   ; None              ; 22.568 ns       ; START  ; M1[1] ;
; N/A   ; None              ; 22.390 ns       ; UP     ; M1[0] ;
; N/A   ; None              ; 21.877 ns       ; DOWN   ; M1[0] ;
; N/A   ; None              ; 19.642 ns       ; START  ; M1[0] ;
; N/A   ; None              ; 19.305 ns       ; UP     ; M2[1] ;
; N/A   ; None              ; 19.189 ns       ; UP     ; M2[2] ;
; N/A   ; None              ; 18.792 ns       ; DOWN   ; M2[1] ;
; N/A   ; None              ; 18.745 ns       ; UP     ; M2[3] ;
; N/A   ; None              ; 18.676 ns       ; DOWN   ; M2[2] ;
; N/A   ; None              ; 18.232 ns       ; DOWN   ; M2[3] ;
; N/A   ; None              ; 16.557 ns       ; START  ; M2[1] ;
; N/A   ; None              ; 16.441 ns       ; START  ; M2[2] ;
; N/A   ; None              ; 15.997 ns       ; START  ; M2[3] ;
; N/A   ; None              ; 14.485 ns       ; SET[1] ; M2[0] ;
; N/A   ; None              ; 14.472 ns       ; SET[1] ; S1[1] ;
; N/A   ; None              ; 14.319 ns       ; SET[1] ; S2[3] ;
; N/A   ; None              ; 14.281 ns       ; SET[1] ; S2[2] ;
; N/A   ; None              ; 14.217 ns       ; SET[1] ; H2[3] ;
; N/A   ; None              ; 14.076 ns       ; SET[1] ; H1[2] ;
; N/A   ; None              ; 14.046 ns       ; SET[1] ; H1[0] ;
; N/A   ; None              ; 14.041 ns       ; SET[1] ; S2[0] ;
; N/A   ; None              ; 13.995 ns       ; SET[1] ; S2[1] ;
; N/A   ; None              ; 13.989 ns       ; SET[0] ; M2[0] ;
; N/A   ; None              ; 13.947 ns       ; SET[1] ; H2[1] ;
; N/A   ; None              ; 13.944 ns       ; SET[0] ; S1[1] ;
; N/A   ; None              ; 13.891 ns       ; SET[1] ; H1[1] ;
; N/A   ; None              ; 13.791 ns       ; SET[0] ; S2[3] ;
; N/A   ; None              ; 13.753 ns       ; SET[0] ; S2[2] ;
; N/A   ; None              ; 13.749 ns       ; SET[1] ; H2[0] ;
; N/A   ; None              ; 13.745 ns       ; SET[1] ; H1[3] ;
; N/A   ; None              ; 13.689 ns       ; SET[0] ; H2[3] ;
; N/A   ; None              ; 13.628 ns       ; SET[1] ; H2[2] ;
; N/A   ; None              ; 13.579 ns       ; SET[1] ; S1[3] ;
; N/A   ; None              ; 13.548 ns       ; SET[0] ; H1[2] ;
; N/A   ; None              ; 13.518 ns       ; SET[0] ; H1[0] ;
; N/A   ; None              ; 13.513 ns       ; SET[0] ; S2[0] ;
; N/A   ; None              ; 13.467 ns       ; SET[0] ; S2[1] ;
; N/A   ; None              ; 13.419 ns       ; SET[0] ; H2[1] ;
; N/A   ; None              ; 13.363 ns       ; SET[0] ; H1[1] ;
; N/A   ; None              ; 13.253 ns       ; SET[0] ; H2[0] ;
; N/A   ; None              ; 13.234 ns       ; SET[1] ; S1[0] ;
; N/A   ; None              ; 13.217 ns       ; SET[0] ; H1[3] ;
; N/A   ; None              ; 13.100 ns       ; SET[0] ; H2[2] ;
; N/A   ; None              ; 13.051 ns       ; SET[0] ; S1[3] ;
; N/A   ; None              ; 12.706 ns       ; SET[0] ; S1[0] ;
; N/A   ; None              ; 12.689 ns       ; SET[1] ; S1[2] ;
; N/A   ; None              ; 12.161 ns       ; SET[0] ; S1[2] ;
; N/A   ; None              ; 9.978 ns        ; UP     ; M2[0] ;
; N/A   ; None              ; 9.465 ns        ; DOWN   ; M2[0] ;
; N/A   ; None              ; 7.489 ns        ; START  ; S1[1] ;
; N/A   ; None              ; 7.239 ns        ; START  ; S2[1] ;
; N/A   ; None              ; 7.230 ns        ; START  ; M2[0] ;
; N/A   ; None              ; 7.179 ns        ; START  ; S2[3] ;
; N/A   ; None              ; 7.168 ns        ; START  ; S1[0] ;
; N/A   ; None              ; 7.146 ns        ; START  ; S2[2] ;
; N/A   ; None              ; 7.113 ns        ; START  ; H1[2] ;
; N/A   ; None              ; 7.064 ns        ; START  ; H2[3] ;
; N/A   ; None              ; 7.039 ns        ; START  ; H1[0] ;
; N/A   ; None              ; 6.996 ns        ; START  ; H2[0] ;
; N/A   ; None              ; 6.962 ns        ; START  ; H1[3] ;
; N/A   ; None              ; 6.606 ns        ; START  ; H2[2] ;
; N/A   ; None              ; 6.585 ns        ; START  ; S2[0] ;
; N/A   ; None              ; 6.461 ns        ; START  ; S1[2] ;
; N/A   ; None              ; 6.418 ns        ; START  ; H1[1] ;
; N/A   ; None              ; 6.382 ns        ; START  ; S1[3] ;
; N/A   ; None              ; 6.156 ns        ; START  ; H2[1] ;
+-------+-------------------+-----------------+--------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+---------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From   ; To                  ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+---------------------+----------+
; N/A                                     ; None                                                ; -0.260 ns ; DOWN   ; DOWN_LAST           ; START    ;
; N/A                                     ; None                                                ; -0.463 ns ; START  ; H2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -0.472 ns ; START  ; S2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -0.472 ns ; START  ; S2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -0.480 ns ; START  ; S2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -0.496 ns ; START  ; H2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -0.508 ns ; START  ; S1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -0.628 ns ; UP     ; UP_LAST             ; START    ;
; N/A                                     ; None                                                ; -0.644 ns ; START  ; H2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -0.650 ns ; START  ; H2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -0.776 ns ; START  ; S2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -0.782 ns ; START  ; S1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -0.933 ns ; START  ; S2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -1.014 ns ; START  ; S2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -1.022 ns ; START  ; S1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -1.066 ns ; START  ; H1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -1.152 ns ; START  ; M2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -1.198 ns ; START  ; S1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -1.227 ns ; START  ; S2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -1.324 ns ; START  ; M1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -1.337 ns ; DOWN   ; M1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -1.378 ns ; START  ; S1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -1.382 ns ; START  ; S1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -1.394 ns ; START  ; H2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -1.394 ns ; START  ; S1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -1.398 ns ; START  ; S2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -1.402 ns ; START  ; H2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -1.419 ns ; START  ; H1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -1.529 ns ; START  ; H2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -1.536 ns ; START  ; H1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -1.608 ns ; START  ; M1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -1.608 ns ; START  ; M1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -1.611 ns ; START  ; M1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -1.766 ns ; START  ; M2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -1.932 ns ; UP     ; M1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -2.001 ns ; UP     ; M2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -2.041 ns ; START  ; S1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -2.126 ns ; DOWN   ; M2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -2.142 ns ; START  ; H1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -2.145 ns ; START  ; M2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -2.198 ns ; START  ; M2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -2.277 ns ; UP     ; M1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -2.303 ns ; UP     ; M1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -2.315 ns ; DOWN   ; M1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -2.416 ns ; START  ; H2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -2.445 ns ; DOWN   ; M2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -2.446 ns ; DOWN   ; M1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -2.449 ns ; DOWN   ; M1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -2.455 ns ; UP     ; M2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -2.486 ns ; START  ; H1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -2.488 ns ; START  ; M1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -2.490 ns ; DOWN   ; M1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -2.594 ns ; DOWN   ; M1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -2.793 ns ; UP     ; M2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -2.920 ns ; START  ; M1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -3.003 ns ; START  ; M1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -3.035 ns ; DOWN   ; M1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -3.042 ns ; UP     ; M2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.077 ns ; DOWN   ; M1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.096 ns ; UP     ; M1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.120 ns ; UP     ; M1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -3.194 ns ; START  ; H1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.194 ns ; START  ; H1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.194 ns ; START  ; H1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.217 ns ; DOWN   ; M2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -3.293 ns ; DOWN   ; M2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.304 ns ; DOWN   ; M2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.311 ns ; DOWN   ; S1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.319 ns ; DOWN   ; S1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.347 ns ; DOWN   ; M2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.408 ns ; UP     ; M1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.411 ns ; UP     ; M1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.411 ns ; UP     ; M1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.604 ns ; START  ; M2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -3.632 ns ; DOWN   ; H1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.637 ns ; DOWN   ; H2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.637 ns ; DOWN   ; H2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.657 ns ; UP     ; M2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.706 ns ; DOWN   ; H2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.706 ns ; DOWN   ; H2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.730 ns ; UP     ; M2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -3.940 ns ; DOWN   ; S2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.941 ns ; DOWN   ; S2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -3.949 ns ; START  ; M1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -4.103 ns ; SET[1] ; SET_LAST[1]         ; START    ;
; N/A                                     ; None                                                ; -4.128 ns ; UP     ; S1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -4.136 ns ; UP     ; S1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -4.158 ns ; SET[0] ; SET_LAST[0]         ; START    ;
; N/A                                     ; None                                                ; -4.169 ns ; DOWN   ; M2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -4.231 ns ; UP     ; M2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -4.340 ns ; DOWN   ; H1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -4.340 ns ; DOWN   ; H1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -4.340 ns ; DOWN   ; H1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -4.449 ns ; UP     ; H1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -4.454 ns ; UP     ; H2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -4.454 ns ; UP     ; H2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -4.523 ns ; UP     ; H2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -4.523 ns ; UP     ; H2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -4.757 ns ; UP     ; S2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -4.758 ns ; UP     ; S2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -5.019 ns ; SET[1] ; H2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -5.021 ns ; SET[1] ; H2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -5.088 ns ; SET[1] ; H2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -5.157 ns ; UP     ; H1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -5.157 ns ; UP     ; H1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -5.157 ns ; UP     ; H1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -5.496 ns ; SET[0] ; M1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -5.515 ns ; SET[1] ; M2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -5.607 ns ; SET[0] ; M1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -5.700 ns ; SET[0] ; M2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -5.951 ns ; SET[1] ; M2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -5.955 ns ; SET[0] ; S1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -5.965 ns ; SET[0] ; S1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -5.976 ns ; SET[0] ; M2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.024 ns ; SET[1] ; M1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.046 ns ; SET[0] ; S1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.076 ns ; SET[0] ; M1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.121 ns ; SET[1] ; M2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.146 ns ; SET[0] ; M2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.212 ns ; SET[1] ; M1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.251 ns ; DOWN   ; M2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.299 ns ; SET[0] ; M1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.320 ns ; SET[0] ; S1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.402 ns ; SET[1] ; H2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.405 ns ; SET[1] ; H2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.432 ns ; SET[0] ; S1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.434 ns ; SET[0] ; H1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.441 ns ; SET[0] ; S2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.483 ns ; SET[1] ; S1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.493 ns ; SET[1] ; S1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.516 ns ; SET[0] ; H1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.567 ns ; SET[1] ; M1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.574 ns ; SET[1] ; S1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.604 ns ; SET[1] ; M1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.627 ns ; SET[0] ; M1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.632 ns ; UP     ; M2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.694 ns ; SET[1] ; M1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.707 ns ; SET[0] ; S2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.716 ns ; SET[0] ; M1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.719 ns ; SET[0] ; M1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.722 ns ; SET[0] ; S1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.729 ns ; SET[0] ; S2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.736 ns ; SET[0] ; S1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.748 ns ; SET[0] ; S1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.751 ns ; SET[0] ; H2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.753 ns ; SET[0] ; H2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.787 ns ; SET[0] ; H2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.797 ns ; SET[1] ; M2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.820 ns ; SET[0] ; H2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.848 ns ; SET[1] ; S1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.864 ns ; SET[0] ; M1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -6.871 ns ; SET[0] ; S2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.922 ns ; SET[0] ; H2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.960 ns ; SET[1] ; S1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.962 ns ; SET[1] ; H1[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.969 ns ; SET[1] ; S2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.974 ns ; SET[0] ; H1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -6.982 ns ; SET[0] ; M2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.044 ns ; SET[1] ; H1[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -7.087 ns ; SET[0] ; S2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.114 ns ; SET[1] ; M2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.139 ns ; SET[0] ; M2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.144 ns ; SET[0] ; H2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.155 ns ; SET[1] ; M1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.181 ns ; SET[0] ; H2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.216 ns ; SET[0] ; S2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.235 ns ; SET[1] ; S2[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -7.250 ns ; SET[1] ; S1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.257 ns ; SET[1] ; S2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -7.260 ns ; SET[0] ; H2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -7.264 ns ; SET[1] ; S1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.276 ns ; SET[1] ; S1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -7.315 ns ; SET[1] ; H2[2]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -7.330 ns ; SET[1] ; M1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -7.376 ns ; SET[1] ; M1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.388 ns ; SET[0] ; S2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.399 ns ; SET[1] ; S2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -7.400 ns ; SET[0] ; S2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.450 ns ; SET[1] ; H2[3]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -7.502 ns ; SET[1] ; H1[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -7.505 ns ; SET[0] ; H1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -7.566 ns ; SET[1] ; M2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.615 ns ; SET[1] ; S2[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.718 ns ; SET[0] ; M2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.744 ns ; SET[1] ; S2[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.750 ns ; SET[1] ; H1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.788 ns ; SET[1] ; H2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -7.902 ns ; SET[0] ; H1[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.916 ns ; SET[1] ; S2[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -7.928 ns ; SET[1] ; S2[0]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -8.033 ns ; SET[1] ; H1[0]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -8.439 ns ; SET[0] ; M2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -8.458 ns ; SET[1] ; H1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -8.458 ns ; SET[1] ; H1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -8.458 ns ; SET[1] ; H1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -8.610 ns ; SET[0] ; H1[1]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -8.610 ns ; SET[0] ; H1[2]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -8.610 ns ; SET[0] ; H1[3]~reg0_emulated ; clk_1    ;
; N/A                                     ; None                                                ; -8.967 ns ; SET[1] ; M2[1]~reg0latch     ; START    ;
; N/A                                     ; None                                                ; -9.445 ns ; START  ; M2[2]~reg0latch     ; START    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;        ;                     ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+---------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Jan 07 09:36:19 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ShiZhongJiShu -c ShiZhongJiShu --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "M1[0]~reg0latch" is a latch
    Warning: Node "M2[2]~reg0latch" is a latch
    Warning: Node "M2[3]~reg0latch" is a latch
    Warning: Node "M2[1]~reg0latch" is a latch
    Warning: Node "M2[0]~reg0latch" is a latch
    Warning: Node "UP_LAST" is a latch
    Warning: Node "DOWN_LAST" is a latch
    Warning: Node "SET_LAST[1]" is a latch
    Warning: Node "SET_LAST[0]" is a latch
    Warning: Node "H2[2]~reg0latch" is a latch
    Warning: Node "H2[3]~reg0latch" is a latch
    Warning: Node "H2[1]~reg0latch" is a latch
    Warning: Node "H2[0]~reg0latch" is a latch
    Warning: Node "M1[1]~reg0latch" is a latch
    Warning: Node "M1[2]~reg0latch" is a latch
    Warning: Node "M1[3]~reg0latch" is a latch
    Warning: Node "S2[1]~reg0latch" is a latch
    Warning: Node "S2[0]~reg0latch" is a latch
    Warning: Node "S2[3]~reg0latch" is a latch
    Warning: Node "S2[2]~reg0latch" is a latch
    Warning: Node "S1[2]~reg0latch" is a latch
    Warning: Node "S1[1]~reg0latch" is a latch
    Warning: Node "S1[3]~reg0latch" is a latch
    Warning: Node "S1[0]~reg0latch" is a latch
    Warning: Node "H1[0]~reg0latch" is a latch
    Warning: Node "H1[1]~reg0latch" is a latch
    Warning: Node "H1[2]~reg0latch" is a latch
    Warning: Node "H1[3]~reg0latch" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "H1[3]~reg0head_lut"
    Warning: Node "H1~13"
Warning: Found combinational loop of 2 nodes
    Warning: Node "H1[2]~reg0head_lut"
    Warning: Node "H1~12"
Warning: Found combinational loop of 2 nodes
    Warning: Node "H1[1]~reg0head_lut"
    Warning: Node "H1~11"
Warning: Found combinational loop of 2 nodes
    Warning: Node "H1[0]~reg0head_lut"
    Warning: Node "H1~10"
Warning: Found combinational loop of 2 nodes
    Warning: Node "H2[2]~reg0head_lut"
    Warning: Node "H2~11"
Warning: Found combinational loop of 2 nodes
    Warning: Node "H2[3]~reg0head_lut"
    Warning: Node "H2~12"
Warning: Found combinational loop of 2 nodes
    Warning: Node "H2[1]~reg0head_lut"
    Warning: Node "H2~10"
Warning: Found combinational loop of 2 nodes
    Warning: Node "H2[0]~reg0head_lut"
    Warning: Node "H2~9"
Warning: Found combinational loop of 5 nodes
    Warning: Node "M1[3]~reg0head_lut"
    Warning: Node "Add5~6"
    Warning: Node "M1~20"
    Warning: Node "M1~21"
    Warning: Node "Add1~1"
Warning: Found combinational loop of 5 nodes
    Warning: Node "M1[2]~reg0head_lut"
    Warning: Node "Add5~4"
    Warning: Node "M1~17"
    Warning: Node "M1~19"
    Warning: Node "Add1~0"
Warning: Found combinational loop of 5 nodes
    Warning: Node "M1[1]~reg0head_lut"
    Warning: Node "Add5~2"
    Warning: Node "M1~13"
    Warning: Node "M1~15"
    Warning: Node "M1~14"
Warning: Found combinational loop of 2 nodes
    Warning: Node "S2[1]~reg0head_lut"
    Warning: Node "S2~11"
Warning: Found combinational loop of 2 nodes
    Warning: Node "S2[0]~reg0head_lut"
    Warning: Node "S2~10"
Warning: Found combinational loop of 2 nodes
    Warning: Node "S2[3]~reg0head_lut"
    Warning: Node "S2~13"
Warning: Found combinational loop of 2 nodes
    Warning: Node "S2[2]~reg0head_lut"
    Warning: Node "S2~12"
Warning: Found combinational loop of 2 nodes
    Warning: Node "S1[2]~reg0head_lut"
    Warning: Node "S1~11"
Warning: Found combinational loop of 2 nodes
    Warning: Node "S1[1]~reg0head_lut"
    Warning: Node "S1~10"
Warning: Found combinational loop of 2 nodes
    Warning: Node "S1[3]~reg0head_lut"
    Warning: Node "S1~12"
Warning: Found combinational loop of 2 nodes
    Warning: Node "S1[0]~reg0head_lut"
    Warning: Node "S1~9"
Warning: Found combinational loop of 5 nodes
    Warning: Node "M1[0]~reg0head_lut"
    Warning: Node "M1~10"
    Warning: Node "M1~11"
    Warning: Node "Add5~0"
    Warning: Node "M1~9"
Warning: Found combinational loop of 21 nodes
    Warning: Node "Equal2~0"
    Warning: Node "M2~19"
    Warning: Node "M2~20"
    Warning: Node "M2[1]~reg0head_lut"
    Warning: Node "M2~18"
    Warning: Node "M2~30"
    Warning: Node "Equal2~2"
    Warning: Node "M2~27"
    Warning: Node "M2~28"
    Warning: Node "M2[3]~reg0head_lut"
    Warning: Node "M2~25"
    Warning: Node "M2~31"
    Warning: Node "M2~26"
    Warning: Node "Equal10~0"
    Warning: Node "Equal2~1"
    Warning: Node "M2~23"
    Warning: Node "M2~24"
    Warning: Node "M2[2]~reg0head_lut"
    Warning: Node "M2~22"
    Warning: Node "Add2~0"
    Warning: Node "M2~17"
Warning: Found combinational loop of 3 nodes
    Warning: Node "M2[0]~reg0head_lut"
    Warning: Node "M2~15"
    Warning: Node "M2~16"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_1" is an undefined clock
    Info: Assuming node "START" is a latch enable. Will not compute fmax for this pin.
Info: Clock "clk_1" has Internal fmax of 35.67 MHz between source register "M2[0]~reg0_emulated" and destination register "H1[1]~reg0_emulated" (period= 28.038 ns)
    Info: + Longest register to register delay is 27.825 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N1; Fanout = 3; REG Node = 'M2[0]~reg0_emulated'
        Info: 2: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 21; COMB LOOP Node = 'M2[0]~reg0head_lut'
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
        Info: 3: + IC(0.000 ns) + CELL(9.423 ns) = 10.422 ns; Loc. = LCCOMB_X20_Y11_N10; Fanout = 5; COMB LOOP Node = 'Equal10~0'
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
        Info: 4: + IC(0.000 ns) + CELL(3.105 ns) = 13.527 ns; Loc. = LCCOMB_X20_Y11_N2; Fanout = 18; COMB LOOP Node = 'M1[0]~reg0head_lut'
            Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
        Info: 5: + IC(0.287 ns) + CELL(0.393 ns) = 14.207 ns; Loc. = LCCOMB_X20_Y11_N20; Fanout = 4; COMB Node = 'Add5~1'
        Info: 6: + IC(0.000 ns) + CELL(2.518 ns) = 16.725 ns; Loc. = LCCOMB_X20_Y11_N28; Fanout = 14; COMB LOOP Node = 'M1[1]~reg0head_lut'
            Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X20_Y11_N28; Node "M1[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X19_Y11_N20; Node "M1~15"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X19_Y11_N26; Node "M1~14"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X19_Y11_N16; Node "M1~13"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
            Info: Loc. = LCCOMB_X20_Y11_N22; Node "Add5~2"
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
        Info: 7: + IC(0.259 ns) + CELL(0.393 ns) = 17.377 ns; Loc. = LCCOMB_X20_Y11_N22; Fanout = 5; COMB Node = 'Add5~3'
        Info: 8: + IC(0.000 ns) + CELL(3.566 ns) = 20.943 ns; Loc. = LCCOMB_X20_Y11_N14; Fanout = 10; COMB LOOP Node = 'M1[2]~reg0head_lut'
            Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
            Info: Loc. = LCCOMB_X20_Y11_N14; Node "M1[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X19_Y11_N14; Node "Add1~0"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X19_Y11_N20; Node "M1~15"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X19_Y11_N26; Node "M1~14"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X19_Y11_N16; Node "M1~13"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X19_Y11_N18; Node "M1~19"
            Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
            Info: Loc. = LCCOMB_X21_Y10_N18; Node "M1~17"
            Info: Loc. = LCCOMB_X20_Y11_N24; Node "Add5~4"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
            Info: Loc. = LCCOMB_X20_Y11_N22; Node "Add5~2"
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X20_Y11_N28; Node "M1[1]~reg0head_lut"
        Info: 9: + IC(0.272 ns) + CELL(0.393 ns) = 21.608 ns; Loc. = LCCOMB_X20_Y11_N24; Fanout = 3; COMB Node = 'Add5~5'
        Info: 10: + IC(0.000 ns) + CELL(3.359 ns) = 24.967 ns; Loc. = LCCOMB_X20_Y11_N0; Fanout = 6; COMB LOOP Node = 'M1[3]~reg0head_lut'
            Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
            Info: Loc. = LCCOMB_X20_Y11_N14; Node "M1[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X19_Y11_N14; Node "Add1~0"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X19_Y11_N20; Node "M1~15"
            Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X19_Y11_N16; Node "M1~13"
            Info: Loc. = LCCOMB_X21_Y10_N20; Node "M1~20"
            Info: Loc. = LCCOMB_X20_Y11_N26; Node "Add5~6"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X19_Y11_N18; Node "M1~19"
            Info: Loc. = LCCOMB_X19_Y11_N6; Node "Add1~1"
            Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
            Info: Loc. = LCCOMB_X21_Y10_N18; Node "M1~17"
            Info: Loc. = LCCOMB_X20_Y11_N24; Node "Add5~4"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
            Info: Loc. = LCCOMB_X20_Y11_N0; Node "M1[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y11_N22; Node "Add5~2"
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X20_Y11_N28; Node "M1[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
            Info: Loc. = LCCOMB_X19_Y11_N0; Node "M1~21"
            Info: Loc. = LCCOMB_X19_Y11_N26; Node "M1~14"
        Info: 11: + IC(0.273 ns) + CELL(0.150 ns) = 25.390 ns; Loc. = LCCOMB_X20_Y11_N18; Fanout = 7; COMB Node = 'Equal3~0'
        Info: 12: + IC(0.279 ns) + CELL(0.150 ns) = 25.819 ns; Loc. = LCCOMB_X20_Y11_N12; Fanout = 3; COMB Node = 'H1[0]~8'
        Info: 13: + IC(0.254 ns) + CELL(0.150 ns) = 26.223 ns; Loc. = LCCOMB_X20_Y11_N6; Fanout = 4; COMB Node = 'H1[0]~9'
        Info: 14: + IC(0.942 ns) + CELL(0.660 ns) = 27.825 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'H1[1]~reg0_emulated'
        Info: Total cell delay = 25.259 ns ( 90.78 % )
        Info: Total interconnect delay = 2.566 ns ( 9.22 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "clk_1" to destination register is 2.355 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'clk_1'
            Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'clk_1~clkctrl'
            Info: 3: + IC(0.717 ns) + CELL(0.537 ns) = 2.355 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'H1[1]~reg0_emulated'
            Info: Total cell delay = 1.516 ns ( 64.37 % )
            Info: Total interconnect delay = 0.839 ns ( 35.63 % )
        Info: - Longest clock path from clock "clk_1" to source register is 2.354 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'clk_1'
            Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'clk_1~clkctrl'
            Info: 3: + IC(0.716 ns) + CELL(0.537 ns) = 2.354 ns; Loc. = LCFF_X21_Y9_N1; Fanout = 3; REG Node = 'M2[0]~reg0_emulated'
            Info: Total cell delay = 1.516 ns ( 64.40 % )
            Info: Total interconnect delay = 0.838 ns ( 35.60 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "START" has Internal fmax of 34.86 MHz between source register "SET_LAST[1]" and destination register "M1[3]~reg0latch" (period= 28.687 ns)
    Info: + Longest register to register delay is 27.325 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 4; REG Node = 'SET_LAST[1]'
        Info: 2: + IC(0.277 ns) + CELL(0.275 ns) = 0.552 ns; Loc. = LCCOMB_X18_Y10_N4; Fanout = 31; COMB Node = 'Equal8~0'
        Info: 3: + IC(0.000 ns) + CELL(3.123 ns) = 3.675 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 21; COMB LOOP Node = 'M2[0]~reg0head_lut'
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
        Info: 4: + IC(0.000 ns) + CELL(9.423 ns) = 13.098 ns; Loc. = LCCOMB_X20_Y11_N10; Fanout = 5; COMB LOOP Node = 'Equal10~0'
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
        Info: 5: + IC(0.000 ns) + CELL(3.105 ns) = 16.203 ns; Loc. = LCCOMB_X20_Y11_N2; Fanout = 18; COMB LOOP Node = 'M1[0]~reg0head_lut'
            Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
        Info: 6: + IC(0.287 ns) + CELL(0.393 ns) = 16.883 ns; Loc. = LCCOMB_X20_Y11_N20; Fanout = 4; COMB Node = 'Add5~1'
        Info: 7: + IC(0.000 ns) + CELL(2.518 ns) = 19.401 ns; Loc. = LCCOMB_X20_Y11_N28; Fanout = 14; COMB LOOP Node = 'M1[1]~reg0head_lut'
            Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X20_Y11_N28; Node "M1[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X19_Y11_N20; Node "M1~15"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X19_Y11_N26; Node "M1~14"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X19_Y11_N16; Node "M1~13"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
            Info: Loc. = LCCOMB_X20_Y11_N22; Node "Add5~2"
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
        Info: 8: + IC(0.259 ns) + CELL(0.393 ns) = 20.053 ns; Loc. = LCCOMB_X20_Y11_N22; Fanout = 5; COMB Node = 'Add5~3'
        Info: 9: + IC(0.000 ns) + CELL(3.566 ns) = 23.619 ns; Loc. = LCCOMB_X20_Y11_N14; Fanout = 10; COMB LOOP Node = 'M1[2]~reg0head_lut'
            Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
            Info: Loc. = LCCOMB_X20_Y11_N14; Node "M1[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X19_Y11_N14; Node "Add1~0"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X19_Y11_N20; Node "M1~15"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X19_Y11_N26; Node "M1~14"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X19_Y11_N16; Node "M1~13"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X19_Y11_N18; Node "M1~19"
            Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
            Info: Loc. = LCCOMB_X21_Y10_N18; Node "M1~17"
            Info: Loc. = LCCOMB_X20_Y11_N24; Node "Add5~4"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
            Info: Loc. = LCCOMB_X20_Y11_N22; Node "Add5~2"
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X20_Y11_N28; Node "M1[1]~reg0head_lut"
        Info: 10: + IC(0.272 ns) + CELL(0.393 ns) = 24.284 ns; Loc. = LCCOMB_X20_Y11_N24; Fanout = 3; COMB Node = 'Add5~5'
        Info: 11: + IC(0.000 ns) + CELL(2.640 ns) = 26.924 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 2; COMB LOOP Node = 'M1~21'
            Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
            Info: Loc. = LCCOMB_X20_Y11_N14; Node "M1[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X19_Y11_N14; Node "Add1~0"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X19_Y11_N20; Node "M1~15"
            Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X19_Y11_N16; Node "M1~13"
            Info: Loc. = LCCOMB_X21_Y10_N20; Node "M1~20"
            Info: Loc. = LCCOMB_X20_Y11_N26; Node "Add5~6"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X19_Y11_N18; Node "M1~19"
            Info: Loc. = LCCOMB_X19_Y11_N6; Node "Add1~1"
            Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
            Info: Loc. = LCCOMB_X21_Y10_N18; Node "M1~17"
            Info: Loc. = LCCOMB_X20_Y11_N24; Node "Add5~4"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
            Info: Loc. = LCCOMB_X20_Y11_N0; Node "M1[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y11_N22; Node "Add5~2"
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X20_Y11_N28; Node "M1[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
            Info: Loc. = LCCOMB_X19_Y11_N0; Node "M1~21"
            Info: Loc. = LCCOMB_X19_Y11_N26; Node "M1~14"
        Info: 12: + IC(0.251 ns) + CELL(0.150 ns) = 27.325 ns; Loc. = LCCOMB_X19_Y11_N30; Fanout = 4; REG Node = 'M1[3]~reg0latch'
        Info: Total cell delay = 25.979 ns ( 95.07 % )
        Info: Total interconnect delay = 1.346 ns ( 4.93 % )
    Info: - Smallest clock skew is 0.199 ns
        Info: + Shortest clock path from clock "START" to destination register is 2.606 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 78; CLK Node = 'START'
            Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 52; COMB Node = 'START~clkctrl'
            Info: 3: + IC(1.075 ns) + CELL(0.420 ns) = 2.606 ns; Loc. = LCCOMB_X19_Y11_N30; Fanout = 4; REG Node = 'M1[3]~reg0latch'
            Info: Total cell delay = 1.409 ns ( 54.07 % )
            Info: Total interconnect delay = 1.197 ns ( 45.93 % )
        Info: - Longest clock path from clock "START" to source register is 2.407 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 78; CLK Node = 'START'
            Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 52; COMB Node = 'START~clkctrl'
            Info: 3: + IC(1.146 ns) + CELL(0.150 ns) = 2.407 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 4; REG Node = 'SET_LAST[1]'
            Info: Total cell delay = 1.139 ns ( 47.32 % )
            Info: Total interconnect delay = 1.268 ns ( 52.68 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.561 ns
Info: tsu for register "H1[1]~reg0_emulated" (data pin = "SET[1]", clock pin = "clk_1") is 34.621 ns
    Info: + Longest pin to register delay is 37.012 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_7; Fanout = 11; PIN Node = 'SET[1]'
        Info: 2: + IC(5.773 ns) + CELL(0.438 ns) = 7.063 ns; Loc. = LCCOMB_X18_Y10_N4; Fanout = 31; COMB Node = 'Equal8~0'
        Info: 3: + IC(0.000 ns) + CELL(3.123 ns) = 10.186 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 21; COMB LOOP Node = 'M2[0]~reg0head_lut'
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
        Info: 4: + IC(0.000 ns) + CELL(9.423 ns) = 19.609 ns; Loc. = LCCOMB_X20_Y11_N10; Fanout = 5; COMB LOOP Node = 'Equal10~0'
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
        Info: 5: + IC(0.000 ns) + CELL(3.105 ns) = 22.714 ns; Loc. = LCCOMB_X20_Y11_N2; Fanout = 18; COMB LOOP Node = 'M1[0]~reg0head_lut'
            Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
        Info: 6: + IC(0.287 ns) + CELL(0.393 ns) = 23.394 ns; Loc. = LCCOMB_X20_Y11_N20; Fanout = 4; COMB Node = 'Add5~1'
        Info: 7: + IC(0.000 ns) + CELL(2.518 ns) = 25.912 ns; Loc. = LCCOMB_X20_Y11_N28; Fanout = 14; COMB LOOP Node = 'M1[1]~reg0head_lut'
            Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X20_Y11_N28; Node "M1[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X19_Y11_N20; Node "M1~15"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X19_Y11_N26; Node "M1~14"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X19_Y11_N16; Node "M1~13"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
            Info: Loc. = LCCOMB_X20_Y11_N22; Node "Add5~2"
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
        Info: 8: + IC(0.259 ns) + CELL(0.393 ns) = 26.564 ns; Loc. = LCCOMB_X20_Y11_N22; Fanout = 5; COMB Node = 'Add5~3'
        Info: 9: + IC(0.000 ns) + CELL(3.566 ns) = 30.130 ns; Loc. = LCCOMB_X20_Y11_N14; Fanout = 10; COMB LOOP Node = 'M1[2]~reg0head_lut'
            Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
            Info: Loc. = LCCOMB_X20_Y11_N14; Node "M1[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X19_Y11_N14; Node "Add1~0"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X19_Y11_N20; Node "M1~15"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X19_Y11_N26; Node "M1~14"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X19_Y11_N16; Node "M1~13"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X19_Y11_N18; Node "M1~19"
            Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
            Info: Loc. = LCCOMB_X21_Y10_N18; Node "M1~17"
            Info: Loc. = LCCOMB_X20_Y11_N24; Node "Add5~4"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
            Info: Loc. = LCCOMB_X20_Y11_N22; Node "Add5~2"
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X20_Y11_N28; Node "M1[1]~reg0head_lut"
        Info: 10: + IC(0.272 ns) + CELL(0.393 ns) = 30.795 ns; Loc. = LCCOMB_X20_Y11_N24; Fanout = 3; COMB Node = 'Add5~5'
        Info: 11: + IC(0.000 ns) + CELL(3.359 ns) = 34.154 ns; Loc. = LCCOMB_X20_Y11_N0; Fanout = 6; COMB LOOP Node = 'M1[3]~reg0head_lut'
            Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
            Info: Loc. = LCCOMB_X20_Y11_N14; Node "M1[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X19_Y11_N14; Node "Add1~0"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X19_Y11_N20; Node "M1~15"
            Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X19_Y11_N16; Node "M1~13"
            Info: Loc. = LCCOMB_X21_Y10_N20; Node "M1~20"
            Info: Loc. = LCCOMB_X20_Y11_N26; Node "Add5~6"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X19_Y11_N18; Node "M1~19"
            Info: Loc. = LCCOMB_X19_Y11_N6; Node "Add1~1"
            Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
            Info: Loc. = LCCOMB_X21_Y10_N18; Node "M1~17"
            Info: Loc. = LCCOMB_X20_Y11_N24; Node "Add5~4"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
            Info: Loc. = LCCOMB_X20_Y11_N0; Node "M1[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y11_N22; Node "Add5~2"
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X20_Y11_N28; Node "M1[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
            Info: Loc. = LCCOMB_X19_Y11_N0; Node "M1~21"
            Info: Loc. = LCCOMB_X19_Y11_N26; Node "M1~14"
        Info: 12: + IC(0.273 ns) + CELL(0.150 ns) = 34.577 ns; Loc. = LCCOMB_X20_Y11_N18; Fanout = 7; COMB Node = 'Equal3~0'
        Info: 13: + IC(0.279 ns) + CELL(0.150 ns) = 35.006 ns; Loc. = LCCOMB_X20_Y11_N12; Fanout = 3; COMB Node = 'H1[0]~8'
        Info: 14: + IC(0.254 ns) + CELL(0.150 ns) = 35.410 ns; Loc. = LCCOMB_X20_Y11_N6; Fanout = 4; COMB Node = 'H1[0]~9'
        Info: 15: + IC(0.942 ns) + CELL(0.660 ns) = 37.012 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'H1[1]~reg0_emulated'
        Info: Total cell delay = 28.673 ns ( 77.47 % )
        Info: Total interconnect delay = 8.339 ns ( 22.53 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk_1" to destination register is 2.355 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'clk_1'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'clk_1~clkctrl'
        Info: 3: + IC(0.717 ns) + CELL(0.537 ns) = 2.355 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 3; REG Node = 'H1[1]~reg0_emulated'
        Info: Total cell delay = 1.516 ns ( 64.37 % )
        Info: Total interconnect delay = 0.839 ns ( 35.63 % )
Info: tco from clock "START" to destination pin "M1[3]" through register "SET_LAST[1]" is 33.931 ns
    Info: + Longest clock path from clock "START" to source register is 2.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 78; CLK Node = 'START'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 52; COMB Node = 'START~clkctrl'
        Info: 3: + IC(1.146 ns) + CELL(0.150 ns) = 2.407 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 4; REG Node = 'SET_LAST[1]'
        Info: Total cell delay = 1.139 ns ( 47.32 % )
        Info: Total interconnect delay = 1.268 ns ( 52.68 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 31.524 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 4; REG Node = 'SET_LAST[1]'
        Info: 2: + IC(0.277 ns) + CELL(0.275 ns) = 0.552 ns; Loc. = LCCOMB_X18_Y10_N4; Fanout = 31; COMB Node = 'Equal8~0'
        Info: 3: + IC(0.000 ns) + CELL(3.123 ns) = 3.675 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 21; COMB LOOP Node = 'M2[0]~reg0head_lut'
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
        Info: 4: + IC(0.000 ns) + CELL(9.423 ns) = 13.098 ns; Loc. = LCCOMB_X20_Y11_N10; Fanout = 5; COMB LOOP Node = 'Equal10~0'
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
        Info: 5: + IC(0.000 ns) + CELL(3.105 ns) = 16.203 ns; Loc. = LCCOMB_X20_Y11_N2; Fanout = 18; COMB LOOP Node = 'M1[0]~reg0head_lut'
            Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
        Info: 6: + IC(0.287 ns) + CELL(0.393 ns) = 16.883 ns; Loc. = LCCOMB_X20_Y11_N20; Fanout = 4; COMB Node = 'Add5~1'
        Info: 7: + IC(0.000 ns) + CELL(2.518 ns) = 19.401 ns; Loc. = LCCOMB_X20_Y11_N28; Fanout = 14; COMB LOOP Node = 'M1[1]~reg0head_lut'
            Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X20_Y11_N28; Node "M1[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X19_Y11_N20; Node "M1~15"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X19_Y11_N26; Node "M1~14"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X19_Y11_N16; Node "M1~13"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
            Info: Loc. = LCCOMB_X20_Y11_N22; Node "Add5~2"
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
        Info: 8: + IC(0.259 ns) + CELL(0.393 ns) = 20.053 ns; Loc. = LCCOMB_X20_Y11_N22; Fanout = 5; COMB Node = 'Add5~3'
        Info: 9: + IC(0.000 ns) + CELL(3.566 ns) = 23.619 ns; Loc. = LCCOMB_X20_Y11_N14; Fanout = 10; COMB LOOP Node = 'M1[2]~reg0head_lut'
            Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
            Info: Loc. = LCCOMB_X20_Y11_N14; Node "M1[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X19_Y11_N14; Node "Add1~0"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X19_Y11_N20; Node "M1~15"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X19_Y11_N26; Node "M1~14"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X19_Y11_N16; Node "M1~13"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X19_Y11_N18; Node "M1~19"
            Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
            Info: Loc. = LCCOMB_X21_Y10_N18; Node "M1~17"
            Info: Loc. = LCCOMB_X20_Y11_N24; Node "Add5~4"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
            Info: Loc. = LCCOMB_X20_Y11_N22; Node "Add5~2"
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X20_Y11_N28; Node "M1[1]~reg0head_lut"
        Info: 10: + IC(0.272 ns) + CELL(0.393 ns) = 24.284 ns; Loc. = LCCOMB_X20_Y11_N24; Fanout = 3; COMB Node = 'Add5~5'
        Info: 11: + IC(0.000 ns) + CELL(3.359 ns) = 27.643 ns; Loc. = LCCOMB_X20_Y11_N0; Fanout = 6; COMB LOOP Node = 'M1[3]~reg0head_lut'
            Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
            Info: Loc. = LCCOMB_X20_Y11_N14; Node "M1[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X19_Y11_N14; Node "Add1~0"
            Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
            Info: Loc. = LCCOMB_X19_Y11_N20; Node "M1~15"
            Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
            Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
            Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
            Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
            Info: Loc. = LCCOMB_X19_Y11_N16; Node "M1~13"
            Info: Loc. = LCCOMB_X21_Y10_N20; Node "M1~20"
            Info: Loc. = LCCOMB_X20_Y11_N26; Node "Add5~6"
            Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
            Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
            Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
            Info: Loc. = LCCOMB_X19_Y11_N18; Node "M1~19"
            Info: Loc. = LCCOMB_X19_Y11_N6; Node "Add1~1"
            Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
            Info: Loc. = LCCOMB_X21_Y10_N18; Node "M1~17"
            Info: Loc. = LCCOMB_X20_Y11_N24; Node "Add5~4"
            Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
            Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
            Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
            Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
            Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
            Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
            Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
            Info: Loc. = LCCOMB_X20_Y11_N0; Node "M1[3]~reg0head_lut"
            Info: Loc. = LCCOMB_X20_Y11_N22; Node "Add5~2"
            Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
            Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
            Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
            Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
            Info: Loc. = LCCOMB_X20_Y11_N28; Node "M1[1]~reg0head_lut"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
            Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
            Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
            Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
            Info: Loc. = LCCOMB_X19_Y11_N0; Node "M1~21"
            Info: Loc. = LCCOMB_X19_Y11_N26; Node "M1~14"
        Info: 12: + IC(1.083 ns) + CELL(2.798 ns) = 31.524 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'M1[3]'
        Info: Total cell delay = 29.346 ns ( 93.09 % )
        Info: Total interconnect delay = 2.178 ns ( 6.91 % )
Info: Longest tpd from source pin "SET[1]" to destination pin "M1[3]" is 38.035 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_7; Fanout = 11; PIN Node = 'SET[1]'
    Info: 2: + IC(5.773 ns) + CELL(0.438 ns) = 7.063 ns; Loc. = LCCOMB_X18_Y10_N4; Fanout = 31; COMB Node = 'Equal8~0'
    Info: 3: + IC(0.000 ns) + CELL(3.123 ns) = 10.186 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 21; COMB LOOP Node = 'M2[0]~reg0head_lut'
        Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
        Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
        Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
    Info: 4: + IC(0.000 ns) + CELL(9.423 ns) = 19.609 ns; Loc. = LCCOMB_X20_Y11_N10; Fanout = 5; COMB LOOP Node = 'Equal10~0'
        Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
        Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
        Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
        Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
        Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
        Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
        Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
        Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
        Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
        Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
        Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
        Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
        Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
        Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
        Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
        Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
        Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
        Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
        Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
        Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
        Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
        Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
        Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
        Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
    Info: 5: + IC(0.000 ns) + CELL(3.105 ns) = 22.714 ns; Loc. = LCCOMB_X20_Y11_N2; Fanout = 18; COMB LOOP Node = 'M1[0]~reg0head_lut'
        Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
        Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
        Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
        Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
        Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
        Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
        Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
        Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
        Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
        Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
        Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
        Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
        Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
        Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
        Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
        Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
        Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
        Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
        Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
        Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
        Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
        Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
        Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
        Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
        Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
        Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
        Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
        Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
        Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
    Info: 6: + IC(0.287 ns) + CELL(0.393 ns) = 23.394 ns; Loc. = LCCOMB_X20_Y11_N20; Fanout = 4; COMB Node = 'Add5~1'
    Info: 7: + IC(0.000 ns) + CELL(2.518 ns) = 25.912 ns; Loc. = LCCOMB_X20_Y11_N28; Fanout = 14; COMB LOOP Node = 'M1[1]~reg0head_lut'
        Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
        Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
        Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
        Info: Loc. = LCCOMB_X20_Y11_N28; Node "M1[1]~reg0head_lut"
        Info: Loc. = LCCOMB_X19_Y11_N20; Node "M1~15"
        Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
        Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
        Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
        Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
        Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
        Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
        Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
        Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
        Info: Loc. = LCCOMB_X19_Y11_N26; Node "M1~14"
        Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
        Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
        Info: Loc. = LCCOMB_X19_Y11_N16; Node "M1~13"
        Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
        Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
        Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
        Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
        Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
        Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
        Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
        Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
        Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
        Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
        Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
        Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
        Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
        Info: Loc. = LCCOMB_X20_Y11_N22; Node "Add5~2"
        Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
        Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
        Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
    Info: 8: + IC(0.259 ns) + CELL(0.393 ns) = 26.564 ns; Loc. = LCCOMB_X20_Y11_N22; Fanout = 5; COMB Node = 'Add5~3'
    Info: 9: + IC(0.000 ns) + CELL(3.566 ns) = 30.130 ns; Loc. = LCCOMB_X20_Y11_N14; Fanout = 10; COMB LOOP Node = 'M1[2]~reg0head_lut'
        Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
        Info: Loc. = LCCOMB_X20_Y11_N14; Node "M1[2]~reg0head_lut"
        Info: Loc. = LCCOMB_X19_Y11_N14; Node "Add1~0"
        Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
        Info: Loc. = LCCOMB_X19_Y11_N20; Node "M1~15"
        Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
        Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
        Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
        Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
        Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
        Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
        Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
        Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
        Info: Loc. = LCCOMB_X19_Y11_N26; Node "M1~14"
        Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
        Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
        Info: Loc. = LCCOMB_X19_Y11_N16; Node "M1~13"
        Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
        Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
        Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
        Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
        Info: Loc. = LCCOMB_X19_Y11_N18; Node "M1~19"
        Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
        Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
        Info: Loc. = LCCOMB_X21_Y10_N18; Node "M1~17"
        Info: Loc. = LCCOMB_X20_Y11_N24; Node "Add5~4"
        Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
        Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
        Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
        Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
        Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
        Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
        Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
        Info: Loc. = LCCOMB_X20_Y11_N22; Node "Add5~2"
        Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
        Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
        Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
        Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
        Info: Loc. = LCCOMB_X20_Y11_N28; Node "M1[1]~reg0head_lut"
    Info: 10: + IC(0.272 ns) + CELL(0.393 ns) = 30.795 ns; Loc. = LCCOMB_X20_Y11_N24; Fanout = 3; COMB Node = 'Add5~5'
    Info: 11: + IC(0.000 ns) + CELL(3.359 ns) = 34.154 ns; Loc. = LCCOMB_X20_Y11_N0; Fanout = 6; COMB LOOP Node = 'M1[3]~reg0head_lut'
        Info: Loc. = LCCOMB_X20_Y11_N20; Node "Add5~0"
        Info: Loc. = LCCOMB_X20_Y11_N14; Node "M1[2]~reg0head_lut"
        Info: Loc. = LCCOMB_X19_Y11_N14; Node "Add1~0"
        Info: Loc. = LCCOMB_X21_Y10_N24; Node "M2~31"
        Info: Loc. = LCCOMB_X19_Y11_N20; Node "M1~15"
        Info: Loc. = LCCOMB_X21_Y9_N10; Node "M1~10"
        Info: Loc. = LCCOMB_X22_Y10_N12; Node "M2[1]~reg0head_lut"
        Info: Loc. = LCCOMB_X21_Y9_N30; Node "M2~16"
        Info: Loc. = LCCOMB_X22_Y10_N26; Node "Equal2~1"
        Info: Loc. = LCCOMB_X21_Y10_N10; Node "M2[3]~reg0head_lut"
        Info: Loc. = LCCOMB_X20_Y10_N26; Node "M2~24"
        Info: Loc. = LCCOMB_X19_Y11_N16; Node "M1~13"
        Info: Loc. = LCCOMB_X21_Y10_N20; Node "M1~20"
        Info: Loc. = LCCOMB_X20_Y11_N26; Node "Add5~6"
        Info: Loc. = LCCOMB_X22_Y10_N14; Node "M2[2]~reg0head_lut"
        Info: Loc. = LCCOMB_X21_Y9_N4; Node "M1~11"
        Info: Loc. = LCCOMB_X22_Y10_N16; Node "M2~20"
        Info: Loc. = LCCOMB_X22_Y10_N2; Node "M2~17"
        Info: Loc. = LCCOMB_X19_Y11_N18; Node "M1~19"
        Info: Loc. = LCCOMB_X19_Y11_N6; Node "Add1~1"
        Info: Loc. = LCCOMB_X20_Y11_N2; Node "M1[0]~reg0head_lut"
        Info: Loc. = LCCOMB_X22_Y10_N28; Node "M2~18"
        Info: Loc. = LCCOMB_X21_Y10_N18; Node "M1~17"
        Info: Loc. = LCCOMB_X20_Y11_N24; Node "Add5~4"
        Info: Loc. = LCCOMB_X20_Y11_N10; Node "Equal10~0"
        Info: Loc. = LCCOMB_X21_Y10_N30; Node "M2~28"
        Info: Loc. = LCCOMB_X22_Y10_N8; Node "M2~23"
        Info: Loc. = LCCOMB_X22_Y10_N6; Node "M2~19"
        Info: Loc. = LCCOMB_X21_Y10_N22; Node "M2~15"
        Info: Loc. = LCCOMB_X22_Y10_N4; Node "Add2~0"
        Info: Loc. = LCCOMB_X22_Y10_N20; Node "M2~30"
        Info: Loc. = LCCOMB_X20_Y11_N0; Node "M1[3]~reg0head_lut"
        Info: Loc. = LCCOMB_X20_Y11_N22; Node "Add5~2"
        Info: Loc. = LCCOMB_X21_Y10_N2; Node "M2~26"
        Info: Loc. = LCCOMB_X22_Y10_N0; Node "Equal2~0"
        Info: Loc. = LCCOMB_X21_Y10_N0; Node "M2~25"
        Info: Loc. = LCCOMB_X22_Y10_N30; Node "M2~22"
        Info: Loc. = LCCOMB_X20_Y11_N28; Node "M1[1]~reg0head_lut"
        Info: Loc. = LCCOMB_X22_Y10_N24; Node "M2[0]~reg0head_lut"
        Info: Loc. = LCCOMB_X21_Y10_N4; Node "M2~27"
        Info: Loc. = LCCOMB_X22_Y10_N18; Node "Equal2~2"
        Info: Loc. = LCCOMB_X21_Y9_N8; Node "M1~9"
        Info: Loc. = LCCOMB_X19_Y11_N0; Node "M1~21"
        Info: Loc. = LCCOMB_X19_Y11_N26; Node "M1~14"
    Info: 12: + IC(1.083 ns) + CELL(2.798 ns) = 38.035 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'M1[3]'
    Info: Total cell delay = 30.361 ns ( 79.82 % )
    Info: Total interconnect delay = 7.674 ns ( 20.18 % )
Info: th for register "DOWN_LAST" (data pin = "DOWN", clock pin = "START") is -0.260 ns
    Info: + Longest clock path from clock "START" to destination register is 2.318 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 78; CLK Node = 'START'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 52; COMB Node = 'START~clkctrl'
        Info: 3: + IC(1.057 ns) + CELL(0.150 ns) = 2.318 ns; Loc. = LCCOMB_X21_Y10_N6; Fanout = 15; REG Node = 'DOWN_LAST'
        Info: Total cell delay = 1.139 ns ( 49.14 % )
        Info: Total interconnect delay = 1.179 ns ( 50.86 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.578 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 16; PIN Node = 'DOWN'
        Info: 2: + IC(1.169 ns) + CELL(0.420 ns) = 2.578 ns; Loc. = LCCOMB_X21_Y10_N6; Fanout = 15; REG Node = 'DOWN_LAST'
        Info: Total cell delay = 1.409 ns ( 54.65 % )
        Info: Total interconnect delay = 1.169 ns ( 45.35 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 128 warnings
    Info: Peak virtual memory: 223 megabytes
    Info: Processing ended: Wed Jan 07 09:36:21 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


