$date
	Sun Oct 23 04:59:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#495983
b11000 !
1"
#495986
b11000 &
b11000 %
1$
#495987
0"
#495990
b1100 &
b1100 %
#495994
b110 &
b110 %
#495998
b11 &
b11 %
#496002
b1010 &
b1010 %
#496006
b101 &
b101 %
#496010
b10000 &
b10000 %
#496014
b1000 &
b1000 %
#496018
b100 &
b100 %
#496022
b10 &
b10 %
#496026
b1 &
b1 %
1#
#496030
b0 &
0#
b0 %
0$
#1500601
b11 !
1"
#1500602
b11 &
b11 %
1$
#1500603
0"
#1500606
b1010 &
b1010 %
#1500610
b101 &
b101 %
#1500614
b10000 &
b10000 %
#1500618
b1000 &
b1000 %
#1500622
b100 &
b100 %
#1500626
b10 &
b10 %
#1500630
b1 &
1#
b1 %
#1500634
b0 &
b0 %
0#
0$
#2502934
b111 &
b111 %
1$
b111 !
1"
#2502935
0"
#2502938
b10110 &
b10110 %
#2502942
b1011 &
b1011 %
#2502946
b100010 &
b100010 %
#2502950
b10001 &
b10001 %
#2502954
b110100 &
b110100 %
#2502958
b11010 &
b11010 %
#2502962
b1101 &
b1101 %
#2502966
b101000 &
b101000 %
#2502970
b10100 &
b10100 %
#2502974
b1010 &
b1010 %
#2502978
b101 &
b101 %
#2502982
b10000 &
b10000 %
#2502986
b1000 &
b1000 %
#2502990
b100 &
b100 %
#2502994
b10 &
b10 %
#2502998
b1 &
1#
b1 %
#2503002
b0 &
b0 %
0#
0$
#4500012
