

================================================================
== Vitis HLS Report for 'spmm_hls_Pipeline_VITIS_LOOP_22_1'
================================================================
* Date:           Wed Sep 10 15:26:31 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |        ?|        ?|        10|          8|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       67|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      170|    -|
|Register             |        -|     -|      553|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      553|      237|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_128_p2                |         +|   0|  0|  36|          29|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln22_fu_122_p2               |      icmp|   0|  0|  19|          30|          30|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  67|          65|          38|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |A_stream_blk_n               |   9|          2|    1|          2|
    |A_stream_din                 |  49|          9|   64|        576|
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load      |   9|          2|   29|         58|
    |gmem0_blk_n_R                |   9|          2|    1|          2|
    |i_fu_78                      |   9|          2|   29|         58|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 170|         34|  129|        713|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_78                      |  29|   0|   29|          0|
    |icmp_ln22_reg_231            |   1|   0|    1|          0|
    |tmp_V_1_reg_240              |  64|   0|   64|          0|
    |tmp_V_2_reg_245              |  64|   0|   64|          0|
    |tmp_V_3_reg_250              |  64|   0|   64|          0|
    |tmp_V_4_reg_255              |  64|   0|   64|          0|
    |tmp_V_5_reg_260              |  64|   0|   64|          0|
    |tmp_V_6_reg_265              |  64|   0|   64|          0|
    |tmp_V_7_reg_270              |  64|   0|   64|          0|
    |tmp_V_reg_235                |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 553|   0|  553|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_22_1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  512|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  512|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                              gmem0|       pointer|
|A_stream_din          |  out|   64|     ap_fifo|                           A_stream|       pointer|
|A_stream_full_n       |   in|    1|     ap_fifo|                           A_stream|       pointer|
|A_stream_write        |  out|    1|     ap_fifo|                           A_stream|       pointer|
|sext_ln22             |   in|   58|     ap_none|                          sext_ln22|        scalar|
|n_block               |   in|   30|     ap_none|                            n_block|        scalar|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n_block_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %n_block"   --->   Operation 14 'read' 'n_block_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln22_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln22"   --->   Operation 15 'read' 'sext_ln22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln22_cast = sext i58 %sext_ln22_read"   --->   Operation 16 'sext' 'sext_ln22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream, void @empty_10, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i29 0, i29 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_load = load i29 %i" [src/spmm_device_fpga.cpp:22]   --->   Operation 21 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_cast = zext i29 %i_load" [src/spmm_device_fpga.cpp:22]   --->   Operation 22 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.83ns)   --->   "%icmp_ln22 = icmp_slt  i30 %i_cast, i30 %n_block_read" [src/spmm_device_fpga.cpp:22]   --->   Operation 23 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.86ns)   --->   "%add_ln22 = add i29 %i_load, i29 1" [src/spmm_device_fpga.cpp:22]   --->   Operation 24 'add' 'add_ln22' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %VITIS_LOOP_33_3.i.loopexit.exitStub, void %for.inc.i.split" [src/spmm_device_fpga.cpp:22]   --->   Operation 25 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln22 = store i29 %add_ln22, i29 %i" [src/spmm_device_fpga.cpp:22]   --->   Operation 26 'store' 'store_ln22' <Predicate = (icmp_ln22)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln22_cast" [src/spmm_device_fpga.cpp:22]   --->   Operation 28 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.92ns)   --->   "%wide_data_V = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem0_addr" [src/spmm_device_fpga.cpp:24]   --->   Operation 29 'read' 'wide_data_V' <Predicate = (icmp_ln22)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V = trunc i512 %wide_data_V"   --->   Operation 30 'trunc' 'tmp_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_V_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %wide_data_V, i32 64, i32 127"   --->   Operation 31 'partselect' 'tmp_V_1' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_V_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %wide_data_V, i32 128, i32 191"   --->   Operation 32 'partselect' 'tmp_V_2' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_V_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %wide_data_V, i32 192, i32 255"   --->   Operation 33 'partselect' 'tmp_V_3' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_V_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %wide_data_V, i32 256, i32 319"   --->   Operation 34 'partselect' 'tmp_V_4' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_V_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %wide_data_V, i32 320, i32 383"   --->   Operation 35 'partselect' 'tmp_V_5' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_V_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %wide_data_V, i32 384, i32 447"   --->   Operation 36 'partselect' 'tmp_V_6' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_V_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %wide_data_V, i32 448, i32 511"   --->   Operation 37 'partselect' 'tmp_V_7' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.37>
ST_3 : Operation 38 [1/1] (1.37ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %tmp_V" [src/spmm_device_fpga.cpp:29]   --->   Operation 38 'write' 'write_ln29' <Predicate = (icmp_ln22)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>

State 4 <SV = 3> <Delay = 1.37>
ST_4 : Operation 39 [1/1] (1.37ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %tmp_V_1" [src/spmm_device_fpga.cpp:29]   --->   Operation 39 'write' 'write_ln29' <Predicate = (icmp_ln22)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>

State 5 <SV = 4> <Delay = 1.37>
ST_5 : Operation 40 [1/1] (1.37ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %tmp_V_2" [src/spmm_device_fpga.cpp:29]   --->   Operation 40 'write' 'write_ln29' <Predicate = (icmp_ln22)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>

State 6 <SV = 5> <Delay = 1.37>
ST_6 : Operation 41 [1/1] (1.37ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %tmp_V_3" [src/spmm_device_fpga.cpp:29]   --->   Operation 41 'write' 'write_ln29' <Predicate = (icmp_ln22)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>

State 7 <SV = 6> <Delay = 1.37>
ST_7 : Operation 42 [1/1] (1.37ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %tmp_V_4" [src/spmm_device_fpga.cpp:29]   --->   Operation 42 'write' 'write_ln29' <Predicate = (icmp_ln22)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>

State 8 <SV = 7> <Delay = 1.37>
ST_8 : Operation 43 [1/1] (1.37ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %tmp_V_5" [src/spmm_device_fpga.cpp:29]   --->   Operation 43 'write' 'write_ln29' <Predicate = (icmp_ln22)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>

State 9 <SV = 8> <Delay = 1.37>
ST_9 : Operation 44 [1/1] (1.37ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %tmp_V_6" [src/spmm_device_fpga.cpp:29]   --->   Operation 44 'write' 'write_ln29' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>

State 10 <SV = 9> <Delay = 1.37>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [src/spmm_device_fpga.cpp:23]   --->   Operation 45 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/spmm_device_fpga.cpp:22]   --->   Operation 46 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (1.37ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %tmp_V_7" [src/spmm_device_fpga.cpp:29]   --->   Operation 47 'write' 'write_ln29' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc.i" [src/spmm_device_fpga.cpp:22]   --->   Operation 48 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_block]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca       ) [ 01000000000]
n_block_read      (read         ) [ 00000000000]
sext_ln22_read    (read         ) [ 00000000000]
sext_ln22_cast    (sext         ) [ 00100000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
store_ln0         (store        ) [ 00000000000]
br_ln0            (br           ) [ 00000000000]
i_load            (load         ) [ 00000000000]
i_cast            (zext         ) [ 00000000000]
icmp_ln22         (icmp         ) [ 01111111100]
add_ln22          (add          ) [ 00000000000]
br_ln22           (br           ) [ 00000000000]
store_ln22        (store        ) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
gmem0_addr        (getelementptr) [ 00000000000]
wide_data_V       (read         ) [ 00000000000]
tmp_V             (trunc        ) [ 00010000000]
tmp_V_1           (partselect   ) [ 00011000000]
tmp_V_2           (partselect   ) [ 00011100000]
tmp_V_3           (partselect   ) [ 00011110000]
tmp_V_4           (partselect   ) [ 00011111000]
tmp_V_5           (partselect   ) [ 00011111100]
tmp_V_6           (partselect   ) [ 01011111110]
tmp_V_7           (partselect   ) [ 01111111111]
write_ln29        (write        ) [ 00000000000]
write_ln29        (write        ) [ 00000000000]
write_ln29        (write        ) [ 00000000000]
write_ln29        (write        ) [ 00000000000]
write_ln29        (write        ) [ 00000000000]
write_ln29        (write        ) [ 00000000000]
write_ln29        (write        ) [ 00000000000]
specpipeline_ln23 (specpipeline ) [ 00000000000]
specloopname_ln22 (specloopname ) [ 00000000000]
write_ln29        (write        ) [ 00000000000]
br_ln22           (br           ) [ 00000000000]
ret_ln0           (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln22">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n_block">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_block"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="n_block_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="30" slack="0"/>
<pin id="84" dir="0" index="1" bw="30" slack="0"/>
<pin id="85" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_block_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln22_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="58" slack="0"/>
<pin id="90" dir="0" index="1" bw="58" slack="0"/>
<pin id="91" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln22_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="wide_data_V_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="512" slack="0"/>
<pin id="96" dir="0" index="1" bw="512" slack="0"/>
<pin id="97" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wide_data_V/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="64" slack="0"/>
<pin id="102" dir="0" index="2" bw="64" slack="1"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/3 write_ln29/4 write_ln29/5 write_ln29/6 write_ln29/7 write_ln29/8 write_ln29/9 write_ln29/10 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sext_ln22_cast_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="58" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_cast/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="29" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="29" slack="0"/>
<pin id="117" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="29" slack="0"/>
<pin id="120" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln22_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="30" slack="0"/>
<pin id="124" dir="0" index="1" bw="30" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln22_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="29" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln22_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="29" slack="0"/>
<pin id="136" dir="0" index="1" bw="29" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="gmem0_addr_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="1"/>
<pin id="142" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_V_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="512" slack="0"/>
<pin id="147" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_V_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="512" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="0" index="3" bw="8" slack="0"/>
<pin id="154" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_V_2_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="512" slack="0"/>
<pin id="162" dir="0" index="2" bw="9" slack="0"/>
<pin id="163" dir="0" index="3" bw="9" slack="0"/>
<pin id="164" dir="1" index="4" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_V_3_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="512" slack="0"/>
<pin id="172" dir="0" index="2" bw="9" slack="0"/>
<pin id="173" dir="0" index="3" bw="9" slack="0"/>
<pin id="174" dir="1" index="4" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_3/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_V_4_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="512" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="0" index="3" bw="10" slack="0"/>
<pin id="184" dir="1" index="4" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_4/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_V_5_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="512" slack="0"/>
<pin id="192" dir="0" index="2" bw="10" slack="0"/>
<pin id="193" dir="0" index="3" bw="10" slack="0"/>
<pin id="194" dir="1" index="4" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_5/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_V_6_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="0"/>
<pin id="201" dir="0" index="1" bw="512" slack="0"/>
<pin id="202" dir="0" index="2" bw="10" slack="0"/>
<pin id="203" dir="0" index="3" bw="10" slack="0"/>
<pin id="204" dir="1" index="4" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_6/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_V_7_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="0" index="1" bw="512" slack="0"/>
<pin id="212" dir="0" index="2" bw="10" slack="0"/>
<pin id="213" dir="0" index="3" bw="10" slack="0"/>
<pin id="214" dir="1" index="4" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_7/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="i_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="29" slack="0"/>
<pin id="221" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="226" class="1005" name="sext_ln22_cast_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_cast "/>
</bind>
</comp>

<comp id="231" class="1005" name="icmp_ln22_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="235" class="1005" name="tmp_V_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_V_1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="2"/>
<pin id="242" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_V_2_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="3"/>
<pin id="247" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_V_3_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="4"/>
<pin id="252" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_V_4_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="5"/>
<pin id="257" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="tmp_V_5_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="6"/>
<pin id="262" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_V_6_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="7"/>
<pin id="267" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="tmp_V_6 "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp_V_7_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="8"/>
<pin id="272" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="tmp_V_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="70" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="88" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="82" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="115" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="139" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="148"><net_src comp="94" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="94" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="94" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="94" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="94" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="94" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="58" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="94" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="62" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="94" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="66" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="68" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="222"><net_src comp="78" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="229"><net_src comp="106" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="234"><net_src comp="122" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="145" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="243"><net_src comp="149" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="248"><net_src comp="159" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="253"><net_src comp="169" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="258"><net_src comp="179" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="263"><net_src comp="189" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="268"><net_src comp="199" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="273"><net_src comp="209" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="99" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: A_stream | {3 4 5 6 7 8 9 10 }
 - Input state : 
	Port: spmm_hls_Pipeline_VITIS_LOOP_22_1 : gmem0 | {2 }
	Port: spmm_hls_Pipeline_VITIS_LOOP_22_1 : sext_ln22 | {1 }
	Port: spmm_hls_Pipeline_VITIS_LOOP_22_1 : n_block | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_load : 1
		i_cast : 2
		icmp_ln22 : 3
		add_ln22 : 2
		br_ln22 : 4
		store_ln22 : 3
	State 2
		wide_data_V : 1
		tmp_V : 1
		tmp_V_1 : 1
		tmp_V_2 : 1
		tmp_V_3 : 1
		tmp_V_4 : 1
		tmp_V_5 : 1
		tmp_V_6 : 1
		tmp_V_7 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln22_fu_128      |    0    |    36   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln22_fu_122     |    0    |    19   |
|----------|---------------------------|---------|---------|
|          |  n_block_read_read_fu_82  |    0    |    0    |
|   read   | sext_ln22_read_read_fu_88 |    0    |    0    |
|          |   wide_data_V_read_fu_94  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_99      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln22_cast_fu_106   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |       i_cast_fu_118       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |        tmp_V_fu_145       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_V_1_fu_149      |    0    |    0    |
|          |       tmp_V_2_fu_159      |    0    |    0    |
|          |       tmp_V_3_fu_169      |    0    |    0    |
|partselect|       tmp_V_4_fu_179      |    0    |    0    |
|          |       tmp_V_5_fu_189      |    0    |    0    |
|          |       tmp_V_6_fu_199      |    0    |    0    |
|          |       tmp_V_7_fu_209      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    55   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_219      |   29   |
|   icmp_ln22_reg_231  |    1   |
|sext_ln22_cast_reg_226|   64   |
|    tmp_V_1_reg_240   |   64   |
|    tmp_V_2_reg_245   |   64   |
|    tmp_V_3_reg_250   |   64   |
|    tmp_V_4_reg_255   |   64   |
|    tmp_V_5_reg_260   |   64   |
|    tmp_V_6_reg_265   |   64   |
|    tmp_V_7_reg_270   |   64   |
|     tmp_V_reg_235    |   64   |
+----------------------+--------+
|         Total        |   606  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_99 |  p2  |   8  |  64  |   512  ||    43   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   512  || 0.584143||    43   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   55   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   43   |
|  Register |    -   |   606  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   606  |   98   |
+-----------+--------+--------+--------+
