

// -------------------------------------------------------------
// Master Adapter (burst capable)
//  * Accepts simple request interface + length (beats)
//  * Generates NONSEQ + SEQ with HBURST = SINGLE/INCR4/8/16
//  * Sustains 1 beat/clk when HREADY=1
// -------------------------------------------------------------
module ahb3lite_master_adapter (
    input  wire        HCLK,
    input  wire        HRESETn,

    // Simple CPU/DMAC request interface
    input  wire [31:0]  peri_addr,
    input  wire [31:0]  peri_wdata,
    input  wire  [3:0]  peri_wmask,     // 0000=read; otherwise write strobes
    input               peri_wen,
    input               peri_ren,
    input       [ 2:0 ] peri_burst,
    input       [ 1:0 ] peri_htrans,

    // Read return (per beat)
    output              peri_rvalid,        
    output              peri_wdone,
    output      [31:0]  peri_rdata,
    output              peri_err,

    // AHB‑Lite master bus
    output reg  [ 3:0] HWSTRB,
    output reg  [31:0] HADDR,
    output reg   [1:0] HTRANS,
    output reg         HWRITE,
    output reg   [2:0] HSIZE,
    output       [2:0] HBURST,
//    output reg   [3:0] HPROT,           //Chưa dùng
//    output reg         HMASTLOCK,       //Chưa dùng
    output reg  [31:0] HWDATA,
    input  wire [31:0] HRDATA,
    input  wire        HREADY,
    input  wire        HRESP
);
    localparam HTRANS_IDLE = 2'b00;
    localparam HTRANS_BUSY = 2'b01;
    localparam HTRANS_NONSEQ = 2'b10;
    localparam HTRANS_SEQ = 2'b11;

    reg [1:0] state;
    reg [4:0] count_burst;
    reg [4:0] cnt_burst_max;
    reg       burst_done;
    reg [2:0] plus;

//    wire[6:0] block_size = f_plus_from_wstrb(peri_wmask) * (f_count_from_burst(peri_burst));
//    wire[6:0] block_mask = block_size - 1;
//    wire[31:0]block_base = peri_addr & ~block_mask;
//    wire[31:0]addr_max   = block_base + block_size - f_plus_from_wstrb(peri_wmask);
//    wire[4:0] count_wrap_max = (addr_max - peri_addr)/f_plus_from_wstrb(peri_wmask);

    function [2:0] f_plus_from_wstrb;
        input [3:0] wstrb; begin
            case (wstrb)
                4'b0001,4'b0010,4'b0100,4'b1000: f_plus_from_wstrb = 3'd1; // byte
                4'b0011,4'b1100:                 f_plus_from_wstrb = 3'd2; // half
                4'b1111:                         f_plus_from_wstrb = 3'd4; // word
                default:                         f_plus_from_wstrb = 3'd4;
            endcase
        end
    endfunction

    function [2:0] f_hsize_from_wstrb;
        input [3:0] wstrb; begin
            case (wstrb)
                4'b0001,4'b0010,4'b0100,4'b1000: f_hsize_from_wstrb = 3'b000; // byte
                4'b0011,4'b1100:                 f_hsize_from_wstrb = 3'b001; // half
                4'b1111:                         f_hsize_from_wstrb = 3'b010; // word
                default:                         f_hsize_from_wstrb = 3'b010;
            endcase
        end
    endfunction

    function [4:0] f_count_from_burst;
        input [2:0] burst; begin
            case (burst)
                3'b000:                             f_count_from_burst = 5'd1; // Single transfer
                3'b001:                             f_count_from_burst = 5'd0; // Incrementing burst of undefined length
                3'b010, 3'b011:                     f_count_from_burst = 5'd4; // 4-beat burst
                3'b100, 3'b101:                     f_count_from_burst = 5'd8; // 8-beat burst 
                3'b110, 3'b111:                     f_count_from_burst = 5'd16; // 16-beat burst               
                default:                            f_count_from_burst = 5'b1;
            endcase
        end
    endfunction

    

    assign  HBURST      =   peri_burst;
    assign  peri_rdata  =   HRDATA;
    assign  peri_rvalid =   HREADY;
    assign  peri_wdone  =   HREADY;
    assign  peri_err    =   HRESP;
    

    reg [31:0] HWDATA_ff;
    posedge @(HCLK) begin
        if(!HRESETn) begin
            HWDATA_ff <= 32'h0;
        end
        else begin
            HWDATA_ff <= peri_wdata;
        end
    end

    
    reg [31:0] t_addr;
    always @(*) begin
        HWSTRB = peri_wmask;
        HTRANS = peri_htrans;
        HWDATA = HWDATA_ff;
        HSIZE  = f_hsize_from_wstrb(peri_wmask);
        HWRITE = |peri_wmask && peri_wen;
        HADDR  = (peri_htrans == HTRANS_SEQ)?peri_addr + f_plus_from_wstrb(peri_wmask)*count_burst:peri_addr;

        if(state == 0) begin
            HWSTRB <= HWSTRB;   HTRANS <= HTRANS;
            HWDATA <= HWDATA;   HSIZE  <= HSIZE;
            HWRITE <= HWRITE;   HADDR  <= HADDR;
        end
    end




    always @(posedge HCLK) begin
        if (!HRESETn) begin
            state <= 2'b00;
            count_burst <= 0;
        end else begin            
            case (peri_htrans)
                HTRANS_IDLE: begin
                    state <= 2'b0;
                end
                HTRANS_BUSY: begin 
                    state <= 2'b0;
                end
                HTRANS_NONSEQ: begin
                    state <= 2'b0;
                end
                HTRANS_SEQ: begin 
                    count_burst <= count_burst + 1;
                    case(state) 
                        2'b00: begin

                            case (f_count_from_burst(peri_burst)) 
                                4'd0: state <= 2'b10;                                   //n (với mọi n > 0)
                                4'd1: begin
                                    count_burst <= count_burst;
                                    state <= 2'b11;
                                end
                                default: begin
                                    cnt_burst_max <= f_count_from_burst(peri_burst)-1;  //do bắt đầu của SEQ bao giờ cũng là NONSEQ
                                    state <= 2'b01;                                     //4 8 16
                                end
                            endcase

                        end
                        2'b01: begin
                            if(count_burst == cnt_burst_max - 1) state <= 2'b11;
                        end
                        2'b10: begin
                            //
                        end
                        2'b11: begin
                            count_burst <= count_burst;
                        end
                    endcase
                end
            endcase
        end
    end
endmodule








