{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 15:59:29 2012 " "Info: Processing started: Wed Oct 31 15:59:29 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file register_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Info (12023): Found entity 1: register_8bit" {  } { { "register_8bit.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/register_8bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 3 3 " "Info (12021): Found 3 design units, including 3 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_8bit " "Info (12023): Found entity 1: mux2to1_8bit" {  } { { "muxes.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/muxes.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mux2to1_2bit " "Info (12023): Found entity 2: mux2to1_2bit" {  } { { "muxes.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/muxes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 mux5to1_8bit " "Info (12023): Found entity 3: mux5to1_8bit" {  } { { "muxes.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/muxes.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dualmem.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file dualmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DualMem " "Info (12023): Found entity 1: DualMem" {  } { { "DualMem.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/DualMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file multicycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle " "Info (12023): Found entity 1: multicycle" {  } { { "multicycle.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Info (12023): Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/DataMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Info (12023): Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/mux2to1.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info (12023): Found entity 1: ALU" {  } { { "ALU.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/ALU.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Info (12023): Found entity 1: RF" {  } { { "RF.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/RF.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 zExtend " "Info (12023): Found entity 1: zExtend" {  } { { "extend.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/extend.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sExtend " "Info (12023): Found entity 2: sExtend" {  } { { "extend.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/extend.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 3 3 " "Info (12021): Found 3 design units, including 3 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 chooseHEXs " "Info (12023): Found entity 1: chooseHEXs" {  } { { "HEX.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/HEX.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 HEXs " "Info (12023): Found entity 2: HEXs" {  } { { "HEX.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/HEX.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 HEX " "Info (12023): Found entity 3: HEX" {  } { { "HEX.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/HEX.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info (12023): Found entity 1: FSM" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info (12023): Found entity 1: memory" {  } { { "memory.bdf" "" { Schematic "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicycle " "Info (12127): Elaborating entity \"multicycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXs HEXs:HEX_display " "Info (12128): Elaborating entity \"HEXs\" for hierarchy \"HEXs:HEX_display\"" {  } { { "multicycle.v" "HEX_display" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX HEXs:HEX_display\|HEX:hex0 " "Info (12128): Elaborating entity \"HEX\" for hierarchy \"HEXs:HEX_display\|HEX:hex0\"" {  } { { "HEX.v" "hex0" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/HEX.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:Control " "Info (12128): Elaborating entity \"FSM\" for hierarchy \"FSM:Control\"" {  } { { "multicycle.v" "Control" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(95) " "Warning (10230): Verilog HDL assignment warning at FSM.v(95): truncated value with size 32 to match size of target (16)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM.v(102) " "Info (10264): Verilog HDL Case Statement information at FSM.v(102): all case item expressions in this case statement are onehot" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCwrite FSM.v(102) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(102): inferring latch(es) for variable \"PCwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AddrSel FSM.v(102) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(102): inferring latch(es) for variable \"AddrSel\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead FSM.v(102) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(102): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite FSM.v(102) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(102): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRload FSM.v(102) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(102): inferring latch(es) for variable \"IRload\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1Sel FSM.v(102) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(102): inferring latch(es) for variable \"R1Sel\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRload FSM.v(102) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(102): inferring latch(es) for variable \"MDRload\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1R2Load FSM.v(102) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(102): inferring latch(es) for variable \"R1R2Load\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU1 FSM.v(102) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(102): inferring latch(es) for variable \"ALU1\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU2 FSM.v(102) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(102): inferring latch(es) for variable \"ALU2\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUop FSM.v(102) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(102): inferring latch(es) for variable \"ALUop\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOutWrite FSM.v(102) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(102): inferring latch(es) for variable \"ALUOutWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RFWrite FSM.v(102) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(102): inferring latch(es) for variable \"RFWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegIn FSM.v(102) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(102): inferring latch(es) for variable \"RegIn\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FlagWrite FSM.v(102) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(102): inferring latch(es) for variable \"FlagWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "StopFlag FSM.v(102) " "Warning (10240): Verilog HDL Always Construct warning at FSM.v(102): inferring latch(es) for variable \"StopFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StopFlag FSM.v(102) " "Info (10041): Inferred latch for \"StopFlag\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FlagWrite FSM.v(102) " "Info (10041): Inferred latch for \"FlagWrite\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegIn FSM.v(102) " "Info (10041): Inferred latch for \"RegIn\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RFWrite FSM.v(102) " "Info (10041): Inferred latch for \"RFWrite\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOutWrite FSM.v(102) " "Info (10041): Inferred latch for \"ALUOutWrite\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] FSM.v(102) " "Info (10041): Inferred latch for \"ALUop\[0\]\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] FSM.v(102) " "Info (10041): Inferred latch for \"ALUop\[1\]\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[2\] FSM.v(102) " "Info (10041): Inferred latch for \"ALUop\[2\]\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[0\] FSM.v(102) " "Info (10041): Inferred latch for \"ALU2\[0\]\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[1\] FSM.v(102) " "Info (10041): Inferred latch for \"ALU2\[1\]\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[2\] FSM.v(102) " "Info (10041): Inferred latch for \"ALU2\[2\]\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1 FSM.v(102) " "Info (10041): Inferred latch for \"ALU1\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1R2Load FSM.v(102) " "Info (10041): Inferred latch for \"R1R2Load\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRload FSM.v(102) " "Info (10041): Inferred latch for \"MDRload\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Sel FSM.v(102) " "Info (10041): Inferred latch for \"R1Sel\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRload FSM.v(102) " "Info (10041): Inferred latch for \"IRload\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite FSM.v(102) " "Info (10041): Inferred latch for \"MemWrite\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead FSM.v(102) " "Info (10041): Inferred latch for \"MemRead\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddrSel FSM.v(102) " "Info (10041): Inferred latch for \"AddrSel\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCwrite FSM.v(102) " "Info (10041): Inferred latch for \"PCwrite\" at FSM.v(102)" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:DualMem " "Info (12128): Elaborating entity \"memory\" for hierarchy \"memory:DualMem\"" {  } { { "multicycle.v" "DualMem" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 memory:DualMem\|mux2to1:inst3 " "Info (12128): Elaborating entity \"mux2to1\" for hierarchy \"memory:DualMem\|mux2to1:inst3\"" {  } { { "memory.bdf" "inst3" { Schematic "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/memory.bdf" { { 48 656 792 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux memory:DualMem\|mux2to1:inst3\|lpm_mux:lpm_mux_component " "Info (12128): Elaborating entity \"lpm_mux\" for hierarchy \"memory:DualMem\|mux2to1:inst3\|lpm_mux:lpm_mux_component\"" {  } { { "mux2to1.v" "lpm_mux_component" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/mux2to1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:DualMem\|mux2to1:inst3\|lpm_mux:lpm_mux_component " "Info (12130): Elaborated megafunction instantiation \"memory:DualMem\|mux2to1:inst3\|lpm_mux:lpm_mux_component\"" {  } { { "mux2to1.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/mux2to1.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:DualMem\|mux2to1:inst3\|lpm_mux:lpm_mux_component " "Info (12133): Instantiated megafunction \"memory:DualMem\|mux2to1:inst3\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Info (12134): Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info (12134): Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info (12134): Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info (12134): Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux2to1.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/mux2to1.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info (12023): Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/db/mux_smc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc memory:DualMem\|mux2to1:inst3\|lpm_mux:lpm_mux_component\|mux_smc:auto_generated " "Info (12128): Elaborating entity \"mux_smc\" for hierarchy \"memory:DualMem\|mux2to1:inst3\|lpm_mux:lpm_mux_component\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualMem memory:DualMem\|DualMem:inst " "Info (12128): Elaborating entity \"DualMem\" for hierarchy \"memory:DualMem\|DualMem:inst\"" {  } { { "memory.bdf" "inst" { Schematic "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/memory.bdf" { { 176 376 632 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:DualMem\|DualMem:inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"memory:DualMem\|DualMem:inst\|altsyncram:altsyncram_component\"" {  } { { "DualMem.v" "altsyncram_component" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/DualMem.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:DualMem\|DualMem:inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"memory:DualMem\|DualMem:inst\|altsyncram:altsyncram_component\"" {  } { { "DualMem.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/DualMem.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:DualMem\|DualMem:inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"memory:DualMem\|DualMem:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info (12134): Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info (12134): Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info (12134): Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file wk1test2.mif " "Info (12134): Parameter \"init_file\" = \"wk1test2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info (12134): Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info (12134): Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info (12134): Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info (12134): Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info (12134): Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info (12134): Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info (12134): Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DualMem.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/DualMem.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lv82.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lv82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lv82 " "Info (12023): Found entity 1: altsyncram_lv82" {  } { { "db/altsyncram_lv82.tdf" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/db/altsyncram_lv82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lv82 memory:DualMem\|DualMem:inst\|altsyncram:altsyncram_component\|altsyncram_lv82:auto_generated " "Info (12128): Elaborating entity \"altsyncram_lv82\" for hierarchy \"memory:DualMem\|DualMem:inst\|altsyncram:altsyncram_component\|altsyncram_lv82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Info (12128): Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "multicycle.v" "ALU" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:RF_block " "Info (12128): Elaborating entity \"RF\" for hierarchy \"RF:RF_block\"" {  } { { "multicycle.v" "RF_block" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit register_8bit:IR_reg " "Info (12128): Elaborating entity \"register_8bit\" for hierarchy \"register_8bit:IR_reg\"" {  } { { "multicycle.v" "IR_reg" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_2bit mux2to1_2bit:R1Sel_mux " "Info (12128): Elaborating entity \"mux2to1_2bit\" for hierarchy \"mux2to1_2bit:R1Sel_mux\"" {  } { { "multicycle.v" "R1Sel_mux" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_8bit mux2to1_8bit:RegMux " "Info (12128): Elaborating entity \"mux2to1_8bit\" for hierarchy \"mux2to1_8bit:RegMux\"" {  } { { "multicycle.v" "RegMux" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5to1_8bit mux5to1_8bit:ALU2_mux " "Info (12128): Elaborating entity \"mux5to1_8bit\" for hierarchy \"mux5to1_8bit:ALU2_mux\"" {  } { { "multicycle.v" "ALU2_mux" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sExtend sExtend:SE4 " "Info (12128): Elaborating entity \"sExtend\" for hierarchy \"sExtend:SE4\"" {  } { { "multicycle.v" "SE4" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zExtend zExtend:ZE3 " "Info (12128): Elaborating entity \"zExtend\" for hierarchy \"zExtend:ZE3\"" {  } { { "multicycle.v" "ZE3" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zExtend zExtend:ZE5 " "Info (12128): Elaborating entity \"zExtend\" for hierarchy \"zExtend:ZE5\"" {  } { { "multicycle.v" "ZE5" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Info (13025): Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FSM:Control\|ALU1 FSM:Control\|FlagWrite " "Info (13026): Duplicate LATCH primitive \"FSM:Control\|ALU1\" merged with LATCH primitive \"FSM:Control\|FlagWrite\"" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FSM:Control\|ALU2\[2\] FSM:Control\|ALUop\[2\] " "Info (13026): Duplicate LATCH primitive \"FSM:Control\|ALU2\[2\]\" merged with LATCH primitive \"FSM:Control\|ALUop\[2\]\"" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FSM:Control\|AddrSel FSM:Control\|IRload " "Info (13026): Duplicate LATCH primitive \"FSM:Control\|AddrSel\" merged with LATCH primitive \"FSM:Control\|IRload\"" {  } { { "FSM.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/FSM.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "multicycle.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info (17049): 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM:Control\|state.reset_s " "Info (17050): Register \"FSM:Control\|state.reset_s\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM:Control\|state~5 " "Info (17050): Register \"FSM:Control\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM:Control\|state~6 " "Info (17050): Register \"FSM:Control\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM:Control\|state~7 " "Info (17050): Register \"FSM:Control\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM:Control\|state~8 " "Info (17050): Register \"FSM:Control\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning (21074): Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "multicycle.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "multicycle.v" "" { Text "W:/ECE352/Daryl-Gan-WB_Project-a0b6e7e/processor_v2_verilog/multicycle.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "484 " "Info (21057): Implemented 484 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info (21058): Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Info (21059): Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "389 " "Info (21061): Implemented 389 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info (21064): Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Info: Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 31 15:59:50 2012 " "Info: Processing ended: Wed Oct 31 15:59:50 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
