// Seed: 3591598232
module module_0 (
    id_1
);
  input wire id_1;
  id_2(
      id_3, id_1
  );
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_6, id_7;
  module_0 modCall_1 (id_7);
  wire id_8;
  assign id_6 = -1 & id_2;
endmodule
module module_2 (
    input supply1 id_0,
    output wire id_1,
    input supply0 id_2,
    output tri1 id_3,
    input uwire id_4,
    input wire id_5,
    input wand id_6
);
  assign id_1 = id_6;
  id_8(
      1 - -1 === id_2, id_1, 1, -1, id_4, -1'h0
  );
  wire id_9;
  module_0 modCall_1 (id_9);
  wire id_10;
endmodule
