<stg><name>conv2d_3x3_1chan_rev</name>


<trans_list>

<trans id="230" from="1" to="2">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="2" to="3">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="3" to="4">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="4" to="5">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="5" to="6">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="6" to="7">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="7" to="8">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="8" to="9">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="9" to="10">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="10" to="11">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="11" to="12">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="12" to="13">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="13" to="14">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="14" to="2">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %rewind_header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %0 ], [ false, %._crit_edge.0191 ], [ true, %1 ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10">
<![CDATA[
rewind_header:4  %i = phi i10 [ 0, %0 ], [ %i_6, %._crit_edge.0191 ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
rewind_init:0  %bias_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %bias_V)

]]></Node>
<StgValue><ssdm name="bias_V_read"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
rewind_init:1  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:2  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.0:4  %tmp_s = zext i10 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.0:5  %kernel_0_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_0_V)

]]></Node>
<StgValue><ssdm name="kernel_0_V_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:7  %in_image_0_0_V_add = getelementptr [784 x i18]* %in_image_0_0_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="in_image_0_0_V_add"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:8  %in_image_0_0_V_loa = load i18* %in_image_0_0_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_0_V_loa"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.0:11  %kernel_1_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_1_V)

]]></Node>
<StgValue><ssdm name="kernel_1_V_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:13  %in_image_0_1_V_add = getelementptr [784 x i18]* %in_image_0_1_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="in_image_0_1_V_add"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:14  %in_image_0_1_V_loa = load i18* %in_image_0_1_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_1_V_loa"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.0:20  %kernel_2_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_2_V)

]]></Node>
<StgValue><ssdm name="kernel_2_V_read"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:22  %in_image_0_2_V_add = getelementptr [784 x i18]* %in_image_0_2_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="in_image_0_2_V_add"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:23  %in_image_0_2_V_loa = load i18* %in_image_0_2_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_2_V_loa"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.0:29  %kernel_3_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_3_V)

]]></Node>
<StgValue><ssdm name="kernel_3_V_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:31  %in_image_1_0_V_add = getelementptr [784 x i18]* %in_image_1_0_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="in_image_1_0_V_add"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:32  %in_image_1_0_V_loa = load i18* %in_image_1_0_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_1_0_V_loa"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.0:38  %kernel_4_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_4_V)

]]></Node>
<StgValue><ssdm name="kernel_4_V_read"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:40  %in_image_1_1_V_add = getelementptr [784 x i18]* %in_image_1_1_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="in_image_1_1_V_add"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:41  %in_image_1_1_V_loa = load i18* %in_image_1_1_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_1_1_V_loa"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.0:47  %kernel_5_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_5_V)

]]></Node>
<StgValue><ssdm name="kernel_5_V_read"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:49  %in_image_1_2_V_add = getelementptr [784 x i18]* %in_image_1_2_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="in_image_1_2_V_add"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:50  %in_image_1_2_V_loa = load i18* %in_image_1_2_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_1_2_V_loa"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.0:56  %kernel_6_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_6_V)

]]></Node>
<StgValue><ssdm name="kernel_6_V_read"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:58  %in_image_2_0_V_add = getelementptr [784 x i18]* %in_image_2_0_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="in_image_2_0_V_add"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:59  %in_image_2_0_V_loa = load i18* %in_image_2_0_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_2_0_V_loa"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.0:65  %kernel_7_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_7_V)

]]></Node>
<StgValue><ssdm name="kernel_7_V_read"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:67  %in_image_2_1_V_add = getelementptr [784 x i18]* %in_image_2_1_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="in_image_2_1_V_add"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:68  %in_image_2_1_V_loa = load i18* %in_image_2_1_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_2_1_V_loa"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.0:74  %kernel_8_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %kernel_8_V)

]]></Node>
<StgValue><ssdm name="kernel_8_V_read"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:76  %in_image_2_2_V_add = getelementptr [784 x i18]* %in_image_2_2_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="in_image_2_2_V_add"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:77  %in_image_2_2_V_loa = load i18* %in_image_2_2_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_2_2_V_loa"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0:118  %i_6 = add i10 1, %i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0191:6  %tmp = icmp eq i10 %i, -241

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0191:8  br i1 %tmp, label %1, label %rewind_header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48">
<![CDATA[
rewind_header:1  %bias_V222_rewind = phi i48 [ undef, %0 ], [ %bias_V222_phi, %._crit_edge.0191 ], [ undef, %1 ]

]]></Node>
<StgValue><ssdm name="bias_V222_rewind"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:5  br i1 %do_init, label %rewind_init, label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="48" op_0_bw="48" op_1_bw="0">
<![CDATA[
._crit_edge.0:0  %bias_V222_phi = phi i48 [ %bias_V_read, %rewind_init ], [ %bias_V222_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="bias_V222_phi"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:8  %in_image_0_0_V_loa = load i18* %in_image_0_0_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_0_V_loa"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:14  %in_image_0_1_V_loa = load i18* %in_image_0_1_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_1_V_loa"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:23  %in_image_0_2_V_loa = load i18* %in_image_0_2_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_2_V_loa"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:32  %in_image_1_0_V_loa = load i18* %in_image_1_0_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_1_0_V_loa"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:41  %in_image_1_1_V_loa = load i18* %in_image_1_1_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_1_1_V_loa"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:50  %in_image_1_2_V_loa = load i18* %in_image_1_2_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_1_2_V_loa"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:59  %in_image_2_0_V_loa = load i18* %in_image_2_0_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_2_0_V_loa"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:68  %in_image_2_1_V_loa = load i18* %in_image_2_1_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_2_1_V_loa"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge.0:77  %in_image_2_2_V_loa = load i18* %in_image_2_2_V_add, align 4

]]></Node>
<StgValue><ssdm name="in_image_2_2_V_loa"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:6  %OP1_V_cast = sext i18 %kernel_0_V_read to i35

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:9  %OP2_V_cast = sext i18 %in_image_0_0_V_loa to i35

]]></Node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:10  %p_Val2_s = mul i35 %OP1_V_cast, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="68" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:10  %p_Val2_s = mul i35 %OP1_V_cast, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:12  %OP1_V_1 = sext i18 %kernel_1_V_read to i35

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:15  %OP2_V_1 = sext i18 %in_image_0_1_V_loa to i35

]]></Node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:16  %p_Val2_14_1 = mul i35 %OP1_V_1, %OP2_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_14_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:16  %p_Val2_14_1 = mul i35 %OP1_V_1, %OP2_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_14_1"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="25" op_0_bw="25" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:17  %tmp_8 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_s, i32 10, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="35" op_0_bw="35" op_1_bw="25" op_2_bw="10">
<![CDATA[
._crit_edge.0:18  %tmp_84_1 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_8, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_84_1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:19  %p_Val2_15_1 = add i35 %p_Val2_14_1, %tmp_84_1

]]></Node>
<StgValue><ssdm name="p_Val2_15_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:21  %OP1_V_2 = sext i18 %kernel_2_V_read to i35

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:24  %OP2_V_2 = sext i18 %in_image_0_2_V_loa to i35

]]></Node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:25  %p_Val2_14_2 = mul i35 %OP1_V_2, %OP2_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_14_2"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="25" op_0_bw="25" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:26  %tmp_9 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_1, i32 10, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:25  %p_Val2_14_2 = mul i35 %OP1_V_2, %OP2_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_14_2"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="35" op_0_bw="35" op_1_bw="25" op_2_bw="10">
<![CDATA[
._crit_edge.0:27  %tmp_84_2 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_9, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_84_2"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:28  %p_Val2_15_2 = add i35 %p_Val2_14_2, %tmp_84_2

]]></Node>
<StgValue><ssdm name="p_Val2_15_2"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:30  %OP1_V_3 = sext i18 %kernel_3_V_read to i35

]]></Node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:33  %OP2_V_3 = sext i18 %in_image_1_0_V_loa to i35

]]></Node>
<StgValue><ssdm name="OP2_V_3"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:34  %p_Val2_14_3 = mul i35 %OP1_V_3, %OP2_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_14_3"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="25" op_0_bw="25" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:35  %tmp_10 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_2, i32 10, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:34  %p_Val2_14_3 = mul i35 %OP1_V_3, %OP2_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_14_3"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="35" op_0_bw="35" op_1_bw="25" op_2_bw="10">
<![CDATA[
._crit_edge.0:36  %tmp_84_3 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_10, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_84_3"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:37  %p_Val2_15_3 = add i35 %p_Val2_14_3, %tmp_84_3

]]></Node>
<StgValue><ssdm name="p_Val2_15_3"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:39  %OP1_V_4 = sext i18 %kernel_4_V_read to i35

]]></Node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:42  %OP2_V_4 = sext i18 %in_image_1_1_V_loa to i35

]]></Node>
<StgValue><ssdm name="OP2_V_4"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:43  %p_Val2_14_4 = mul i35 %OP1_V_4, %OP2_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_14_4"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="25" op_0_bw="25" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:44  %tmp_11 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_3, i32 10, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:43  %p_Val2_14_4 = mul i35 %OP1_V_4, %OP2_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_14_4"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="35" op_0_bw="35" op_1_bw="25" op_2_bw="10">
<![CDATA[
._crit_edge.0:45  %tmp_84_4 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_11, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_84_4"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:46  %p_Val2_15_4 = add i35 %p_Val2_14_4, %tmp_84_4

]]></Node>
<StgValue><ssdm name="p_Val2_15_4"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:48  %OP1_V_5 = sext i18 %kernel_5_V_read to i35

]]></Node>
<StgValue><ssdm name="OP1_V_5"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:51  %OP2_V_5 = sext i18 %in_image_1_2_V_loa to i35

]]></Node>
<StgValue><ssdm name="OP2_V_5"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:52  %p_Val2_14_5 = mul i35 %OP1_V_5, %OP2_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_14_5"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="25" op_0_bw="25" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:53  %tmp_12 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_4, i32 10, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="101" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:52  %p_Val2_14_5 = mul i35 %OP1_V_5, %OP2_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_14_5"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="35" op_0_bw="35" op_1_bw="25" op_2_bw="10">
<![CDATA[
._crit_edge.0:54  %tmp_84_5 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_12, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_84_5"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:55  %p_Val2_15_5 = add i35 %p_Val2_14_5, %tmp_84_5

]]></Node>
<StgValue><ssdm name="p_Val2_15_5"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:57  %OP1_V_6 = sext i18 %kernel_6_V_read to i35

]]></Node>
<StgValue><ssdm name="OP1_V_6"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:60  %OP2_V_6 = sext i18 %in_image_2_0_V_loa to i35

]]></Node>
<StgValue><ssdm name="OP2_V_6"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:61  %p_Val2_14_6 = mul i35 %OP1_V_6, %OP2_V_6

]]></Node>
<StgValue><ssdm name="p_Val2_14_6"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="25" op_0_bw="25" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:62  %tmp_13 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_5, i32 10, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:61  %p_Val2_14_6 = mul i35 %OP1_V_6, %OP2_V_6

]]></Node>
<StgValue><ssdm name="p_Val2_14_6"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="35" op_0_bw="35" op_1_bw="25" op_2_bw="10">
<![CDATA[
._crit_edge.0:63  %tmp_84_6 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_13, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_84_6"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:64  %p_Val2_15_6 = add i35 %p_Val2_14_6, %tmp_84_6

]]></Node>
<StgValue><ssdm name="p_Val2_15_6"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:66  %OP1_V_7 = sext i18 %kernel_7_V_read to i35

]]></Node>
<StgValue><ssdm name="OP1_V_7"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:69  %OP2_V_7 = sext i18 %in_image_2_1_V_loa to i35

]]></Node>
<StgValue><ssdm name="OP2_V_7"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:70  %p_Val2_14_7 = mul i35 %OP1_V_7, %OP2_V_7

]]></Node>
<StgValue><ssdm name="p_Val2_14_7"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="25" op_0_bw="25" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:71  %tmp_14 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_6, i32 10, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="115" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:70  %p_Val2_14_7 = mul i35 %OP1_V_7, %OP2_V_7

]]></Node>
<StgValue><ssdm name="p_Val2_14_7"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="35" op_0_bw="35" op_1_bw="25" op_2_bw="10">
<![CDATA[
._crit_edge.0:72  %tmp_84_7 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_14, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_84_7"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:73  %p_Val2_15_7 = add i35 %p_Val2_14_7, %tmp_84_7

]]></Node>
<StgValue><ssdm name="p_Val2_15_7"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:75  %OP1_V_8 = sext i18 %kernel_8_V_read to i35

]]></Node>
<StgValue><ssdm name="OP1_V_8"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:78  %OP2_V_8 = sext i18 %in_image_2_2_V_loa to i35

]]></Node>
<StgValue><ssdm name="OP2_V_8"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:79  %p_Val2_14_8 = mul i35 %OP1_V_8, %OP2_V_8

]]></Node>
<StgValue><ssdm name="p_Val2_14_8"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="25" op_0_bw="25" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:80  %tmp_15 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_7, i32 10, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="122" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:79  %p_Val2_14_8 = mul i35 %OP1_V_8, %OP2_V_8

]]></Node>
<StgValue><ssdm name="p_Val2_14_8"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="35" op_0_bw="35" op_1_bw="25" op_2_bw="10">
<![CDATA[
._crit_edge.0:81  %tmp_84_8 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_15, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_84_8"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:82  %p_Val2_15_8 = add i35 %p_Val2_14_8, %tmp_84_8

]]></Node>
<StgValue><ssdm name="p_Val2_15_8"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="25" op_0_bw="25" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:84  %tmp_16 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_8, i32 10, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
rewind_header:2  %y = phi i32 [ 0, %0 ], [ %p_8, %._crit_edge.0191 ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
rewind_header:3  %x = phi i32 [ 0, %0 ], [ %p_x_1_8, %._crit_edge.0191 ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.0:1  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str838) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.0:2  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str838)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.0:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str131) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.0:83  %tmp_88_8 = zext i32 %y to i64

]]></Node>
<StgValue><ssdm name="tmp_88_8"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="56" op_0_bw="56" op_1_bw="25" op_2_bw="31">
<![CDATA[
._crit_edge.0:85  %tmp_91_8 = call i56 @_ssdm_op_BitConcatenate.i56.i25.i31(i25 %tmp_16, i31 0)

]]></Node>
<StgValue><ssdm name="tmp_91_8"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="56" op_0_bw="48">
<![CDATA[
._crit_edge.0:86  %tmp_92_8_cast = sext i48 %bias_V222_phi to i56

]]></Node>
<StgValue><ssdm name="tmp_92_8_cast"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
._crit_edge.0:87  %p_Val2_18_8 = add i56 %tmp_92_8_cast, %tmp_91_8

]]></Node>
<StgValue><ssdm name="p_Val2_18_8"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="25" op_0_bw="25" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:88  %tmp_94_8 = call i25 @_ssdm_op_PartSelect.i25.i56.i32.i32(i56 %p_Val2_18_8, i32 31, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_94_8"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="32">
<![CDATA[
._crit_edge.0:89  %tmp_17 = trunc i32 %x to i5

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:90  %out_image_0_V_addr = getelementptr [28 x i25]* %out_image_0_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_0_V_addr"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:91  %out_image_1_V_addr = getelementptr [28 x i25]* %out_image_1_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_1_V_addr"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:92  %out_image_2_V_addr = getelementptr [28 x i25]* %out_image_2_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_2_V_addr"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:93  %out_image_3_V_addr = getelementptr [28 x i25]* %out_image_3_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_3_V_addr"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:94  %out_image_4_V_addr = getelementptr [28 x i25]* %out_image_4_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_4_V_addr"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:95  %out_image_5_V_addr = getelementptr [28 x i25]* %out_image_5_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_5_V_addr"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:96  %out_image_6_V_addr = getelementptr [28 x i25]* %out_image_6_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_6_V_addr"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:97  %out_image_7_V_addr = getelementptr [28 x i25]* %out_image_7_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_7_V_addr"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:98  %out_image_8_V_addr = getelementptr [28 x i25]* %out_image_8_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_8_V_addr"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:99  %out_image_9_V_addr = getelementptr [28 x i25]* %out_image_9_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_9_V_addr"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:100  %out_image_10_V_addr = getelementptr [28 x i25]* %out_image_10_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_10_V_addr"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:101  %out_image_11_V_addr = getelementptr [28 x i25]* %out_image_11_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_11_V_addr"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:102  %out_image_12_V_addr = getelementptr [28 x i25]* %out_image_12_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_12_V_addr"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:103  %out_image_13_V_addr = getelementptr [28 x i25]* %out_image_13_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_13_V_addr"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:104  %out_image_14_V_addr = getelementptr [28 x i25]* %out_image_14_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_14_V_addr"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:105  %out_image_15_V_addr = getelementptr [28 x i25]* %out_image_15_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_15_V_addr"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:106  %out_image_16_V_addr = getelementptr [28 x i25]* %out_image_16_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_16_V_addr"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:107  %out_image_17_V_addr = getelementptr [28 x i25]* %out_image_17_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_17_V_addr"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:108  %out_image_18_V_addr = getelementptr [28 x i25]* %out_image_18_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_18_V_addr"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:109  %out_image_19_V_addr = getelementptr [28 x i25]* %out_image_19_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_19_V_addr"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:110  %out_image_20_V_addr = getelementptr [28 x i25]* %out_image_20_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_20_V_addr"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:111  %out_image_21_V_addr = getelementptr [28 x i25]* %out_image_21_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_21_V_addr"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:112  %out_image_22_V_addr = getelementptr [28 x i25]* %out_image_22_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_22_V_addr"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:113  %out_image_23_V_addr = getelementptr [28 x i25]* %out_image_23_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_23_V_addr"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:114  %out_image_24_V_addr = getelementptr [28 x i25]* %out_image_24_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_24_V_addr"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:115  %out_image_25_V_addr = getelementptr [28 x i25]* %out_image_25_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_25_V_addr"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:116  %out_image_26_V_addr = getelementptr [28 x i25]* %out_image_26_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_26_V_addr"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:117  %out_image_27_V_addr = getelementptr [28 x i25]* %out_image_27_V, i64 0, i64 %tmp_88_8

]]></Node>
<StgValue><ssdm name="out_image_27_V_addr"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0">
<![CDATA[
._crit_edge.0:119  switch i5 %tmp_17, label %branch27 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_17" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch26:0  store i25 %tmp_94_8, i25* %out_image_26_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_17" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_17" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch25:0  store i25 %tmp_94_8, i25* %out_image_25_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_17" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="tmp_17" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch24:0  store i25 %tmp_94_8, i25* %out_image_24_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="tmp_17" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_17" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch23:0  store i25 %tmp_94_8, i25* %out_image_23_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_17" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_17" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch22:0  store i25 %tmp_94_8, i25* %out_image_22_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_17" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_17" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch21:0  store i25 %tmp_94_8, i25* %out_image_21_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_17" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_17" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch20:0  store i25 %tmp_94_8, i25* %out_image_20_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_17" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_17" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch19:0  store i25 %tmp_94_8, i25* %out_image_19_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_17" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_17" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch18:0  store i25 %tmp_94_8, i25* %out_image_18_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_17" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_17" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch17:0  store i25 %tmp_94_8, i25* %out_image_17_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_17" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_17" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch16:0  store i25 %tmp_94_8, i25* %out_image_16_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_17" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_17" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch15:0  store i25 %tmp_94_8, i25* %out_image_15_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_17" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_17" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch14:0  store i25 %tmp_94_8, i25* %out_image_14_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_17" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_17" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch13:0  store i25 %tmp_94_8, i25* %out_image_13_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_17" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_17" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch12:0  store i25 %tmp_94_8, i25* %out_image_12_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_17" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_17" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch11:0  store i25 %tmp_94_8, i25* %out_image_11_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_17" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_17" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch10:0  store i25 %tmp_94_8, i25* %out_image_10_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_17" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_17" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch9:0  store i25 %tmp_94_8, i25* %out_image_9_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_17" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_17" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch8:0  store i25 %tmp_94_8, i25* %out_image_8_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_17" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_17" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch7:0  store i25 %tmp_94_8, i25* %out_image_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_17" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_17" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch6:0  store i25 %tmp_94_8, i25* %out_image_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_17" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_17" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch5:0  store i25 %tmp_94_8, i25* %out_image_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_17" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_17" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch4:0  store i25 %tmp_94_8, i25* %out_image_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_17" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_17" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch3:0  store i25 %tmp_94_8, i25* %out_image_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_17" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_17" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch2:0  store i25 %tmp_94_8, i25* %out_image_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_17" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch1:0  store i25 %tmp_94_8, i25* %out_image_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch0:0  store i25 %tmp_94_8, i25* %out_image_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_17" val="27"/>
</and_exp><and_exp><literal name="tmp_17" val="28"/>
</and_exp><and_exp><literal name="tmp_17" val="29"/>
</and_exp><and_exp><literal name="tmp_17" val="30"/>
</and_exp><and_exp><literal name="tmp_17" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="25" op_1_bw="5">
<![CDATA[
branch27:0  store i25 %tmp_94_8, i25* %out_image_27_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_17" val="27"/>
</and_exp><and_exp><literal name="tmp_17" val="28"/>
</and_exp><and_exp><literal name="tmp_17" val="29"/>
</and_exp><and_exp><literal name="tmp_17" val="30"/>
</and_exp><and_exp><literal name="tmp_17" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %._crit_edge.0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0191:0  %y_5_8 = add i32 %y, 1

]]></Node>
<StgValue><ssdm name="y_5_8"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0191:1  %tmp_95_8 = icmp eq i32 %y_5_8, 28

]]></Node>
<StgValue><ssdm name="tmp_95_8"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0191:2  %x_5_8 = add i32 %x, 1

]]></Node>
<StgValue><ssdm name="x_5_8"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0191:3  %p_x_1_8 = select i1 %tmp_95_8, i32 %x_5_8, i32 %x

]]></Node>
<StgValue><ssdm name="p_x_1_8"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0191:4  %p_8 = select i1 %tmp_95_8, i32 0, i32 %y_5_8

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.0191:5  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str838, i32 %tmp_22)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0191:7  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_Return()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
