Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: divider_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "divider_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "divider_top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : divider_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Xilinx_projects\Timning_Analysis_and_Constraints\divider_timing_part4.vhd" into library work
Parsing entity <divider>.
Parsing architecture <divider_RTL> of entity <divider>.
Parsing VHDL file "C:\Xilinx_projects\Timning_Analysis_and_Constraints\divider_timing_top.vhd" into library work
Parsing entity <divider_top>.
Parsing architecture <divider_top_arc> of entity <divider_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <divider_top> (architecture <divider_top_arc>) from library <work>.
WARNING:HDLCompiler:89 - "C:\Xilinx_projects\Timning_Analysis_and_Constraints\divider_timing_top.vhd" Line 60: <bufgp> remains a black-box since it has no binding entity.

Elaborating entity <divider> (architecture <divider_RTL>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <divider_top>.
    Related source file is "C:\Xilinx_projects\Timning_Analysis_and_Constraints\divider_timing_top.vhd".
INFO:Xst:3210 - "C:\Xilinx_projects\Timning_Analysis_and_Constraints\divider_timing_top.vhd" line 83: Output port <done> of the instance <divider_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <divider_top> synthesized.

Synthesizing Unit <divider>.
    Related source file is "C:\Xilinx_projects\Timning_Analysis_and_Constraints\divider_timing_part4.vhd".
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <y>.
    Found 8-bit register for signal <q_int>.
    Found 8-bit register for signal <CU_DPU.x_temp>.
    Found 8-bit register for signal <CU_DPU.q_int_temp>.
    Found 1-bit register for signal <second_cycle>.
    Found 8-bit register for signal <x>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | resetb (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | initial_state                                  |
    | Power Up State     | initial_state                                  |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <CU_DPU.q_int_temp[7]_GND_7_o_add_7_OUT> created at line 148.
    Found 8-bit adder for signal <CU_DPU.q_int_temp[7]_GND_7_o_add_12_OUT> created at line 148.
    Found 8-bit adder for signal <CU_DPU.q_int_temp[7]_GND_7_o_add_17_OUT> created at line 148.
    Found 8-bit adder for signal <CU_DPU.q_int_temp[7]_GND_7_o_add_22_OUT> created at line 148.
    Found 8-bit adder for signal <CU_DPU.q_int_temp[7]_GND_7_o_add_27_OUT> created at line 148.
    Found 8-bit adder for signal <CU_DPU.q_int_temp[7]_GND_7_o_add_32_OUT> created at line 148.
    Found 8-bit subtractor for signal <GND_7_o_GND_7_o_sub_7_OUT<7:0>> created at line 147.
    Found 8-bit subtractor for signal <GND_7_o_GND_7_o_sub_12_OUT<7:0>> created at line 147.
    Found 8-bit subtractor for signal <GND_7_o_GND_7_o_sub_17_OUT<7:0>> created at line 147.
    Found 8-bit subtractor for signal <GND_7_o_GND_7_o_sub_22_OUT<7:0>> created at line 147.
    Found 8-bit subtractor for signal <GND_7_o_GND_7_o_sub_27_OUT<7:0>> created at line 147.
    Found 8-bit subtractor for signal <GND_7_o_GND_7_o_sub_32_OUT<7:0>> created at line 147.
    Found 8-bit comparator greater for signal <CU_DPU.x_temp[7]_y[7]_LessThan_5_o> created at line 142
    Found 8-bit comparator lessequal for signal <n0014> created at line 146
    Found 8-bit comparator lessequal for signal <n0020> created at line 146
    Found 8-bit comparator lessequal for signal <n0026> created at line 146
    Found 8-bit comparator lessequal for signal <n0032> created at line 146
    Found 8-bit comparator lessequal for signal <n0038> created at line 146
    Found 8-bit comparator greater for signal <CU_DPU.x_temp[7]_y[7]_LessThan_36_o> created at line 151
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 8-bit adder                                           : 6
 8-bit subtractor                                      : 6
# Registers                                            : 6
 1-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 7
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 5
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 16
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 8-bit adder                                           : 6
 8-bit subtractor                                      : 6
# Registers                                            : 41
 Flip-Flops                                            : 41
# Comparators                                          : 7
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 5
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 16
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <divider_1/FSM_0> on signal <state[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 initial_state | 00
 compute_state | 01
 done_state    | 10
---------------------------

Optimizing unit <divider_top> ...

Optimizing unit <divider> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block divider_top, actual ratio is 0.
FlipFlop divider_1/y_2 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop divider_1/y_2 connected to a primary input has been replicated
FlipFlop divider_1/y_3 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop divider_1/y_3 connected to a primary input has been replicated
FlipFlop divider_1/y_4 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop divider_1/y_4 connected to a primary input has been replicated
FlipFlop divider_1/y_5 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop divider_1/y_5 connected to a primary input has been replicated
FlipFlop divider_1/y_6 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop divider_1/y_6 connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : divider_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 348
#      INV                         : 1
#      LUT2                        : 11
#      LUT3                        : 21
#      LUT4                        : 38
#      LUT5                        : 87
#      LUT6                        : 99
#      MUXCY                       : 42
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 52
#      FDC                         : 2
#      FDE                         : 50
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 47
#      IBUF                        : 19
#      OBUF                        : 28

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              52  out of  126800     0%  
 Number of Slice LUTs:                  257  out of  63400     0%  
    Number used as Logic:               257  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    273
   Number with an unused Flip Flop:     221  out of    273    80%  
   Number with an unused LUT:            16  out of    273     5%  
   Number of fully used LUT-FF pairs:    36  out of    273    13%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          48
 Number of bonded IOBs:                  48  out of    210    22%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ClkPort                            | BUFGP                  | 52    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.930ns (Maximum Frequency: 83.825MHz)
   Minimum input arrival time before clock: 1.270ns
   Maximum output required time after clock: 0.645ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkPort'
  Clock period: 11.930ns (frequency: 83.825MHz)
  Total number of paths / destination ports: 40258029720 / 85
-------------------------------------------------------------------------
Delay:               11.930ns (Levels of Logic = 24)
  Source:            divider_1/CU_DPU.x_temp_3 (FF)
  Destination:       divider_1/state_FSM_FFd1 (FF)
  Source Clock:      ClkPort rising
  Destination Clock: ClkPort rising

  Data Path: divider_1/CU_DPU.x_temp_3 to divider_1/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.361   0.566  divider_1/CU_DPU.x_temp_3 (divider_1/CU_DPU.x_temp_3)
     LUT4:I0->O            2   0.097   0.688  divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o1_SW1 (N25)
     LUT5:I0->O           22   0.097   0.391  divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o21 (divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_5_o)
     LUT3:I2->O            1   0.097   0.000  divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut<0> (divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy<0> (divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_cy<0>)
     XORCY:CI->O           6   0.370   0.402  divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT_rs_xor<1> (divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_8_OUT<1>)
     LUT6:I4->O            1   0.097   0.683  divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o3 (divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o1)
     LUT5:I0->O           36   0.097   0.403  divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o21 (divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_11_o)
     LUT3:I2->O            4   0.097   0.293  divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT31 (divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_13_OUT<2>)
     MUXCY:DI->O           1   0.337   0.000  divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT<7:0>_cy<2> (divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT<7:0>_cy<2>)
     XORCY:CI->O           8   0.370   0.327  divider_1/Msub_GND_7_o_GND_7_o_sub_17_OUT<7:0>_xor<3> (divider_1/GND_7_o_GND_7_o_sub_17_OUT<3>)
     LUT5:I4->O            4   0.097   0.293  divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_18_OUT41 (divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_18_OUT<3>)
     MUXCY:DI->O           1   0.337   0.000  divider_1/Msub_GND_7_o_GND_7_o_sub_22_OUT<7:0>_cy<3> (divider_1/Msub_GND_7_o_GND_7_o_sub_22_OUT<7:0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  divider_1/Msub_GND_7_o_GND_7_o_sub_22_OUT<7:0>_cy<4> (divider_1/Msub_GND_7_o_GND_7_o_sub_22_OUT<7:0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  divider_1/Msub_GND_7_o_GND_7_o_sub_22_OUT<7:0>_cy<5> (divider_1/Msub_GND_7_o_GND_7_o_sub_22_OUT<7:0>_cy<5>)
     XORCY:CI->O           2   0.370   0.299  divider_1/Msub_GND_7_o_GND_7_o_sub_22_OUT<7:0>_xor<6> (divider_1/GND_7_o_GND_7_o_sub_22_OUT<6>)
     LUT5:I4->O            7   0.097   0.539  divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT71 (divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_23_OUT<6>)
     LUT6:I3->O           16   0.097   0.580  divider_1/y[7]_CU_DPU.x_temp[7]_LessThan_26_o1_SW2 (N35)
     LUT5:I2->O            2   0.097   0.283  divider_1/Mmux_CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT11 (divider_1/CU_DPU.x_temp[7]_GND_7_o_mux_28_OUT<0>)
     MUXCY:DI->O           1   0.337   0.000  divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT<7:0>_cy<0> (divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT<7:0>_cy<0>)
     XORCY:CI->O           2   0.370   0.383  divider_1/Msub_GND_7_o_GND_7_o_sub_32_OUT<7:0>_xor<1> (divider_1/GND_7_o_GND_7_o_sub_32_OUT<1>)
     LUT6:I4->O            1   0.097   0.295  divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0_SW3 (N378)
     LUT5:I4->O            1   0.097   0.511  divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o1_SW0 (N27)
     LUT5:I2->O           18   0.097   0.374  divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o2 (divider_1/CU_DPU.x_temp[7]_y[7]_LessThan_36_o)
     LUT6:I5->O            1   0.097   0.000  divider_1/state_FSM_FFd1-In1 (divider_1/state_FSM_FFd1-In)
     FDC:D                     0.008          divider_1/state_FSM_FFd1
    ----------------------------------------
    Total                     11.930ns (4.617ns logic, 7.313ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ClkPort'
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              1.270ns (Levels of Logic = 3)
  Source:            sw14 (PAD)
  Destination:       divider_1/x_6 (FF)
  Destination Clock: ClkPort rising

  Data Path: sw14 to divider_1/x_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.683  sw14_IBUF (sw14_IBUF)
     LUT5:I0->O            2   0.097   0.383  divider_1/_n0198<6>1 (divider_1/_n0198<6>)
     LUT5:I3->O            1   0.097   0.000  divider_1/x_6_dpot (divider_1/x_6_dpot)
     FDE:D                     0.008          divider_1/x_6
    ----------------------------------------
    Total                      1.270ns (0.203ns logic, 1.067ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkPort'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            divider_1/q_int_7 (FF)
  Destination:       LD15 (PAD)
  Source Clock:      ClkPort rising

  Data Path: divider_1/q_int_7 to LD15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.361   0.283  divider_1/q_int_7 (divider_1/q_int_7)
     OBUF:I->O                 0.000          LD15_OBUF (LD15)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |   11.930|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.02 secs
 
--> 

Total memory usage is 429828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    7 (   0 filtered)

