
*** Running vivado
    with args -log maindsp48a1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source maindsp48a1.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source maindsp48a1.tcl -notrace
Command: open_checkpoint E:/Projects/Verilog/Projects/Spartan6_DSP48A1/DSP48A1_IMPLE/DSP48A1_IMPLE.runs/impl_1/maindsp48a1.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 238.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 207 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1127.621 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1127.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1127.621 ; gain = 898.129
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.436 . Memory (MB): peak = 1133.613 ; gain = 5.992

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b93daa00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1133.613 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21015f511

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1133.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f4c84b9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1133.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b7fd58e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1133.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 115 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b7fd58e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1133.613 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18cc63cab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1133.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ef9794fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1133.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1133.613 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c336dc4b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1133.613 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c336dc4b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1133.613 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c336dc4b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1133.613 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1133.613 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Verilog/Projects/Spartan6_DSP48A1/DSP48A1_IMPLE/DSP48A1_IMPLE.runs/impl_1/maindsp48a1_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file maindsp48a1_drc_opted.rpt -pb maindsp48a1_drc_opted.pb -rpx maindsp48a1_drc_opted.rpx
Command: report_drc -file maindsp48a1_drc_opted.rpt -pb maindsp48a1_drc_opted.pb -rpx maindsp48a1_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Projects/Verilog/Projects/Spartan6_DSP48A1/DSP48A1_IMPLE/DSP48A1_IMPLE.runs/impl_1/maindsp48a1_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1159.332 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c9f60ea5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1159.332 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1167.785 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-415] IO Placement failed due to overutilization. This design contains 326 I/O ports
 while the target  device: 7a35ti package: cpg236, contains only 105 available user I/O. The target device has 106 usable I/O pins of which 1 are already occupied by user-locked I/Os.
 To rectify this issue:
 1. Ensure you are targeting the correct device and package.  Select a larger device or different package if necessary.
 2. Check the top-level ports of the design to ensure the correct number of ports are specified.
 3. Consider design changes to reduce the number of I/Os necessary.
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Place 30-68] Instance A_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[10]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[11]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[12]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[13]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[14]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[15]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[16]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[17]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[1]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[2]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[3]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[4]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[5]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[6]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[7]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[8]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance A_IBUF[9]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[10]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[11]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[12]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[13]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[14]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[15]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[16]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[17]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[3]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[4]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[5]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[6]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[7]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[8]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance BCOUT_OBUF[9]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[10]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[11]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[12]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[13]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[14]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[15]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[16]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[17]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[1]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[2]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[3]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[4]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[5]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[6]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[7]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[8]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance B_IBUF[9]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance CARRYOUTF_OBUF_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance CARRYOUT_OBUF_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance CEA_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance CEB_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance CECARRYIN_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance CEC_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance CED_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance CEM_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance CEOPMODE_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance CEP_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[10]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[11]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[12]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[13]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[14]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[15]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[16]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[17]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[18]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[19]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[1]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[20]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[21]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[22]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[23]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[24]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[25]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[26]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[27]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[28]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[29]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[2]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[30]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[31]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[32]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[33]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[34]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[35]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[36]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[37]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[38]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[39]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[3]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[40]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance C_IBUF[41]_inst (IBUF) is not placed
INFO: [Common 17-14] Message 'Place 30-68' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8b552c96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.532 . Memory (MB): peak = 1169.082 ; gain = 9.750
Phase 1 Placer Initialization | Checksum: 8b552c96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.532 . Memory (MB): peak = 1169.082 ; gain = 9.750
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 8b552c96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.533 . Memory (MB): peak = 1169.082 ; gain = 9.750
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 103 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Sun Aug 10 20:32:42 2025...
