
TrapezoidalTraj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c89c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008c8  0800ca38  0800ca38  0001ca38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d300  0800d300  000202f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800d300  0800d300  0001d300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d308  0800d308  000202f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d308  0800d308  0001d308  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d30c  0800d30c  0001d30c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002f4  20000000  0800d310  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000cd0  200002f8  0800d604  000202f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000fc8  0800d604  00020fc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a7d5  00000000  00000000  00020324  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003458  00000000  00000000  0003aaf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f8  00000000  00000000  0003df58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011f8  00000000  00000000  0003f250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b07d  00000000  00000000  00040448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c4b3  00000000  00000000  0005b4c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0b9f  00000000  00000000  00077978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00118517  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054a0  00000000  00000000  00118568  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200002f8 	.word	0x200002f8
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800ca1c 	.word	0x0800ca1c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200002fc 	.word	0x200002fc
 80001d4:	0800ca1c 	.word	0x0800ca1c

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2f>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ab8:	bf24      	itt	cs
 8000aba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000abe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ac2:	d90d      	bls.n	8000ae0 <__aeabi_d2f+0x30>
 8000ac4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ac8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000acc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ad4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad8:	bf08      	it	eq
 8000ada:	f020 0001 	biceq.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ae4:	d121      	bne.n	8000b2a <__aeabi_d2f+0x7a>
 8000ae6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aea:	bfbc      	itt	lt
 8000aec:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	4770      	bxlt	lr
 8000af2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000af6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000afa:	f1c2 0218 	rsb	r2, r2, #24
 8000afe:	f1c2 0c20 	rsb	ip, r2, #32
 8000b02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b06:	fa20 f002 	lsr.w	r0, r0, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	f040 0001 	orrne.w	r0, r0, #1
 8000b10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b1c:	ea40 000c 	orr.w	r0, r0, ip
 8000b20:	fa23 f302 	lsr.w	r3, r3, r2
 8000b24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b28:	e7cc      	b.n	8000ac4 <__aeabi_d2f+0x14>
 8000b2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b2e:	d107      	bne.n	8000b40 <__aeabi_d2f+0x90>
 8000b30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b34:	bf1e      	ittt	ne
 8000b36:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b3a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b3e:	4770      	bxne	lr
 8000b40:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b44:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b48:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <__aeabi_frsub>:
 8000b50:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b54:	e002      	b.n	8000b5c <__addsf3>
 8000b56:	bf00      	nop

08000b58 <__aeabi_fsub>:
 8000b58:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b5c <__addsf3>:
 8000b5c:	0042      	lsls	r2, r0, #1
 8000b5e:	bf1f      	itttt	ne
 8000b60:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b64:	ea92 0f03 	teqne	r2, r3
 8000b68:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b6c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b70:	d06a      	beq.n	8000c48 <__addsf3+0xec>
 8000b72:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b76:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b7a:	bfc1      	itttt	gt
 8000b7c:	18d2      	addgt	r2, r2, r3
 8000b7e:	4041      	eorgt	r1, r0
 8000b80:	4048      	eorgt	r0, r1
 8000b82:	4041      	eorgt	r1, r0
 8000b84:	bfb8      	it	lt
 8000b86:	425b      	neglt	r3, r3
 8000b88:	2b19      	cmp	r3, #25
 8000b8a:	bf88      	it	hi
 8000b8c:	4770      	bxhi	lr
 8000b8e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b96:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ba2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ba6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4249      	negne	r1, r1
 8000bae:	ea92 0f03 	teq	r2, r3
 8000bb2:	d03f      	beq.n	8000c34 <__addsf3+0xd8>
 8000bb4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bb8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bbc:	eb10 000c 	adds.w	r0, r0, ip
 8000bc0:	f1c3 0320 	rsb	r3, r3, #32
 8000bc4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bc8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bcc:	d502      	bpl.n	8000bd4 <__addsf3+0x78>
 8000bce:	4249      	negs	r1, r1
 8000bd0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bd4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bd8:	d313      	bcc.n	8000c02 <__addsf3+0xa6>
 8000bda:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bde:	d306      	bcc.n	8000bee <__addsf3+0x92>
 8000be0:	0840      	lsrs	r0, r0, #1
 8000be2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000be6:	f102 0201 	add.w	r2, r2, #1
 8000bea:	2afe      	cmp	r2, #254	; 0xfe
 8000bec:	d251      	bcs.n	8000c92 <__addsf3+0x136>
 8000bee:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bf2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bf6:	bf08      	it	eq
 8000bf8:	f020 0001 	biceq.w	r0, r0, #1
 8000bfc:	ea40 0003 	orr.w	r0, r0, r3
 8000c00:	4770      	bx	lr
 8000c02:	0049      	lsls	r1, r1, #1
 8000c04:	eb40 0000 	adc.w	r0, r0, r0
 8000c08:	3a01      	subs	r2, #1
 8000c0a:	bf28      	it	cs
 8000c0c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c10:	d2ed      	bcs.n	8000bee <__addsf3+0x92>
 8000c12:	fab0 fc80 	clz	ip, r0
 8000c16:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c1a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c1e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c22:	bfaa      	itet	ge
 8000c24:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c28:	4252      	neglt	r2, r2
 8000c2a:	4318      	orrge	r0, r3
 8000c2c:	bfbc      	itt	lt
 8000c2e:	40d0      	lsrlt	r0, r2
 8000c30:	4318      	orrlt	r0, r3
 8000c32:	4770      	bx	lr
 8000c34:	f092 0f00 	teq	r2, #0
 8000c38:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c3c:	bf06      	itte	eq
 8000c3e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c42:	3201      	addeq	r2, #1
 8000c44:	3b01      	subne	r3, #1
 8000c46:	e7b5      	b.n	8000bb4 <__addsf3+0x58>
 8000c48:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c4c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c50:	bf18      	it	ne
 8000c52:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c56:	d021      	beq.n	8000c9c <__addsf3+0x140>
 8000c58:	ea92 0f03 	teq	r2, r3
 8000c5c:	d004      	beq.n	8000c68 <__addsf3+0x10c>
 8000c5e:	f092 0f00 	teq	r2, #0
 8000c62:	bf08      	it	eq
 8000c64:	4608      	moveq	r0, r1
 8000c66:	4770      	bx	lr
 8000c68:	ea90 0f01 	teq	r0, r1
 8000c6c:	bf1c      	itt	ne
 8000c6e:	2000      	movne	r0, #0
 8000c70:	4770      	bxne	lr
 8000c72:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c76:	d104      	bne.n	8000c82 <__addsf3+0x126>
 8000c78:	0040      	lsls	r0, r0, #1
 8000c7a:	bf28      	it	cs
 8000c7c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c80:	4770      	bx	lr
 8000c82:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c86:	bf3c      	itt	cc
 8000c88:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c8c:	4770      	bxcc	lr
 8000c8e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c92:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c96:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9a:	4770      	bx	lr
 8000c9c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca0:	bf16      	itet	ne
 8000ca2:	4608      	movne	r0, r1
 8000ca4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ca8:	4601      	movne	r1, r0
 8000caa:	0242      	lsls	r2, r0, #9
 8000cac:	bf06      	itte	eq
 8000cae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cb2:	ea90 0f01 	teqeq	r0, r1
 8000cb6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cba:	4770      	bx	lr

08000cbc <__aeabi_ui2f>:
 8000cbc:	f04f 0300 	mov.w	r3, #0
 8000cc0:	e004      	b.n	8000ccc <__aeabi_i2f+0x8>
 8000cc2:	bf00      	nop

08000cc4 <__aeabi_i2f>:
 8000cc4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cc8:	bf48      	it	mi
 8000cca:	4240      	negmi	r0, r0
 8000ccc:	ea5f 0c00 	movs.w	ip, r0
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cd8:	4601      	mov	r1, r0
 8000cda:	f04f 0000 	mov.w	r0, #0
 8000cde:	e01c      	b.n	8000d1a <__aeabi_l2f+0x2a>

08000ce0 <__aeabi_ul2f>:
 8000ce0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e00a      	b.n	8000d04 <__aeabi_l2f+0x14>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_l2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cfc:	d502      	bpl.n	8000d04 <__aeabi_l2f+0x14>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	ea5f 0c01 	movs.w	ip, r1
 8000d08:	bf02      	ittt	eq
 8000d0a:	4684      	moveq	ip, r0
 8000d0c:	4601      	moveq	r1, r0
 8000d0e:	2000      	moveq	r0, #0
 8000d10:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d14:	bf08      	it	eq
 8000d16:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d1a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d1e:	fabc f28c 	clz	r2, ip
 8000d22:	3a08      	subs	r2, #8
 8000d24:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d28:	db10      	blt.n	8000d4c <__aeabi_l2f+0x5c>
 8000d2a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2e:	4463      	add	r3, ip
 8000d30:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d34:	f1c2 0220 	rsb	r2, r2, #32
 8000d38:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d40:	eb43 0002 	adc.w	r0, r3, r2
 8000d44:	bf08      	it	eq
 8000d46:	f020 0001 	biceq.w	r0, r0, #1
 8000d4a:	4770      	bx	lr
 8000d4c:	f102 0220 	add.w	r2, r2, #32
 8000d50:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d54:	f1c2 0220 	rsb	r2, r2, #32
 8000d58:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d5c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d60:	eb43 0002 	adc.w	r0, r3, r2
 8000d64:	bf08      	it	eq
 8000d66:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_uldivmod>:
 8000d6c:	b953      	cbnz	r3, 8000d84 <__aeabi_uldivmod+0x18>
 8000d6e:	b94a      	cbnz	r2, 8000d84 <__aeabi_uldivmod+0x18>
 8000d70:	2900      	cmp	r1, #0
 8000d72:	bf08      	it	eq
 8000d74:	2800      	cmpeq	r0, #0
 8000d76:	bf1c      	itt	ne
 8000d78:	f04f 31ff 	movne.w	r1, #4294967295
 8000d7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000d80:	f000 b992 	b.w	80010a8 <__aeabi_idiv0>
 8000d84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d8c:	f000 f824 	bl	8000dd8 <__udivmoddi4>
 8000d90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d98:	b004      	add	sp, #16
 8000d9a:	4770      	bx	lr

08000d9c <__aeabi_d2ulz>:
 8000d9c:	b5d0      	push	{r4, r6, r7, lr}
 8000d9e:	4b0c      	ldr	r3, [pc, #48]	; (8000dd0 <__aeabi_d2ulz+0x34>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	4606      	mov	r6, r0
 8000da4:	460f      	mov	r7, r1
 8000da6:	f7ff fbd3 	bl	8000550 <__aeabi_dmul>
 8000daa:	f000 f97f 	bl	80010ac <__aeabi_d2uiz>
 8000dae:	4604      	mov	r4, r0
 8000db0:	f7ff fb54 	bl	800045c <__aeabi_ui2d>
 8000db4:	4b07      	ldr	r3, [pc, #28]	; (8000dd4 <__aeabi_d2ulz+0x38>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	f7ff fbca 	bl	8000550 <__aeabi_dmul>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	460b      	mov	r3, r1
 8000dc0:	4630      	mov	r0, r6
 8000dc2:	4639      	mov	r1, r7
 8000dc4:	f7ff fa0c 	bl	80001e0 <__aeabi_dsub>
 8000dc8:	f000 f970 	bl	80010ac <__aeabi_d2uiz>
 8000dcc:	4621      	mov	r1, r4
 8000dce:	bdd0      	pop	{r4, r6, r7, pc}
 8000dd0:	3df00000 	.word	0x3df00000
 8000dd4:	41f00000 	.word	0x41f00000

08000dd8 <__udivmoddi4>:
 8000dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ddc:	9d08      	ldr	r5, [sp, #32]
 8000dde:	4604      	mov	r4, r0
 8000de0:	468e      	mov	lr, r1
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d14d      	bne.n	8000e82 <__udivmoddi4+0xaa>
 8000de6:	428a      	cmp	r2, r1
 8000de8:	4694      	mov	ip, r2
 8000dea:	d969      	bls.n	8000ec0 <__udivmoddi4+0xe8>
 8000dec:	fab2 f282 	clz	r2, r2
 8000df0:	b152      	cbz	r2, 8000e08 <__udivmoddi4+0x30>
 8000df2:	fa01 f302 	lsl.w	r3, r1, r2
 8000df6:	f1c2 0120 	rsb	r1, r2, #32
 8000dfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000dfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e02:	ea41 0e03 	orr.w	lr, r1, r3
 8000e06:	4094      	lsls	r4, r2
 8000e08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e0c:	0c21      	lsrs	r1, r4, #16
 8000e0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000e12:	fa1f f78c 	uxth.w	r7, ip
 8000e16:	fb08 e316 	mls	r3, r8, r6, lr
 8000e1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e1e:	fb06 f107 	mul.w	r1, r6, r7
 8000e22:	4299      	cmp	r1, r3
 8000e24:	d90a      	bls.n	8000e3c <__udivmoddi4+0x64>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e2e:	f080 811f 	bcs.w	8001070 <__udivmoddi4+0x298>
 8000e32:	4299      	cmp	r1, r3
 8000e34:	f240 811c 	bls.w	8001070 <__udivmoddi4+0x298>
 8000e38:	3e02      	subs	r6, #2
 8000e3a:	4463      	add	r3, ip
 8000e3c:	1a5b      	subs	r3, r3, r1
 8000e3e:	b2a4      	uxth	r4, r4
 8000e40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e44:	fb08 3310 	mls	r3, r8, r0, r3
 8000e48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e4c:	fb00 f707 	mul.w	r7, r0, r7
 8000e50:	42a7      	cmp	r7, r4
 8000e52:	d90a      	bls.n	8000e6a <__udivmoddi4+0x92>
 8000e54:	eb1c 0404 	adds.w	r4, ip, r4
 8000e58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e5c:	f080 810a 	bcs.w	8001074 <__udivmoddi4+0x29c>
 8000e60:	42a7      	cmp	r7, r4
 8000e62:	f240 8107 	bls.w	8001074 <__udivmoddi4+0x29c>
 8000e66:	4464      	add	r4, ip
 8000e68:	3802      	subs	r0, #2
 8000e6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e6e:	1be4      	subs	r4, r4, r7
 8000e70:	2600      	movs	r6, #0
 8000e72:	b11d      	cbz	r5, 8000e7c <__udivmoddi4+0xa4>
 8000e74:	40d4      	lsrs	r4, r2
 8000e76:	2300      	movs	r3, #0
 8000e78:	e9c5 4300 	strd	r4, r3, [r5]
 8000e7c:	4631      	mov	r1, r6
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	428b      	cmp	r3, r1
 8000e84:	d909      	bls.n	8000e9a <__udivmoddi4+0xc2>
 8000e86:	2d00      	cmp	r5, #0
 8000e88:	f000 80ef 	beq.w	800106a <__udivmoddi4+0x292>
 8000e8c:	2600      	movs	r6, #0
 8000e8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000e92:	4630      	mov	r0, r6
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	fab3 f683 	clz	r6, r3
 8000e9e:	2e00      	cmp	r6, #0
 8000ea0:	d14a      	bne.n	8000f38 <__udivmoddi4+0x160>
 8000ea2:	428b      	cmp	r3, r1
 8000ea4:	d302      	bcc.n	8000eac <__udivmoddi4+0xd4>
 8000ea6:	4282      	cmp	r2, r0
 8000ea8:	f200 80f9 	bhi.w	800109e <__udivmoddi4+0x2c6>
 8000eac:	1a84      	subs	r4, r0, r2
 8000eae:	eb61 0303 	sbc.w	r3, r1, r3
 8000eb2:	2001      	movs	r0, #1
 8000eb4:	469e      	mov	lr, r3
 8000eb6:	2d00      	cmp	r5, #0
 8000eb8:	d0e0      	beq.n	8000e7c <__udivmoddi4+0xa4>
 8000eba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ebe:	e7dd      	b.n	8000e7c <__udivmoddi4+0xa4>
 8000ec0:	b902      	cbnz	r2, 8000ec4 <__udivmoddi4+0xec>
 8000ec2:	deff      	udf	#255	; 0xff
 8000ec4:	fab2 f282 	clz	r2, r2
 8000ec8:	2a00      	cmp	r2, #0
 8000eca:	f040 8092 	bne.w	8000ff2 <__udivmoddi4+0x21a>
 8000ece:	eba1 010c 	sub.w	r1, r1, ip
 8000ed2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ed6:	fa1f fe8c 	uxth.w	lr, ip
 8000eda:	2601      	movs	r6, #1
 8000edc:	0c20      	lsrs	r0, r4, #16
 8000ede:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ee2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ee6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eea:	fb0e f003 	mul.w	r0, lr, r3
 8000eee:	4288      	cmp	r0, r1
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x12c>
 8000ef2:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000efa:	d202      	bcs.n	8000f02 <__udivmoddi4+0x12a>
 8000efc:	4288      	cmp	r0, r1
 8000efe:	f200 80cb 	bhi.w	8001098 <__udivmoddi4+0x2c0>
 8000f02:	4643      	mov	r3, r8
 8000f04:	1a09      	subs	r1, r1, r0
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000f10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f14:	fb0e fe00 	mul.w	lr, lr, r0
 8000f18:	45a6      	cmp	lr, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x156>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f24:	d202      	bcs.n	8000f2c <__udivmoddi4+0x154>
 8000f26:	45a6      	cmp	lr, r4
 8000f28:	f200 80bb 	bhi.w	80010a2 <__udivmoddi4+0x2ca>
 8000f2c:	4608      	mov	r0, r1
 8000f2e:	eba4 040e 	sub.w	r4, r4, lr
 8000f32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f36:	e79c      	b.n	8000e72 <__udivmoddi4+0x9a>
 8000f38:	f1c6 0720 	rsb	r7, r6, #32
 8000f3c:	40b3      	lsls	r3, r6
 8000f3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f46:	fa20 f407 	lsr.w	r4, r0, r7
 8000f4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000f4e:	431c      	orrs	r4, r3
 8000f50:	40f9      	lsrs	r1, r7
 8000f52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f56:	fa00 f306 	lsl.w	r3, r0, r6
 8000f5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f5e:	0c20      	lsrs	r0, r4, #16
 8000f60:	fa1f fe8c 	uxth.w	lr, ip
 8000f64:	fb09 1118 	mls	r1, r9, r8, r1
 8000f68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000f70:	4288      	cmp	r0, r1
 8000f72:	fa02 f206 	lsl.w	r2, r2, r6
 8000f76:	d90b      	bls.n	8000f90 <__udivmoddi4+0x1b8>
 8000f78:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f80:	f080 8088 	bcs.w	8001094 <__udivmoddi4+0x2bc>
 8000f84:	4288      	cmp	r0, r1
 8000f86:	f240 8085 	bls.w	8001094 <__udivmoddi4+0x2bc>
 8000f8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000f8e:	4461      	add	r1, ip
 8000f90:	1a09      	subs	r1, r1, r0
 8000f92:	b2a4      	uxth	r4, r4
 8000f94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f98:	fb09 1110 	mls	r1, r9, r0, r1
 8000f9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000fa0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000fa4:	458e      	cmp	lr, r1
 8000fa6:	d908      	bls.n	8000fba <__udivmoddi4+0x1e2>
 8000fa8:	eb1c 0101 	adds.w	r1, ip, r1
 8000fac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000fb0:	d26c      	bcs.n	800108c <__udivmoddi4+0x2b4>
 8000fb2:	458e      	cmp	lr, r1
 8000fb4:	d96a      	bls.n	800108c <__udivmoddi4+0x2b4>
 8000fb6:	3802      	subs	r0, #2
 8000fb8:	4461      	add	r1, ip
 8000fba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000fbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000fc2:	eba1 010e 	sub.w	r1, r1, lr
 8000fc6:	42a1      	cmp	r1, r4
 8000fc8:	46c8      	mov	r8, r9
 8000fca:	46a6      	mov	lr, r4
 8000fcc:	d356      	bcc.n	800107c <__udivmoddi4+0x2a4>
 8000fce:	d053      	beq.n	8001078 <__udivmoddi4+0x2a0>
 8000fd0:	b15d      	cbz	r5, 8000fea <__udivmoddi4+0x212>
 8000fd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000fd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000fda:	fa01 f707 	lsl.w	r7, r1, r7
 8000fde:	fa22 f306 	lsr.w	r3, r2, r6
 8000fe2:	40f1      	lsrs	r1, r6
 8000fe4:	431f      	orrs	r7, r3
 8000fe6:	e9c5 7100 	strd	r7, r1, [r5]
 8000fea:	2600      	movs	r6, #0
 8000fec:	4631      	mov	r1, r6
 8000fee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ff2:	f1c2 0320 	rsb	r3, r2, #32
 8000ff6:	40d8      	lsrs	r0, r3
 8000ff8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ffc:	fa21 f303 	lsr.w	r3, r1, r3
 8001000:	4091      	lsls	r1, r2
 8001002:	4301      	orrs	r1, r0
 8001004:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001008:	fa1f fe8c 	uxth.w	lr, ip
 800100c:	fbb3 f0f7 	udiv	r0, r3, r7
 8001010:	fb07 3610 	mls	r6, r7, r0, r3
 8001014:	0c0b      	lsrs	r3, r1, #16
 8001016:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800101a:	fb00 f60e 	mul.w	r6, r0, lr
 800101e:	429e      	cmp	r6, r3
 8001020:	fa04 f402 	lsl.w	r4, r4, r2
 8001024:	d908      	bls.n	8001038 <__udivmoddi4+0x260>
 8001026:	eb1c 0303 	adds.w	r3, ip, r3
 800102a:	f100 38ff 	add.w	r8, r0, #4294967295
 800102e:	d22f      	bcs.n	8001090 <__udivmoddi4+0x2b8>
 8001030:	429e      	cmp	r6, r3
 8001032:	d92d      	bls.n	8001090 <__udivmoddi4+0x2b8>
 8001034:	3802      	subs	r0, #2
 8001036:	4463      	add	r3, ip
 8001038:	1b9b      	subs	r3, r3, r6
 800103a:	b289      	uxth	r1, r1
 800103c:	fbb3 f6f7 	udiv	r6, r3, r7
 8001040:	fb07 3316 	mls	r3, r7, r6, r3
 8001044:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001048:	fb06 f30e 	mul.w	r3, r6, lr
 800104c:	428b      	cmp	r3, r1
 800104e:	d908      	bls.n	8001062 <__udivmoddi4+0x28a>
 8001050:	eb1c 0101 	adds.w	r1, ip, r1
 8001054:	f106 38ff 	add.w	r8, r6, #4294967295
 8001058:	d216      	bcs.n	8001088 <__udivmoddi4+0x2b0>
 800105a:	428b      	cmp	r3, r1
 800105c:	d914      	bls.n	8001088 <__udivmoddi4+0x2b0>
 800105e:	3e02      	subs	r6, #2
 8001060:	4461      	add	r1, ip
 8001062:	1ac9      	subs	r1, r1, r3
 8001064:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001068:	e738      	b.n	8000edc <__udivmoddi4+0x104>
 800106a:	462e      	mov	r6, r5
 800106c:	4628      	mov	r0, r5
 800106e:	e705      	b.n	8000e7c <__udivmoddi4+0xa4>
 8001070:	4606      	mov	r6, r0
 8001072:	e6e3      	b.n	8000e3c <__udivmoddi4+0x64>
 8001074:	4618      	mov	r0, r3
 8001076:	e6f8      	b.n	8000e6a <__udivmoddi4+0x92>
 8001078:	454b      	cmp	r3, r9
 800107a:	d2a9      	bcs.n	8000fd0 <__udivmoddi4+0x1f8>
 800107c:	ebb9 0802 	subs.w	r8, r9, r2
 8001080:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001084:	3801      	subs	r0, #1
 8001086:	e7a3      	b.n	8000fd0 <__udivmoddi4+0x1f8>
 8001088:	4646      	mov	r6, r8
 800108a:	e7ea      	b.n	8001062 <__udivmoddi4+0x28a>
 800108c:	4620      	mov	r0, r4
 800108e:	e794      	b.n	8000fba <__udivmoddi4+0x1e2>
 8001090:	4640      	mov	r0, r8
 8001092:	e7d1      	b.n	8001038 <__udivmoddi4+0x260>
 8001094:	46d0      	mov	r8, sl
 8001096:	e77b      	b.n	8000f90 <__udivmoddi4+0x1b8>
 8001098:	3b02      	subs	r3, #2
 800109a:	4461      	add	r1, ip
 800109c:	e732      	b.n	8000f04 <__udivmoddi4+0x12c>
 800109e:	4630      	mov	r0, r6
 80010a0:	e709      	b.n	8000eb6 <__udivmoddi4+0xde>
 80010a2:	4464      	add	r4, ip
 80010a4:	3802      	subs	r0, #2
 80010a6:	e742      	b.n	8000f2e <__udivmoddi4+0x156>

080010a8 <__aeabi_idiv0>:
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop

080010ac <__aeabi_d2uiz>:
 80010ac:	004a      	lsls	r2, r1, #1
 80010ae:	d211      	bcs.n	80010d4 <__aeabi_d2uiz+0x28>
 80010b0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80010b4:	d211      	bcs.n	80010da <__aeabi_d2uiz+0x2e>
 80010b6:	d50d      	bpl.n	80010d4 <__aeabi_d2uiz+0x28>
 80010b8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80010bc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80010c0:	d40e      	bmi.n	80010e0 <__aeabi_d2uiz+0x34>
 80010c2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80010c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80010ce:	fa23 f002 	lsr.w	r0, r3, r2
 80010d2:	4770      	bx	lr
 80010d4:	f04f 0000 	mov.w	r0, #0
 80010d8:	4770      	bx	lr
 80010da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80010de:	d102      	bne.n	80010e6 <__aeabi_d2uiz+0x3a>
 80010e0:	f04f 30ff 	mov.w	r0, #4294967295
 80010e4:	4770      	bx	lr
 80010e6:	f04f 0000 	mov.w	r0, #0
 80010ea:	4770      	bx	lr

080010ec <BaseSystem_SetHome>:
int Pickopposite_last[2] = {0, 0};
int Placereference_last[2] = {0, 0};
int Placeopposite_last[2] = {0, 0};

void BaseSystem_SetHome()
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
	static enum {idle, sethome} state = idle;

	if (SetHomeFlag)
 80010f0:	4b1b      	ldr	r3, [pc, #108]	; (8001160 <BaseSystem_SetHome+0x74>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d02a      	beq.n	800114e <BaseSystem_SetHome+0x62>
	{
		switch(state)
 80010f8:	4b1a      	ldr	r3, [pc, #104]	; (8001164 <BaseSystem_SetHome+0x78>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d002      	beq.n	8001106 <BaseSystem_SetHome+0x1a>
 8001100:	2b01      	cmp	r3, #1
 8001102:	d011      	beq.n	8001128 <BaseSystem_SetHome+0x3c>
				registerFrame[16].U16 = 0b00000000;//bit 2 set home = 0 //y-axis moving status
			}
		break;
		}
	}
}
 8001104:	e026      	b.n	8001154 <BaseSystem_SetHome+0x68>
			registerFrame[1].U16 = 0b00000000; //bit 2 set home = 0 //base system status
 8001106:	4b18      	ldr	r3, [pc, #96]	; (8001168 <BaseSystem_SetHome+0x7c>)
 8001108:	2200      	movs	r2, #0
 800110a:	805a      	strh	r2, [r3, #2]
			registerFrame[16].U16 = 0b00000100; //bit 2 set home = 1 //y-axis moving status
 800110c:	4b16      	ldr	r3, [pc, #88]	; (8001168 <BaseSystem_SetHome+0x7c>)
 800110e:	2204      	movs	r2, #4
 8001110:	841a      	strh	r2, [r3, #32]
			registerFrame[64].U16 = 0b00000001;
 8001112:	4b15      	ldr	r3, [pc, #84]	; (8001168 <BaseSystem_SetHome+0x7c>)
 8001114:	2201      	movs	r2, #1
 8001116:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
			SetHomeYFlag = 1;
 800111a:	4b14      	ldr	r3, [pc, #80]	; (800116c <BaseSystem_SetHome+0x80>)
 800111c:	2201      	movs	r2, #1
 800111e:	701a      	strb	r2, [r3, #0]
			state = sethome;
 8001120:	4b10      	ldr	r3, [pc, #64]	; (8001164 <BaseSystem_SetHome+0x78>)
 8001122:	2201      	movs	r2, #1
 8001124:	701a      	strb	r2, [r3, #0]
		break;
 8001126:	e015      	b.n	8001154 <BaseSystem_SetHome+0x68>
			if((registerFrame[64].U16 == 0b00000000) && (SetHomeYFlag == 0))
 8001128:	4b0f      	ldr	r3, [pc, #60]	; (8001168 <BaseSystem_SetHome+0x7c>)
 800112a:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 800112e:	2b00      	cmp	r3, #0
 8001130:	d10f      	bne.n	8001152 <BaseSystem_SetHome+0x66>
 8001132:	4b0e      	ldr	r3, [pc, #56]	; (800116c <BaseSystem_SetHome+0x80>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d10b      	bne.n	8001152 <BaseSystem_SetHome+0x66>
				state = idle;
 800113a:	4b0a      	ldr	r3, [pc, #40]	; (8001164 <BaseSystem_SetHome+0x78>)
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]
				SetHomeFlag = 0;
 8001140:	4b07      	ldr	r3, [pc, #28]	; (8001160 <BaseSystem_SetHome+0x74>)
 8001142:	2200      	movs	r2, #0
 8001144:	701a      	strb	r2, [r3, #0]
				registerFrame[16].U16 = 0b00000000;//bit 2 set home = 0 //y-axis moving status
 8001146:	4b08      	ldr	r3, [pc, #32]	; (8001168 <BaseSystem_SetHome+0x7c>)
 8001148:	2200      	movs	r2, #0
 800114a:	841a      	strh	r2, [r3, #32]
		break;
 800114c:	e001      	b.n	8001152 <BaseSystem_SetHome+0x66>
	}
 800114e:	bf00      	nop
 8001150:	e000      	b.n	8001154 <BaseSystem_SetHome+0x68>
		break;
 8001152:	bf00      	nop
}
 8001154:	bf00      	nop
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	20000fbe 	.word	0x20000fbe
 8001164:	20000338 	.word	0x20000338
 8001168:	20000f30 	.word	0x20000f30
 800116c:	20000259 	.word	0x20000259

08001170 <BaseSystem_RunPointMode>:

void BaseSystem_RunPointMode()
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
	static enum {idle, RunPointMode} state = idle;

	if (RunPointFlag)
 8001174:	4b30      	ldr	r3, [pc, #192]	; (8001238 <BaseSystem_RunPointMode+0xc8>)
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d057      	beq.n	800122c <BaseSystem_RunPointMode+0xbc>
	{
		switch(state)
 800117c:	4b2f      	ldr	r3, [pc, #188]	; (800123c <BaseSystem_RunPointMode+0xcc>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d002      	beq.n	800118a <BaseSystem_RunPointMode+0x1a>
 8001184:	2b01      	cmp	r3, #1
 8001186:	d00d      	beq.n	80011a4 <BaseSystem_RunPointMode+0x34>
				RunPointFlag = 0;
			}
		break;
		}
	}
}
 8001188:	e053      	b.n	8001232 <BaseSystem_RunPointMode+0xc2>
			registerFrame[1].U16 = 0b00000000; //bit 4 run point mode = 0 //base system status
 800118a:	4b2d      	ldr	r3, [pc, #180]	; (8001240 <BaseSystem_RunPointMode+0xd0>)
 800118c:	2200      	movs	r2, #0
 800118e:	805a      	strh	r2, [r3, #2]
			registerFrame[16].U16 = 0b00100000; //bit 5 go point = 1 //y-axis moving status
 8001190:	4b2b      	ldr	r3, [pc, #172]	; (8001240 <BaseSystem_RunPointMode+0xd0>)
 8001192:	2220      	movs	r2, #32
 8001194:	841a      	strh	r2, [r3, #32]
			state = RunPointMode;
 8001196:	4b29      	ldr	r3, [pc, #164]	; (800123c <BaseSystem_RunPointMode+0xcc>)
 8001198:	2201      	movs	r2, #1
 800119a:	701a      	strb	r2, [r3, #0]
			runXFlag = 1;
 800119c:	4b29      	ldr	r3, [pc, #164]	; (8001244 <BaseSystem_RunPointMode+0xd4>)
 800119e:	2201      	movs	r2, #1
 80011a0:	701a      	strb	r2, [r3, #0]
		break;
 80011a2:	e046      	b.n	8001232 <BaseSystem_RunPointMode+0xc2>
			if (runXFlag)
 80011a4:	4b27      	ldr	r3, [pc, #156]	; (8001244 <BaseSystem_RunPointMode+0xd4>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d02a      	beq.n	8001202 <BaseSystem_RunPointMode+0x92>
				registerFrame[65].U16 = registerFrame[48].U16; //position -1400 to 1400
 80011ac:	4b24      	ldr	r3, [pc, #144]	; (8001240 <BaseSystem_RunPointMode+0xd0>)
 80011ae:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80011b2:	4b23      	ldr	r3, [pc, #140]	; (8001240 <BaseSystem_RunPointMode+0xd0>)
 80011b4:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
				registerFrame[66].U16 = 3000; //velocity max 3000
 80011b8:	4b21      	ldr	r3, [pc, #132]	; (8001240 <BaseSystem_RunPointMode+0xd0>)
 80011ba:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80011be:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
				registerFrame[67].U16 = 1; //acceleration 1 2 3
 80011c2:	4b1f      	ldr	r3, [pc, #124]	; (8001240 <BaseSystem_RunPointMode+0xd0>)
 80011c4:	2201      	movs	r2, #1
 80011c6:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
				registerFrame[64].U16 = 2; //Run
 80011ca:	4b1d      	ldr	r3, [pc, #116]	; (8001240 <BaseSystem_RunPointMode+0xd0>)
 80011cc:	2202      	movs	r2, #2
 80011ce:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
				Pf = ((int16_t)registerFrame[49].U16)/10.0;
 80011d2:	4b1b      	ldr	r3, [pc, #108]	; (8001240 <BaseSystem_RunPointMode+0xd0>)
 80011d4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80011d8:	b21b      	sxth	r3, r3
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff f94e 	bl	800047c <__aeabi_i2d>
 80011e0:	f04f 0200 	mov.w	r2, #0
 80011e4:	4b18      	ldr	r3, [pc, #96]	; (8001248 <BaseSystem_RunPointMode+0xd8>)
 80011e6:	f7ff fadd 	bl	80007a4 <__aeabi_ddiv>
 80011ea:	4602      	mov	r2, r0
 80011ec:	460b      	mov	r3, r1
 80011ee:	4610      	mov	r0, r2
 80011f0:	4619      	mov	r1, r3
 80011f2:	f7ff fc5d 	bl	8000ab0 <__aeabi_d2f>
 80011f6:	4603      	mov	r3, r0
 80011f8:	4a14      	ldr	r2, [pc, #80]	; (800124c <BaseSystem_RunPointMode+0xdc>)
 80011fa:	6013      	str	r3, [r2, #0]
				runXFlag = 0;
 80011fc:	4b11      	ldr	r3, [pc, #68]	; (8001244 <BaseSystem_RunPointMode+0xd4>)
 80011fe:	2200      	movs	r2, #0
 8001200:	701a      	strb	r2, [r3, #0]
			ControllerState();
 8001202:	f002 fdb9 	bl	8003d78 <ControllerState>
			if(ControllerFinishedFollowFlag && (registerFrame[64].U16 == 0))
 8001206:	4b12      	ldr	r3, [pc, #72]	; (8001250 <BaseSystem_RunPointMode+0xe0>)
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d010      	beq.n	8001230 <BaseSystem_RunPointMode+0xc0>
 800120e:	4b0c      	ldr	r3, [pc, #48]	; (8001240 <BaseSystem_RunPointMode+0xd0>)
 8001210:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8001214:	2b00      	cmp	r3, #0
 8001216:	d10b      	bne.n	8001230 <BaseSystem_RunPointMode+0xc0>
				state = idle;
 8001218:	4b08      	ldr	r3, [pc, #32]	; (800123c <BaseSystem_RunPointMode+0xcc>)
 800121a:	2200      	movs	r2, #0
 800121c:	701a      	strb	r2, [r3, #0]
				registerFrame[16].U16 = 0b00000000; //bit 5 go point = 0 //y-axis moving status
 800121e:	4b08      	ldr	r3, [pc, #32]	; (8001240 <BaseSystem_RunPointMode+0xd0>)
 8001220:	2200      	movs	r2, #0
 8001222:	841a      	strh	r2, [r3, #32]
				RunPointFlag = 0;
 8001224:	4b04      	ldr	r3, [pc, #16]	; (8001238 <BaseSystem_RunPointMode+0xc8>)
 8001226:	2200      	movs	r2, #0
 8001228:	701a      	strb	r2, [r3, #0]
		break;
 800122a:	e001      	b.n	8001230 <BaseSystem_RunPointMode+0xc0>
	}
 800122c:	bf00      	nop
 800122e:	e000      	b.n	8001232 <BaseSystem_RunPointMode+0xc2>
		break;
 8001230:	bf00      	nop
}
 8001232:	bf00      	nop
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	20000fc0 	.word	0x20000fc0
 800123c:	20000339 	.word	0x20000339
 8001240:	20000f30 	.word	0x20000f30
 8001244:	20000314 	.word	0x20000314
 8001248:	40240000 	.word	0x40240000
 800124c:	200008a8 	.word	0x200008a8
 8001250:	200008e0 	.word	0x200008e0

08001254 <BaseSystem_SetPickTray>:

void BaseSystem_SetPickTray()
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af02      	add	r7, sp, #8
	static enum {Prepare, GetFirstPoint, GetSecondPoint} SetPickTrayState = Prepare;

	if (SetPickTrayFlag)
 800125a:	4b87      	ldr	r3, [pc, #540]	; (8001478 <BaseSystem_SetPickTray+0x224>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	f000 8106 	beq.w	8001470 <BaseSystem_SetPickTray+0x21c>
	{
		switch(SetPickTrayState)
 8001264:	4b85      	ldr	r3, [pc, #532]	; (800147c <BaseSystem_SetPickTray+0x228>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b02      	cmp	r3, #2
 800126a:	d054      	beq.n	8001316 <BaseSystem_SetPickTray+0xc2>
 800126c:	2b02      	cmp	r3, #2
 800126e:	f300 80c0 	bgt.w	80013f2 <BaseSystem_SetPickTray+0x19e>
 8001272:	2b00      	cmp	r3, #0
 8001274:	d002      	beq.n	800127c <BaseSystem_SetPickTray+0x28>
 8001276:	2b01      	cmp	r3, #1
 8001278:	d027      	beq.n	80012ca <BaseSystem_SetPickTray+0x76>
 800127a:	e0ba      	b.n	80013f2 <BaseSystem_SetPickTray+0x19e>
		{
		case Prepare:
			registerFrame[1].U16 = 0b00000;
 800127c:	4b80      	ldr	r3, [pc, #512]	; (8001480 <BaseSystem_SetPickTray+0x22c>)
 800127e:	2200      	movs	r2, #0
 8001280:	805a      	strh	r2, [r3, #2]
			registerFrame[16].U16 = 0b000001;
 8001282:	4b7f      	ldr	r3, [pc, #508]	; (8001480 <BaseSystem_SetPickTray+0x22c>)
 8001284:	2201      	movs	r2, #1
 8001286:	841a      	strh	r2, [r3, #32]
			SetPickTrayState = GetFirstPoint;
 8001288:	4b7c      	ldr	r3, [pc, #496]	; (800147c <BaseSystem_SetPickTray+0x228>)
 800128a:	2201      	movs	r2, #1
 800128c:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 800128e:	2201      	movs	r2, #1
 8001290:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001294:	487b      	ldr	r0, [pc, #492]	; (8001484 <BaseSystem_SetPickTray+0x230>)
 8001296:	f004 feb1 	bl	8005ffc <HAL_GPIO_WritePin>
			eff_write(testMode_cmd);
 800129a:	487b      	ldr	r0, [pc, #492]	; (8001488 <BaseSystem_SetPickTray+0x234>)
 800129c:	f000 fd9a 	bl	8001dd4 <eff_write>
			memset(Pickreference, 0, sizeof(Pickreference));
 80012a0:	2208      	movs	r2, #8
 80012a2:	2100      	movs	r1, #0
 80012a4:	4879      	ldr	r0, [pc, #484]	; (800148c <BaseSystem_SetPickTray+0x238>)
 80012a6:	f00a f9fb 	bl	800b6a0 <memset>
			memset(Pickopposite, 0, sizeof(Pickopposite));
 80012aa:	2208      	movs	r2, #8
 80012ac:	2100      	movs	r1, #0
 80012ae:	4878      	ldr	r0, [pc, #480]	; (8001490 <BaseSystem_SetPickTray+0x23c>)
 80012b0:	f00a f9f6 	bl	800b6a0 <memset>
			memset(Pickreference_last, 0, sizeof(Pickreference_last));
 80012b4:	2208      	movs	r2, #8
 80012b6:	2100      	movs	r1, #0
 80012b8:	4876      	ldr	r0, [pc, #472]	; (8001494 <BaseSystem_SetPickTray+0x240>)
 80012ba:	f00a f9f1 	bl	800b6a0 <memset>
			memset(Pickopposite_last, 0, sizeof(Pickopposite_last));
 80012be:	2208      	movs	r2, #8
 80012c0:	2100      	movs	r1, #0
 80012c2:	4875      	ldr	r0, [pc, #468]	; (8001498 <BaseSystem_SetPickTray+0x244>)
 80012c4:	f00a f9ec 	bl	800b6a0 <memset>
		break;
 80012c8:	e093      	b.n	80013f2 <BaseSystem_SetPickTray+0x19e>
		case GetFirstPoint:
			GetJoystickXYaxisValue(&Pickreference[0], &Pickreference[1]);
 80012ca:	4974      	ldr	r1, [pc, #464]	; (800149c <BaseSystem_SetPickTray+0x248>)
 80012cc:	486f      	ldr	r0, [pc, #444]	; (800148c <BaseSystem_SetPickTray+0x238>)
 80012ce:	f001 fec3 	bl	8003058 <GetJoystickXYaxisValue>
			JoyStickControlCartesian();
 80012d2:	f001 ffe5 	bl	80032a0 <JoyStickControlCartesian>

			if ((Pickreference_last[0] != Pickreference[0]) || (Pickreference_last[1] != Pickreference[1]))
 80012d6:	4b6f      	ldr	r3, [pc, #444]	; (8001494 <BaseSystem_SetPickTray+0x240>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	ee07 3a90 	vmov	s15, r3
 80012de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012e2:	4b6a      	ldr	r3, [pc, #424]	; (800148c <BaseSystem_SetPickTray+0x238>)
 80012e4:	edd3 7a00 	vldr	s15, [r3]
 80012e8:	eeb4 7a67 	vcmp.f32	s14, s15
 80012ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f0:	d10d      	bne.n	800130e <BaseSystem_SetPickTray+0xba>
 80012f2:	4b68      	ldr	r3, [pc, #416]	; (8001494 <BaseSystem_SetPickTray+0x240>)
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	ee07 3a90 	vmov	s15, r3
 80012fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012fe:	4b63      	ldr	r3, [pc, #396]	; (800148c <BaseSystem_SetPickTray+0x238>)
 8001300:	edd3 7a01 	vldr	s15, [r3, #4]
 8001304:	eeb4 7a67 	vcmp.f32	s14, s15
 8001308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800130c:	d06e      	beq.n	80013ec <BaseSystem_SetPickTray+0x198>
			{
				SetPickTrayState = GetSecondPoint;
 800130e:	4b5b      	ldr	r3, [pc, #364]	; (800147c <BaseSystem_SetPickTray+0x228>)
 8001310:	2202      	movs	r2, #2
 8001312:	701a      	strb	r2, [r3, #0]
			}
		break;
 8001314:	e06a      	b.n	80013ec <BaseSystem_SetPickTray+0x198>
		case GetSecondPoint:

			GetJoystickXYaxisValue(&Pickopposite[0], &Pickopposite[1]);
 8001316:	4962      	ldr	r1, [pc, #392]	; (80014a0 <BaseSystem_SetPickTray+0x24c>)
 8001318:	485d      	ldr	r0, [pc, #372]	; (8001490 <BaseSystem_SetPickTray+0x23c>)
 800131a:	f001 fe9d 	bl	8003058 <GetJoystickXYaxisValue>
			JoyStickControlCartesian();
 800131e:	f001 ffbf 	bl	80032a0 <JoyStickControlCartesian>

			if ((Pickopposite_last[0] != Pickopposite[0]) || (Pickopposite_last[1] != Pickopposite[1]))
 8001322:	4b5d      	ldr	r3, [pc, #372]	; (8001498 <BaseSystem_SetPickTray+0x244>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	ee07 3a90 	vmov	s15, r3
 800132a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800132e:	4b58      	ldr	r3, [pc, #352]	; (8001490 <BaseSystem_SetPickTray+0x23c>)
 8001330:	edd3 7a00 	vldr	s15, [r3]
 8001334:	eeb4 7a67 	vcmp.f32	s14, s15
 8001338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800133c:	d10d      	bne.n	800135a <BaseSystem_SetPickTray+0x106>
 800133e:	4b56      	ldr	r3, [pc, #344]	; (8001498 <BaseSystem_SetPickTray+0x244>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	ee07 3a90 	vmov	s15, r3
 8001346:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800134a:	4b51      	ldr	r3, [pc, #324]	; (8001490 <BaseSystem_SetPickTray+0x23c>)
 800134c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001350:	eeb4 7a67 	vcmp.f32	s14, s15
 8001354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001358:	d04a      	beq.n	80013f0 <BaseSystem_SetPickTray+0x19c>
			{

				SetPickTrayState = Prepare;
 800135a:	4b48      	ldr	r3, [pc, #288]	; (800147c <BaseSystem_SetPickTray+0x228>)
 800135c:	2200      	movs	r2, #0
 800135e:	701a      	strb	r2, [r3, #0]
				SetTwoPointsForCalibrate(Pickreference, Pickreference+1, Pickopposite, Pickopposite+1, 0);
 8001360:	494e      	ldr	r1, [pc, #312]	; (800149c <BaseSystem_SetPickTray+0x248>)
 8001362:	4a4f      	ldr	r2, [pc, #316]	; (80014a0 <BaseSystem_SetPickTray+0x24c>)
 8001364:	2300      	movs	r3, #0
 8001366:	9300      	str	r3, [sp, #0]
 8001368:	4613      	mov	r3, r2
 800136a:	4a49      	ldr	r2, [pc, #292]	; (8001490 <BaseSystem_SetPickTray+0x23c>)
 800136c:	4847      	ldr	r0, [pc, #284]	; (800148c <BaseSystem_SetPickTray+0x238>)
 800136e:	f001 fd27 	bl	8002dc0 <SetTwoPointsForCalibrate>
				registerFrame[32].U16 = (int)(Pickreference[0]*10);
 8001372:	4b46      	ldr	r3, [pc, #280]	; (800148c <BaseSystem_SetPickTray+0x238>)
 8001374:	edd3 7a00 	vldr	s15, [r3]
 8001378:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800137c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001380:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001384:	ee17 3a90 	vmov	r3, s15
 8001388:	b29a      	uxth	r2, r3
 800138a:	4b3d      	ldr	r3, [pc, #244]	; (8001480 <BaseSystem_SetPickTray+0x22c>)
 800138c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
				registerFrame[33].U16 = (int)(Pickreference[1]*10);
 8001390:	4b3e      	ldr	r3, [pc, #248]	; (800148c <BaseSystem_SetPickTray+0x238>)
 8001392:	edd3 7a01 	vldr	s15, [r3, #4]
 8001396:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800139a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800139e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013a2:	ee17 3a90 	vmov	r3, s15
 80013a6:	b29a      	uxth	r2, r3
 80013a8:	4b35      	ldr	r3, [pc, #212]	; (8001480 <BaseSystem_SetPickTray+0x22c>)
 80013aa:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
				registerFrame[34].U16 = (int)(PickrotationAngleDegree*100);
 80013ae:	4b3d      	ldr	r3, [pc, #244]	; (80014a4 <BaseSystem_SetPickTray+0x250>)
 80013b0:	edd3 7a00 	vldr	s15, [r3]
 80013b4:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 80014a8 <BaseSystem_SetPickTray+0x254>
 80013b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013c0:	ee17 3a90 	vmov	r3, s15
 80013c4:	b29a      	uxth	r2, r3
 80013c6:	4b2e      	ldr	r3, [pc, #184]	; (8001480 <BaseSystem_SetPickTray+0x22c>)
 80013c8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
				registerFrame[16].U16 = 0b000000;
 80013cc:	4b2c      	ldr	r3, [pc, #176]	; (8001480 <BaseSystem_SetPickTray+0x22c>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	841a      	strh	r2, [r3, #32]
				SetPickTrayFlag = 0;
 80013d2:	4b29      	ldr	r3, [pc, #164]	; (8001478 <BaseSystem_SetPickTray+0x224>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80013d8:	2200      	movs	r2, #0
 80013da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013de:	4829      	ldr	r0, [pc, #164]	; (8001484 <BaseSystem_SetPickTray+0x230>)
 80013e0:	f004 fe0c 	bl	8005ffc <HAL_GPIO_WritePin>
				eff_write(exitTest_cmd);
 80013e4:	4831      	ldr	r0, [pc, #196]	; (80014ac <BaseSystem_SetPickTray+0x258>)
 80013e6:	f000 fcf5 	bl	8001dd4 <eff_write>

			}
		break;
 80013ea:	e001      	b.n	80013f0 <BaseSystem_SetPickTray+0x19c>
		break;
 80013ec:	bf00      	nop
 80013ee:	e000      	b.n	80013f2 <BaseSystem_SetPickTray+0x19e>
		break;
 80013f0:	bf00      	nop
		}
		Pickreference_last[0] = Pickreference[0];
 80013f2:	4b26      	ldr	r3, [pc, #152]	; (800148c <BaseSystem_SetPickTray+0x238>)
 80013f4:	edd3 7a00 	vldr	s15, [r3]
 80013f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013fc:	ee17 2a90 	vmov	r2, s15
 8001400:	4b24      	ldr	r3, [pc, #144]	; (8001494 <BaseSystem_SetPickTray+0x240>)
 8001402:	601a      	str	r2, [r3, #0]
		Pickreference_last[1] = Pickreference[1];
 8001404:	4b21      	ldr	r3, [pc, #132]	; (800148c <BaseSystem_SetPickTray+0x238>)
 8001406:	edd3 7a01 	vldr	s15, [r3, #4]
 800140a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800140e:	ee17 2a90 	vmov	r2, s15
 8001412:	4b20      	ldr	r3, [pc, #128]	; (8001494 <BaseSystem_SetPickTray+0x240>)
 8001414:	605a      	str	r2, [r3, #4]
		Pickopposite_last[0] = Pickopposite[0];
 8001416:	4b1e      	ldr	r3, [pc, #120]	; (8001490 <BaseSystem_SetPickTray+0x23c>)
 8001418:	edd3 7a00 	vldr	s15, [r3]
 800141c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001420:	ee17 2a90 	vmov	r2, s15
 8001424:	4b1c      	ldr	r3, [pc, #112]	; (8001498 <BaseSystem_SetPickTray+0x244>)
 8001426:	601a      	str	r2, [r3, #0]
		Pickopposite_last[1] = Pickopposite[1];
 8001428:	4b19      	ldr	r3, [pc, #100]	; (8001490 <BaseSystem_SetPickTray+0x23c>)
 800142a:	edd3 7a01 	vldr	s15, [r3, #4]
 800142e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001432:	ee17 2a90 	vmov	r2, s15
 8001436:	4b18      	ldr	r3, [pc, #96]	; (8001498 <BaseSystem_SetPickTray+0x244>)
 8001438:	605a      	str	r2, [r3, #4]

		if (SetHomeYFlag == 1)
 800143a:	4b1d      	ldr	r3, [pc, #116]	; (80014b0 <BaseSystem_SetPickTray+0x25c>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d116      	bne.n	8001470 <BaseSystem_SetPickTray+0x21c>
		{
			memset(Pickreference, 0, sizeof(Pickreference));
 8001442:	2208      	movs	r2, #8
 8001444:	2100      	movs	r1, #0
 8001446:	4811      	ldr	r0, [pc, #68]	; (800148c <BaseSystem_SetPickTray+0x238>)
 8001448:	f00a f92a 	bl	800b6a0 <memset>
			memset(Pickopposite, 0, sizeof(Pickopposite));
 800144c:	2208      	movs	r2, #8
 800144e:	2100      	movs	r1, #0
 8001450:	480f      	ldr	r0, [pc, #60]	; (8001490 <BaseSystem_SetPickTray+0x23c>)
 8001452:	f00a f925 	bl	800b6a0 <memset>
			memset(Pickreference_last, 0, sizeof(Pickreference_last));
 8001456:	2208      	movs	r2, #8
 8001458:	2100      	movs	r1, #0
 800145a:	480e      	ldr	r0, [pc, #56]	; (8001494 <BaseSystem_SetPickTray+0x240>)
 800145c:	f00a f920 	bl	800b6a0 <memset>
			memset(Pickopposite_last, 0, sizeof(Pickopposite_last));
 8001460:	2208      	movs	r2, #8
 8001462:	2100      	movs	r1, #0
 8001464:	480c      	ldr	r0, [pc, #48]	; (8001498 <BaseSystem_SetPickTray+0x244>)
 8001466:	f00a f91b 	bl	800b6a0 <memset>
			SetPickTrayState = GetFirstPoint;
 800146a:	4b04      	ldr	r3, [pc, #16]	; (800147c <BaseSystem_SetPickTray+0x228>)
 800146c:	2201      	movs	r2, #1
 800146e:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	20000fbc 	.word	0x20000fbc
 800147c:	2000033a 	.word	0x2000033a
 8001480:	20000f30 	.word	0x20000f30
 8001484:	40020400 	.word	0x40020400
 8001488:	20000268 	.word	0x20000268
 800148c:	20000994 	.word	0x20000994
 8001490:	2000099c 	.word	0x2000099c
 8001494:	20000318 	.word	0x20000318
 8001498:	20000320 	.word	0x20000320
 800149c:	20000998 	.word	0x20000998
 80014a0:	200009a0 	.word	0x200009a0
 80014a4:	200009a8 	.word	0x200009a8
 80014a8:	42c80000 	.word	0x42c80000
 80014ac:	2000026c 	.word	0x2000026c
 80014b0:	20000259 	.word	0x20000259

080014b4 <BaseSystem_SetPlaceTray>:

void BaseSystem_SetPlaceTray()
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af02      	add	r7, sp, #8
	static enum {Prepare, GetFirstPoint, GetSecondPoint} SetPlaceTrayState = Prepare;

	if(SetPlaceTrayFlag)
 80014ba:	4b87      	ldr	r3, [pc, #540]	; (80016d8 <BaseSystem_SetPlaceTray+0x224>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	f000 8106 	beq.w	80016d0 <BaseSystem_SetPlaceTray+0x21c>
	{
		switch(SetPlaceTrayState)
 80014c4:	4b85      	ldr	r3, [pc, #532]	; (80016dc <BaseSystem_SetPlaceTray+0x228>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b02      	cmp	r3, #2
 80014ca:	d054      	beq.n	8001576 <BaseSystem_SetPlaceTray+0xc2>
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	f300 80c0 	bgt.w	8001652 <BaseSystem_SetPlaceTray+0x19e>
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d002      	beq.n	80014dc <BaseSystem_SetPlaceTray+0x28>
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d027      	beq.n	800152a <BaseSystem_SetPlaceTray+0x76>
 80014da:	e0ba      	b.n	8001652 <BaseSystem_SetPlaceTray+0x19e>
		{
		case Prepare:
			registerFrame[1].U16 = 0b00000;
 80014dc:	4b80      	ldr	r3, [pc, #512]	; (80016e0 <BaseSystem_SetPlaceTray+0x22c>)
 80014de:	2200      	movs	r2, #0
 80014e0:	805a      	strh	r2, [r3, #2]
			registerFrame[16].U16 = 0b000010;
 80014e2:	4b7f      	ldr	r3, [pc, #508]	; (80016e0 <BaseSystem_SetPlaceTray+0x22c>)
 80014e4:	2202      	movs	r2, #2
 80014e6:	841a      	strh	r2, [r3, #32]
			SetPlaceTrayState = GetFirstPoint;
 80014e8:	4b7c      	ldr	r3, [pc, #496]	; (80016dc <BaseSystem_SetPlaceTray+0x228>)
 80014ea:	2201      	movs	r2, #1
 80014ec:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 80014ee:	2201      	movs	r2, #1
 80014f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014f4:	487b      	ldr	r0, [pc, #492]	; (80016e4 <BaseSystem_SetPlaceTray+0x230>)
 80014f6:	f004 fd81 	bl	8005ffc <HAL_GPIO_WritePin>
			eff_write(testMode_cmd);
 80014fa:	487b      	ldr	r0, [pc, #492]	; (80016e8 <BaseSystem_SetPlaceTray+0x234>)
 80014fc:	f000 fc6a 	bl	8001dd4 <eff_write>
			memset(Placereference, 0, sizeof(Placereference));
 8001500:	2208      	movs	r2, #8
 8001502:	2100      	movs	r1, #0
 8001504:	4879      	ldr	r0, [pc, #484]	; (80016ec <BaseSystem_SetPlaceTray+0x238>)
 8001506:	f00a f8cb 	bl	800b6a0 <memset>
			memset(Placeopposite, 0, sizeof(Placeopposite));
 800150a:	2208      	movs	r2, #8
 800150c:	2100      	movs	r1, #0
 800150e:	4878      	ldr	r0, [pc, #480]	; (80016f0 <BaseSystem_SetPlaceTray+0x23c>)
 8001510:	f00a f8c6 	bl	800b6a0 <memset>
			memset(Placereference_last, 0, sizeof(Placereference_last));
 8001514:	2208      	movs	r2, #8
 8001516:	2100      	movs	r1, #0
 8001518:	4876      	ldr	r0, [pc, #472]	; (80016f4 <BaseSystem_SetPlaceTray+0x240>)
 800151a:	f00a f8c1 	bl	800b6a0 <memset>
			memset(Placeopposite_last, 0, sizeof(Placeopposite_last));
 800151e:	2208      	movs	r2, #8
 8001520:	2100      	movs	r1, #0
 8001522:	4875      	ldr	r0, [pc, #468]	; (80016f8 <BaseSystem_SetPlaceTray+0x244>)
 8001524:	f00a f8bc 	bl	800b6a0 <memset>
		break;
 8001528:	e093      	b.n	8001652 <BaseSystem_SetPlaceTray+0x19e>
		case GetFirstPoint:
			GetJoystickXYaxisValue(&Placereference[0], &Placereference[1]);
 800152a:	4974      	ldr	r1, [pc, #464]	; (80016fc <BaseSystem_SetPlaceTray+0x248>)
 800152c:	486f      	ldr	r0, [pc, #444]	; (80016ec <BaseSystem_SetPlaceTray+0x238>)
 800152e:	f001 fd93 	bl	8003058 <GetJoystickXYaxisValue>
			JoyStickControlCartesian();
 8001532:	f001 feb5 	bl	80032a0 <JoyStickControlCartesian>

			if ((Placereference_last[0] != Placereference[0]) || (Placereference_last[1] != Placereference[1]))
 8001536:	4b6f      	ldr	r3, [pc, #444]	; (80016f4 <BaseSystem_SetPlaceTray+0x240>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	ee07 3a90 	vmov	s15, r3
 800153e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001542:	4b6a      	ldr	r3, [pc, #424]	; (80016ec <BaseSystem_SetPlaceTray+0x238>)
 8001544:	edd3 7a00 	vldr	s15, [r3]
 8001548:	eeb4 7a67 	vcmp.f32	s14, s15
 800154c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001550:	d10d      	bne.n	800156e <BaseSystem_SetPlaceTray+0xba>
 8001552:	4b68      	ldr	r3, [pc, #416]	; (80016f4 <BaseSystem_SetPlaceTray+0x240>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	ee07 3a90 	vmov	s15, r3
 800155a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800155e:	4b63      	ldr	r3, [pc, #396]	; (80016ec <BaseSystem_SetPlaceTray+0x238>)
 8001560:	edd3 7a01 	vldr	s15, [r3, #4]
 8001564:	eeb4 7a67 	vcmp.f32	s14, s15
 8001568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800156c:	d06e      	beq.n	800164c <BaseSystem_SetPlaceTray+0x198>
			{
				SetPlaceTrayState = GetSecondPoint;
 800156e:	4b5b      	ldr	r3, [pc, #364]	; (80016dc <BaseSystem_SetPlaceTray+0x228>)
 8001570:	2202      	movs	r2, #2
 8001572:	701a      	strb	r2, [r3, #0]
			}
		break;
 8001574:	e06a      	b.n	800164c <BaseSystem_SetPlaceTray+0x198>
		case GetSecondPoint:

			GetJoystickXYaxisValue(&Placeopposite[0], &Placeopposite[1]);
 8001576:	4962      	ldr	r1, [pc, #392]	; (8001700 <BaseSystem_SetPlaceTray+0x24c>)
 8001578:	485d      	ldr	r0, [pc, #372]	; (80016f0 <BaseSystem_SetPlaceTray+0x23c>)
 800157a:	f001 fd6d 	bl	8003058 <GetJoystickXYaxisValue>
			JoyStickControlCartesian();
 800157e:	f001 fe8f 	bl	80032a0 <JoyStickControlCartesian>

			if ((Placeopposite_last[0] != Placeopposite[0]) || (Placeopposite_last[1] != Placeopposite[1]))
 8001582:	4b5d      	ldr	r3, [pc, #372]	; (80016f8 <BaseSystem_SetPlaceTray+0x244>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	ee07 3a90 	vmov	s15, r3
 800158a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800158e:	4b58      	ldr	r3, [pc, #352]	; (80016f0 <BaseSystem_SetPlaceTray+0x23c>)
 8001590:	edd3 7a00 	vldr	s15, [r3]
 8001594:	eeb4 7a67 	vcmp.f32	s14, s15
 8001598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800159c:	d10d      	bne.n	80015ba <BaseSystem_SetPlaceTray+0x106>
 800159e:	4b56      	ldr	r3, [pc, #344]	; (80016f8 <BaseSystem_SetPlaceTray+0x244>)
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	ee07 3a90 	vmov	s15, r3
 80015a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015aa:	4b51      	ldr	r3, [pc, #324]	; (80016f0 <BaseSystem_SetPlaceTray+0x23c>)
 80015ac:	edd3 7a01 	vldr	s15, [r3, #4]
 80015b0:	eeb4 7a67 	vcmp.f32	s14, s15
 80015b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b8:	d04a      	beq.n	8001650 <BaseSystem_SetPlaceTray+0x19c>
			{

				SetPlaceTrayState = Prepare;
 80015ba:	4b48      	ldr	r3, [pc, #288]	; (80016dc <BaseSystem_SetPlaceTray+0x228>)
 80015bc:	2200      	movs	r2, #0
 80015be:	701a      	strb	r2, [r3, #0]
				SetTwoPointsForCalibrate(Placereference, Placereference+1, Placeopposite, Placeopposite+1, 1);
 80015c0:	494e      	ldr	r1, [pc, #312]	; (80016fc <BaseSystem_SetPlaceTray+0x248>)
 80015c2:	4a4f      	ldr	r2, [pc, #316]	; (8001700 <BaseSystem_SetPlaceTray+0x24c>)
 80015c4:	2301      	movs	r3, #1
 80015c6:	9300      	str	r3, [sp, #0]
 80015c8:	4613      	mov	r3, r2
 80015ca:	4a49      	ldr	r2, [pc, #292]	; (80016f0 <BaseSystem_SetPlaceTray+0x23c>)
 80015cc:	4847      	ldr	r0, [pc, #284]	; (80016ec <BaseSystem_SetPlaceTray+0x238>)
 80015ce:	f001 fbf7 	bl	8002dc0 <SetTwoPointsForCalibrate>
				registerFrame[35].U16 = (int)(Placereference[0]*10);
 80015d2:	4b46      	ldr	r3, [pc, #280]	; (80016ec <BaseSystem_SetPlaceTray+0x238>)
 80015d4:	edd3 7a00 	vldr	s15, [r3]
 80015d8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80015dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015e4:	ee17 3a90 	vmov	r3, s15
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	4b3d      	ldr	r3, [pc, #244]	; (80016e0 <BaseSystem_SetPlaceTray+0x22c>)
 80015ec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
				registerFrame[36].U16 = (int)(Placereference[1]*10);
 80015f0:	4b3e      	ldr	r3, [pc, #248]	; (80016ec <BaseSystem_SetPlaceTray+0x238>)
 80015f2:	edd3 7a01 	vldr	s15, [r3, #4]
 80015f6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80015fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001602:	ee17 3a90 	vmov	r3, s15
 8001606:	b29a      	uxth	r2, r3
 8001608:	4b35      	ldr	r3, [pc, #212]	; (80016e0 <BaseSystem_SetPlaceTray+0x22c>)
 800160a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
				registerFrame[37].U16 = (int)(PlacerotationAngleDegree*100);
 800160e:	4b3d      	ldr	r3, [pc, #244]	; (8001704 <BaseSystem_SetPlaceTray+0x250>)
 8001610:	edd3 7a00 	vldr	s15, [r3]
 8001614:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8001708 <BaseSystem_SetPlaceTray+0x254>
 8001618:	ee67 7a87 	vmul.f32	s15, s15, s14
 800161c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001620:	ee17 3a90 	vmov	r3, s15
 8001624:	b29a      	uxth	r2, r3
 8001626:	4b2e      	ldr	r3, [pc, #184]	; (80016e0 <BaseSystem_SetPlaceTray+0x22c>)
 8001628:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
				registerFrame[16].U16 = 0b000000;
 800162c:	4b2c      	ldr	r3, [pc, #176]	; (80016e0 <BaseSystem_SetPlaceTray+0x22c>)
 800162e:	2200      	movs	r2, #0
 8001630:	841a      	strh	r2, [r3, #32]
				SetPlaceTrayFlag = 0;
 8001632:	4b29      	ldr	r3, [pc, #164]	; (80016d8 <BaseSystem_SetPlaceTray+0x224>)
 8001634:	2200      	movs	r2, #0
 8001636:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001638:	2200      	movs	r2, #0
 800163a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800163e:	4829      	ldr	r0, [pc, #164]	; (80016e4 <BaseSystem_SetPlaceTray+0x230>)
 8001640:	f004 fcdc 	bl	8005ffc <HAL_GPIO_WritePin>
				eff_write(exitTest_cmd);
 8001644:	4831      	ldr	r0, [pc, #196]	; (800170c <BaseSystem_SetPlaceTray+0x258>)
 8001646:	f000 fbc5 	bl	8001dd4 <eff_write>
			}
		break;
 800164a:	e001      	b.n	8001650 <BaseSystem_SetPlaceTray+0x19c>
		break;
 800164c:	bf00      	nop
 800164e:	e000      	b.n	8001652 <BaseSystem_SetPlaceTray+0x19e>
		break;
 8001650:	bf00      	nop
		}
		Placereference_last[0] = Placereference[0];
 8001652:	4b26      	ldr	r3, [pc, #152]	; (80016ec <BaseSystem_SetPlaceTray+0x238>)
 8001654:	edd3 7a00 	vldr	s15, [r3]
 8001658:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800165c:	ee17 2a90 	vmov	r2, s15
 8001660:	4b24      	ldr	r3, [pc, #144]	; (80016f4 <BaseSystem_SetPlaceTray+0x240>)
 8001662:	601a      	str	r2, [r3, #0]
		Placereference_last[1] = Placereference[1];
 8001664:	4b21      	ldr	r3, [pc, #132]	; (80016ec <BaseSystem_SetPlaceTray+0x238>)
 8001666:	edd3 7a01 	vldr	s15, [r3, #4]
 800166a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800166e:	ee17 2a90 	vmov	r2, s15
 8001672:	4b20      	ldr	r3, [pc, #128]	; (80016f4 <BaseSystem_SetPlaceTray+0x240>)
 8001674:	605a      	str	r2, [r3, #4]
		Placeopposite_last[0] = Placeopposite[0];
 8001676:	4b1e      	ldr	r3, [pc, #120]	; (80016f0 <BaseSystem_SetPlaceTray+0x23c>)
 8001678:	edd3 7a00 	vldr	s15, [r3]
 800167c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001680:	ee17 2a90 	vmov	r2, s15
 8001684:	4b1c      	ldr	r3, [pc, #112]	; (80016f8 <BaseSystem_SetPlaceTray+0x244>)
 8001686:	601a      	str	r2, [r3, #0]
		Placeopposite_last[1] = Placeopposite[1];
 8001688:	4b19      	ldr	r3, [pc, #100]	; (80016f0 <BaseSystem_SetPlaceTray+0x23c>)
 800168a:	edd3 7a01 	vldr	s15, [r3, #4]
 800168e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001692:	ee17 2a90 	vmov	r2, s15
 8001696:	4b18      	ldr	r3, [pc, #96]	; (80016f8 <BaseSystem_SetPlaceTray+0x244>)
 8001698:	605a      	str	r2, [r3, #4]

		if (SetHomeYFlag == 1)
 800169a:	4b1d      	ldr	r3, [pc, #116]	; (8001710 <BaseSystem_SetPlaceTray+0x25c>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d116      	bne.n	80016d0 <BaseSystem_SetPlaceTray+0x21c>
		{
			memset(Placereference, 0, sizeof(Placereference));
 80016a2:	2208      	movs	r2, #8
 80016a4:	2100      	movs	r1, #0
 80016a6:	4811      	ldr	r0, [pc, #68]	; (80016ec <BaseSystem_SetPlaceTray+0x238>)
 80016a8:	f009 fffa 	bl	800b6a0 <memset>
			memset(Placeopposite, 0, sizeof(Placeopposite));
 80016ac:	2208      	movs	r2, #8
 80016ae:	2100      	movs	r1, #0
 80016b0:	480f      	ldr	r0, [pc, #60]	; (80016f0 <BaseSystem_SetPlaceTray+0x23c>)
 80016b2:	f009 fff5 	bl	800b6a0 <memset>
			memset(Placereference_last, 0, sizeof(Placereference_last));
 80016b6:	2208      	movs	r2, #8
 80016b8:	2100      	movs	r1, #0
 80016ba:	480e      	ldr	r0, [pc, #56]	; (80016f4 <BaseSystem_SetPlaceTray+0x240>)
 80016bc:	f009 fff0 	bl	800b6a0 <memset>
			memset(Placeopposite_last, 0, sizeof(Placeopposite_last));
 80016c0:	2208      	movs	r2, #8
 80016c2:	2100      	movs	r1, #0
 80016c4:	480c      	ldr	r0, [pc, #48]	; (80016f8 <BaseSystem_SetPlaceTray+0x244>)
 80016c6:	f009 ffeb 	bl	800b6a0 <memset>
			SetPlaceTrayState = GetFirstPoint;
 80016ca:	4b04      	ldr	r3, [pc, #16]	; (80016dc <BaseSystem_SetPlaceTray+0x228>)
 80016cc:	2201      	movs	r2, #1
 80016ce:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80016d0:	bf00      	nop
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000fbd 	.word	0x20000fbd
 80016dc:	2000033b 	.word	0x2000033b
 80016e0:	20000f30 	.word	0x20000f30
 80016e4:	40020400 	.word	0x40020400
 80016e8:	20000268 	.word	0x20000268
 80016ec:	200009f4 	.word	0x200009f4
 80016f0:	200009fc 	.word	0x200009fc
 80016f4:	20000328 	.word	0x20000328
 80016f8:	20000330 	.word	0x20000330
 80016fc:	200009f8 	.word	0x200009f8
 8001700:	20000a00 	.word	0x20000a00
 8001704:	20000a08 	.word	0x20000a08
 8001708:	42c80000 	.word	0x42c80000
 800170c:	2000026c 	.word	0x2000026c
 8001710:	20000259 	.word	0x20000259

08001714 <BaseSystem_RuntrayMode>:

void BaseSystem_RuntrayMode()
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0

	static uint8_t i = 0;
	static uint16_t PickDelay = 0;
	static uint16_t PlaceDelay = 0;

	if (RunTrayFlag)
 8001718:	4b8a      	ldr	r3, [pc, #552]	; (8001944 <BaseSystem_RuntrayMode+0x230>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	f000 8104 	beq.w	800192a <BaseSystem_RuntrayMode+0x216>
	{
		switch(RunTrayState)
 8001722:	4b89      	ldr	r3, [pc, #548]	; (8001948 <BaseSystem_RuntrayMode+0x234>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	2b04      	cmp	r3, #4
 8001728:	f200 810a 	bhi.w	8001940 <BaseSystem_RuntrayMode+0x22c>
 800172c:	a201      	add	r2, pc, #4	; (adr r2, 8001734 <BaseSystem_RuntrayMode+0x20>)
 800172e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001732:	bf00      	nop
 8001734:	08001749 	.word	0x08001749
 8001738:	08001797 	.word	0x08001797
 800173c:	08001829 	.word	0x08001829
 8001740:	0800184d 	.word	0x0800184d
 8001744:	080018e7 	.word	0x080018e7
			{
			case HolesCalculate:
				registerFrame[1].U16 = 0b00000;
 8001748:	4b80      	ldr	r3, [pc, #512]	; (800194c <BaseSystem_RuntrayMode+0x238>)
 800174a:	2200      	movs	r2, #0
 800174c:	805a      	strh	r2, [r3, #2]
				GoalReadyFlag = 0;
 800174e:	4b80      	ldr	r3, [pc, #512]	; (8001950 <BaseSystem_RuntrayMode+0x23c>)
 8001750:	2200      	movs	r2, #0
 8001752:	701a      	strb	r2, [r3, #0]
				HolePositionsCartesian(Pickreference, PickrotationAngleRadian, PickTray9holes);
 8001754:	4b7f      	ldr	r3, [pc, #508]	; (8001954 <BaseSystem_RuntrayMode+0x240>)
 8001756:	edd3 7a00 	vldr	s15, [r3]
 800175a:	497f      	ldr	r1, [pc, #508]	; (8001958 <BaseSystem_RuntrayMode+0x244>)
 800175c:	eeb0 0a67 	vmov.f32	s0, s15
 8001760:	487e      	ldr	r0, [pc, #504]	; (800195c <BaseSystem_RuntrayMode+0x248>)
 8001762:	f001 fbdd 	bl	8002f20 <HolePositionsCartesian>
				HolePositionsCartesian(Placereference, PlacerotationAngleRadian, PlaceTray9holes);
 8001766:	4b7e      	ldr	r3, [pc, #504]	; (8001960 <BaseSystem_RuntrayMode+0x24c>)
 8001768:	edd3 7a00 	vldr	s15, [r3]
 800176c:	497d      	ldr	r1, [pc, #500]	; (8001964 <BaseSystem_RuntrayMode+0x250>)
 800176e:	eeb0 0a67 	vmov.f32	s0, s15
 8001772:	487d      	ldr	r0, [pc, #500]	; (8001968 <BaseSystem_RuntrayMode+0x254>)
 8001774:	f001 fbd4 	bl	8002f20 <HolePositionsCartesian>
				if (GoalReadyFlag)
 8001778:	4b75      	ldr	r3, [pc, #468]	; (8001950 <BaseSystem_RuntrayMode+0x23c>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	f000 80d6 	beq.w	800192e <BaseSystem_RuntrayMode+0x21a>
				{
					RunTrayState = GoPick;
 8001782:	4b71      	ldr	r3, [pc, #452]	; (8001948 <BaseSystem_RuntrayMode+0x234>)
 8001784:	2201      	movs	r2, #1
 8001786:	701a      	strb	r2, [r3, #0]
					eff_write(runMode_cmd);
 8001788:	4878      	ldr	r0, [pc, #480]	; (800196c <BaseSystem_RuntrayMode+0x258>)
 800178a:	f000 fb23 	bl	8001dd4 <eff_write>
					i = 0;
 800178e:	4b78      	ldr	r3, [pc, #480]	; (8001970 <BaseSystem_RuntrayMode+0x25c>)
 8001790:	2200      	movs	r2, #0
 8001792:	701a      	strb	r2, [r3, #0]
				}
			break;
 8001794:	e0cb      	b.n	800192e <BaseSystem_RuntrayMode+0x21a>
			case GoPick:
				if (runXFlag)
 8001796:	4b77      	ldr	r3, [pc, #476]	; (8001974 <BaseSystem_RuntrayMode+0x260>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d030      	beq.n	8001800 <BaseSystem_RuntrayMode+0xec>
				{
					// Run X
					registerFrame[65].U16 = (int)(PickTray9holes[2*i]*10); //position -1400 to 1400
 800179e:	4b74      	ldr	r3, [pc, #464]	; (8001970 <BaseSystem_RuntrayMode+0x25c>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	4a6c      	ldr	r2, [pc, #432]	; (8001958 <BaseSystem_RuntrayMode+0x244>)
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	4413      	add	r3, r2
 80017aa:	edd3 7a00 	vldr	s15, [r3]
 80017ae:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80017b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017ba:	ee17 3a90 	vmov	r3, s15
 80017be:	b29a      	uxth	r2, r3
 80017c0:	4b62      	ldr	r3, [pc, #392]	; (800194c <BaseSystem_RuntrayMode+0x238>)
 80017c2:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
					registerFrame[66].U16 = 3000; //velocity max 3000
 80017c6:	4b61      	ldr	r3, [pc, #388]	; (800194c <BaseSystem_RuntrayMode+0x238>)
 80017c8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80017cc:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
					registerFrame[67].U16 = 1; //acceleration 1 2 3
 80017d0:	4b5e      	ldr	r3, [pc, #376]	; (800194c <BaseSystem_RuntrayMode+0x238>)
 80017d2:	2201      	movs	r2, #1
 80017d4:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
					registerFrame[64].U16 = 2; //Run
 80017d8:	4b5c      	ldr	r3, [pc, #368]	; (800194c <BaseSystem_RuntrayMode+0x238>)
 80017da:	2202      	movs	r2, #2
 80017dc:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80

					// Run Y
					registerFrame[16].U16 = 0b001000;	// Y-Axis Moving status -> GoPick
 80017e0:	4b5a      	ldr	r3, [pc, #360]	; (800194c <BaseSystem_RuntrayMode+0x238>)
 80017e2:	2208      	movs	r2, #8
 80017e4:	841a      	strh	r2, [r3, #32]
					Pf = PickTray9holes[2*i + 1];
 80017e6:	4b62      	ldr	r3, [pc, #392]	; (8001970 <BaseSystem_RuntrayMode+0x25c>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	005b      	lsls	r3, r3, #1
 80017ec:	3301      	adds	r3, #1
 80017ee:	4a5a      	ldr	r2, [pc, #360]	; (8001958 <BaseSystem_RuntrayMode+0x244>)
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	4413      	add	r3, r2
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a60      	ldr	r2, [pc, #384]	; (8001978 <BaseSystem_RuntrayMode+0x264>)
 80017f8:	6013      	str	r3, [r2, #0]

					runXFlag = 0;
 80017fa:	4b5e      	ldr	r3, [pc, #376]	; (8001974 <BaseSystem_RuntrayMode+0x260>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	701a      	strb	r2, [r3, #0]
				}
				ControllerState();
 8001800:	f002 faba 	bl	8003d78 <ControllerState>

				if(ControllerFinishedFollowFlag && (registerFrame[64].U16 == 0))
 8001804:	4b5d      	ldr	r3, [pc, #372]	; (800197c <BaseSystem_RuntrayMode+0x268>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	f000 8092 	beq.w	8001932 <BaseSystem_RuntrayMode+0x21e>
 800180e:	4b4f      	ldr	r3, [pc, #316]	; (800194c <BaseSystem_RuntrayMode+0x238>)
 8001810:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8001814:	2b00      	cmp	r3, #0
 8001816:	f040 808c 	bne.w	8001932 <BaseSystem_RuntrayMode+0x21e>
				{
					RunTrayState = Pick;
 800181a:	4b4b      	ldr	r3, [pc, #300]	; (8001948 <BaseSystem_RuntrayMode+0x234>)
 800181c:	2202      	movs	r2, #2
 800181e:	701a      	strb	r2, [r3, #0]
					PickDelay = 0;
 8001820:	4b57      	ldr	r3, [pc, #348]	; (8001980 <BaseSystem_RuntrayMode+0x26c>)
 8001822:	2200      	movs	r2, #0
 8001824:	801a      	strh	r2, [r3, #0]
				}
			break;
 8001826:	e084      	b.n	8001932 <BaseSystem_RuntrayMode+0x21e>
			case Pick:
				eff_write(pickup_cmd);
 8001828:	4856      	ldr	r0, [pc, #344]	; (8001984 <BaseSystem_RuntrayMode+0x270>)
 800182a:	f000 fad3 	bl	8001dd4 <eff_write>
				PickDelay++;
 800182e:	4b54      	ldr	r3, [pc, #336]	; (8001980 <BaseSystem_RuntrayMode+0x26c>)
 8001830:	881b      	ldrh	r3, [r3, #0]
 8001832:	3301      	adds	r3, #1
 8001834:	b29a      	uxth	r2, r3
 8001836:	4b52      	ldr	r3, [pc, #328]	; (8001980 <BaseSystem_RuntrayMode+0x26c>)
 8001838:	801a      	strh	r2, [r3, #0]

				if (PickDelay >= 2000)
 800183a:	4b51      	ldr	r3, [pc, #324]	; (8001980 <BaseSystem_RuntrayMode+0x26c>)
 800183c:	881b      	ldrh	r3, [r3, #0]
 800183e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001842:	d378      	bcc.n	8001936 <BaseSystem_RuntrayMode+0x222>
				{
					RunTrayState = GoPlace;
 8001844:	4b40      	ldr	r3, [pc, #256]	; (8001948 <BaseSystem_RuntrayMode+0x234>)
 8001846:	2203      	movs	r2, #3
 8001848:	701a      	strb	r2, [r3, #0]
				}
			break;
 800184a:	e074      	b.n	8001936 <BaseSystem_RuntrayMode+0x222>
			case GoPlace:
				if (runXFlag)
 800184c:	4b49      	ldr	r3, [pc, #292]	; (8001974 <BaseSystem_RuntrayMode+0x260>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d030      	beq.n	80018b6 <BaseSystem_RuntrayMode+0x1a2>
				{
					// Run X
					registerFrame[65].U16 = (int)(PlaceTray9holes[2*i]*10); //position -1400 to 1400
 8001854:	4b46      	ldr	r3, [pc, #280]	; (8001970 <BaseSystem_RuntrayMode+0x25c>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	4a42      	ldr	r2, [pc, #264]	; (8001964 <BaseSystem_RuntrayMode+0x250>)
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	4413      	add	r3, r2
 8001860:	edd3 7a00 	vldr	s15, [r3]
 8001864:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001868:	ee67 7a87 	vmul.f32	s15, s15, s14
 800186c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001870:	ee17 3a90 	vmov	r3, s15
 8001874:	b29a      	uxth	r2, r3
 8001876:	4b35      	ldr	r3, [pc, #212]	; (800194c <BaseSystem_RuntrayMode+0x238>)
 8001878:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
					registerFrame[66].U16 = 3000; //velocity max 3000
 800187c:	4b33      	ldr	r3, [pc, #204]	; (800194c <BaseSystem_RuntrayMode+0x238>)
 800187e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001882:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
					registerFrame[67].U16 = 1; //acceleration 1 2 3
 8001886:	4b31      	ldr	r3, [pc, #196]	; (800194c <BaseSystem_RuntrayMode+0x238>)
 8001888:	2201      	movs	r2, #1
 800188a:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
					registerFrame[64].U16 = 2; //Run
 800188e:	4b2f      	ldr	r3, [pc, #188]	; (800194c <BaseSystem_RuntrayMode+0x238>)
 8001890:	2202      	movs	r2, #2
 8001892:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80

					// Run Y
					registerFrame[16].U16 = 0b010000;	// Y-Axis Moving status -> GoPlace
 8001896:	4b2d      	ldr	r3, [pc, #180]	; (800194c <BaseSystem_RuntrayMode+0x238>)
 8001898:	2210      	movs	r2, #16
 800189a:	841a      	strh	r2, [r3, #32]
					Pf = PlaceTray9holes[2*i + 1];
 800189c:	4b34      	ldr	r3, [pc, #208]	; (8001970 <BaseSystem_RuntrayMode+0x25c>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	3301      	adds	r3, #1
 80018a4:	4a2f      	ldr	r2, [pc, #188]	; (8001964 <BaseSystem_RuntrayMode+0x250>)
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	4413      	add	r3, r2
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a32      	ldr	r2, [pc, #200]	; (8001978 <BaseSystem_RuntrayMode+0x264>)
 80018ae:	6013      	str	r3, [r2, #0]

					runXFlag = 0;
 80018b0:	4b30      	ldr	r3, [pc, #192]	; (8001974 <BaseSystem_RuntrayMode+0x260>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	701a      	strb	r2, [r3, #0]
				}
				ControllerState();
 80018b6:	f002 fa5f 	bl	8003d78 <ControllerState>

				if(ControllerFinishedFollowFlag && (registerFrame[64].U16 == 0))
 80018ba:	4b30      	ldr	r3, [pc, #192]	; (800197c <BaseSystem_RuntrayMode+0x268>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d03b      	beq.n	800193a <BaseSystem_RuntrayMode+0x226>
 80018c2:	4b22      	ldr	r3, [pc, #136]	; (800194c <BaseSystem_RuntrayMode+0x238>)
 80018c4:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d136      	bne.n	800193a <BaseSystem_RuntrayMode+0x226>
				{
					RunTrayState = Place;
 80018cc:	4b1e      	ldr	r3, [pc, #120]	; (8001948 <BaseSystem_RuntrayMode+0x234>)
 80018ce:	2204      	movs	r2, #4
 80018d0:	701a      	strb	r2, [r3, #0]
					PlaceDelay = 0;
 80018d2:	4b2d      	ldr	r3, [pc, #180]	; (8001988 <BaseSystem_RuntrayMode+0x274>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	801a      	strh	r2, [r3, #0]
					i++;
 80018d8:	4b25      	ldr	r3, [pc, #148]	; (8001970 <BaseSystem_RuntrayMode+0x25c>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	3301      	adds	r3, #1
 80018de:	b2da      	uxtb	r2, r3
 80018e0:	4b23      	ldr	r3, [pc, #140]	; (8001970 <BaseSystem_RuntrayMode+0x25c>)
 80018e2:	701a      	strb	r2, [r3, #0]
				}
			break;
 80018e4:	e029      	b.n	800193a <BaseSystem_RuntrayMode+0x226>
			case Place:
				eff_write(place_cmd);
 80018e6:	4829      	ldr	r0, [pc, #164]	; (800198c <BaseSystem_RuntrayMode+0x278>)
 80018e8:	f000 fa74 	bl	8001dd4 <eff_write>
				PlaceDelay++;
 80018ec:	4b26      	ldr	r3, [pc, #152]	; (8001988 <BaseSystem_RuntrayMode+0x274>)
 80018ee:	881b      	ldrh	r3, [r3, #0]
 80018f0:	3301      	adds	r3, #1
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	4b24      	ldr	r3, [pc, #144]	; (8001988 <BaseSystem_RuntrayMode+0x274>)
 80018f6:	801a      	strh	r2, [r3, #0]

				if (PlaceDelay >= 2000)
 80018f8:	4b23      	ldr	r3, [pc, #140]	; (8001988 <BaseSystem_RuntrayMode+0x274>)
 80018fa:	881b      	ldrh	r3, [r3, #0]
 80018fc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001900:	d31d      	bcc.n	800193e <BaseSystem_RuntrayMode+0x22a>
				{
					RunTrayState = GoPick;
 8001902:	4b11      	ldr	r3, [pc, #68]	; (8001948 <BaseSystem_RuntrayMode+0x234>)
 8001904:	2201      	movs	r2, #1
 8001906:	701a      	strb	r2, [r3, #0]
					if(i >= 9)
 8001908:	4b19      	ldr	r3, [pc, #100]	; (8001970 <BaseSystem_RuntrayMode+0x25c>)
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	2b08      	cmp	r3, #8
 800190e:	d916      	bls.n	800193e <BaseSystem_RuntrayMode+0x22a>
					{
						RunTrayState = HolesCalculate;
 8001910:	4b0d      	ldr	r3, [pc, #52]	; (8001948 <BaseSystem_RuntrayMode+0x234>)
 8001912:	2200      	movs	r2, #0
 8001914:	701a      	strb	r2, [r3, #0]
						eff_write(exitRun_cmd);
 8001916:	481e      	ldr	r0, [pc, #120]	; (8001990 <BaseSystem_RuntrayMode+0x27c>)
 8001918:	f000 fa5c 	bl	8001dd4 <eff_write>
						registerFrame[16].U16 = 0;
 800191c:	4b0b      	ldr	r3, [pc, #44]	; (800194c <BaseSystem_RuntrayMode+0x238>)
 800191e:	2200      	movs	r2, #0
 8001920:	841a      	strh	r2, [r3, #32]
						RunTrayFlag = 0;
 8001922:	4b08      	ldr	r3, [pc, #32]	; (8001944 <BaseSystem_RuntrayMode+0x230>)
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]
					}
				}
			break;
 8001928:	e009      	b.n	800193e <BaseSystem_RuntrayMode+0x22a>
			}
	}
 800192a:	bf00      	nop
 800192c:	e008      	b.n	8001940 <BaseSystem_RuntrayMode+0x22c>
			break;
 800192e:	bf00      	nop
 8001930:	e006      	b.n	8001940 <BaseSystem_RuntrayMode+0x22c>
			break;
 8001932:	bf00      	nop
 8001934:	e004      	b.n	8001940 <BaseSystem_RuntrayMode+0x22c>
			break;
 8001936:	bf00      	nop
 8001938:	e002      	b.n	8001940 <BaseSystem_RuntrayMode+0x22c>
			break;
 800193a:	bf00      	nop
 800193c:	e000      	b.n	8001940 <BaseSystem_RuntrayMode+0x22c>
			break;
 800193e:	bf00      	nop
}
 8001940:	bf00      	nop
 8001942:	bd80      	pop	{r7, pc}
 8001944:	20000fbf 	.word	0x20000fbf
 8001948:	2000033c 	.word	0x2000033c
 800194c:	20000f30 	.word	0x20000f30
 8001950:	20000a54 	.word	0x20000a54
 8001954:	200009a4 	.word	0x200009a4
 8001958:	200009ac 	.word	0x200009ac
 800195c:	20000994 	.word	0x20000994
 8001960:	20000a04 	.word	0x20000a04
 8001964:	20000a0c 	.word	0x20000a0c
 8001968:	200009f4 	.word	0x200009f4
 800196c:	20000270 	.word	0x20000270
 8001970:	2000033d 	.word	0x2000033d
 8001974:	20000314 	.word	0x20000314
 8001978:	200008a8 	.word	0x200008a8
 800197c:	200008e0 	.word	0x200008e0
 8001980:	2000033e 	.word	0x2000033e
 8001984:	20000278 	.word	0x20000278
 8001988:	20000340 	.word	0x20000340
 800198c:	2000027c 	.word	0x2000027c
 8001990:	20000274 	.word	0x20000274

08001994 <PositionControlVelocityForm>:
float first_error = 0;
float second_error = 0;
float third_error = 0;

void PositionControlVelocityForm(PID* controller)
{
 8001994:	b480      	push	{r7}
 8001996:	b087      	sub	sp, #28
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
	first_error = q_des - QEIData.position;
 800199c:	4b28      	ldr	r3, [pc, #160]	; (8001a40 <PositionControlVelocityForm+0xac>)
 800199e:	ed93 7a00 	vldr	s14, [r3]
 80019a2:	4b28      	ldr	r3, [pc, #160]	; (8001a44 <PositionControlVelocityForm+0xb0>)
 80019a4:	edd3 7a04 	vldr	s15, [r3, #16]
 80019a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019ac:	4b26      	ldr	r3, [pc, #152]	; (8001a48 <PositionControlVelocityForm+0xb4>)
 80019ae:	edc3 7a00 	vstr	s15, [r3]

	float kp_position = controller->Kp;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	617b      	str	r3, [r7, #20]
	float ki_position = controller->Ki;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	613b      	str	r3, [r7, #16]
	float kd_position = controller->Kd;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	60fb      	str	r3, [r7, #12]

	PulseWidthModulation += ((kp_position + ki_position + kd_position) * first_error) - ((kp_position + (2 * kd_position)) * second_error) + (kd_position * third_error);
 80019c4:	ed97 7a05 	vldr	s14, [r7, #20]
 80019c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80019cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80019d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019d8:	4b1b      	ldr	r3, [pc, #108]	; (8001a48 <PositionControlVelocityForm+0xb4>)
 80019da:	edd3 7a00 	vldr	s15, [r3]
 80019de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80019e6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80019ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80019ee:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80019f2:	4b16      	ldr	r3, [pc, #88]	; (8001a4c <PositionControlVelocityForm+0xb8>)
 80019f4:	edd3 7a00 	vldr	s15, [r3]
 80019f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a00:	4b13      	ldr	r3, [pc, #76]	; (8001a50 <PositionControlVelocityForm+0xbc>)
 8001a02:	edd3 6a00 	vldr	s13, [r3]
 8001a06:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a0e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a12:	4b10      	ldr	r3, [pc, #64]	; (8001a54 <PositionControlVelocityForm+0xc0>)
 8001a14:	edd3 7a00 	vldr	s15, [r3]
 8001a18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a1c:	4b0d      	ldr	r3, [pc, #52]	; (8001a54 <PositionControlVelocityForm+0xc0>)
 8001a1e:	edc3 7a00 	vstr	s15, [r3]

	third_error = second_error;
 8001a22:	4b0a      	ldr	r3, [pc, #40]	; (8001a4c <PositionControlVelocityForm+0xb8>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a0a      	ldr	r2, [pc, #40]	; (8001a50 <PositionControlVelocityForm+0xbc>)
 8001a28:	6013      	str	r3, [r2, #0]
	second_error = first_error;
 8001a2a:	4b07      	ldr	r3, [pc, #28]	; (8001a48 <PositionControlVelocityForm+0xb4>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a07      	ldr	r2, [pc, #28]	; (8001a4c <PositionControlVelocityForm+0xb8>)
 8001a30:	6013      	str	r3, [r2, #0]
}
 8001a32:	bf00      	nop
 8001a34:	371c      	adds	r7, #28
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	20000890 	.word	0x20000890
 8001a44:	200008c0 	.word	0x200008c0
 8001a48:	20000344 	.word	0x20000344
 8001a4c:	20000348 	.word	0x20000348
 8001a50:	2000034c 	.word	0x2000034c
 8001a54:	200008dc 	.word	0x200008dc

08001a58 <micros>:

uint16_t res = 8192;      	  // Resolution [pulse/revolution]
float pulley_dia = 30.558;	  // mm

uint64_t micros(TIM_HandleTypeDef* Timer_tim)
{
 8001a58:	b5b0      	push	{r4, r5, r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
	return __HAL_TIM_GET_COUNTER(Timer_tim)*0.01 + _micros;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7fe fcf8 	bl	800045c <__aeabi_ui2d>
 8001a6c:	a313      	add	r3, pc, #76	; (adr r3, 8001abc <micros+0x64>)
 8001a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a72:	f7fe fd6d 	bl	8000550 <__aeabi_dmul>
 8001a76:	4602      	mov	r2, r0
 8001a78:	460b      	mov	r3, r1
 8001a7a:	4614      	mov	r4, r2
 8001a7c:	461d      	mov	r5, r3
 8001a7e:	4b0e      	ldr	r3, [pc, #56]	; (8001ab8 <micros+0x60>)
 8001a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a84:	4610      	mov	r0, r2
 8001a86:	4619      	mov	r1, r3
 8001a88:	f7fe fd2c 	bl	80004e4 <__aeabi_ul2d>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4620      	mov	r0, r4
 8001a92:	4629      	mov	r1, r5
 8001a94:	f7fe fba6 	bl	80001e4 <__adddf3>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	4610      	mov	r0, r2
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	f7ff f97c 	bl	8000d9c <__aeabi_d2ulz>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
}
 8001aa8:	4610      	mov	r0, r2
 8001aaa:	4619      	mov	r1, r3
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	f3af 8000 	nop.w
 8001ab8:	200008b8 	.word	0x200008b8
 8001abc:	47ae147b 	.word	0x47ae147b
 8001ac0:	3f847ae1 	.word	0x3f847ae1
 8001ac4:	00000000 	.word	0x00000000

08001ac8 <QEIEncoderPositionVelocity_Update>:

void QEIEncoderPositionVelocity_Update(TIM_HandleTypeDef* Encoder_tim, TIM_HandleTypeDef* Timer_tim)
{
 8001ac8:	b5b0      	push	{r4, r5, r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
	QEIData.timestamp[0] = micros(Timer_tim);
 8001ad2:	6838      	ldr	r0, [r7, #0]
 8001ad4:	f7ff ffc0 	bl	8001a58 <micros>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	460b      	mov	r3, r1
 8001adc:	4b7a      	ldr	r3, [pc, #488]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001ade:	609a      	str	r2, [r3, #8]
	uint32_t lastposition = __HAL_TIM_GET_COUNTER(Encoder_tim);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae6:	613b      	str	r3, [r7, #16]
	QEIData.pos[0] = lastposition;
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	b21a      	sxth	r2, r3
 8001aec:	4b76      	ldr	r3, [pc, #472]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001aee:	801a      	strh	r2, [r3, #0]
	QEIData.pos[0] = -QEIData.pos[0];
 8001af0:	4b75      	ldr	r3, [pc, #468]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001af2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	425b      	negs	r3, r3
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	b21a      	sxth	r2, r3
 8001afe:	4b72      	ldr	r3, [pc, #456]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001b00:	801a      	strh	r2, [r3, #0]
//	{
//		QEIData.pos[0] = lastposition - QEI_PERIOD - 1;
//	}

	// position calculation
	QEIData.position = QEIData.pos[0] * PI *  pulley_dia/res;
 8001b02:	4b71      	ldr	r3, [pc, #452]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001b04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b08:	ee07 3a90 	vmov	s15, r3
 8001b0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b10:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8001ccc <QEIEncoderPositionVelocity_Update+0x204>
 8001b14:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b18:	4b6d      	ldr	r3, [pc, #436]	; (8001cd0 <QEIEncoderPositionVelocity_Update+0x208>)
 8001b1a:	edd3 7a00 	vldr	s15, [r3]
 8001b1e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001b22:	4b6c      	ldr	r3, [pc, #432]	; (8001cd4 <QEIEncoderPositionVelocity_Update+0x20c>)
 8001b24:	881b      	ldrh	r3, [r3, #0]
 8001b26:	ee07 3a90 	vmov	s15, r3
 8001b2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b32:	4b65      	ldr	r3, [pc, #404]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001b34:	edc3 7a04 	vstr	s15, [r3, #16]

	int32_t diffPosition = QEIData.pos[0] - QEIData.pos[1];
 8001b38:	4b63      	ldr	r3, [pc, #396]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001b3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b3e:	461a      	mov	r2, r3
 8001b40:	4b61      	ldr	r3, [pc, #388]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001b42:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	617b      	str	r3, [r7, #20]
	float diffTime = QEIData.timestamp[0] - QEIData.timestamp[1];
 8001b4a:	4b5f      	ldr	r3, [pc, #380]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001b4c:	689a      	ldr	r2, [r3, #8]
 8001b4e:	4b5e      	ldr	r3, [pc, #376]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	1ad3      	subs	r3, r2, r3
 8001b54:	ee07 3a90 	vmov	s15, r3
 8001b58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b5c:	edc7 7a03 	vstr	s15, [r7, #12]

	// unwrap
	if (diffPosition > QEI_PERIOD>>1) diffPosition -= QEI_PERIOD;
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b66:	dd03      	ble.n	8001b70 <QEIEncoderPositionVelocity_Update+0xa8>
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8001b6e:	617b      	str	r3, [r7, #20]
	if (diffPosition < -(QEI_PERIOD>>1)) diffPosition += QEI_PERIOD;
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8001b76:	da03      	bge.n	8001b80 <QEIEncoderPositionVelocity_Update+0xb8>
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001b7e:	617b      	str	r3, [r7, #20]

	// velocity calculation
	QEIData.velocity = (diffPosition * 1000000.0 * PI * pulley_dia)/(res * diffTime);
 8001b80:	6978      	ldr	r0, [r7, #20]
 8001b82:	f7fe fc7b 	bl	800047c <__aeabi_i2d>
 8001b86:	a34c      	add	r3, pc, #304	; (adr r3, 8001cb8 <QEIEncoderPositionVelocity_Update+0x1f0>)
 8001b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b8c:	f7fe fce0 	bl	8000550 <__aeabi_dmul>
 8001b90:	4602      	mov	r2, r0
 8001b92:	460b      	mov	r3, r1
 8001b94:	4610      	mov	r0, r2
 8001b96:	4619      	mov	r1, r3
 8001b98:	a349      	add	r3, pc, #292	; (adr r3, 8001cc0 <QEIEncoderPositionVelocity_Update+0x1f8>)
 8001b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b9e:	f7fe fcd7 	bl	8000550 <__aeabi_dmul>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	4614      	mov	r4, r2
 8001ba8:	461d      	mov	r5, r3
 8001baa:	4b49      	ldr	r3, [pc, #292]	; (8001cd0 <QEIEncoderPositionVelocity_Update+0x208>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7fe fc76 	bl	80004a0 <__aeabi_f2d>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	4620      	mov	r0, r4
 8001bba:	4629      	mov	r1, r5
 8001bbc:	f7fe fcc8 	bl	8000550 <__aeabi_dmul>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	4614      	mov	r4, r2
 8001bc6:	461d      	mov	r5, r3
 8001bc8:	4b42      	ldr	r3, [pc, #264]	; (8001cd4 <QEIEncoderPositionVelocity_Update+0x20c>)
 8001bca:	881b      	ldrh	r3, [r3, #0]
 8001bcc:	ee07 3a90 	vmov	s15, r3
 8001bd0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bd4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bdc:	ee17 0a90 	vmov	r0, s15
 8001be0:	f7fe fc5e 	bl	80004a0 <__aeabi_f2d>
 8001be4:	4602      	mov	r2, r0
 8001be6:	460b      	mov	r3, r1
 8001be8:	4620      	mov	r0, r4
 8001bea:	4629      	mov	r1, r5
 8001bec:	f7fe fdda 	bl	80007a4 <__aeabi_ddiv>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	4610      	mov	r0, r2
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	f7fe ff5a 	bl	8000ab0 <__aeabi_d2f>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	4a32      	ldr	r2, [pc, #200]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001c00:	6153      	str	r3, [r2, #20]
	QEIData.vel[0] = QEIData.velocity;
 8001c02:	4b31      	ldr	r3, [pc, #196]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001c04:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c0c:	ee17 3a90 	vmov	r3, s15
 8001c10:	b21a      	sxth	r2, r3
 8001c12:	4b2d      	ldr	r3, [pc, #180]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001c14:	809a      	strh	r2, [r3, #4]
	QEIData.accelaration = (QEIData.vel[0] - QEIData.vel[1])/diffTime;
 8001c16:	4b2c      	ldr	r3, [pc, #176]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001c18:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	4b2a      	ldr	r3, [pc, #168]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001c20:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	ee07 3a90 	vmov	s15, r3
 8001c2a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c2e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001c32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c36:	4b24      	ldr	r3, [pc, #144]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001c38:	edc3 7a06 	vstr	s15, [r3, #24]

	QEIData.pos[1] = QEIData.pos[0];
 8001c3c:	4b22      	ldr	r3, [pc, #136]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001c3e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001c42:	4b21      	ldr	r3, [pc, #132]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001c44:	805a      	strh	r2, [r3, #2]
	QEIData.vel[1] = QEIData.vel[0];
 8001c46:	4b20      	ldr	r3, [pc, #128]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001c48:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001c4c:	4b1e      	ldr	r3, [pc, #120]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001c4e:	80da      	strh	r2, [r3, #6]
	QEIData.timestamp[1] = QEIData.timestamp[0];
 8001c50:	4b1d      	ldr	r3, [pc, #116]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	4a1c      	ldr	r2, [pc, #112]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001c56:	60d3      	str	r3, [r2, #12]

	registerFrame[17].U16 = (int)(QEIData.position*10);
 8001c58:	4b1b      	ldr	r3, [pc, #108]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001c5a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c5e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001c62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c6a:	ee17 3a90 	vmov	r3, s15
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	4b19      	ldr	r3, [pc, #100]	; (8001cd8 <QEIEncoderPositionVelocity_Update+0x210>)
 8001c72:	845a      	strh	r2, [r3, #34]	; 0x22
	registerFrame[18].U16 = (int)(QEIData.velocity*10);
 8001c74:	4b14      	ldr	r3, [pc, #80]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001c76:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c7a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001c7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c86:	ee17 3a90 	vmov	r3, s15
 8001c8a:	b29a      	uxth	r2, r3
 8001c8c:	4b12      	ldr	r3, [pc, #72]	; (8001cd8 <QEIEncoderPositionVelocity_Update+0x210>)
 8001c8e:	849a      	strh	r2, [r3, #36]	; 0x24
	registerFrame[19].U16 = (int)(QEIData.accelaration*10);
 8001c90:	4b0d      	ldr	r3, [pc, #52]	; (8001cc8 <QEIEncoderPositionVelocity_Update+0x200>)
 8001c92:	edd3 7a06 	vldr	s15, [r3, #24]
 8001c96:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001c9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c9e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ca2:	ee17 3a90 	vmov	r3, s15
 8001ca6:	b29a      	uxth	r2, r3
 8001ca8:	4b0b      	ldr	r3, [pc, #44]	; (8001cd8 <QEIEncoderPositionVelocity_Update+0x210>)
 8001caa:	84da      	strh	r2, [r3, #38]	; 0x26
}
 8001cac:	bf00      	nop
 8001cae:	3718      	adds	r7, #24
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bdb0      	pop	{r4, r5, r7, pc}
 8001cb4:	f3af 8000 	nop.w
 8001cb8:	00000000 	.word	0x00000000
 8001cbc:	412e8480 	.word	0x412e8480
 8001cc0:	60000000 	.word	0x60000000
 8001cc4:	400921fb 	.word	0x400921fb
 8001cc8:	200008c0 	.word	0x200008c0
 8001ccc:	40490fdb 	.word	0x40490fdb
 8001cd0:	20000004 	.word	0x20000004
 8001cd4:	20000000 	.word	0x20000000
 8001cd8:	20000f30 	.word	0x20000f30

08001cdc <HAL_GPIO_EXTI_Callback>:
		}
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,duty);
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_12 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == 0){
 8001ce6:	88fb      	ldrh	r3, [r7, #6]
 8001ce8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cec:	d123      	bne.n	8001d36 <HAL_GPIO_EXTI_Callback+0x5a>
 8001cee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cf2:	481c      	ldr	r0, [pc, #112]	; (8001d64 <HAL_GPIO_EXTI_Callback+0x88>)
 8001cf4:	f004 f96a 	bl	8005fcc <HAL_GPIO_ReadPin>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d11b      	bne.n	8001d36 <HAL_GPIO_EXTI_Callback+0x5a>
		emer_pushed = 0;
 8001cfe:	4b1a      	ldr	r3, [pc, #104]	; (8001d68 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0);
 8001d04:	2200      	movs	r2, #0
 8001d06:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d0a:	4816      	ldr	r0, [pc, #88]	; (8001d64 <HAL_GPIO_EXTI_Callback+0x88>)
 8001d0c:	f004 f976 	bl	8005ffc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 8001d10:	2200      	movs	r2, #0
 8001d12:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d16:	4813      	ldr	r0, [pc, #76]	; (8001d64 <HAL_GPIO_EXTI_Callback+0x88>)
 8001d18:	f004 f970 	bl	8005ffc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 0);
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d22:	4810      	ldr	r0, [pc, #64]	; (8001d64 <HAL_GPIO_EXTI_Callback+0x88>)
 8001d24:	f004 f96a 	bl	8005ffc <HAL_GPIO_WritePin>
		eff_write(emerMode_cmd);
 8001d28:	4810      	ldr	r0, [pc, #64]	; (8001d6c <HAL_GPIO_EXTI_Callback+0x90>)
 8001d2a:	f000 f853 	bl	8001dd4 <eff_write>
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 8001d2e:	4b10      	ldr	r3, [pc, #64]	; (8001d70 <HAL_GPIO_EXTI_Callback+0x94>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	2200      	movs	r2, #0
 8001d34:	635a      	str	r2, [r3, #52]	; 0x34
	}
	if(GPIO_Pin == GPIO_PIN_12 && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == 1){
 8001d36:	88fb      	ldrh	r3, [r7, #6]
 8001d38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d3c:	d10d      	bne.n	8001d5a <HAL_GPIO_EXTI_Callback+0x7e>
 8001d3e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d42:	4808      	ldr	r0, [pc, #32]	; (8001d64 <HAL_GPIO_EXTI_Callback+0x88>)
 8001d44:	f004 f942 	bl	8005fcc <HAL_GPIO_ReadPin>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d105      	bne.n	8001d5a <HAL_GPIO_EXTI_Callback+0x7e>
		eff_write(exitEmer_cmd);
 8001d4e:	4809      	ldr	r0, [pc, #36]	; (8001d74 <HAL_GPIO_EXTI_Callback+0x98>)
 8001d50:	f000 f840 	bl	8001dd4 <eff_write>
		emer_pushed = 1;
 8001d54:	4b04      	ldr	r3, [pc, #16]	; (8001d68 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001d56:	2201      	movs	r2, #1
 8001d58:	701a      	strb	r2, [r3, #0]
	}
}
 8001d5a:	bf00      	nop
 8001d5c:	3708      	adds	r7, #8
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	40020400 	.word	0x40020400
 8001d68:	20000281 	.word	0x20000281
 8001d6c:	20000260 	.word	0x20000260
 8001d70:	200004d8 	.word	0x200004d8
 8001d74:	20000264 	.word	0x20000264

08001d78 <check_pe>:

void check_pe()
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
	if(emer_pushed == 1)
 8001d7c:	4b0f      	ldr	r3, [pc, #60]	; (8001dbc <check_pe+0x44>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d118      	bne.n	8001db6 <check_pe+0x3e>
	{
		pe1_st = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1);
 8001d84:	2102      	movs	r1, #2
 8001d86:	480e      	ldr	r0, [pc, #56]	; (8001dc0 <check_pe+0x48>)
 8001d88:	f004 f920 	bl	8005fcc <HAL_GPIO_ReadPin>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	461a      	mov	r2, r3
 8001d90:	4b0c      	ldr	r3, [pc, #48]	; (8001dc4 <check_pe+0x4c>)
 8001d92:	701a      	strb	r2, [r3, #0]
		pe2_st = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2);
 8001d94:	2104      	movs	r1, #4
 8001d96:	480a      	ldr	r0, [pc, #40]	; (8001dc0 <check_pe+0x48>)
 8001d98:	f004 f918 	bl	8005fcc <HAL_GPIO_ReadPin>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	461a      	mov	r2, r3
 8001da0:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <check_pe+0x50>)
 8001da2:	701a      	strb	r2, [r3, #0]
		pe3_st = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9);
 8001da4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001da8:	4808      	ldr	r0, [pc, #32]	; (8001dcc <check_pe+0x54>)
 8001daa:	f004 f90f 	bl	8005fcc <HAL_GPIO_ReadPin>
 8001dae:	4603      	mov	r3, r0
 8001db0:	461a      	mov	r2, r3
 8001db2:	4b07      	ldr	r3, [pc, #28]	; (8001dd0 <check_pe+0x58>)
 8001db4:	701a      	strb	r2, [r3, #0]
	}
}
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20000281 	.word	0x20000281
 8001dc0:	40020400 	.word	0x40020400
 8001dc4:	200008f2 	.word	0x200008f2
 8001dc8:	200008f3 	.word	0x200008f3
 8001dcc:	40020000 	.word	0x40020000
 8001dd0:	200008f4 	.word	0x200008f4

08001dd4 <eff_write>:
		}

	}
}

void eff_write(uint8_t* cmd2){
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
	HAL_I2C_Master_Transmit_IT(&hi2c1, 0x15 << 1, cmd2, 4);
 8001ddc:	2304      	movs	r3, #4
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	212a      	movs	r1, #42	; 0x2a
 8001de2:	4803      	ldr	r0, [pc, #12]	; (8001df0 <eff_write+0x1c>)
 8001de4:	f004 fa80 	bl	80062e8 <HAL_I2C_Master_Transmit_IT>
}
 8001de8:	bf00      	nop
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	20000424 	.word	0x20000424

08001df4 <MotorDrive>:
float Pcenter = 0;
float Ncenter = 0;
float Temp_pos = 0;

void MotorDrive(TIM_HandleTypeDef* PWM_tim)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
	if(emer_pushed == 1){
 8001dfc:	4b39      	ldr	r3, [pc, #228]	; (8001ee4 <MotorDrive+0xf0>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d16a      	bne.n	8001eda <MotorDrive+0xe6>
		if (PulseWidthModulation >= 0)
 8001e04:	4b38      	ldr	r3, [pc, #224]	; (8001ee8 <MotorDrive+0xf4>)
 8001e06:	edd3 7a00 	vldr	s15, [r3]
 8001e0a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e12:	db29      	blt.n	8001e68 <MotorDrive+0x74>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001e14:	2201      	movs	r2, #1
 8001e16:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e1a:	4834      	ldr	r0, [pc, #208]	; (8001eec <MotorDrive+0xf8>)
 8001e1c:	f004 f8ee 	bl	8005ffc <HAL_GPIO_WritePin>
			N_disallow = 0;
 8001e20:	4b33      	ldr	r3, [pc, #204]	; (8001ef0 <MotorDrive+0xfc>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	701a      	strb	r2, [r3, #0]
			if (PulseWidthModulation > 8000)
 8001e26:	4b30      	ldr	r3, [pc, #192]	; (8001ee8 <MotorDrive+0xf4>)
 8001e28:	edd3 7a00 	vldr	s15, [r3]
 8001e2c:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001ef4 <MotorDrive+0x100>
 8001e30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e38:	dd02      	ble.n	8001e40 <MotorDrive+0x4c>
			{
				PulseWidthModulation = 8000;
 8001e3a:	4b2b      	ldr	r3, [pc, #172]	; (8001ee8 <MotorDrive+0xf4>)
 8001e3c:	4a2e      	ldr	r2, [pc, #184]	; (8001ef8 <MotorDrive+0x104>)
 8001e3e:	601a      	str	r2, [r3, #0]
			}

			if ((pe3_st && (SetHomeYFlag == 0)) || P_disallow)
 8001e40:	4b2e      	ldr	r3, [pc, #184]	; (8001efc <MotorDrive+0x108>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d003      	beq.n	8001e50 <MotorDrive+0x5c>
 8001e48:	4b2d      	ldr	r3, [pc, #180]	; (8001f00 <MotorDrive+0x10c>)
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d003      	beq.n	8001e58 <MotorDrive+0x64>
 8001e50:	4b2c      	ldr	r3, [pc, #176]	; (8001f04 <MotorDrive+0x110>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d030      	beq.n	8001eba <MotorDrive+0xc6>
			{
				__HAL_TIM_SET_COMPARE(PWM_tim,TIM_CHANNEL_1,0);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	635a      	str	r2, [r3, #52]	; 0x34
				P_disallow = 1;
 8001e60:	4b28      	ldr	r3, [pc, #160]	; (8001f04 <MotorDrive+0x110>)
 8001e62:	2201      	movs	r2, #1
 8001e64:	701a      	strb	r2, [r3, #0]
 8001e66:	e028      	b.n	8001eba <MotorDrive+0xc6>
			}
		}
		else
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e6e:	481f      	ldr	r0, [pc, #124]	; (8001eec <MotorDrive+0xf8>)
 8001e70:	f004 f8c4 	bl	8005ffc <HAL_GPIO_WritePin>
			P_disallow = 0;
 8001e74:	4b23      	ldr	r3, [pc, #140]	; (8001f04 <MotorDrive+0x110>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	701a      	strb	r2, [r3, #0]
			if (PulseWidthModulation < -8000)
 8001e7a:	4b1b      	ldr	r3, [pc, #108]	; (8001ee8 <MotorDrive+0xf4>)
 8001e7c:	edd3 7a00 	vldr	s15, [r3]
 8001e80:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8001f08 <MotorDrive+0x114>
 8001e84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e8c:	d502      	bpl.n	8001e94 <MotorDrive+0xa0>
			{
				PulseWidthModulation = -8000;
 8001e8e:	4b16      	ldr	r3, [pc, #88]	; (8001ee8 <MotorDrive+0xf4>)
 8001e90:	4a1e      	ldr	r2, [pc, #120]	; (8001f0c <MotorDrive+0x118>)
 8001e92:	601a      	str	r2, [r3, #0]
			}

			if ((pe2_st && (SetHomeYFlag == 0)) || N_disallow)
 8001e94:	4b1e      	ldr	r3, [pc, #120]	; (8001f10 <MotorDrive+0x11c>)
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d003      	beq.n	8001ea4 <MotorDrive+0xb0>
 8001e9c:	4b18      	ldr	r3, [pc, #96]	; (8001f00 <MotorDrive+0x10c>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d003      	beq.n	8001eac <MotorDrive+0xb8>
 8001ea4:	4b12      	ldr	r3, [pc, #72]	; (8001ef0 <MotorDrive+0xfc>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d006      	beq.n	8001eba <MotorDrive+0xc6>
			{
				__HAL_TIM_SET_COMPARE(PWM_tim,TIM_CHANNEL_1,0);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	635a      	str	r2, [r3, #52]	; 0x34
				N_disallow = 1;
 8001eb4:	4b0e      	ldr	r3, [pc, #56]	; (8001ef0 <MotorDrive+0xfc>)
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	701a      	strb	r2, [r3, #0]
			}
		}

		__HAL_TIM_SET_COMPARE(PWM_tim, TIM_CHANNEL_1, fabs(PulseWidthModulation*5));
 8001eba:	4b0b      	ldr	r3, [pc, #44]	; (8001ee8 <MotorDrive+0xf4>)
 8001ebc:	edd3 7a00 	vldr	s15, [r3]
 8001ec0:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001ec4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ec8:	eef0 7ae7 	vabs.f32	s15, s15
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ed4:	ee17 2a90 	vmov	r2, s15
 8001ed8:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 8001eda:	bf00      	nop
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	20000281 	.word	0x20000281
 8001ee8:	200008dc 	.word	0x200008dc
 8001eec:	40020000 	.word	0x40020000
 8001ef0:	200008f1 	.word	0x200008f1
 8001ef4:	45fa0000 	.word	0x45fa0000
 8001ef8:	45fa0000 	.word	0x45fa0000
 8001efc:	200008f4 	.word	0x200008f4
 8001f00:	20000259 	.word	0x20000259
 8001f04:	200008f0 	.word	0x200008f0
 8001f08:	c5fa0000 	.word	0xc5fa0000
 8001f0c:	c5fa0000 	.word	0xc5fa0000
 8001f10:	200008f3 	.word	0x200008f3
 8001f14:	00000000 	.word	0x00000000

08001f18 <SetHome>:

void SetHome(TIM_HandleTypeDef* Encoder_tim, TIM_HandleTypeDef* PWM_tim)
{
 8001f18:	b5b0      	push	{r4, r5, r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
	static enum {Jog, Overcenter, PCenter, UnderCenter, NCenter, Center,  Recenter, Setcenter} SetHomeState = Jog;

	if (SetHomeYFlag)
 8001f22:	4b8d      	ldr	r3, [pc, #564]	; (8002158 <SetHome+0x240>)
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	f000 810e 	beq.w	8002148 <SetHome+0x230>
	{
		switch (SetHomeState)
 8001f2c:	4b8b      	ldr	r3, [pc, #556]	; (800215c <SetHome+0x244>)
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	2b07      	cmp	r3, #7
 8001f32:	f200 8106 	bhi.w	8002142 <SetHome+0x22a>
 8001f36:	a201      	add	r2, pc, #4	; (adr r2, 8001f3c <SetHome+0x24>)
 8001f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f3c:	08001f5d 	.word	0x08001f5d
 8001f40:	08001fb9 	.word	0x08001fb9
 8001f44:	08001fdd 	.word	0x08001fdd
 8001f48:	08002011 	.word	0x08002011
 8001f4c:	08002037 	.word	0x08002037
 8001f50:	08002055 	.word	0x08002055
 8001f54:	08002115 	.word	0x08002115
 8001f58:	080020f3 	.word	0x080020f3
		{
		case Jog:
			Pcenter = 0;
 8001f5c:	4b80      	ldr	r3, [pc, #512]	; (8002160 <SetHome+0x248>)
 8001f5e:	f04f 0200 	mov.w	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
			Ncenter = 0;
 8001f64:	4b7f      	ldr	r3, [pc, #508]	; (8002164 <SetHome+0x24c>)
 8001f66:	f04f 0200 	mov.w	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
			Temp_pos = 0;
 8001f6c:	4b7e      	ldr	r3, [pc, #504]	; (8002168 <SetHome+0x250>)
 8001f6e:	f04f 0200 	mov.w	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
			PulseWidthModulation = 3000;
 8001f74:	4b7d      	ldr	r3, [pc, #500]	; (800216c <SetHome+0x254>)
 8001f76:	4a7e      	ldr	r2, [pc, #504]	; (8002170 <SetHome+0x258>)
 8001f78:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f80:	487c      	ldr	r0, [pc, #496]	; (8002174 <SetHome+0x25c>)
 8001f82:	f004 f83b 	bl	8005ffc <HAL_GPIO_WritePin>

			if (pe1_st)
 8001f86:	4b7c      	ldr	r3, [pc, #496]	; (8002178 <SetHome+0x260>)
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d007      	beq.n	8001f9e <SetHome+0x86>
			{
				__HAL_TIM_SET_COUNTER(Encoder_tim, 0);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2200      	movs	r2, #0
 8001f94:	625a      	str	r2, [r3, #36]	; 0x24
				SetHomeState = Overcenter;
 8001f96:	4b71      	ldr	r3, [pc, #452]	; (800215c <SetHome+0x244>)
 8001f98:	2201      	movs	r2, #1
 8001f9a:	701a      	strb	r2, [r3, #0]
			else if (pe3_st)
			{
				__HAL_TIM_SET_COUNTER(Encoder_tim, 0);
				SetHomeState = Recenter;
			}
			break;
 8001f9c:	e0cc      	b.n	8002138 <SetHome+0x220>
			else if (pe3_st)
 8001f9e:	4b77      	ldr	r3, [pc, #476]	; (800217c <SetHome+0x264>)
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	f000 80c8 	beq.w	8002138 <SetHome+0x220>
				__HAL_TIM_SET_COUNTER(Encoder_tim, 0);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2200      	movs	r2, #0
 8001fae:	625a      	str	r2, [r3, #36]	; 0x24
				SetHomeState = Recenter;
 8001fb0:	4b6a      	ldr	r3, [pc, #424]	; (800215c <SetHome+0x244>)
 8001fb2:	2206      	movs	r2, #6
 8001fb4:	701a      	strb	r2, [r3, #0]
			break;
 8001fb6:	e0bf      	b.n	8002138 <SetHome+0x220>
		case Overcenter:
			PulseWidthModulation = 3000;
 8001fb8:	4b6c      	ldr	r3, [pc, #432]	; (800216c <SetHome+0x254>)
 8001fba:	4a6d      	ldr	r2, [pc, #436]	; (8002170 <SetHome+0x258>)
 8001fbc:	601a      	str	r2, [r3, #0]

			if (QEIData.position >= 30)
 8001fbe:	4b70      	ldr	r3, [pc, #448]	; (8002180 <SetHome+0x268>)
 8001fc0:	edd3 7a04 	vldr	s15, [r3, #16]
 8001fc4:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001fc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fd0:	da00      	bge.n	8001fd4 <SetHome+0xbc>
			{
				SetHomeState = PCenter;
			}
			break;
 8001fd2:	e0b6      	b.n	8002142 <SetHome+0x22a>
				SetHomeState = PCenter;
 8001fd4:	4b61      	ldr	r3, [pc, #388]	; (800215c <SetHome+0x244>)
 8001fd6:	2202      	movs	r2, #2
 8001fd8:	701a      	strb	r2, [r3, #0]
			break;
 8001fda:	e0b2      	b.n	8002142 <SetHome+0x22a>
		case PCenter:
			PulseWidthModulation = -2500;
 8001fdc:	4b63      	ldr	r3, [pc, #396]	; (800216c <SetHome+0x254>)
 8001fde:	4a69      	ldr	r2, [pc, #420]	; (8002184 <SetHome+0x26c>)
 8001fe0:	601a      	str	r2, [r3, #0]

			if (pe1_st)
 8001fe2:	4b65      	ldr	r3, [pc, #404]	; (8002178 <SetHome+0x260>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	f000 80a8 	beq.w	800213c <SetHome+0x224>
			{
				Pcenter = QEIData.position;
 8001fec:	4b64      	ldr	r3, [pc, #400]	; (8002180 <SetHome+0x268>)
 8001fee:	691b      	ldr	r3, [r3, #16]
 8001ff0:	4a5b      	ldr	r2, [pc, #364]	; (8002160 <SetHome+0x248>)
 8001ff2:	6013      	str	r3, [r2, #0]
				Temp_pos = Pcenter - 30;
 8001ff4:	4b5a      	ldr	r3, [pc, #360]	; (8002160 <SetHome+0x248>)
 8001ff6:	edd3 7a00 	vldr	s15, [r3]
 8001ffa:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001ffe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002002:	4b59      	ldr	r3, [pc, #356]	; (8002168 <SetHome+0x250>)
 8002004:	edc3 7a00 	vstr	s15, [r3]
				SetHomeState = UnderCenter;
 8002008:	4b54      	ldr	r3, [pc, #336]	; (800215c <SetHome+0x244>)
 800200a:	2203      	movs	r2, #3
 800200c:	701a      	strb	r2, [r3, #0]
			}
			break;
 800200e:	e095      	b.n	800213c <SetHome+0x224>
		case UnderCenter:
			PulseWidthModulation = -3000;
 8002010:	4b56      	ldr	r3, [pc, #344]	; (800216c <SetHome+0x254>)
 8002012:	4a5d      	ldr	r2, [pc, #372]	; (8002188 <SetHome+0x270>)
 8002014:	601a      	str	r2, [r3, #0]

			if (QEIData.position <= Temp_pos)
 8002016:	4b5a      	ldr	r3, [pc, #360]	; (8002180 <SetHome+0x268>)
 8002018:	ed93 7a04 	vldr	s14, [r3, #16]
 800201c:	4b52      	ldr	r3, [pc, #328]	; (8002168 <SetHome+0x250>)
 800201e:	edd3 7a00 	vldr	s15, [r3]
 8002022:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800202a:	d900      	bls.n	800202e <SetHome+0x116>
			{
				SetHomeState = NCenter;
			}
			break;
 800202c:	e089      	b.n	8002142 <SetHome+0x22a>
				SetHomeState = NCenter;
 800202e:	4b4b      	ldr	r3, [pc, #300]	; (800215c <SetHome+0x244>)
 8002030:	2204      	movs	r2, #4
 8002032:	701a      	strb	r2, [r3, #0]
			break;
 8002034:	e085      	b.n	8002142 <SetHome+0x22a>
		case NCenter:
			PulseWidthModulation = 2500;
 8002036:	4b4d      	ldr	r3, [pc, #308]	; (800216c <SetHome+0x254>)
 8002038:	4a54      	ldr	r2, [pc, #336]	; (800218c <SetHome+0x274>)
 800203a:	601a      	str	r2, [r3, #0]

			if (pe1_st)
 800203c:	4b4e      	ldr	r3, [pc, #312]	; (8002178 <SetHome+0x260>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d07d      	beq.n	8002140 <SetHome+0x228>
			{
				Ncenter = QEIData.position;
 8002044:	4b4e      	ldr	r3, [pc, #312]	; (8002180 <SetHome+0x268>)
 8002046:	691b      	ldr	r3, [r3, #16]
 8002048:	4a46      	ldr	r2, [pc, #280]	; (8002164 <SetHome+0x24c>)
 800204a:	6013      	str	r3, [r2, #0]
				SetHomeState = Center;
 800204c:	4b43      	ldr	r3, [pc, #268]	; (800215c <SetHome+0x244>)
 800204e:	2205      	movs	r2, #5
 8002050:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002052:	e075      	b.n	8002140 <SetHome+0x228>
		case Center:
			q_des = ((Pcenter - Ncenter)/2.0) + Ncenter;
 8002054:	4b42      	ldr	r3, [pc, #264]	; (8002160 <SetHome+0x248>)
 8002056:	ed93 7a00 	vldr	s14, [r3]
 800205a:	4b42      	ldr	r3, [pc, #264]	; (8002164 <SetHome+0x24c>)
 800205c:	edd3 7a00 	vldr	s15, [r3]
 8002060:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002064:	ee17 0a90 	vmov	r0, s15
 8002068:	f7fe fa1a 	bl	80004a0 <__aeabi_f2d>
 800206c:	f04f 0200 	mov.w	r2, #0
 8002070:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002074:	f7fe fb96 	bl	80007a4 <__aeabi_ddiv>
 8002078:	4602      	mov	r2, r0
 800207a:	460b      	mov	r3, r1
 800207c:	4614      	mov	r4, r2
 800207e:	461d      	mov	r5, r3
 8002080:	4b38      	ldr	r3, [pc, #224]	; (8002164 <SetHome+0x24c>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4618      	mov	r0, r3
 8002086:	f7fe fa0b 	bl	80004a0 <__aeabi_f2d>
 800208a:	4602      	mov	r2, r0
 800208c:	460b      	mov	r3, r1
 800208e:	4620      	mov	r0, r4
 8002090:	4629      	mov	r1, r5
 8002092:	f7fe f8a7 	bl	80001e4 <__adddf3>
 8002096:	4602      	mov	r2, r0
 8002098:	460b      	mov	r3, r1
 800209a:	4610      	mov	r0, r2
 800209c:	4619      	mov	r1, r3
 800209e:	f7fe fd07 	bl	8000ab0 <__aeabi_d2f>
 80020a2:	4603      	mov	r3, r0
 80020a4:	4a3a      	ldr	r2, [pc, #232]	; (8002190 <SetHome+0x278>)
 80020a6:	6013      	str	r3, [r2, #0]
			PositionControlVelocityForm(&Controller);
 80020a8:	483a      	ldr	r0, [pc, #232]	; (8002194 <SetHome+0x27c>)
 80020aa:	f7ff fc73 	bl	8001994 <PositionControlVelocityForm>

			if (0.03 > fabs(q_des - QEIData.position))
 80020ae:	4b38      	ldr	r3, [pc, #224]	; (8002190 <SetHome+0x278>)
 80020b0:	ed93 7a00 	vldr	s14, [r3]
 80020b4:	4b32      	ldr	r3, [pc, #200]	; (8002180 <SetHome+0x268>)
 80020b6:	edd3 7a04 	vldr	s15, [r3, #16]
 80020ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020be:	eef0 7ae7 	vabs.f32	s15, s15
 80020c2:	ee17 0a90 	vmov	r0, s15
 80020c6:	f7fe f9eb 	bl	80004a0 <__aeabi_f2d>
 80020ca:	a321      	add	r3, pc, #132	; (adr r3, 8002150 <SetHome+0x238>)
 80020cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d0:	f7fe fcb0 	bl	8000a34 <__aeabi_dcmplt>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d100      	bne.n	80020dc <SetHome+0x1c4>
			{
				PulseWidthModulation = 0;
				MotorDrive(PWM_tim);
				SetHomeState = Setcenter;
			}
			break;
 80020da:	e032      	b.n	8002142 <SetHome+0x22a>
				PulseWidthModulation = 0;
 80020dc:	4b23      	ldr	r3, [pc, #140]	; (800216c <SetHome+0x254>)
 80020de:	f04f 0200 	mov.w	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
				MotorDrive(PWM_tim);
 80020e4:	6838      	ldr	r0, [r7, #0]
 80020e6:	f7ff fe85 	bl	8001df4 <MotorDrive>
				SetHomeState = Setcenter;
 80020ea:	4b1c      	ldr	r3, [pc, #112]	; (800215c <SetHome+0x244>)
 80020ec:	2207      	movs	r2, #7
 80020ee:	701a      	strb	r2, [r3, #0]
			break;
 80020f0:	e027      	b.n	8002142 <SetHome+0x22a>
		case Setcenter:
			__HAL_TIM_SET_COUNTER(Encoder_tim, 0);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2200      	movs	r2, #0
 80020f8:	625a      	str	r2, [r3, #36]	; 0x24
			SetHomeYFlag = 0;
 80020fa:	4b17      	ldr	r3, [pc, #92]	; (8002158 <SetHome+0x240>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	701a      	strb	r2, [r3, #0]
			SetHomeState = Jog;
 8002100:	4b16      	ldr	r3, [pc, #88]	; (800215c <SetHome+0x244>)
 8002102:	2200      	movs	r2, #0
 8002104:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8002106:	2200      	movs	r2, #0
 8002108:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800210c:	4819      	ldr	r0, [pc, #100]	; (8002174 <SetHome+0x25c>)
 800210e:	f003 ff75 	bl	8005ffc <HAL_GPIO_WritePin>

			break;
 8002112:	e016      	b.n	8002142 <SetHome+0x22a>
		case Recenter:
			PulseWidthModulation = -3000;
 8002114:	4b15      	ldr	r3, [pc, #84]	; (800216c <SetHome+0x254>)
 8002116:	4a1c      	ldr	r2, [pc, #112]	; (8002188 <SetHome+0x270>)
 8002118:	601a      	str	r2, [r3, #0]

			if (QEIData.position <= -320)
 800211a:	4b19      	ldr	r3, [pc, #100]	; (8002180 <SetHome+0x268>)
 800211c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002120:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002198 <SetHome+0x280>
 8002124:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800212c:	d900      	bls.n	8002130 <SetHome+0x218>
			{
				SetHomeState = PCenter;
			}
			break;
 800212e:	e008      	b.n	8002142 <SetHome+0x22a>
				SetHomeState = PCenter;
 8002130:	4b0a      	ldr	r3, [pc, #40]	; (800215c <SetHome+0x244>)
 8002132:	2202      	movs	r2, #2
 8002134:	701a      	strb	r2, [r3, #0]
			break;
 8002136:	e004      	b.n	8002142 <SetHome+0x22a>
			break;
 8002138:	bf00      	nop
 800213a:	e002      	b.n	8002142 <SetHome+0x22a>
			break;
 800213c:	bf00      	nop
 800213e:	e000      	b.n	8002142 <SetHome+0x22a>
			break;
 8002140:	bf00      	nop
		}
		MotorDrive(PWM_tim);
 8002142:	6838      	ldr	r0, [r7, #0]
 8002144:	f7ff fe56 	bl	8001df4 <MotorDrive>
	}


}
 8002148:	bf00      	nop
 800214a:	3708      	adds	r7, #8
 800214c:	46bd      	mov	sp, r7
 800214e:	bdb0      	pop	{r4, r5, r7, pc}
 8002150:	eb851eb8 	.word	0xeb851eb8
 8002154:	3f9eb851 	.word	0x3f9eb851
 8002158:	20000259 	.word	0x20000259
 800215c:	2000035c 	.word	0x2000035c
 8002160:	20000350 	.word	0x20000350
 8002164:	20000354 	.word	0x20000354
 8002168:	20000358 	.word	0x20000358
 800216c:	200008dc 	.word	0x200008dc
 8002170:	453b8000 	.word	0x453b8000
 8002174:	40020400 	.word	0x40020400
 8002178:	200008f2 	.word	0x200008f2
 800217c:	200008f4 	.word	0x200008f4
 8002180:	200008c0 	.word	0x200008c0
 8002184:	c51c4000 	.word	0xc51c4000
 8002188:	c53b8000 	.word	0xc53b8000
 800218c:	451c4000 	.word	0x451c4000
 8002190:	20000890 	.word	0x20000890
 8002194:	200008e4 	.word	0x200008e4
 8002198:	c3a00000 	.word	0xc3a00000

0800219c <modbus_1t5_Timeout>:
void Modbus_frame_response();


// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 80021a4:	4b04      	ldr	r3, [pc, #16]	; (80021b8 <modbus_1t5_Timeout+0x1c>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2201      	movs	r2, #1
 80021aa:	751a      	strb	r2, [r3, #20]
}
 80021ac:	bf00      	nop
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr
 80021b8:	20000360 	.word	0x20000360

080021bc <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 80021c4:	4b04      	ldr	r3, [pc, #16]	; (80021d8 <modbus_3t5_Timeout+0x1c>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2201      	movs	r2, #1
 80021ca:	755a      	strb	r2, [r3, #21]
}
 80021cc:	bf00      	nop
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr
 80021d8:	20000360 	.word	0x20000360

080021dc <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart,uint32_t pos)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev =1;
 80021e6:	4b15      	ldr	r3, [pc, #84]	; (800223c <modbus_UART_Recived+0x60>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2201      	movs	r2, #1
 80021ec:	759a      	strb	r2, [r3, #22]
	if(hModbus->modbusUartStructure.RxTail++<MODBUS_MESSAGEBUFFER_SIZE)
 80021ee:	4b13      	ldr	r3, [pc, #76]	; (800223c <modbus_UART_Recived+0x60>)
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	; 0x3a2
 80021f6:	1c59      	adds	r1, r3, #1
 80021f8:	b289      	uxth	r1, r1
 80021fa:	f8a2 13a2 	strh.w	r1, [r2, #930]	; 0x3a2
 80021fe:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002202:	d210      	bcs.n	8002226 <modbus_UART_Recived+0x4a>
	{


	    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8002204:	4b0d      	ldr	r3, [pc, #52]	; (800223c <modbus_UART_Recived+0x60>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	68d8      	ldr	r0, [r3, #12]
 800220a:	4b0c      	ldr	r3, [pc, #48]	; (800223c <modbus_UART_Recived+0x60>)
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	4b0b      	ldr	r3, [pc, #44]	; (800223c <modbus_UART_Recived+0x60>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8002216:	f503 731c 	add.w	r3, r3, #624	; 0x270
 800221a:	4413      	add	r3, r2
 800221c:	3302      	adds	r3, #2
 800221e:	2201      	movs	r2, #1
 8002220:	4619      	mov	r1, r3
 8002222:	f008 f86d 	bl	800a300 <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8002226:	4b05      	ldr	r3, [pc, #20]	; (800223c <modbus_UART_Recived+0x60>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	691b      	ldr	r3, [r3, #16]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2200      	movs	r2, #0
 8002230:	625a      	str	r2, [r3, #36]	; 0x24

}
 8002232:	bf00      	nop
 8002234:	3708      	adds	r7, #8
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	20000360 	.word	0x20000360

08002240 <Modbus_init>:


void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 800224a:	4a24      	ldr	r2, [pc, #144]	; (80022dc <Modbus_init+0x9c>)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8002250:	4b22      	ldr	r3, [pc, #136]	; (80022dc <Modbus_init+0x9c>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	683a      	ldr	r2, [r7, #0]
 8002256:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_OC_DELAY_ELAPSED_CB_ID,(void*)modbus_1t5_Timeout);
 8002258:	4b20      	ldr	r3, [pc, #128]	; (80022dc <Modbus_init+0x9c>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	4a20      	ldr	r2, [pc, #128]	; (80022e0 <Modbus_init+0xa0>)
 8002260:	2114      	movs	r1, #20
 8002262:	4618      	mov	r0, r3
 8002264:	f007 f9fe 	bl	8009664 <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8002268:	4b1c      	ldr	r3, [pc, #112]	; (80022dc <Modbus_init+0x9c>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	691b      	ldr	r3, [r3, #16]
 800226e:	4a1d      	ldr	r2, [pc, #116]	; (80022e4 <Modbus_init+0xa4>)
 8002270:	210e      	movs	r1, #14
 8002272:	4618      	mov	r0, r3
 8002274:	f007 f9f6 	bl	8009664 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
 8002278:	4b18      	ldr	r3, [pc, #96]	; (80022dc <Modbus_init+0x9c>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	4a1a      	ldr	r2, [pc, #104]	; (80022e8 <Modbus_init+0xa8>)
 8002280:	2103      	movs	r1, #3
 8002282:	4618      	mov	r0, r3
 8002284:	f007 ff94 	bl	800a1b0 <HAL_UART_RegisterCallback>
	//start Receive
    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8002288:	4b14      	ldr	r3, [pc, #80]	; (80022dc <Modbus_init+0x9c>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	68d8      	ldr	r0, [r3, #12]
 800228e:	4b13      	ldr	r3, [pc, #76]	; (80022dc <Modbus_init+0x9c>)
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	4b12      	ldr	r3, [pc, #72]	; (80022dc <Modbus_init+0x9c>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 800229a:	f503 731c 	add.w	r3, r3, #624	; 0x270
 800229e:	4413      	add	r3, r2
 80022a0:	3302      	adds	r3, #2
 80022a2:	2201      	movs	r2, #1
 80022a4:	4619      	mov	r1, r3
 80022a6:	f008 f82b 	bl	800a300 <HAL_UART_Receive_IT>


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 80022aa:	4b0c      	ldr	r3, [pc, #48]	; (80022dc <Modbus_init+0x9c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	691b      	ldr	r3, [r3, #16]
 80022b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d10c      	bne.n	80022d4 <Modbus_init+0x94>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 80022ba:	4b08      	ldr	r3, [pc, #32]	; (80022dc <Modbus_init+0x9c>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	691b      	ldr	r3, [r3, #16]
 80022c0:	4618      	mov	r0, r3
 80022c2:	f006 fae1 	bl	8008888 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 80022c6:	4b05      	ldr	r3, [pc, #20]	; (80022dc <Modbus_init+0x9c>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	691b      	ldr	r3, [r3, #16]
 80022cc:	2100      	movs	r1, #0
 80022ce:	4618      	mov	r0, r3
 80022d0:	f006 fcb8 	bl	8008c44 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 80022d4:	bf00      	nop
 80022d6:	3708      	adds	r7, #8
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	20000360 	.word	0x20000360
 80022e0:	0800219d 	.word	0x0800219d
 80022e4:	080021bd 	.word	0x080021bd
 80022e8:	080021dd 	.word	0x080021dd

080022ec <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	460b      	mov	r3, r1
 80022f6:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 80022f8:	23ff      	movs	r3, #255	; 0xff
 80022fa:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 80022fc:	23ff      	movs	r3, #255	; 0xff
 80022fe:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8002300:	e013      	b.n	800232a <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	1c5a      	adds	r2, r3, #1
 8002306:	607a      	str	r2, [r7, #4]
 8002308:	781a      	ldrb	r2, [r3, #0]
 800230a:	7bbb      	ldrb	r3, [r7, #14]
 800230c:	4053      	eors	r3, r2
 800230e:	b2db      	uxtb	r3, r3
 8002310:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8002312:	4a0f      	ldr	r2, [pc, #60]	; (8002350 <CRC16+0x64>)
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	4413      	add	r3, r2
 8002318:	781a      	ldrb	r2, [r3, #0]
 800231a:	7bfb      	ldrb	r3, [r7, #15]
 800231c:	4053      	eors	r3, r2
 800231e:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8002320:	4a0c      	ldr	r2, [pc, #48]	; (8002354 <CRC16+0x68>)
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	4413      	add	r3, r2
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 800232a:	883b      	ldrh	r3, [r7, #0]
 800232c:	1e5a      	subs	r2, r3, #1
 800232e:	803a      	strh	r2, [r7, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d1e6      	bne.n	8002302 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 8002334:	7bfb      	ldrb	r3, [r7, #15]
 8002336:	021b      	lsls	r3, r3, #8
 8002338:	b21a      	sxth	r2, r3
 800233a:	7bbb      	ldrb	r3, [r7, #14]
 800233c:	b21b      	sxth	r3, r3
 800233e:	4313      	orrs	r3, r2
 8002340:	b21b      	sxth	r3, r3
 8002342:	b29b      	uxth	r3, r3
}
 8002344:	4618      	mov	r0, r3
 8002346:	3714      	adds	r7, #20
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr
 8002350:	20000108 	.word	0x20000108
 8002354:	20000008 	.word	0x20000008

08002358 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 800235e:	4b81      	ldr	r3, [pc, #516]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	7e1b      	ldrb	r3, [r3, #24]
 8002364:	3b01      	subs	r3, #1
 8002366:	2b03      	cmp	r3, #3
 8002368:	d80a      	bhi.n	8002380 <Modbus_Protocal_Worker+0x28>
 800236a:	a201      	add	r2, pc, #4	; (adr r2, 8002370 <Modbus_Protocal_Worker+0x18>)
 800236c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002370:	0800238b 	.word	0x0800238b
 8002374:	0800252b 	.word	0x0800252b
 8002378:	08002417 	.word	0x08002417
 800237c:	0800243d 	.word	0x0800243d
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8002380:	4b78      	ldr	r3, [pc, #480]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2201      	movs	r2, #1
 8002386:	761a      	strb	r2, [r3, #24]
		break;
 8002388:	e0e8      	b.n	800255c <Modbus_Protocal_Worker+0x204>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 800238a:	4b76      	ldr	r3, [pc, #472]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 8002392:	2b00      	cmp	r3, #0
 8002394:	d002      	beq.n	800239c <Modbus_Protocal_Worker+0x44>
		{
			Modbus_Emission();
 8002396:	f000 f9d7 	bl	8002748 <Modbus_Emission>
 800239a:	e01c      	b.n	80023d6 <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->Flag_URev)
 800239c:	4b71      	ldr	r3, [pc, #452]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	7d9b      	ldrb	r3, [r3, #22]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d017      	beq.n	80023d6 <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 80023a6:	4b6f      	ldr	r3, [pc, #444]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2200      	movs	r2, #0
 80023ac:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 80023ae:	4b6d      	ldr	r3, [pc, #436]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	2200      	movs	r2, #0
 80023b4:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 80023b6:	4b6b      	ldr	r3, [pc, #428]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	691b      	ldr	r3, [r3, #16]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	4b68      	ldr	r3, [pc, #416]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	691b      	ldr	r3, [r3, #16]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f042 0201 	orr.w	r2, r2, #1
 80023cc:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 80023ce:	4b65      	ldr	r3, [pc, #404]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	2203      	movs	r2, #3
 80023d4:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 80023d6:	4b63      	ldr	r3, [pc, #396]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	2b20      	cmp	r3, #32
 80023e4:	f040 80b3 	bne.w	800254e <Modbus_Protocal_Worker+0x1f6>
		{
			hModbus->modbusUartStructure.RxTail =0;
 80023e8:	4b5e      	ldr	r3, [pc, #376]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 80023f2:	4b5c      	ldr	r3, [pc, #368]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68d8      	ldr	r0, [r3, #12]
 80023f8:	4b5a      	ldr	r3, [pc, #360]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	4b59      	ldr	r3, [pc, #356]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8002404:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8002408:	4413      	add	r3, r2
 800240a:	3302      	adds	r3, #2
 800240c:	2201      	movs	r2, #1
 800240e:	4619      	mov	r1, r3
 8002410:	f007 ff76 	bl	800a300 <HAL_UART_Receive_IT>
		}
		break;
 8002414:	e09b      	b.n	800254e <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 8002416:	4b53      	ldr	r3, [pc, #332]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	7d1b      	ldrb	r3, [r3, #20]
 800241c:	2b00      	cmp	r3, #0
 800241e:	f000 8098 	beq.w	8002552 <Modbus_Protocal_Worker+0x1fa>
		{
			/*reset recived flag*/
			hModbus->Flag_URev =0;
 8002422:	4b50      	ldr	r3, [pc, #320]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2200      	movs	r2, #0
 8002428:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 800242a:	4b4e      	ldr	r3, [pc, #312]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	22fe      	movs	r2, #254	; 0xfe
 8002430:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 8002432:	4b4c      	ldr	r3, [pc, #304]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	2204      	movs	r2, #4
 8002438:	761a      	strb	r2, [r3, #24]
		}
		break;
 800243a:	e08a      	b.n	8002552 <Modbus_Protocal_Worker+0x1fa>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if(hModbus->Flag_URev)
 800243c:	4b49      	ldr	r3, [pc, #292]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	7d9b      	ldrb	r3, [r3, #22]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d009      	beq.n	800245a <Modbus_Protocal_Worker+0x102>
		{

			if(!hModbus->RecvStatus)
 8002446:	4b47      	ldr	r3, [pc, #284]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f993 3017 	ldrsb.w	r3, [r3, #23]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d103      	bne.n	800245a <Modbus_Protocal_Worker+0x102>
			{
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 8002452:	4b44      	ldr	r3, [pc, #272]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	22ff      	movs	r2, #255	; 0xff
 8002458:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 800245a:	4b42      	ldr	r3, [pc, #264]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f993 3017 	ldrsb.w	r3, [r3, #23]
 8002462:	f113 0f02 	cmn.w	r3, #2
 8002466:	d150      	bne.n	800250a <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8002468:	4b3e      	ldr	r3, [pc, #248]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2200      	movs	r2, #0
 800246e:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8002470:	4b3c      	ldr	r3, [pc, #240]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f203 2272 	addw	r2, r3, #626	; 0x272
 8002478:	4b3a      	ldr	r3, [pc, #232]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8002480:	3b02      	subs	r3, #2
 8002482:	4619      	mov	r1, r3
 8002484:	4610      	mov	r0, r2
 8002486:	f7ff ff31 	bl	80022ec <CRC16>
 800248a:	4603      	mov	r3, r0
 800248c:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 800248e:	793a      	ldrb	r2, [r7, #4]
 8002490:	4b34      	ldr	r3, [pc, #208]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 8002492:	6819      	ldr	r1, [r3, #0]
 8002494:	4b33      	ldr	r3, [pc, #204]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 800249c:	3b02      	subs	r3, #2
 800249e:	440b      	add	r3, r1
 80024a0:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d10c      	bne.n	80024c2 <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 80024a8:	797a      	ldrb	r2, [r7, #5]
 80024aa:	4b2e      	ldr	r3, [pc, #184]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80024ac:	6819      	ldr	r1, [r3, #0]
 80024ae:	4b2d      	ldr	r3, [pc, #180]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80024b6:	3b01      	subs	r3, #1
 80024b8:	440b      	add	r3, r1
 80024ba:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80024be:	429a      	cmp	r2, r3
 80024c0:	d004      	beq.n	80024cc <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80024c2:	4b28      	ldr	r3, [pc, #160]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	22ff      	movs	r2, #255	; 0xff
 80024c8:	75da      	strb	r2, [r3, #23]
				break;
 80024ca:	e047      	b.n	800255c <Modbus_Protocal_Worker+0x204>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 80024cc:	4b25      	ldr	r3, [pc, #148]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f893 2272 	ldrb.w	r2, [r3, #626]	; 0x272
 80024d4:	4b23      	ldr	r3, [pc, #140]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d113      	bne.n	8002506 <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 80024de:	4b21      	ldr	r3, [pc, #132]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f103 0019 	add.w	r0, r3, #25
					hModbus->modbusUartStructure.MessageBufferRx+1,
 80024e6:	4b1f      	ldr	r3, [pc, #124]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f203 2372 	addw	r3, r3, #626	; 0x272
			memcpy(hModbus->Rxframe,
 80024ee:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 80024f0:	4b1c      	ldr	r3, [pc, #112]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80024f8:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 80024fa:	461a      	mov	r2, r3
 80024fc:	f009 f8c2 	bl	800b684 <memcpy>

			//execute command
			Modbus_frame_response();
 8002500:	f000 f90a 	bl	8002718 <Modbus_frame_response>
 8002504:	e001      	b.n	800250a <Modbus_Protocal_Worker+0x1b2>
				break;
 8002506:	bf00      	nop
					}
		break;


	}
}
 8002508:	e028      	b.n	800255c <Modbus_Protocal_Worker+0x204>
		if(hModbus->Flag_T35TimeOut)
 800250a:	4b16      	ldr	r3, [pc, #88]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	7d5b      	ldrb	r3, [r3, #21]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d020      	beq.n	8002556 <Modbus_Protocal_Worker+0x1fe>
			hModbus->Mstatus = Modbus_state_Idle;
 8002514:	4b13      	ldr	r3, [pc, #76]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2201      	movs	r2, #1
 800251a:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 800251c:	4b11      	ldr	r3, [pc, #68]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	4618      	mov	r0, r3
 8002524:	f007 ff9a 	bl	800a45c <HAL_UART_AbortReceive>
		break;
 8002528:	e015      	b.n	8002556 <Modbus_Protocal_Worker+0x1fe>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 800252a:	4b0e      	ldr	r3, [pc, #56]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002534:	b2db      	uxtb	r3, r3
 8002536:	2b20      	cmp	r3, #32
 8002538:	d10f      	bne.n	800255a <Modbus_Protocal_Worker+0x202>
			hModbus->TxCount=0;
 800253a:	4b0a      	ldr	r3, [pc, #40]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2200      	movs	r2, #0
 8002540:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 8002544:	4b07      	ldr	r3, [pc, #28]	; (8002564 <Modbus_Protocal_Worker+0x20c>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2201      	movs	r2, #1
 800254a:	761a      	strb	r2, [r3, #24]
		break;
 800254c:	e005      	b.n	800255a <Modbus_Protocal_Worker+0x202>
		break;
 800254e:	bf00      	nop
 8002550:	e004      	b.n	800255c <Modbus_Protocal_Worker+0x204>
		break;
 8002552:	bf00      	nop
 8002554:	e002      	b.n	800255c <Modbus_Protocal_Worker+0x204>
		break;
 8002556:	bf00      	nop
 8002558:	e000      	b.n	800255c <Modbus_Protocal_Worker+0x204>
		break;
 800255a:	bf00      	nop
}
 800255c:	bf00      	nop
 800255e:	3708      	adds	r7, #8
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	20000360 	.word	0x20000360

08002568 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 800256e:	4b1e      	ldr	r3, [pc, #120]	; (80025e8 <modbusWrite1Register+0x80>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	7e9b      	ldrb	r3, [r3, #26]
 8002574:	b29b      	uxth	r3, r3
 8002576:	021b      	lsls	r3, r3, #8
 8002578:	b29a      	uxth	r2, r3
 800257a:	4b1b      	ldr	r3, [pc, #108]	; (80025e8 <modbusWrite1Register+0x80>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	7edb      	ldrb	r3, [r3, #27]
 8002580:	b29b      	uxth	r3, r3
 8002582:	4413      	add	r3, r2
 8002584:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 8002586:	88fa      	ldrh	r2, [r7, #6]
 8002588:	4b17      	ldr	r3, [pc, #92]	; (80025e8 <modbusWrite1Register+0x80>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	429a      	cmp	r2, r3
 8002590:	d903      	bls.n	800259a <modbusWrite1Register+0x32>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8002592:	2002      	movs	r0, #2
 8002594:	f000 f8a4 	bl	80026e0 <ModbusErrorReply>
			 return;
 8002598:	e023      	b.n	80025e2 <modbusWrite1Register+0x7a>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 800259a:	4b13      	ldr	r3, [pc, #76]	; (80025e8 <modbusWrite1Register+0x80>)
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	4b12      	ldr	r3, [pc, #72]	; (80025e8 <modbusWrite1Register+0x80>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	6859      	ldr	r1, [r3, #4]
 80025a4:	88fb      	ldrh	r3, [r7, #6]
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	440b      	add	r3, r1
 80025aa:	7f12      	ldrb	r2, [r2, #28]
 80025ac:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 80025ae:	4b0e      	ldr	r3, [pc, #56]	; (80025e8 <modbusWrite1Register+0x80>)
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	4b0d      	ldr	r3, [pc, #52]	; (80025e8 <modbusWrite1Register+0x80>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	6859      	ldr	r1, [r3, #4]
 80025b8:	88fb      	ldrh	r3, [r7, #6]
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	440b      	add	r3, r1
 80025be:	7f52      	ldrb	r2, [r2, #29]
 80025c0:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 80025c2:	4b09      	ldr	r3, [pc, #36]	; (80025e8 <modbusWrite1Register+0x80>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f203 1045 	addw	r0, r3, #325	; 0x145
			hModbus->Rxframe,
 80025ca:	4b07      	ldr	r3, [pc, #28]	; (80025e8 <modbusWrite1Register+0x80>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	3319      	adds	r3, #25
	memcpy(hModbus->Txframe,
 80025d0:	2208      	movs	r2, #8
 80025d2:	4619      	mov	r1, r3
 80025d4:	f009 f856 	bl	800b684 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 80025d8:	4b03      	ldr	r3, [pc, #12]	; (80025e8 <modbusWrite1Register+0x80>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2205      	movs	r2, #5
 80025de:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271



}
 80025e2:	3708      	adds	r7, #8
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	20000360 	.word	0x20000360

080025ec <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 80025ec:	b590      	push	{r4, r7, lr}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 80025f2:	4b3a      	ldr	r3, [pc, #232]	; (80026dc <modbusRead1Register+0xf0>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	7f1b      	ldrb	r3, [r3, #28]
 80025f8:	b29b      	uxth	r3, r3
 80025fa:	021b      	lsls	r3, r3, #8
 80025fc:	b29a      	uxth	r2, r3
 80025fe:	4b37      	ldr	r3, [pc, #220]	; (80026dc <modbusRead1Register+0xf0>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	7f5b      	ldrb	r3, [r3, #29]
 8002604:	b29b      	uxth	r3, r3
 8002606:	4413      	add	r3, r2
 8002608:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 800260a:	4b34      	ldr	r3, [pc, #208]	; (80026dc <modbusRead1Register+0xf0>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	7e9b      	ldrb	r3, [r3, #26]
 8002610:	b29b      	uxth	r3, r3
 8002612:	021b      	lsls	r3, r3, #8
 8002614:	b29a      	uxth	r2, r3
 8002616:	4b31      	ldr	r3, [pc, #196]	; (80026dc <modbusRead1Register+0xf0>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	7edb      	ldrb	r3, [r3, #27]
 800261c:	b29b      	uxth	r3, r3
 800261e:	4413      	add	r3, r2
 8002620:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 8002622:	88fb      	ldrh	r3, [r7, #6]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d002      	beq.n	800262e <modbusRead1Register+0x42>
 8002628:	88fb      	ldrh	r3, [r7, #6]
 800262a:	2b7d      	cmp	r3, #125	; 0x7d
 800262c:	d903      	bls.n	8002636 <modbusRead1Register+0x4a>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 800262e:	2003      	movs	r0, #3
 8002630:	f000 f856 	bl	80026e0 <ModbusErrorReply>
		 return;
 8002634:	e04e      	b.n	80026d4 <modbusRead1Register+0xe8>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 8002636:	88ba      	ldrh	r2, [r7, #4]
 8002638:	4b28      	ldr	r3, [pc, #160]	; (80026dc <modbusRead1Register+0xf0>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	429a      	cmp	r2, r3
 8002640:	d808      	bhi.n	8002654 <modbusRead1Register+0x68>
 8002642:	88ba      	ldrh	r2, [r7, #4]
 8002644:	88fb      	ldrh	r3, [r7, #6]
 8002646:	4413      	add	r3, r2
 8002648:	461a      	mov	r2, r3
 800264a:	4b24      	ldr	r3, [pc, #144]	; (80026dc <modbusRead1Register+0xf0>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	429a      	cmp	r2, r3
 8002652:	d903      	bls.n	800265c <modbusRead1Register+0x70>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8002654:	2002      	movs	r0, #2
 8002656:	f000 f843 	bl	80026e0 <ModbusErrorReply>
		 return;
 800265a:	e03b      	b.n	80026d4 <modbusRead1Register+0xe8>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 800265c:	4b1f      	ldr	r3, [pc, #124]	; (80026dc <modbusRead1Register+0xf0>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2203      	movs	r2, #3
 8002662:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 8002666:	88fb      	ldrh	r3, [r7, #6]
 8002668:	b2da      	uxtb	r2, r3
 800266a:	4b1c      	ldr	r3, [pc, #112]	; (80026dc <modbusRead1Register+0xf0>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	0052      	lsls	r2, r2, #1
 8002670:	b2d2      	uxtb	r2, r2
 8002672:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 8002676:	2400      	movs	r4, #0
 8002678:	e020      	b.n	80026bc <modbusRead1Register+0xd0>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 800267a:	4b18      	ldr	r3, [pc, #96]	; (80026dc <modbusRead1Register+0xf0>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	685a      	ldr	r2, [r3, #4]
 8002680:	88bb      	ldrh	r3, [r7, #4]
 8002682:	4423      	add	r3, r4
 8002684:	005b      	lsls	r3, r3, #1
 8002686:	18d1      	adds	r1, r2, r3
 8002688:	4b14      	ldr	r3, [pc, #80]	; (80026dc <modbusRead1Register+0xf0>)
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	1c63      	adds	r3, r4, #1
 800268e:	005b      	lsls	r3, r3, #1
 8002690:	7849      	ldrb	r1, [r1, #1]
 8002692:	4413      	add	r3, r2
 8002694:	460a      	mov	r2, r1
 8002696:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 800269a:	4b10      	ldr	r3, [pc, #64]	; (80026dc <modbusRead1Register+0xf0>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	88bb      	ldrh	r3, [r7, #4]
 80026a2:	4423      	add	r3, r4
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	18d1      	adds	r1, r2, r3
 80026a8:	4b0c      	ldr	r3, [pc, #48]	; (80026dc <modbusRead1Register+0xf0>)
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	0063      	lsls	r3, r4, #1
 80026ae:	3303      	adds	r3, #3
 80026b0:	7809      	ldrb	r1, [r1, #0]
 80026b2:	4413      	add	r3, r2
 80026b4:	460a      	mov	r2, r1
 80026b6:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	for(i=0; i<numberOfDataToRead;i++)
 80026ba:	3401      	adds	r4, #1
 80026bc:	88fb      	ldrh	r3, [r7, #6]
 80026be:	429c      	cmp	r4, r3
 80026c0:	dbdb      	blt.n	800267a <modbusRead1Register+0x8e>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 80026c2:	88fb      	ldrh	r3, [r7, #6]
 80026c4:	3301      	adds	r3, #1
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	4b04      	ldr	r3, [pc, #16]	; (80026dc <modbusRead1Register+0xf0>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	0052      	lsls	r2, r2, #1
 80026ce:	b2d2      	uxtb	r2, r2
 80026d0:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 80026d4:	370c      	adds	r7, #12
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd90      	pop	{r4, r7, pc}
 80026da:	bf00      	nop
 80026dc:	20000360 	.word	0x20000360

080026e0 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	4603      	mov	r3, r0
 80026e8:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register | 0x80;
 80026ea:	4b0a      	ldr	r3, [pc, #40]	; (8002714 <ModbusErrorReply+0x34>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	2283      	movs	r2, #131	; 0x83
 80026f0:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = Errorcode;
 80026f4:	4b07      	ldr	r3, [pc, #28]	; (8002714 <ModbusErrorReply+0x34>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	79fa      	ldrb	r2, [r7, #7]
 80026fa:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	hModbus->TxCount = 2;
 80026fe:	4b05      	ldr	r3, [pc, #20]	; (8002714 <ModbusErrorReply+0x34>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2202      	movs	r2, #2
 8002704:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
}
 8002708:	bf00      	nop
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr
 8002714:	20000360 	.word	0x20000360

08002718 <Modbus_frame_response>:

void Modbus_frame_response()
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 800271c:	4b09      	ldr	r3, [pc, #36]	; (8002744 <Modbus_frame_response+0x2c>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	7e5b      	ldrb	r3, [r3, #25]
 8002722:	2b03      	cmp	r3, #3
 8002724:	d004      	beq.n	8002730 <Modbus_frame_response+0x18>
 8002726:	2b06      	cmp	r3, #6
 8002728:	d105      	bne.n	8002736 <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 800272a:	f7ff ff1d 	bl	8002568 <modbusWrite1Register>
		break;
 800272e:	e006      	b.n	800273e <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8002730:	f7ff ff5c 	bl	80025ec <modbusRead1Register>
		break;
 8002734:	e003      	b.n	800273e <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 8002736:	2001      	movs	r0, #1
 8002738:	f7ff ffd2 	bl	80026e0 <ModbusErrorReply>
		break;
 800273c:	bf00      	nop

	}
}
 800273e:	bf00      	nop
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	20000360 	.word	0x20000360

08002748 <Modbus_Emission>:

void Modbus_Emission()
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 800274e:	4b3d      	ldr	r3, [pc, #244]	; (8002844 <Modbus_Emission+0xfc>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002758:	b2db      	uxtb	r3, r3
 800275a:	2b20      	cmp	r3, #32
 800275c:	d15e      	bne.n	800281c <Modbus_Emission+0xd4>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 800275e:	4b39      	ldr	r3, [pc, #228]	; (8002844 <Modbus_Emission+0xfc>)
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	4b38      	ldr	r3, [pc, #224]	; (8002844 <Modbus_Emission+0xfc>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	7812      	ldrb	r2, [r2, #0]
 8002768:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 800276c:	4b35      	ldr	r3, [pc, #212]	; (8002844 <Modbus_Emission+0xfc>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
		memcpy
 8002774:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8002776:	4b33      	ldr	r3, [pc, #204]	; (8002844 <Modbus_Emission+0xfc>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f203 1145 	addw	r1, r3, #325	; 0x145
				hModbus->TxCount
 800277e:	4b31      	ldr	r3, [pc, #196]	; (8002844 <Modbus_Emission+0xfc>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
		memcpy
 8002786:	461a      	mov	r2, r3
 8002788:	f008 ff7c 	bl	800b684 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 800278c:	4b2d      	ldr	r3, [pc, #180]	; (8002844 <Modbus_Emission+0xfc>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 8002794:	b29a      	uxth	r2, r3
 8002796:	4b2b      	ldr	r3, [pc, #172]	; (8002844 <Modbus_Emission+0xfc>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	3203      	adds	r2, #3
 800279c:	b292      	uxth	r2, r2
 800279e:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80027a2:	4b28      	ldr	r3, [pc, #160]	; (8002844 <Modbus_Emission+0xfc>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f503 7269 	add.w	r2, r3, #932	; 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 80027aa:	4b26      	ldr	r3, [pc, #152]	; (8002844 <Modbus_Emission+0xfc>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80027b2:	3b02      	subs	r3, #2
 80027b4:	4619      	mov	r1, r3
 80027b6:	4610      	mov	r0, r2
 80027b8:	f7ff fd98 	bl	80022ec <CRC16>
 80027bc:	4603      	mov	r3, r0
 80027be:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 80027c0:	4b20      	ldr	r3, [pc, #128]	; (8002844 <Modbus_Emission+0xfc>)
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	4b1f      	ldr	r3, [pc, #124]	; (8002844 <Modbus_Emission+0xfc>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80027cc:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 80027ce:	7939      	ldrb	r1, [r7, #4]
 80027d0:	4413      	add	r3, r2
 80027d2:	460a      	mov	r2, r1
 80027d4:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 80027d8:	4b1a      	ldr	r3, [pc, #104]	; (8002844 <Modbus_Emission+0xfc>)
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	4b19      	ldr	r3, [pc, #100]	; (8002844 <Modbus_Emission+0xfc>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80027e4:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 80027e6:	7979      	ldrb	r1, [r7, #5]
 80027e8:	4413      	add	r3, r2
 80027ea:	460a      	mov	r2, r1
 80027ec:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80027f0:	4b14      	ldr	r3, [pc, #80]	; (8002844 <Modbus_Emission+0xfc>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	2b20      	cmp	r3, #32
 80027fe:	d10d      	bne.n	800281c <Modbus_Emission+0xd4>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8002800:	4b10      	ldr	r3, [pc, #64]	; (8002844 <Modbus_Emission+0xfc>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8002806:	4b0f      	ldr	r3, [pc, #60]	; (8002844 <Modbus_Emission+0xfc>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f503 7169 	add.w	r1, r3, #932	; 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 800280e:	4b0d      	ldr	r3, [pc, #52]	; (8002844 <Modbus_Emission+0xfc>)
 8002810:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8002812:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8002816:	461a      	mov	r2, r3
 8002818:	f007 fda2 	bl	800a360 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 800281c:	4b09      	ldr	r3, [pc, #36]	; (8002844 <Modbus_Emission+0xfc>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	2200      	movs	r2, #0
 8002822:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8002824:	4b07      	ldr	r3, [pc, #28]	; (8002844 <Modbus_Emission+0xfc>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2200      	movs	r2, #0
 800282a:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev =0;
 800282c:	4b05      	ldr	r3, [pc, #20]	; (8002844 <Modbus_Emission+0xfc>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2200      	movs	r2, #0
 8002832:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus= Modbus_state_Emission;
 8002834:	4b03      	ldr	r3, [pc, #12]	; (8002844 <Modbus_Emission+0xfc>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2202      	movs	r2, #2
 800283a:	761a      	strb	r2, [r3, #24]
}
 800283c:	bf00      	nop
 800283e:	3708      	adds	r7, #8
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	20000360 	.word	0x20000360

08002848 <QuinticTraj_PreCal>:
		}
	}
}

void QuinticTraj_PreCal(int16_t start_pos, int16_t final_pos, Traj* trajectory)
{
 8002848:	b5b0      	push	{r4, r5, r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af00      	add	r7, sp, #0
 800284e:	4603      	mov	r3, r0
 8002850:	603a      	str	r2, [r7, #0]
 8002852:	80fb      	strh	r3, [r7, #6]
 8002854:	460b      	mov	r3, r1
 8002856:	80bb      	strh	r3, [r7, #4]
	if (start_pos != final_pos)
 8002858:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800285c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002860:	429a      	cmp	r2, r3
 8002862:	d07d      	beq.n	8002960 <QuinticTraj_PreCal+0x118>
	{
		float s = final_pos - start_pos;
 8002864:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002868:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	ee07 3a90 	vmov	s15, r3
 8002872:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002876:	edc7 7a05 	vstr	s15, [r7, #20]

		trajectory->t_acc = 0;
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	f04f 0200 	mov.w	r2, #0
 8002880:	605a      	str	r2, [r3, #4]
		float t_total_v = (15.0*fabs(s))/v_max;
 8002882:	edd7 7a05 	vldr	s15, [r7, #20]
 8002886:	eef0 7ae7 	vabs.f32	s15, s15
 800288a:	ee17 0a90 	vmov	r0, s15
 800288e:	f7fd fe07 	bl	80004a0 <__aeabi_f2d>
 8002892:	f04f 0200 	mov.w	r2, #0
 8002896:	4b36      	ldr	r3, [pc, #216]	; (8002970 <QuinticTraj_PreCal+0x128>)
 8002898:	f7fd fe5a 	bl	8000550 <__aeabi_dmul>
 800289c:	4602      	mov	r2, r0
 800289e:	460b      	mov	r3, r1
 80028a0:	4614      	mov	r4, r2
 80028a2:	461d      	mov	r5, r3
 80028a4:	4b33      	ldr	r3, [pc, #204]	; (8002974 <QuinticTraj_PreCal+0x12c>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f7fd fdf9 	bl	80004a0 <__aeabi_f2d>
 80028ae:	4602      	mov	r2, r0
 80028b0:	460b      	mov	r3, r1
 80028b2:	4620      	mov	r0, r4
 80028b4:	4629      	mov	r1, r5
 80028b6:	f7fd ff75 	bl	80007a4 <__aeabi_ddiv>
 80028ba:	4602      	mov	r2, r0
 80028bc:	460b      	mov	r3, r1
 80028be:	4610      	mov	r0, r2
 80028c0:	4619      	mov	r1, r3
 80028c2:	f7fe f8f5 	bl	8000ab0 <__aeabi_d2f>
 80028c6:	4603      	mov	r3, r0
 80028c8:	613b      	str	r3, [r7, #16]
		float t_total_a = 0.5*sqrt((40*sqrt(3)*fabs(s))/(3*a));
 80028ca:	edd7 7a05 	vldr	s15, [r7, #20]
 80028ce:	eef0 7ae7 	vabs.f32	s15, s15
 80028d2:	ee17 0a90 	vmov	r0, s15
 80028d6:	f7fd fde3 	bl	80004a0 <__aeabi_f2d>
 80028da:	a323      	add	r3, pc, #140	; (adr r3, 8002968 <QuinticTraj_PreCal+0x120>)
 80028dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e0:	f7fd fe36 	bl	8000550 <__aeabi_dmul>
 80028e4:	4602      	mov	r2, r0
 80028e6:	460b      	mov	r3, r1
 80028e8:	4614      	mov	r4, r2
 80028ea:	461d      	mov	r5, r3
 80028ec:	4b22      	ldr	r3, [pc, #136]	; (8002978 <QuinticTraj_PreCal+0x130>)
 80028ee:	edd3 7a00 	vldr	s15, [r3]
 80028f2:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80028f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028fa:	ee17 0a90 	vmov	r0, s15
 80028fe:	f7fd fdcf 	bl	80004a0 <__aeabi_f2d>
 8002902:	4602      	mov	r2, r0
 8002904:	460b      	mov	r3, r1
 8002906:	4620      	mov	r0, r4
 8002908:	4629      	mov	r1, r5
 800290a:	f7fd ff4b 	bl	80007a4 <__aeabi_ddiv>
 800290e:	4602      	mov	r2, r0
 8002910:	460b      	mov	r3, r1
 8002912:	ec43 2b17 	vmov	d7, r2, r3
 8002916:	eeb0 0a47 	vmov.f32	s0, s14
 800291a:	eef0 0a67 	vmov.f32	s1, s15
 800291e:	f008 ff39 	bl	800b794 <sqrt>
 8002922:	ec51 0b10 	vmov	r0, r1, d0
 8002926:	f04f 0200 	mov.w	r2, #0
 800292a:	4b14      	ldr	r3, [pc, #80]	; (800297c <QuinticTraj_PreCal+0x134>)
 800292c:	f7fd fe10 	bl	8000550 <__aeabi_dmul>
 8002930:	4602      	mov	r2, r0
 8002932:	460b      	mov	r3, r1
 8002934:	4610      	mov	r0, r2
 8002936:	4619      	mov	r1, r3
 8002938:	f7fe f8ba 	bl	8000ab0 <__aeabi_d2f>
 800293c:	4603      	mov	r3, r0
 800293e:	60fb      	str	r3, [r7, #12]

		if(t_total_v > t_total_a)
 8002940:	ed97 7a04 	vldr	s14, [r7, #16]
 8002944:	edd7 7a03 	vldr	s15, [r7, #12]
 8002948:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800294c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002950:	dd03      	ble.n	800295a <QuinticTraj_PreCal+0x112>
		{
			trajectory->t_total = t_total_v;
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	601a      	str	r2, [r3, #0]
		else
		{
			trajectory->t_total = t_total_a;
		}
	}
}
 8002958:	e002      	b.n	8002960 <QuinticTraj_PreCal+0x118>
			trajectory->t_total = t_total_a;
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	68fa      	ldr	r2, [r7, #12]
 800295e:	601a      	str	r2, [r3, #0]
}
 8002960:	bf00      	nop
 8002962:	3718      	adds	r7, #24
 8002964:	46bd      	mov	sp, r7
 8002966:	bdb0      	pop	{r4, r5, r7, pc}
 8002968:	d1372fea 	.word	0xd1372fea
 800296c:	4051520c 	.word	0x4051520c
 8002970:	402e0000 	.word	0x402e0000
 8002974:	20000208 	.word	0x20000208
 8002978:	2000020c 	.word	0x2000020c
 800297c:	3fe00000 	.word	0x3fe00000

08002980 <QuinticTraj_GetState>:

void QuinticTraj_GetState(int16_t start_pos, int16_t final_pos, Traj* trajectory, uint32_t t_us)
{
 8002980:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002984:	b08c      	sub	sp, #48	; 0x30
 8002986:	af00      	add	r7, sp, #0
 8002988:	60ba      	str	r2, [r7, #8]
 800298a:	607b      	str	r3, [r7, #4]
 800298c:	4603      	mov	r3, r0
 800298e:	81fb      	strh	r3, [r7, #14]
 8002990:	460b      	mov	r3, r1
 8002992:	81bb      	strh	r3, [r7, #12]
	if (start_pos != final_pos)
 8002994:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002998:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800299c:	429a      	cmp	r2, r3
 800299e:	f000 81da 	beq.w	8002d56 <QuinticTraj_GetState+0x3d6>
	{
		float t = t_us/1000000.0;
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f7fd fd5a 	bl	800045c <__aeabi_ui2d>
 80029a8:	a3f8      	add	r3, pc, #992	; (adr r3, 8002d8c <QuinticTraj_GetState+0x40c>)
 80029aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ae:	f7fd fef9 	bl	80007a4 <__aeabi_ddiv>
 80029b2:	4602      	mov	r2, r0
 80029b4:	460b      	mov	r3, r1
 80029b6:	4610      	mov	r0, r2
 80029b8:	4619      	mov	r1, r3
 80029ba:	f7fe f879 	bl	8000ab0 <__aeabi_d2f>
 80029be:	4603      	mov	r3, r0
 80029c0:	62fb      	str	r3, [r7, #44]	; 0x2c

		float t_total = trajectory->t_total;
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	62bb      	str	r3, [r7, #40]	; 0x28
		float s = final_pos - start_pos;
 80029c8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80029cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	ee07 3a90 	vmov	s15, r3
 80029d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029da:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

		float C5 = 6*s/pow(t_total,5);
 80029de:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80029e2:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 80029e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029ea:	ee17 0a90 	vmov	r0, s15
 80029ee:	f7fd fd57 	bl	80004a0 <__aeabi_f2d>
 80029f2:	4604      	mov	r4, r0
 80029f4:	460d      	mov	r5, r1
 80029f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029f8:	f7fd fd52 	bl	80004a0 <__aeabi_f2d>
 80029fc:	4602      	mov	r2, r0
 80029fe:	460b      	mov	r3, r1
 8002a00:	ed9f 1bd7 	vldr	d1, [pc, #860]	; 8002d60 <QuinticTraj_GetState+0x3e0>
 8002a04:	ec43 2b10 	vmov	d0, r2, r3
 8002a08:	f008 fe54 	bl	800b6b4 <pow>
 8002a0c:	ec53 2b10 	vmov	r2, r3, d0
 8002a10:	4620      	mov	r0, r4
 8002a12:	4629      	mov	r1, r5
 8002a14:	f7fd fec6 	bl	80007a4 <__aeabi_ddiv>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	460b      	mov	r3, r1
 8002a1c:	4610      	mov	r0, r2
 8002a1e:	4619      	mov	r1, r3
 8002a20:	f7fe f846 	bl	8000ab0 <__aeabi_d2f>
 8002a24:	4603      	mov	r3, r0
 8002a26:	623b      	str	r3, [r7, #32]
		float C4 = -15*s/pow(t_total,4);
 8002a28:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002a2c:	eeba 7a0e 	vmov.f32	s14, #174	; 0xc1700000 -15.0
 8002a30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a34:	ee17 0a90 	vmov	r0, s15
 8002a38:	f7fd fd32 	bl	80004a0 <__aeabi_f2d>
 8002a3c:	4604      	mov	r4, r0
 8002a3e:	460d      	mov	r5, r1
 8002a40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a42:	f7fd fd2d 	bl	80004a0 <__aeabi_f2d>
 8002a46:	4602      	mov	r2, r0
 8002a48:	460b      	mov	r3, r1
 8002a4a:	ed9f 1bc7 	vldr	d1, [pc, #796]	; 8002d68 <QuinticTraj_GetState+0x3e8>
 8002a4e:	ec43 2b10 	vmov	d0, r2, r3
 8002a52:	f008 fe2f 	bl	800b6b4 <pow>
 8002a56:	ec53 2b10 	vmov	r2, r3, d0
 8002a5a:	4620      	mov	r0, r4
 8002a5c:	4629      	mov	r1, r5
 8002a5e:	f7fd fea1 	bl	80007a4 <__aeabi_ddiv>
 8002a62:	4602      	mov	r2, r0
 8002a64:	460b      	mov	r3, r1
 8002a66:	4610      	mov	r0, r2
 8002a68:	4619      	mov	r1, r3
 8002a6a:	f7fe f821 	bl	8000ab0 <__aeabi_d2f>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	61fb      	str	r3, [r7, #28]
		float C3 = 10*s/pow(t_total,3);
 8002a72:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002a76:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002a7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a7e:	ee17 0a90 	vmov	r0, s15
 8002a82:	f7fd fd0d 	bl	80004a0 <__aeabi_f2d>
 8002a86:	4604      	mov	r4, r0
 8002a88:	460d      	mov	r5, r1
 8002a8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a8c:	f7fd fd08 	bl	80004a0 <__aeabi_f2d>
 8002a90:	4602      	mov	r2, r0
 8002a92:	460b      	mov	r3, r1
 8002a94:	ed9f 1bb6 	vldr	d1, [pc, #728]	; 8002d70 <QuinticTraj_GetState+0x3f0>
 8002a98:	ec43 2b10 	vmov	d0, r2, r3
 8002a9c:	f008 fe0a 	bl	800b6b4 <pow>
 8002aa0:	ec53 2b10 	vmov	r2, r3, d0
 8002aa4:	4620      	mov	r0, r4
 8002aa6:	4629      	mov	r1, r5
 8002aa8:	f7fd fe7c 	bl	80007a4 <__aeabi_ddiv>
 8002aac:	4602      	mov	r2, r0
 8002aae:	460b      	mov	r3, r1
 8002ab0:	4610      	mov	r0, r2
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	f7fd fffc 	bl	8000ab0 <__aeabi_d2f>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	61bb      	str	r3, [r7, #24]
		float C0 = start_pos;
 8002abc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ac0:	ee07 3a90 	vmov	s15, r3
 8002ac4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ac8:	edc7 7a05 	vstr	s15, [r7, #20]

		q_des = C5*pow(t,5) + C4*pow(t,4) + C3*pow(t,3) + C0;
 8002acc:	6a38      	ldr	r0, [r7, #32]
 8002ace:	f7fd fce7 	bl	80004a0 <__aeabi_f2d>
 8002ad2:	4604      	mov	r4, r0
 8002ad4:	460d      	mov	r5, r1
 8002ad6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002ad8:	f7fd fce2 	bl	80004a0 <__aeabi_f2d>
 8002adc:	4602      	mov	r2, r0
 8002ade:	460b      	mov	r3, r1
 8002ae0:	ed9f 1b9f 	vldr	d1, [pc, #636]	; 8002d60 <QuinticTraj_GetState+0x3e0>
 8002ae4:	ec43 2b10 	vmov	d0, r2, r3
 8002ae8:	f008 fde4 	bl	800b6b4 <pow>
 8002aec:	ec53 2b10 	vmov	r2, r3, d0
 8002af0:	4620      	mov	r0, r4
 8002af2:	4629      	mov	r1, r5
 8002af4:	f7fd fd2c 	bl	8000550 <__aeabi_dmul>
 8002af8:	4602      	mov	r2, r0
 8002afa:	460b      	mov	r3, r1
 8002afc:	4690      	mov	r8, r2
 8002afe:	4699      	mov	r9, r3
 8002b00:	69f8      	ldr	r0, [r7, #28]
 8002b02:	f7fd fccd 	bl	80004a0 <__aeabi_f2d>
 8002b06:	4604      	mov	r4, r0
 8002b08:	460d      	mov	r5, r1
 8002b0a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002b0c:	f7fd fcc8 	bl	80004a0 <__aeabi_f2d>
 8002b10:	4602      	mov	r2, r0
 8002b12:	460b      	mov	r3, r1
 8002b14:	ed9f 1b94 	vldr	d1, [pc, #592]	; 8002d68 <QuinticTraj_GetState+0x3e8>
 8002b18:	ec43 2b10 	vmov	d0, r2, r3
 8002b1c:	f008 fdca 	bl	800b6b4 <pow>
 8002b20:	ec53 2b10 	vmov	r2, r3, d0
 8002b24:	4620      	mov	r0, r4
 8002b26:	4629      	mov	r1, r5
 8002b28:	f7fd fd12 	bl	8000550 <__aeabi_dmul>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	460b      	mov	r3, r1
 8002b30:	4640      	mov	r0, r8
 8002b32:	4649      	mov	r1, r9
 8002b34:	f7fd fb56 	bl	80001e4 <__adddf3>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	460b      	mov	r3, r1
 8002b3c:	4690      	mov	r8, r2
 8002b3e:	4699      	mov	r9, r3
 8002b40:	69b8      	ldr	r0, [r7, #24]
 8002b42:	f7fd fcad 	bl	80004a0 <__aeabi_f2d>
 8002b46:	4604      	mov	r4, r0
 8002b48:	460d      	mov	r5, r1
 8002b4a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002b4c:	f7fd fca8 	bl	80004a0 <__aeabi_f2d>
 8002b50:	4602      	mov	r2, r0
 8002b52:	460b      	mov	r3, r1
 8002b54:	ed9f 1b86 	vldr	d1, [pc, #536]	; 8002d70 <QuinticTraj_GetState+0x3f0>
 8002b58:	ec43 2b10 	vmov	d0, r2, r3
 8002b5c:	f008 fdaa 	bl	800b6b4 <pow>
 8002b60:	ec53 2b10 	vmov	r2, r3, d0
 8002b64:	4620      	mov	r0, r4
 8002b66:	4629      	mov	r1, r5
 8002b68:	f7fd fcf2 	bl	8000550 <__aeabi_dmul>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	460b      	mov	r3, r1
 8002b70:	4640      	mov	r0, r8
 8002b72:	4649      	mov	r1, r9
 8002b74:	f7fd fb36 	bl	80001e4 <__adddf3>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	460b      	mov	r3, r1
 8002b7c:	4614      	mov	r4, r2
 8002b7e:	461d      	mov	r5, r3
 8002b80:	6978      	ldr	r0, [r7, #20]
 8002b82:	f7fd fc8d 	bl	80004a0 <__aeabi_f2d>
 8002b86:	4602      	mov	r2, r0
 8002b88:	460b      	mov	r3, r1
 8002b8a:	4620      	mov	r0, r4
 8002b8c:	4629      	mov	r1, r5
 8002b8e:	f7fd fb29 	bl	80001e4 <__adddf3>
 8002b92:	4602      	mov	r2, r0
 8002b94:	460b      	mov	r3, r1
 8002b96:	4610      	mov	r0, r2
 8002b98:	4619      	mov	r1, r3
 8002b9a:	f7fd ff89 	bl	8000ab0 <__aeabi_d2f>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	4a77      	ldr	r2, [pc, #476]	; (8002d80 <QuinticTraj_GetState+0x400>)
 8002ba2:	6013      	str	r3, [r2, #0]
		qdot_des = 5*C5*pow(t,4) + 4*C4*pow(t,3) + 3*C3*pow(t,2);
 8002ba4:	edd7 7a08 	vldr	s15, [r7, #32]
 8002ba8:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002bac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bb0:	ee17 0a90 	vmov	r0, s15
 8002bb4:	f7fd fc74 	bl	80004a0 <__aeabi_f2d>
 8002bb8:	4604      	mov	r4, r0
 8002bba:	460d      	mov	r5, r1
 8002bbc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002bbe:	f7fd fc6f 	bl	80004a0 <__aeabi_f2d>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	ed9f 1b68 	vldr	d1, [pc, #416]	; 8002d68 <QuinticTraj_GetState+0x3e8>
 8002bca:	ec43 2b10 	vmov	d0, r2, r3
 8002bce:	f008 fd71 	bl	800b6b4 <pow>
 8002bd2:	ec53 2b10 	vmov	r2, r3, d0
 8002bd6:	4620      	mov	r0, r4
 8002bd8:	4629      	mov	r1, r5
 8002bda:	f7fd fcb9 	bl	8000550 <__aeabi_dmul>
 8002bde:	4602      	mov	r2, r0
 8002be0:	460b      	mov	r3, r1
 8002be2:	4690      	mov	r8, r2
 8002be4:	4699      	mov	r9, r3
 8002be6:	edd7 7a07 	vldr	s15, [r7, #28]
 8002bea:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002bee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bf2:	ee17 0a90 	vmov	r0, s15
 8002bf6:	f7fd fc53 	bl	80004a0 <__aeabi_f2d>
 8002bfa:	4604      	mov	r4, r0
 8002bfc:	460d      	mov	r5, r1
 8002bfe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002c00:	f7fd fc4e 	bl	80004a0 <__aeabi_f2d>
 8002c04:	4602      	mov	r2, r0
 8002c06:	460b      	mov	r3, r1
 8002c08:	ed9f 1b59 	vldr	d1, [pc, #356]	; 8002d70 <QuinticTraj_GetState+0x3f0>
 8002c0c:	ec43 2b10 	vmov	d0, r2, r3
 8002c10:	f008 fd50 	bl	800b6b4 <pow>
 8002c14:	ec53 2b10 	vmov	r2, r3, d0
 8002c18:	4620      	mov	r0, r4
 8002c1a:	4629      	mov	r1, r5
 8002c1c:	f7fd fc98 	bl	8000550 <__aeabi_dmul>
 8002c20:	4602      	mov	r2, r0
 8002c22:	460b      	mov	r3, r1
 8002c24:	4640      	mov	r0, r8
 8002c26:	4649      	mov	r1, r9
 8002c28:	f7fd fadc 	bl	80001e4 <__adddf3>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	460b      	mov	r3, r1
 8002c30:	4690      	mov	r8, r2
 8002c32:	4699      	mov	r9, r3
 8002c34:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c38:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8002c3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c40:	ee17 0a90 	vmov	r0, s15
 8002c44:	f7fd fc2c 	bl	80004a0 <__aeabi_f2d>
 8002c48:	4604      	mov	r4, r0
 8002c4a:	460d      	mov	r5, r1
 8002c4c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002c4e:	f7fd fc27 	bl	80004a0 <__aeabi_f2d>
 8002c52:	4602      	mov	r2, r0
 8002c54:	460b      	mov	r3, r1
 8002c56:	ed9f 1b48 	vldr	d1, [pc, #288]	; 8002d78 <QuinticTraj_GetState+0x3f8>
 8002c5a:	ec43 2b10 	vmov	d0, r2, r3
 8002c5e:	f008 fd29 	bl	800b6b4 <pow>
 8002c62:	ec53 2b10 	vmov	r2, r3, d0
 8002c66:	4620      	mov	r0, r4
 8002c68:	4629      	mov	r1, r5
 8002c6a:	f7fd fc71 	bl	8000550 <__aeabi_dmul>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	460b      	mov	r3, r1
 8002c72:	4640      	mov	r0, r8
 8002c74:	4649      	mov	r1, r9
 8002c76:	f7fd fab5 	bl	80001e4 <__adddf3>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	4610      	mov	r0, r2
 8002c80:	4619      	mov	r1, r3
 8002c82:	f7fd ff15 	bl	8000ab0 <__aeabi_d2f>
 8002c86:	4603      	mov	r3, r0
 8002c88:	4a3e      	ldr	r2, [pc, #248]	; (8002d84 <QuinticTraj_GetState+0x404>)
 8002c8a:	6013      	str	r3, [r2, #0]
		qddot_des = 20*C5*pow(t,3) + 12*C4*pow(t,2) + 6*C3*t;
 8002c8c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c90:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002c94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c98:	ee17 0a90 	vmov	r0, s15
 8002c9c:	f7fd fc00 	bl	80004a0 <__aeabi_f2d>
 8002ca0:	4604      	mov	r4, r0
 8002ca2:	460d      	mov	r5, r1
 8002ca4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002ca6:	f7fd fbfb 	bl	80004a0 <__aeabi_f2d>
 8002caa:	4602      	mov	r2, r0
 8002cac:	460b      	mov	r3, r1
 8002cae:	ed9f 1b30 	vldr	d1, [pc, #192]	; 8002d70 <QuinticTraj_GetState+0x3f0>
 8002cb2:	ec43 2b10 	vmov	d0, r2, r3
 8002cb6:	f008 fcfd 	bl	800b6b4 <pow>
 8002cba:	ec53 2b10 	vmov	r2, r3, d0
 8002cbe:	4620      	mov	r0, r4
 8002cc0:	4629      	mov	r1, r5
 8002cc2:	f7fd fc45 	bl	8000550 <__aeabi_dmul>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	460b      	mov	r3, r1
 8002cca:	4690      	mov	r8, r2
 8002ccc:	4699      	mov	r9, r3
 8002cce:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cd2:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 8002cd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cda:	ee17 0a90 	vmov	r0, s15
 8002cde:	f7fd fbdf 	bl	80004a0 <__aeabi_f2d>
 8002ce2:	4604      	mov	r4, r0
 8002ce4:	460d      	mov	r5, r1
 8002ce6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002ce8:	f7fd fbda 	bl	80004a0 <__aeabi_f2d>
 8002cec:	4602      	mov	r2, r0
 8002cee:	460b      	mov	r3, r1
 8002cf0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8002d78 <QuinticTraj_GetState+0x3f8>
 8002cf4:	ec43 2b10 	vmov	d0, r2, r3
 8002cf8:	f008 fcdc 	bl	800b6b4 <pow>
 8002cfc:	ec53 2b10 	vmov	r2, r3, d0
 8002d00:	4620      	mov	r0, r4
 8002d02:	4629      	mov	r1, r5
 8002d04:	f7fd fc24 	bl	8000550 <__aeabi_dmul>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	4640      	mov	r0, r8
 8002d0e:	4649      	mov	r1, r9
 8002d10:	f7fd fa68 	bl	80001e4 <__adddf3>
 8002d14:	4602      	mov	r2, r0
 8002d16:	460b      	mov	r3, r1
 8002d18:	4614      	mov	r4, r2
 8002d1a:	461d      	mov	r5, r3
 8002d1c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d20:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8002d24:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002d28:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002d2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d30:	ee17 0a90 	vmov	r0, s15
 8002d34:	f7fd fbb4 	bl	80004a0 <__aeabi_f2d>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	460b      	mov	r3, r1
 8002d3c:	4620      	mov	r0, r4
 8002d3e:	4629      	mov	r1, r5
 8002d40:	f7fd fa50 	bl	80001e4 <__adddf3>
 8002d44:	4602      	mov	r2, r0
 8002d46:	460b      	mov	r3, r1
 8002d48:	4610      	mov	r0, r2
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	f7fd feb0 	bl	8000ab0 <__aeabi_d2f>
 8002d50:	4603      	mov	r3, r0
 8002d52:	4a0d      	ldr	r2, [pc, #52]	; (8002d88 <QuinticTraj_GetState+0x408>)
 8002d54:	6013      	str	r3, [r2, #0]
	}
}
 8002d56:	bf00      	nop
 8002d58:	3730      	adds	r7, #48	; 0x30
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002d60:	00000000 	.word	0x00000000
 8002d64:	40140000 	.word	0x40140000
 8002d68:	00000000 	.word	0x00000000
 8002d6c:	40100000 	.word	0x40100000
 8002d70:	00000000 	.word	0x00000000
 8002d74:	40080000 	.word	0x40080000
 8002d78:	00000000 	.word	0x00000000
 8002d7c:	40000000 	.word	0x40000000
 8002d80:	20000890 	.word	0x20000890
 8002d84:	20000894 	.word	0x20000894
 8002d88:	20000898 	.word	0x20000898
 8002d8c:	00000000 	.word	0x00000000
 8002d90:	412e8480 	.word	0x412e8480

08002d94 <swap>:
  30, 40,
  50, 40
};

void swap(float* a, float* b)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b085      	sub	sp, #20
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
	float temp = *a;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	60fb      	str	r3, [r7, #12]
	*a = *b;
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	601a      	str	r2, [r3, #0]
	*b = temp;
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	68fa      	ldr	r2, [r7, #12]
 8002db0:	601a      	str	r2, [r3, #0]
}
 8002db2:	bf00      	nop
 8002db4:	3714      	adds	r7, #20
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
	...

08002dc0 <SetTwoPointsForCalibrate>:

void SetTwoPointsForCalibrate(float* x0, float* y0, float* x1, float* y1, uint8_t trayNumber) // 0->Pick, 1->Place
{
 8002dc0:	b5b0      	push	{r4, r5, r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	60b9      	str	r1, [r7, #8]
 8002dca:	607a      	str	r2, [r7, #4]
 8002dcc:	603b      	str	r3, [r7, #0]
	if(*y0 > *y1){swap(x0, x1); swap(y0, y1);}
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	ed93 7a00 	vldr	s14, [r3]
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	edd3 7a00 	vldr	s15, [r3]
 8002dda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002dde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002de2:	dd08      	ble.n	8002df6 <SetTwoPointsForCalibrate+0x36>
 8002de4:	6879      	ldr	r1, [r7, #4]
 8002de6:	68f8      	ldr	r0, [r7, #12]
 8002de8:	f7ff ffd4 	bl	8002d94 <swap>
 8002dec:	6839      	ldr	r1, [r7, #0]
 8002dee:	68b8      	ldr	r0, [r7, #8]
 8002df0:	f7ff ffd0 	bl	8002d94 <swap>
 8002df4:	e01d      	b.n	8002e32 <SetTwoPointsForCalibrate+0x72>
	else if(*y0 == *y1)
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	ed93 7a00 	vldr	s14, [r3]
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	edd3 7a00 	vldr	s15, [r3]
 8002e02:	eeb4 7a67 	vcmp.f32	s14, s15
 8002e06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e0a:	d112      	bne.n	8002e32 <SetTwoPointsForCalibrate+0x72>
	{
		if (*x0 > *x1){swap(x0, x1); swap(y0, y1);}
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	ed93 7a00 	vldr	s14, [r3]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	edd3 7a00 	vldr	s15, [r3]
 8002e18:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e20:	dd07      	ble.n	8002e32 <SetTwoPointsForCalibrate+0x72>
 8002e22:	6879      	ldr	r1, [r7, #4]
 8002e24:	68f8      	ldr	r0, [r7, #12]
 8002e26:	f7ff ffb5 	bl	8002d94 <swap>
 8002e2a:	6839      	ldr	r1, [r7, #0]
 8002e2c:	68b8      	ldr	r0, [r7, #8]
 8002e2e:	f7ff ffb1 	bl	8002d94 <swap>
	}

	rotationAngleRadian = atan2(50, 60) - atan2(*y1 - *y0, *x1 - *x0);
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	ed93 7a00 	vldr	s14, [r3]
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	edd3 7a00 	vldr	s15, [r3]
 8002e3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e42:	ee17 0a90 	vmov	r0, s15
 8002e46:	f7fd fb2b 	bl	80004a0 <__aeabi_f2d>
 8002e4a:	4604      	mov	r4, r0
 8002e4c:	460d      	mov	r5, r1
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	ed93 7a00 	vldr	s14, [r3]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	edd3 7a00 	vldr	s15, [r3]
 8002e5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e5e:	ee17 0a90 	vmov	r0, s15
 8002e62:	f7fd fb1d 	bl	80004a0 <__aeabi_f2d>
 8002e66:	4602      	mov	r2, r0
 8002e68:	460b      	mov	r3, r1
 8002e6a:	ec43 2b11 	vmov	d1, r2, r3
 8002e6e:	ec45 4b10 	vmov	d0, r4, r5
 8002e72:	f008 fc1d 	bl	800b6b0 <atan2>
 8002e76:	ec53 2b10 	vmov	r2, r3, d0
 8002e7a:	a127      	add	r1, pc, #156	; (adr r1, 8002f18 <SetTwoPointsForCalibrate+0x158>)
 8002e7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002e80:	f7fd f9ae 	bl	80001e0 <__aeabi_dsub>
 8002e84:	4602      	mov	r2, r0
 8002e86:	460b      	mov	r3, r1
 8002e88:	4610      	mov	r0, r2
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	f7fd fe10 	bl	8000ab0 <__aeabi_d2f>
 8002e90:	4603      	mov	r3, r0
 8002e92:	4a1b      	ldr	r2, [pc, #108]	; (8002f00 <SetTwoPointsForCalibrate+0x140>)
 8002e94:	6013      	str	r3, [r2, #0]
	Degrees = rotationAngleRadian * (180 / M_PI);
 8002e96:	4b1a      	ldr	r3, [pc, #104]	; (8002f00 <SetTwoPointsForCalibrate+0x140>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f7fd fb00 	bl	80004a0 <__aeabi_f2d>
 8002ea0:	a315      	add	r3, pc, #84	; (adr r3, 8002ef8 <SetTwoPointsForCalibrate+0x138>)
 8002ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea6:	f7fd fb53 	bl	8000550 <__aeabi_dmul>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	460b      	mov	r3, r1
 8002eae:	4610      	mov	r0, r2
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	f7fd fdfd 	bl	8000ab0 <__aeabi_d2f>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	4a12      	ldr	r2, [pc, #72]	; (8002f04 <SetTwoPointsForCalibrate+0x144>)
 8002eba:	6013      	str	r3, [r2, #0]

	if (trayNumber == 0)
 8002ebc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d108      	bne.n	8002ed6 <SetTwoPointsForCalibrate+0x116>
	{
		PickrotationAngleRadian = rotationAngleRadian;
 8002ec4:	4b0e      	ldr	r3, [pc, #56]	; (8002f00 <SetTwoPointsForCalibrate+0x140>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a0f      	ldr	r2, [pc, #60]	; (8002f08 <SetTwoPointsForCalibrate+0x148>)
 8002eca:	6013      	str	r3, [r2, #0]
		PickrotationAngleDegree = Degrees;
 8002ecc:	4b0d      	ldr	r3, [pc, #52]	; (8002f04 <SetTwoPointsForCalibrate+0x144>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a0e      	ldr	r2, [pc, #56]	; (8002f0c <SetTwoPointsForCalibrate+0x14c>)
 8002ed2:	6013      	str	r3, [r2, #0]
	else if (trayNumber == 1)
	{
		PlacerotationAngleRadian = rotationAngleRadian;
		PlacerotationAngleDegree = Degrees;
	}
}
 8002ed4:	e00b      	b.n	8002eee <SetTwoPointsForCalibrate+0x12e>
	else if (trayNumber == 1)
 8002ed6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d107      	bne.n	8002eee <SetTwoPointsForCalibrate+0x12e>
		PlacerotationAngleRadian = rotationAngleRadian;
 8002ede:	4b08      	ldr	r3, [pc, #32]	; (8002f00 <SetTwoPointsForCalibrate+0x140>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a0b      	ldr	r2, [pc, #44]	; (8002f10 <SetTwoPointsForCalibrate+0x150>)
 8002ee4:	6013      	str	r3, [r2, #0]
		PlacerotationAngleDegree = Degrees;
 8002ee6:	4b07      	ldr	r3, [pc, #28]	; (8002f04 <SetTwoPointsForCalibrate+0x144>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a0a      	ldr	r2, [pc, #40]	; (8002f14 <SetTwoPointsForCalibrate+0x154>)
 8002eec:	6013      	str	r3, [r2, #0]
}
 8002eee:	bf00      	nop
 8002ef0:	3710      	adds	r7, #16
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bdb0      	pop	{r4, r5, r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	1a63c1f8 	.word	0x1a63c1f8
 8002efc:	404ca5dc 	.word	0x404ca5dc
 8002f00:	20000364 	.word	0x20000364
 8002f04:	20000368 	.word	0x20000368
 8002f08:	200009a4 	.word	0x200009a4
 8002f0c:	200009a8 	.word	0x200009a8
 8002f10:	20000a04 	.word	0x20000a04
 8002f14:	20000a08 	.word	0x20000a08
 8002f18:	c3f16a8a 	.word	0xc3f16a8a
 8002f1c:	3fe63b4b 	.word	0x3fe63b4b

08002f20 <HolePositionsCartesian>:

void HolePositionsCartesian(float bottomleft[], float rotationAngleRadian, float holePositionsCartesian[])
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b08a      	sub	sp, #40	; 0x28
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	ed87 0a02 	vstr	s0, [r7, #8]
 8002f2c:	6079      	str	r1, [r7, #4]
	if (GoalReadyFlag == 0)
 8002f2e:	4b47      	ldr	r3, [pc, #284]	; (800304c <HolePositionsCartesian+0x12c>)
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	f040 8086 	bne.w	8003044 <HolePositionsCartesian+0x124>
	{
		float rotationMatrix[4] =
		{
			arm_cos_f32(rotationAngleRadian),  //0
 8002f38:	ed97 0a02 	vldr	s0, [r7, #8]
 8002f3c:	f001 fc18 	bl	8004770 <arm_cos_f32>
 8002f40:	eef0 7a40 	vmov.f32	s15, s0
		float rotationMatrix[4] =
 8002f44:	edc7 7a04 	vstr	s15, [r7, #16]
			arm_sin_f32(rotationAngleRadian),  //1
 8002f48:	ed97 0a02 	vldr	s0, [r7, #8]
 8002f4c:	f001 fc96 	bl	800487c <arm_sin_f32>
 8002f50:	eef0 7a40 	vmov.f32	s15, s0
		float rotationMatrix[4] =
 8002f54:	edc7 7a05 	vstr	s15, [r7, #20]
			-arm_sin_f32(rotationAngleRadian), //2
 8002f58:	ed97 0a02 	vldr	s0, [r7, #8]
 8002f5c:	f001 fc8e 	bl	800487c <arm_sin_f32>
 8002f60:	eef0 7a40 	vmov.f32	s15, s0
 8002f64:	eef1 7a67 	vneg.f32	s15, s15
		float rotationMatrix[4] =
 8002f68:	edc7 7a06 	vstr	s15, [r7, #24]
			arm_cos_f32(rotationAngleRadian)   //3
 8002f6c:	ed97 0a02 	vldr	s0, [r7, #8]
 8002f70:	f001 fbfe 	bl	8004770 <arm_cos_f32>
 8002f74:	eef0 7a40 	vmov.f32	s15, s0
		float rotationMatrix[4] =
 8002f78:	edc7 7a07 	vstr	s15, [r7, #28]
		};

		static uint8_t i = 0;
		//rotation
		float x = (holePositionsRelativetoBottomLeft[i*2] * rotationMatrix[0]) + (holePositionsRelativetoBottomLeft[i*2+1] * rotationMatrix[2]) + bottomleft[0];
 8002f7c:	4b34      	ldr	r3, [pc, #208]	; (8003050 <HolePositionsCartesian+0x130>)
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	005b      	lsls	r3, r3, #1
 8002f82:	4a34      	ldr	r2, [pc, #208]	; (8003054 <HolePositionsCartesian+0x134>)
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	4413      	add	r3, r2
 8002f88:	ed93 7a00 	vldr	s14, [r3]
 8002f8c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f90:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f94:	4b2e      	ldr	r3, [pc, #184]	; (8003050 <HolePositionsCartesian+0x130>)
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	4a2d      	ldr	r2, [pc, #180]	; (8003054 <HolePositionsCartesian+0x134>)
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	4413      	add	r3, r2
 8002fa2:	edd3 6a00 	vldr	s13, [r3]
 8002fa6:	edd7 7a06 	vldr	s15, [r7, #24]
 8002faa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	edd3 7a00 	vldr	s15, [r3]
 8002fb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fbc:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		float y = (holePositionsRelativetoBottomLeft[i*2] * rotationMatrix[1]) + (holePositionsRelativetoBottomLeft[i*2+1] * rotationMatrix[3]) + bottomleft[1];
 8002fc0:	4b23      	ldr	r3, [pc, #140]	; (8003050 <HolePositionsCartesian+0x130>)
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	4a23      	ldr	r2, [pc, #140]	; (8003054 <HolePositionsCartesian+0x134>)
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	4413      	add	r3, r2
 8002fcc:	ed93 7a00 	vldr	s14, [r3]
 8002fd0:	edd7 7a05 	vldr	s15, [r7, #20]
 8002fd4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fd8:	4b1d      	ldr	r3, [pc, #116]	; (8003050 <HolePositionsCartesian+0x130>)
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	3301      	adds	r3, #1
 8002fe0:	4a1c      	ldr	r2, [pc, #112]	; (8003054 <HolePositionsCartesian+0x134>)
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	4413      	add	r3, r2
 8002fe6:	edd3 6a00 	vldr	s13, [r3]
 8002fea:	edd7 7a07 	vldr	s15, [r7, #28]
 8002fee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ff2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	3304      	adds	r3, #4
 8002ffa:	edd3 7a00 	vldr	s15, [r3]
 8002ffe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003002:	edc7 7a08 	vstr	s15, [r7, #32]

		holePositionsCartesian[i*2] = x;
 8003006:	4b12      	ldr	r3, [pc, #72]	; (8003050 <HolePositionsCartesian+0x130>)
 8003008:	781b      	ldrb	r3, [r3, #0]
 800300a:	00db      	lsls	r3, r3, #3
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	4413      	add	r3, r2
 8003010:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003012:	601a      	str	r2, [r3, #0]
		holePositionsCartesian[i*2 + 1] = y;
 8003014:	4b0e      	ldr	r3, [pc, #56]	; (8003050 <HolePositionsCartesian+0x130>)
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	00db      	lsls	r3, r3, #3
 800301a:	3304      	adds	r3, #4
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	4413      	add	r3, r2
 8003020:	6a3a      	ldr	r2, [r7, #32]
 8003022:	601a      	str	r2, [r3, #0]

		i++;
 8003024:	4b0a      	ldr	r3, [pc, #40]	; (8003050 <HolePositionsCartesian+0x130>)
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	3301      	adds	r3, #1
 800302a:	b2da      	uxtb	r2, r3
 800302c:	4b08      	ldr	r3, [pc, #32]	; (8003050 <HolePositionsCartesian+0x130>)
 800302e:	701a      	strb	r2, [r3, #0]
		if (i == 9)
 8003030:	4b07      	ldr	r3, [pc, #28]	; (8003050 <HolePositionsCartesian+0x130>)
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	2b09      	cmp	r3, #9
 8003036:	d105      	bne.n	8003044 <HolePositionsCartesian+0x124>
		{
			GoalReadyFlag = 1;
 8003038:	4b04      	ldr	r3, [pc, #16]	; (800304c <HolePositionsCartesian+0x12c>)
 800303a:	2201      	movs	r2, #1
 800303c:	701a      	strb	r2, [r3, #0]
			i = 0;
 800303e:	4b04      	ldr	r3, [pc, #16]	; (8003050 <HolePositionsCartesian+0x130>)
 8003040:	2200      	movs	r2, #0
 8003042:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8003044:	bf00      	nop
 8003046:	3728      	adds	r7, #40	; 0x28
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	20000a54 	.word	0x20000a54
 8003050:	2000036c 	.word	0x2000036c
 8003054:	20000210 	.word	0x20000210

08003058 <GetJoystickXYaxisValue>:

uint8_t JoyStickSwitch_last = 1;
uint64_t StartTime = 0;

void GetJoystickXYaxisValue(float* ptrx, float* ptry)
{
 8003058:	b5b0      	push	{r4, r5, r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
	JoyStickSwitch = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 8003062:	2110      	movs	r1, #16
 8003064:	487a      	ldr	r0, [pc, #488]	; (8003250 <GetJoystickXYaxisValue+0x1f8>)
 8003066:	f002 ffb1 	bl	8005fcc <HAL_GPIO_ReadPin>
 800306a:	4603      	mov	r3, r0
 800306c:	461a      	mov	r2, r3
 800306e:	4b79      	ldr	r3, [pc, #484]	; (8003254 <GetJoystickXYaxisValue+0x1fc>)
 8003070:	701a      	strb	r2, [r3, #0]

	static uint8_t i = 0;
	if(i % 2 == 0)
 8003072:	4b79      	ldr	r3, [pc, #484]	; (8003258 <GetJoystickXYaxisValue+0x200>)
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	f003 0301 	and.w	r3, r3, #1
 800307a:	b2db      	uxtb	r3, r3
 800307c:	2b00      	cmp	r3, #0
 800307e:	d12a      	bne.n	80030d6 <GetJoystickXYaxisValue+0x7e>
	{
		IN1[i/2] = adcRawData[i];
 8003080:	4b75      	ldr	r3, [pc, #468]	; (8003258 <GetJoystickXYaxisValue+0x200>)
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	461a      	mov	r2, r3
 8003086:	4b75      	ldr	r3, [pc, #468]	; (800325c <GetJoystickXYaxisValue+0x204>)
 8003088:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 800308c:	4b72      	ldr	r3, [pc, #456]	; (8003258 <GetJoystickXYaxisValue+0x200>)
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	085b      	lsrs	r3, r3, #1
 8003092:	b2db      	uxtb	r3, r3
 8003094:	461a      	mov	r2, r3
 8003096:	4b72      	ldr	r3, [pc, #456]	; (8003260 <GetJoystickXYaxisValue+0x208>)
 8003098:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		Y_axis += IN1[i/2];
 800309c:	4b6e      	ldr	r3, [pc, #440]	; (8003258 <GetJoystickXYaxisValue+0x200>)
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	085b      	lsrs	r3, r3, #1
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	461a      	mov	r2, r3
 80030a6:	4b6e      	ldr	r3, [pc, #440]	; (8003260 <GetJoystickXYaxisValue+0x208>)
 80030a8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80030ac:	4b6d      	ldr	r3, [pc, #436]	; (8003264 <GetJoystickXYaxisValue+0x20c>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4413      	add	r3, r2
 80030b2:	4a6c      	ldr	r2, [pc, #432]	; (8003264 <GetJoystickXYaxisValue+0x20c>)
 80030b4:	6013      	str	r3, [r2, #0]
		if(i == 18)
 80030b6:	4b68      	ldr	r3, [pc, #416]	; (8003258 <GetJoystickXYaxisValue+0x200>)
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	2b12      	cmp	r3, #18
 80030bc:	d143      	bne.n	8003146 <GetJoystickXYaxisValue+0xee>
		{
			joystickYaxis = Y_axis/10;
 80030be:	4b69      	ldr	r3, [pc, #420]	; (8003264 <GetJoystickXYaxisValue+0x20c>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a69      	ldr	r2, [pc, #420]	; (8003268 <GetJoystickXYaxisValue+0x210>)
 80030c4:	fba2 2303 	umull	r2, r3, r2, r3
 80030c8:	08db      	lsrs	r3, r3, #3
 80030ca:	4a68      	ldr	r2, [pc, #416]	; (800326c <GetJoystickXYaxisValue+0x214>)
 80030cc:	6013      	str	r3, [r2, #0]
			Y_axis = 0;
 80030ce:	4b65      	ldr	r3, [pc, #404]	; (8003264 <GetJoystickXYaxisValue+0x20c>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	601a      	str	r2, [r3, #0]
 80030d4:	e037      	b.n	8003146 <GetJoystickXYaxisValue+0xee>
		}
	}
	else if(i % 2 == 1)
 80030d6:	4b60      	ldr	r3, [pc, #384]	; (8003258 <GetJoystickXYaxisValue+0x200>)
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d030      	beq.n	8003146 <GetJoystickXYaxisValue+0xee>
	{
		IN0[(i-1)/2] = adcRawData[i];
 80030e4:	4b5c      	ldr	r3, [pc, #368]	; (8003258 <GetJoystickXYaxisValue+0x200>)
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	461a      	mov	r2, r3
 80030ea:	4b5c      	ldr	r3, [pc, #368]	; (800325c <GetJoystickXYaxisValue+0x204>)
 80030ec:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80030f0:	4b59      	ldr	r3, [pc, #356]	; (8003258 <GetJoystickXYaxisValue+0x200>)
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	3b01      	subs	r3, #1
 80030f6:	0fda      	lsrs	r2, r3, #31
 80030f8:	4413      	add	r3, r2
 80030fa:	105b      	asrs	r3, r3, #1
 80030fc:	461a      	mov	r2, r3
 80030fe:	4b5c      	ldr	r3, [pc, #368]	; (8003270 <GetJoystickXYaxisValue+0x218>)
 8003100:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		X_axis += IN0[(i-1)/2];
 8003104:	4b54      	ldr	r3, [pc, #336]	; (8003258 <GetJoystickXYaxisValue+0x200>)
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	3b01      	subs	r3, #1
 800310a:	0fda      	lsrs	r2, r3, #31
 800310c:	4413      	add	r3, r2
 800310e:	105b      	asrs	r3, r3, #1
 8003110:	461a      	mov	r2, r3
 8003112:	4b57      	ldr	r3, [pc, #348]	; (8003270 <GetJoystickXYaxisValue+0x218>)
 8003114:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003118:	4b56      	ldr	r3, [pc, #344]	; (8003274 <GetJoystickXYaxisValue+0x21c>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4413      	add	r3, r2
 800311e:	4a55      	ldr	r2, [pc, #340]	; (8003274 <GetJoystickXYaxisValue+0x21c>)
 8003120:	6013      	str	r3, [r2, #0]
		if(i == 19)
 8003122:	4b4d      	ldr	r3, [pc, #308]	; (8003258 <GetJoystickXYaxisValue+0x200>)
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	2b13      	cmp	r3, #19
 8003128:	d10d      	bne.n	8003146 <GetJoystickXYaxisValue+0xee>
		{
			joystickXaxis = X_axis/10;
 800312a:	4b52      	ldr	r3, [pc, #328]	; (8003274 <GetJoystickXYaxisValue+0x21c>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a4e      	ldr	r2, [pc, #312]	; (8003268 <GetJoystickXYaxisValue+0x210>)
 8003130:	fba2 2303 	umull	r2, r3, r2, r3
 8003134:	08db      	lsrs	r3, r3, #3
 8003136:	4a50      	ldr	r2, [pc, #320]	; (8003278 <GetJoystickXYaxisValue+0x220>)
 8003138:	6013      	str	r3, [r2, #0]
			X_axis = 0;
 800313a:	4b4e      	ldr	r3, [pc, #312]	; (8003274 <GetJoystickXYaxisValue+0x21c>)
 800313c:	2200      	movs	r2, #0
 800313e:	601a      	str	r2, [r3, #0]
			i = 0;
 8003140:	4b45      	ldr	r3, [pc, #276]	; (8003258 <GetJoystickXYaxisValue+0x200>)
 8003142:	2200      	movs	r2, #0
 8003144:	701a      	strb	r2, [r3, #0]
		}
	}
	i = (i+1)%20;
 8003146:	4b44      	ldr	r3, [pc, #272]	; (8003258 <GetJoystickXYaxisValue+0x200>)
 8003148:	781b      	ldrb	r3, [r3, #0]
 800314a:	1c5a      	adds	r2, r3, #1
 800314c:	4b4b      	ldr	r3, [pc, #300]	; (800327c <GetJoystickXYaxisValue+0x224>)
 800314e:	fb83 1302 	smull	r1, r3, r3, r2
 8003152:	10d9      	asrs	r1, r3, #3
 8003154:	17d3      	asrs	r3, r2, #31
 8003156:	1ac9      	subs	r1, r1, r3
 8003158:	460b      	mov	r3, r1
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	440b      	add	r3, r1
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	1ad1      	subs	r1, r2, r3
 8003162:	b2ca      	uxtb	r2, r1
 8003164:	4b3c      	ldr	r3, [pc, #240]	; (8003258 <GetJoystickXYaxisValue+0x200>)
 8003166:	701a      	strb	r2, [r3, #0]

	if ((JoyStickSwitch == 0) && (SetHomeYFlag == 0) && (joystickYaxis < 2500) && (joystickYaxis > 1400)&& (joystickXaxis < 2500) && (joystickXaxis > 1400))
 8003168:	4b3a      	ldr	r3, [pc, #232]	; (8003254 <GetJoystickXYaxisValue+0x1fc>)
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d167      	bne.n	8003240 <GetJoystickXYaxisValue+0x1e8>
 8003170:	4b43      	ldr	r3, [pc, #268]	; (8003280 <GetJoystickXYaxisValue+0x228>)
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d163      	bne.n	8003240 <GetJoystickXYaxisValue+0x1e8>
 8003178:	4b3c      	ldr	r3, [pc, #240]	; (800326c <GetJoystickXYaxisValue+0x214>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8003180:	4293      	cmp	r3, r2
 8003182:	d85d      	bhi.n	8003240 <GetJoystickXYaxisValue+0x1e8>
 8003184:	4b39      	ldr	r3, [pc, #228]	; (800326c <GetJoystickXYaxisValue+0x214>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 800318c:	d958      	bls.n	8003240 <GetJoystickXYaxisValue+0x1e8>
 800318e:	4b3a      	ldr	r3, [pc, #232]	; (8003278 <GetJoystickXYaxisValue+0x220>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8003196:	4293      	cmp	r3, r2
 8003198:	d852      	bhi.n	8003240 <GetJoystickXYaxisValue+0x1e8>
 800319a:	4b37      	ldr	r3, [pc, #220]	; (8003278 <GetJoystickXYaxisValue+0x220>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 80031a2:	d94d      	bls.n	8003240 <GetJoystickXYaxisValue+0x1e8>
	{
		if (JoyStickSwitch_last == 1 && JoyStickSwitch == 0)
 80031a4:	4b37      	ldr	r3, [pc, #220]	; (8003284 <GetJoystickXYaxisValue+0x22c>)
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d124      	bne.n	80031f6 <GetJoystickXYaxisValue+0x19e>
 80031ac:	4b29      	ldr	r3, [pc, #164]	; (8003254 <GetJoystickXYaxisValue+0x1fc>)
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d120      	bne.n	80031f6 <GetJoystickXYaxisValue+0x19e>
		{
			StartTime = micros(&htim5);
 80031b4:	4834      	ldr	r0, [pc, #208]	; (8003288 <GetJoystickXYaxisValue+0x230>)
 80031b6:	f7fe fc4f 	bl	8001a58 <micros>
 80031ba:	4602      	mov	r2, r0
 80031bc:	460b      	mov	r3, r1
 80031be:	4933      	ldr	r1, [pc, #204]	; (800328c <GetJoystickXYaxisValue+0x234>)
 80031c0:	e9c1 2300 	strd	r2, r3, [r1]
			// Keep encoder position xy
			*ptrx = registerFrame[68].U16/10.0; //encoderx
 80031c4:	4b32      	ldr	r3, [pc, #200]	; (8003290 <GetJoystickXYaxisValue+0x238>)
 80031c6:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7fd f956 	bl	800047c <__aeabi_i2d>
 80031d0:	f04f 0200 	mov.w	r2, #0
 80031d4:	4b2f      	ldr	r3, [pc, #188]	; (8003294 <GetJoystickXYaxisValue+0x23c>)
 80031d6:	f7fd fae5 	bl	80007a4 <__aeabi_ddiv>
 80031da:	4602      	mov	r2, r0
 80031dc:	460b      	mov	r3, r1
 80031de:	4610      	mov	r0, r2
 80031e0:	4619      	mov	r1, r3
 80031e2:	f7fd fc65 	bl	8000ab0 <__aeabi_d2f>
 80031e6:	4602      	mov	r2, r0
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	601a      	str	r2, [r3, #0]
			*ptry = QEIData.position; //encodery25
 80031ec:	4b2a      	ldr	r3, [pc, #168]	; (8003298 <GetJoystickXYaxisValue+0x240>)
 80031ee:	691a      	ldr	r2, [r3, #16]
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	601a      	str	r2, [r3, #0]
 80031f4:	e024      	b.n	8003240 <GetJoystickXYaxisValue+0x1e8>
		}
		else if (JoyStickSwitch_last == 0 && JoyStickSwitch == 0)
 80031f6:	4b23      	ldr	r3, [pc, #140]	; (8003284 <GetJoystickXYaxisValue+0x22c>)
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d120      	bne.n	8003240 <GetJoystickXYaxisValue+0x1e8>
 80031fe:	4b15      	ldr	r3, [pc, #84]	; (8003254 <GetJoystickXYaxisValue+0x1fc>)
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d11c      	bne.n	8003240 <GetJoystickXYaxisValue+0x1e8>
		{
			if ((micros(&htim5) - StartTime) >= 2000000)
 8003206:	4820      	ldr	r0, [pc, #128]	; (8003288 <GetJoystickXYaxisValue+0x230>)
 8003208:	f7fe fc26 	bl	8001a58 <micros>
 800320c:	4b1f      	ldr	r3, [pc, #124]	; (800328c <GetJoystickXYaxisValue+0x234>)
 800320e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003212:	1a84      	subs	r4, r0, r2
 8003214:	eb61 0503 	sbc.w	r5, r1, r3
 8003218:	4b20      	ldr	r3, [pc, #128]	; (800329c <GetJoystickXYaxisValue+0x244>)
 800321a:	429c      	cmp	r4, r3
 800321c:	f175 0300 	sbcs.w	r3, r5, #0
 8003220:	d30e      	bcc.n	8003240 <GetJoystickXYaxisValue+0x1e8>
			{
				//set home x-axis
				registerFrame[64].U16 = 1;
 8003222:	4b1b      	ldr	r3, [pc, #108]	; (8003290 <GetJoystickXYaxisValue+0x238>)
 8003224:	2201      	movs	r2, #1
 8003226:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
				//set home y-axis
				SetHomeYFlag = 1;
 800322a:	4b15      	ldr	r3, [pc, #84]	; (8003280 <GetJoystickXYaxisValue+0x228>)
 800322c:	2201      	movs	r2, #1
 800322e:	701a      	strb	r2, [r3, #0]
				StartTime = micros(&htim5);
 8003230:	4815      	ldr	r0, [pc, #84]	; (8003288 <GetJoystickXYaxisValue+0x230>)
 8003232:	f7fe fc11 	bl	8001a58 <micros>
 8003236:	4602      	mov	r2, r0
 8003238:	460b      	mov	r3, r1
 800323a:	4914      	ldr	r1, [pc, #80]	; (800328c <GetJoystickXYaxisValue+0x234>)
 800323c:	e9c1 2300 	strd	r2, r3, [r1]
			}
		}
	}
	JoyStickSwitch_last = JoyStickSwitch;
 8003240:	4b04      	ldr	r3, [pc, #16]	; (8003254 <GetJoystickXYaxisValue+0x1fc>)
 8003242:	781a      	ldrb	r2, [r3, #0]
 8003244:	4b0f      	ldr	r3, [pc, #60]	; (8003284 <GetJoystickXYaxisValue+0x22c>)
 8003246:	701a      	strb	r2, [r3, #0]
}
 8003248:	bf00      	nop
 800324a:	3708      	adds	r7, #8
 800324c:	46bd      	mov	sp, r7
 800324e:	bdb0      	pop	{r4, r5, r7, pc}
 8003250:	40020000 	.word	0x40020000
 8003254:	20000970 	.word	0x20000970
 8003258:	20000378 	.word	0x20000378
 800325c:	200008f8 	.word	0x200008f8
 8003260:	20000948 	.word	0x20000948
 8003264:	20000978 	.word	0x20000978
 8003268:	cccccccd 	.word	0xcccccccd
 800326c:	20000980 	.word	0x20000980
 8003270:	20000920 	.word	0x20000920
 8003274:	20000974 	.word	0x20000974
 8003278:	2000097c 	.word	0x2000097c
 800327c:	66666667 	.word	0x66666667
 8003280:	20000259 	.word	0x20000259
 8003284:	20000258 	.word	0x20000258
 8003288:	20000640 	.word	0x20000640
 800328c:	20000370 	.word	0x20000370
 8003290:	20000f30 	.word	0x20000f30
 8003294:	40240000 	.word	0x40240000
 8003298:	200008c0 	.word	0x200008c0
 800329c:	001e8480 	.word	0x001e8480

080032a0 <JoyStickControlCartesian>:

void JoyStickControlCartesian()
{
 80032a0:	b480      	push	{r7}
 80032a2:	af00      	add	r7, sp, #0
	if (SetHomeYFlag == 0)
 80032a4:	4b1c      	ldr	r3, [pc, #112]	; (8003318 <JoyStickControlCartesian+0x78>)
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d12f      	bne.n	800330c <JoyStickControlCartesian+0x6c>
	{
		//X-axis
		if(joystickYaxis > 2500) //Left
 80032ac:	4b1b      	ldr	r3, [pc, #108]	; (800331c <JoyStickControlCartesian+0x7c>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d904      	bls.n	80032c2 <JoyStickControlCartesian+0x22>
		{registerFrame[64].U16 = 4;}
 80032b8:	4b19      	ldr	r3, [pc, #100]	; (8003320 <JoyStickControlCartesian+0x80>)
 80032ba:	2204      	movs	r2, #4
 80032bc:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 80032c0:	e00d      	b.n	80032de <JoyStickControlCartesian+0x3e>

		else if(joystickYaxis < 1400) //Right
 80032c2:	4b16      	ldr	r3, [pc, #88]	; (800331c <JoyStickControlCartesian+0x7c>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 80032ca:	d204      	bcs.n	80032d6 <JoyStickControlCartesian+0x36>
		{registerFrame[64].U16 = 8;}
 80032cc:	4b14      	ldr	r3, [pc, #80]	; (8003320 <JoyStickControlCartesian+0x80>)
 80032ce:	2208      	movs	r2, #8
 80032d0:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 80032d4:	e003      	b.n	80032de <JoyStickControlCartesian+0x3e>

		else{registerFrame[64].U16 = 0;}
 80032d6:	4b12      	ldr	r3, [pc, #72]	; (8003320 <JoyStickControlCartesian+0x80>)
 80032d8:	2200      	movs	r2, #0
 80032da:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80

		//Y-axis
		if(joystickXaxis < 1400) //Front
 80032de:	4b11      	ldr	r3, [pc, #68]	; (8003324 <JoyStickControlCartesian+0x84>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 80032e6:	d203      	bcs.n	80032f0 <JoyStickControlCartesian+0x50>
		{PulseWidthModulation = 3000;}
 80032e8:	4b0f      	ldr	r3, [pc, #60]	; (8003328 <JoyStickControlCartesian+0x88>)
 80032ea:	4a10      	ldr	r2, [pc, #64]	; (800332c <JoyStickControlCartesian+0x8c>)
 80032ec:	601a      	str	r2, [r3, #0]

		else{PulseWidthModulation = 0;}

//		MotorDrive(&htim1);
	}
}
 80032ee:	e00d      	b.n	800330c <JoyStickControlCartesian+0x6c>
		else if(joystickXaxis > 2500) //Back
 80032f0:	4b0c      	ldr	r3, [pc, #48]	; (8003324 <JoyStickControlCartesian+0x84>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d903      	bls.n	8003304 <JoyStickControlCartesian+0x64>
		{PulseWidthModulation = -3000;}
 80032fc:	4b0a      	ldr	r3, [pc, #40]	; (8003328 <JoyStickControlCartesian+0x88>)
 80032fe:	4a0c      	ldr	r2, [pc, #48]	; (8003330 <JoyStickControlCartesian+0x90>)
 8003300:	601a      	str	r2, [r3, #0]
}
 8003302:	e003      	b.n	800330c <JoyStickControlCartesian+0x6c>
		else{PulseWidthModulation = 0;}
 8003304:	4b08      	ldr	r3, [pc, #32]	; (8003328 <JoyStickControlCartesian+0x88>)
 8003306:	f04f 0200 	mov.w	r2, #0
 800330a:	601a      	str	r2, [r3, #0]
}
 800330c:	bf00      	nop
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	20000259 	.word	0x20000259
 800331c:	20000980 	.word	0x20000980
 8003320:	20000f30 	.word	0x20000f30
 8003324:	2000097c 	.word	0x2000097c
 8003328:	200008dc 	.word	0x200008dc
 800332c:	453b8000 	.word	0x453b8000
 8003330:	c53b8000 	.word	0xc53b8000

08003334 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003338:	f001 fb22 	bl	8004980 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800333c:	f000 f87e 	bl	800343c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003340:	f000 fb6a 	bl	8003a18 <MX_GPIO_Init>
  MX_DMA_Init();
 8003344:	f000 fb2a 	bl	800399c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8003348:	f000 fafc 	bl	8003944 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 800334c:	f000 fa60 	bl	8003810 <MX_TIM5_Init>
  MX_TIM1_Init();
 8003350:	f000 f96a 	bl	8003628 <MX_TIM1_Init>
  MX_TIM3_Init();
 8003354:	f000 fa08 	bl	8003768 <MX_TIM3_Init>
  MX_TIM11_Init();
 8003358:	f000 faa8 	bl	80038ac <MX_TIM11_Init>
  MX_ADC1_Init();
 800335c:	f000 f8d6 	bl	800350c <MX_ADC1_Init>
  MX_I2C1_Init();
 8003360:	f000 f934 	bl	80035cc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim5);
 8003364:	481f      	ldr	r0, [pc, #124]	; (80033e4 <main+0xb0>)
 8003366:	f005 fa8f 	bl	8008888 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim1);
 800336a:	481f      	ldr	r0, [pc, #124]	; (80033e8 <main+0xb4>)
 800336c:	f005 fa32 	bl	80087d4 <HAL_TIM_Base_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8003370:	213c      	movs	r1, #60	; 0x3c
 8003372:	481e      	ldr	r0, [pc, #120]	; (80033ec <main+0xb8>)
 8003374:	f005 fd80 	bl	8008e78 <HAL_TIM_Encoder_Start>

  //eff_write(testMode_cmd);
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003378:	2100      	movs	r1, #0
 800337a:	481b      	ldr	r0, [pc, #108]	; (80033e8 <main+0xb4>)
 800337c:	f005 fbb2 	bl	8008ae4 <HAL_TIM_PWM_Start>

  Controller.Kp = 1100;
 8003380:	4b1b      	ldr	r3, [pc, #108]	; (80033f0 <main+0xbc>)
 8003382:	4a1c      	ldr	r2, [pc, #112]	; (80033f4 <main+0xc0>)
 8003384:	601a      	str	r2, [r3, #0]
  Controller.Ki = 9.25;
 8003386:	4b1a      	ldr	r3, [pc, #104]	; (80033f0 <main+0xbc>)
 8003388:	4a1b      	ldr	r2, [pc, #108]	; (80033f8 <main+0xc4>)
 800338a:	605a      	str	r2, [r3, #4]
  Controller.Kd = 0;
 800338c:	4b18      	ldr	r3, [pc, #96]	; (80033f0 <main+0xbc>)
 800338e:	f04f 0200 	mov.w	r2, #0
 8003392:	609a      	str	r2, [r3, #8]

  hmodbus.huart = &huart2;
 8003394:	4b19      	ldr	r3, [pc, #100]	; (80033fc <main+0xc8>)
 8003396:	4a1a      	ldr	r2, [pc, #104]	; (8003400 <main+0xcc>)
 8003398:	60da      	str	r2, [r3, #12]
  hmodbus.htim = &htim11;
 800339a:	4b18      	ldr	r3, [pc, #96]	; (80033fc <main+0xc8>)
 800339c:	4a19      	ldr	r2, [pc, #100]	; (8003404 <main+0xd0>)
 800339e:	611a      	str	r2, [r3, #16]
  hmodbus.slaveAddress = 0x15;
 80033a0:	4b16      	ldr	r3, [pc, #88]	; (80033fc <main+0xc8>)
 80033a2:	2215      	movs	r2, #21
 80033a4:	701a      	strb	r2, [r3, #0]
  hmodbus.RegisterSize =70;
 80033a6:	4b15      	ldr	r3, [pc, #84]	; (80033fc <main+0xc8>)
 80033a8:	2246      	movs	r2, #70	; 0x46
 80033aa:	609a      	str	r2, [r3, #8]
  Modbus_init(&hmodbus, registerFrame);
 80033ac:	4916      	ldr	r1, [pc, #88]	; (8003408 <main+0xd4>)
 80033ae:	4813      	ldr	r0, [pc, #76]	; (80033fc <main+0xc8>)
 80033b0:	f7fe ff46 	bl	8002240 <Modbus_init>

  //joy stick--------------------------
  HAL_ADC_Start_DMA(&hadc1, adcRawData, 20);
 80033b4:	2214      	movs	r2, #20
 80033b6:	4915      	ldr	r1, [pc, #84]	; (800340c <main+0xd8>)
 80033b8:	4815      	ldr	r0, [pc, #84]	; (8003410 <main+0xdc>)
 80033ba:	f001 fb97 	bl	8004aec <HAL_ADC_Start_DMA>
//  	PickTray9holes[15] = 300;
//  	PlaceTray9holes[15] = -300;
//  	PickTray9holes[17] = 300;
//  	PlaceTray9holes[17] = -300;

  Pickreference[0] = 100;
 80033be:	4b15      	ldr	r3, [pc, #84]	; (8003414 <main+0xe0>)
 80033c0:	4a15      	ldr	r2, [pc, #84]	; (8003418 <main+0xe4>)
 80033c2:	601a      	str	r2, [r3, #0]
  Pickreference[1] = 200;
 80033c4:	4b13      	ldr	r3, [pc, #76]	; (8003414 <main+0xe0>)
 80033c6:	4a15      	ldr	r2, [pc, #84]	; (800341c <main+0xe8>)
 80033c8:	605a      	str	r2, [r3, #4]
  PickrotationAngleRadian = 0.785;
 80033ca:	4b15      	ldr	r3, [pc, #84]	; (8003420 <main+0xec>)
 80033cc:	4a15      	ldr	r2, [pc, #84]	; (8003424 <main+0xf0>)
 80033ce:	601a      	str	r2, [r3, #0]

  Placereference[0] = -100;
 80033d0:	4b15      	ldr	r3, [pc, #84]	; (8003428 <main+0xf4>)
 80033d2:	4a16      	ldr	r2, [pc, #88]	; (800342c <main+0xf8>)
 80033d4:	601a      	str	r2, [r3, #0]
  Placereference[1] = 300;
 80033d6:	4b14      	ldr	r3, [pc, #80]	; (8003428 <main+0xf4>)
 80033d8:	4a15      	ldr	r2, [pc, #84]	; (8003430 <main+0xfc>)
 80033da:	605a      	str	r2, [r3, #4]
  PlacerotationAngleRadian = 2.845;
 80033dc:	4b15      	ldr	r3, [pc, #84]	; (8003434 <main+0x100>)
 80033de:	4a16      	ldr	r2, [pc, #88]	; (8003438 <main+0x104>)
 80033e0:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80033e2:	e7fe      	b.n	80033e2 <main+0xae>
 80033e4:	20000640 	.word	0x20000640
 80033e8:	200004d8 	.word	0x200004d8
 80033ec:	2000058c 	.word	0x2000058c
 80033f0:	200008e4 	.word	0x200008e4
 80033f4:	44898000 	.word	0x44898000
 80033f8:	41140000 	.word	0x41140000
 80033fc:	20000a58 	.word	0x20000a58
 8003400:	200007a8 	.word	0x200007a8
 8003404:	200006f4 	.word	0x200006f4
 8003408:	20000f30 	.word	0x20000f30
 800340c:	200008f8 	.word	0x200008f8
 8003410:	2000037c 	.word	0x2000037c
 8003414:	20000994 	.word	0x20000994
 8003418:	42c80000 	.word	0x42c80000
 800341c:	43480000 	.word	0x43480000
 8003420:	200009a4 	.word	0x200009a4
 8003424:	3f48f5c3 	.word	0x3f48f5c3
 8003428:	200009f4 	.word	0x200009f4
 800342c:	c2c80000 	.word	0xc2c80000
 8003430:	43960000 	.word	0x43960000
 8003434:	20000a04 	.word	0x20000a04
 8003438:	4036147b 	.word	0x4036147b

0800343c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b094      	sub	sp, #80	; 0x50
 8003440:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003442:	f107 0320 	add.w	r3, r7, #32
 8003446:	2230      	movs	r2, #48	; 0x30
 8003448:	2100      	movs	r1, #0
 800344a:	4618      	mov	r0, r3
 800344c:	f008 f928 	bl	800b6a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003450:	f107 030c 	add.w	r3, r7, #12
 8003454:	2200      	movs	r2, #0
 8003456:	601a      	str	r2, [r3, #0]
 8003458:	605a      	str	r2, [r3, #4]
 800345a:	609a      	str	r2, [r3, #8]
 800345c:	60da      	str	r2, [r3, #12]
 800345e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003460:	2300      	movs	r3, #0
 8003462:	60bb      	str	r3, [r7, #8]
 8003464:	4b27      	ldr	r3, [pc, #156]	; (8003504 <SystemClock_Config+0xc8>)
 8003466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003468:	4a26      	ldr	r2, [pc, #152]	; (8003504 <SystemClock_Config+0xc8>)
 800346a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800346e:	6413      	str	r3, [r2, #64]	; 0x40
 8003470:	4b24      	ldr	r3, [pc, #144]	; (8003504 <SystemClock_Config+0xc8>)
 8003472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003474:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003478:	60bb      	str	r3, [r7, #8]
 800347a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800347c:	2300      	movs	r3, #0
 800347e:	607b      	str	r3, [r7, #4]
 8003480:	4b21      	ldr	r3, [pc, #132]	; (8003508 <SystemClock_Config+0xcc>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a20      	ldr	r2, [pc, #128]	; (8003508 <SystemClock_Config+0xcc>)
 8003486:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800348a:	6013      	str	r3, [r2, #0]
 800348c:	4b1e      	ldr	r3, [pc, #120]	; (8003508 <SystemClock_Config+0xcc>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003494:	607b      	str	r3, [r7, #4]
 8003496:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003498:	2302      	movs	r3, #2
 800349a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800349c:	2301      	movs	r3, #1
 800349e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80034a0:	2310      	movs	r3, #16
 80034a2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034a4:	2302      	movs	r3, #2
 80034a6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80034a8:	2300      	movs	r3, #0
 80034aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80034ac:	2308      	movs	r3, #8
 80034ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80034b0:	2364      	movs	r3, #100	; 0x64
 80034b2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80034b4:	2302      	movs	r3, #2
 80034b6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80034b8:	2304      	movs	r3, #4
 80034ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034bc:	f107 0320 	add.w	r3, r7, #32
 80034c0:	4618      	mov	r0, r3
 80034c2:	f004 fc93 	bl	8007dec <HAL_RCC_OscConfig>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d001      	beq.n	80034d0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80034cc:	f000 fdca 	bl	8004064 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034d0:	230f      	movs	r3, #15
 80034d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034d4:	2302      	movs	r3, #2
 80034d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034d8:	2300      	movs	r3, #0
 80034da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80034dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80034e2:	2300      	movs	r3, #0
 80034e4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80034e6:	f107 030c 	add.w	r3, r7, #12
 80034ea:	2103      	movs	r1, #3
 80034ec:	4618      	mov	r0, r3
 80034ee:	f004 fef5 	bl	80082dc <HAL_RCC_ClockConfig>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d001      	beq.n	80034fc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80034f8:	f000 fdb4 	bl	8004064 <Error_Handler>
  }
}
 80034fc:	bf00      	nop
 80034fe:	3750      	adds	r7, #80	; 0x50
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	40023800 	.word	0x40023800
 8003508:	40007000 	.word	0x40007000

0800350c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */
//#define break while(1){}
  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003512:	463b      	mov	r3, r7
 8003514:	2200      	movs	r2, #0
 8003516:	601a      	str	r2, [r3, #0]
 8003518:	605a      	str	r2, [r3, #4]
 800351a:	609a      	str	r2, [r3, #8]
 800351c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800351e:	4b28      	ldr	r3, [pc, #160]	; (80035c0 <MX_ADC1_Init+0xb4>)
 8003520:	4a28      	ldr	r2, [pc, #160]	; (80035c4 <MX_ADC1_Init+0xb8>)
 8003522:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003524:	4b26      	ldr	r3, [pc, #152]	; (80035c0 <MX_ADC1_Init+0xb4>)
 8003526:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800352a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800352c:	4b24      	ldr	r3, [pc, #144]	; (80035c0 <MX_ADC1_Init+0xb4>)
 800352e:	2200      	movs	r2, #0
 8003530:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8003532:	4b23      	ldr	r3, [pc, #140]	; (80035c0 <MX_ADC1_Init+0xb4>)
 8003534:	2201      	movs	r2, #1
 8003536:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003538:	4b21      	ldr	r3, [pc, #132]	; (80035c0 <MX_ADC1_Init+0xb4>)
 800353a:	2201      	movs	r2, #1
 800353c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800353e:	4b20      	ldr	r3, [pc, #128]	; (80035c0 <MX_ADC1_Init+0xb4>)
 8003540:	2200      	movs	r2, #0
 8003542:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003546:	4b1e      	ldr	r3, [pc, #120]	; (80035c0 <MX_ADC1_Init+0xb4>)
 8003548:	2200      	movs	r2, #0
 800354a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800354c:	4b1c      	ldr	r3, [pc, #112]	; (80035c0 <MX_ADC1_Init+0xb4>)
 800354e:	4a1e      	ldr	r2, [pc, #120]	; (80035c8 <MX_ADC1_Init+0xbc>)
 8003550:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003552:	4b1b      	ldr	r3, [pc, #108]	; (80035c0 <MX_ADC1_Init+0xb4>)
 8003554:	2200      	movs	r2, #0
 8003556:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8003558:	4b19      	ldr	r3, [pc, #100]	; (80035c0 <MX_ADC1_Init+0xb4>)
 800355a:	2202      	movs	r2, #2
 800355c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800355e:	4b18      	ldr	r3, [pc, #96]	; (80035c0 <MX_ADC1_Init+0xb4>)
 8003560:	2201      	movs	r2, #1
 8003562:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003566:	4b16      	ldr	r3, [pc, #88]	; (80035c0 <MX_ADC1_Init+0xb4>)
 8003568:	2201      	movs	r2, #1
 800356a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800356c:	4814      	ldr	r0, [pc, #80]	; (80035c0 <MX_ADC1_Init+0xb4>)
 800356e:	f001 fa79 	bl	8004a64 <HAL_ADC_Init>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d001      	beq.n	800357c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003578:	f000 fd74 	bl	8004064 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800357c:	2300      	movs	r3, #0
 800357e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003580:	2301      	movs	r3, #1
 8003582:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8003584:	2303      	movs	r3, #3
 8003586:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003588:	463b      	mov	r3, r7
 800358a:	4619      	mov	r1, r3
 800358c:	480c      	ldr	r0, [pc, #48]	; (80035c0 <MX_ADC1_Init+0xb4>)
 800358e:	f001 fbbb 	bl	8004d08 <HAL_ADC_ConfigChannel>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003598:	f000 fd64 	bl	8004064 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800359c:	2301      	movs	r3, #1
 800359e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80035a0:	2302      	movs	r3, #2
 80035a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035a4:	463b      	mov	r3, r7
 80035a6:	4619      	mov	r1, r3
 80035a8:	4805      	ldr	r0, [pc, #20]	; (80035c0 <MX_ADC1_Init+0xb4>)
 80035aa:	f001 fbad 	bl	8004d08 <HAL_ADC_ConfigChannel>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d001      	beq.n	80035b8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80035b4:	f000 fd56 	bl	8004064 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80035b8:	bf00      	nop
 80035ba:	3710      	adds	r7, #16
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	2000037c 	.word	0x2000037c
 80035c4:	40012000 	.word	0x40012000
 80035c8:	0f000001 	.word	0x0f000001

080035cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80035d0:	4b12      	ldr	r3, [pc, #72]	; (800361c <MX_I2C1_Init+0x50>)
 80035d2:	4a13      	ldr	r2, [pc, #76]	; (8003620 <MX_I2C1_Init+0x54>)
 80035d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80035d6:	4b11      	ldr	r3, [pc, #68]	; (800361c <MX_I2C1_Init+0x50>)
 80035d8:	4a12      	ldr	r2, [pc, #72]	; (8003624 <MX_I2C1_Init+0x58>)
 80035da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80035dc:	4b0f      	ldr	r3, [pc, #60]	; (800361c <MX_I2C1_Init+0x50>)
 80035de:	2200      	movs	r2, #0
 80035e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80035e2:	4b0e      	ldr	r3, [pc, #56]	; (800361c <MX_I2C1_Init+0x50>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80035e8:	4b0c      	ldr	r3, [pc, #48]	; (800361c <MX_I2C1_Init+0x50>)
 80035ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80035ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80035f0:	4b0a      	ldr	r3, [pc, #40]	; (800361c <MX_I2C1_Init+0x50>)
 80035f2:	2200      	movs	r2, #0
 80035f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80035f6:	4b09      	ldr	r3, [pc, #36]	; (800361c <MX_I2C1_Init+0x50>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80035fc:	4b07      	ldr	r3, [pc, #28]	; (800361c <MX_I2C1_Init+0x50>)
 80035fe:	2200      	movs	r2, #0
 8003600:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003602:	4b06      	ldr	r3, [pc, #24]	; (800361c <MX_I2C1_Init+0x50>)
 8003604:	2200      	movs	r2, #0
 8003606:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003608:	4804      	ldr	r0, [pc, #16]	; (800361c <MX_I2C1_Init+0x50>)
 800360a:	f002 fd29 	bl	8006060 <HAL_I2C_Init>
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d001      	beq.n	8003618 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003614:	f000 fd26 	bl	8004064 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003618:	bf00      	nop
 800361a:	bd80      	pop	{r7, pc}
 800361c:	20000424 	.word	0x20000424
 8003620:	40005400 	.word	0x40005400
 8003624:	000186a0 	.word	0x000186a0

08003628 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b096      	sub	sp, #88	; 0x58
 800362c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800362e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003632:	2200      	movs	r2, #0
 8003634:	601a      	str	r2, [r3, #0]
 8003636:	605a      	str	r2, [r3, #4]
 8003638:	609a      	str	r2, [r3, #8]
 800363a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800363c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003640:	2200      	movs	r2, #0
 8003642:	601a      	str	r2, [r3, #0]
 8003644:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003646:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800364a:	2200      	movs	r2, #0
 800364c:	601a      	str	r2, [r3, #0]
 800364e:	605a      	str	r2, [r3, #4]
 8003650:	609a      	str	r2, [r3, #8]
 8003652:	60da      	str	r2, [r3, #12]
 8003654:	611a      	str	r2, [r3, #16]
 8003656:	615a      	str	r2, [r3, #20]
 8003658:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800365a:	1d3b      	adds	r3, r7, #4
 800365c:	2220      	movs	r2, #32
 800365e:	2100      	movs	r1, #0
 8003660:	4618      	mov	r0, r3
 8003662:	f008 f81d 	bl	800b6a0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003666:	4b3e      	ldr	r3, [pc, #248]	; (8003760 <MX_TIM1_Init+0x138>)
 8003668:	4a3e      	ldr	r2, [pc, #248]	; (8003764 <MX_TIM1_Init+0x13c>)
 800366a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800366c:	4b3c      	ldr	r3, [pc, #240]	; (8003760 <MX_TIM1_Init+0x138>)
 800366e:	2200      	movs	r2, #0
 8003670:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003672:	4b3b      	ldr	r3, [pc, #236]	; (8003760 <MX_TIM1_Init+0x138>)
 8003674:	2200      	movs	r2, #0
 8003676:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49999;
 8003678:	4b39      	ldr	r3, [pc, #228]	; (8003760 <MX_TIM1_Init+0x138>)
 800367a:	f24c 324f 	movw	r2, #49999	; 0xc34f
 800367e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003680:	4b37      	ldr	r3, [pc, #220]	; (8003760 <MX_TIM1_Init+0x138>)
 8003682:	2200      	movs	r2, #0
 8003684:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003686:	4b36      	ldr	r3, [pc, #216]	; (8003760 <MX_TIM1_Init+0x138>)
 8003688:	2200      	movs	r2, #0
 800368a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800368c:	4b34      	ldr	r3, [pc, #208]	; (8003760 <MX_TIM1_Init+0x138>)
 800368e:	2200      	movs	r2, #0
 8003690:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003692:	4833      	ldr	r0, [pc, #204]	; (8003760 <MX_TIM1_Init+0x138>)
 8003694:	f005 f842 	bl	800871c <HAL_TIM_Base_Init>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d001      	beq.n	80036a2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800369e:	f000 fce1 	bl	8004064 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80036a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036a6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80036a8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80036ac:	4619      	mov	r1, r3
 80036ae:	482c      	ldr	r0, [pc, #176]	; (8003760 <MX_TIM1_Init+0x138>)
 80036b0:	f005 feb6 	bl	8009420 <HAL_TIM_ConfigClockSource>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d001      	beq.n	80036be <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80036ba:	f000 fcd3 	bl	8004064 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80036be:	4828      	ldr	r0, [pc, #160]	; (8003760 <MX_TIM1_Init+0x138>)
 80036c0:	f005 f9aa 	bl	8008a18 <HAL_TIM_PWM_Init>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80036ca:	f000 fccb 	bl	8004064 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036ce:	2300      	movs	r3, #0
 80036d0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036d2:	2300      	movs	r3, #0
 80036d4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80036d6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80036da:	4619      	mov	r1, r3
 80036dc:	4820      	ldr	r0, [pc, #128]	; (8003760 <MX_TIM1_Init+0x138>)
 80036de:	f006 fc2f 	bl	8009f40 <HAL_TIMEx_MasterConfigSynchronization>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d001      	beq.n	80036ec <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80036e8:	f000 fcbc 	bl	8004064 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80036ec:	2360      	movs	r3, #96	; 0x60
 80036ee:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80036f0:	2300      	movs	r3, #0
 80036f2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80036f4:	2300      	movs	r3, #0
 80036f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80036f8:	2300      	movs	r3, #0
 80036fa:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80036fc:	2300      	movs	r3, #0
 80036fe:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003700:	2300      	movs	r3, #0
 8003702:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003704:	2300      	movs	r3, #0
 8003706:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003708:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800370c:	2200      	movs	r2, #0
 800370e:	4619      	mov	r1, r3
 8003710:	4813      	ldr	r0, [pc, #76]	; (8003760 <MX_TIM1_Init+0x138>)
 8003712:	f005 fdc3 	bl	800929c <HAL_TIM_PWM_ConfigChannel>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d001      	beq.n	8003720 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800371c:	f000 fca2 	bl	8004064 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003720:	2300      	movs	r3, #0
 8003722:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003724:	2300      	movs	r3, #0
 8003726:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003728:	2300      	movs	r3, #0
 800372a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800372c:	2300      	movs	r3, #0
 800372e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003730:	2300      	movs	r3, #0
 8003732:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003734:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003738:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800373a:	2300      	movs	r3, #0
 800373c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800373e:	1d3b      	adds	r3, r7, #4
 8003740:	4619      	mov	r1, r3
 8003742:	4807      	ldr	r0, [pc, #28]	; (8003760 <MX_TIM1_Init+0x138>)
 8003744:	f006 fc6a 	bl	800a01c <HAL_TIMEx_ConfigBreakDeadTime>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d001      	beq.n	8003752 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800374e:	f000 fc89 	bl	8004064 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003752:	4803      	ldr	r0, [pc, #12]	; (8003760 <MX_TIM1_Init+0x138>)
 8003754:	f000 fe6a 	bl	800442c <HAL_TIM_MspPostInit>

}
 8003758:	bf00      	nop
 800375a:	3758      	adds	r7, #88	; 0x58
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	200004d8 	.word	0x200004d8
 8003764:	40010000 	.word	0x40010000

08003768 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b08c      	sub	sp, #48	; 0x30
 800376c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800376e:	f107 030c 	add.w	r3, r7, #12
 8003772:	2224      	movs	r2, #36	; 0x24
 8003774:	2100      	movs	r1, #0
 8003776:	4618      	mov	r0, r3
 8003778:	f007 ff92 	bl	800b6a0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800377c:	1d3b      	adds	r3, r7, #4
 800377e:	2200      	movs	r2, #0
 8003780:	601a      	str	r2, [r3, #0]
 8003782:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003784:	4b20      	ldr	r3, [pc, #128]	; (8003808 <MX_TIM3_Init+0xa0>)
 8003786:	4a21      	ldr	r2, [pc, #132]	; (800380c <MX_TIM3_Init+0xa4>)
 8003788:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800378a:	4b1f      	ldr	r3, [pc, #124]	; (8003808 <MX_TIM3_Init+0xa0>)
 800378c:	2200      	movs	r2, #0
 800378e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003790:	4b1d      	ldr	r3, [pc, #116]	; (8003808 <MX_TIM3_Init+0xa0>)
 8003792:	2200      	movs	r2, #0
 8003794:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = QEI_PERIOD - 1;
 8003796:	4b1c      	ldr	r3, [pc, #112]	; (8003808 <MX_TIM3_Init+0xa0>)
 8003798:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800379c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800379e:	4b1a      	ldr	r3, [pc, #104]	; (8003808 <MX_TIM3_Init+0xa0>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037a4:	4b18      	ldr	r3, [pc, #96]	; (8003808 <MX_TIM3_Init+0xa0>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80037aa:	2303      	movs	r3, #3
 80037ac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80037ae:	2300      	movs	r3, #0
 80037b0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80037b2:	2301      	movs	r3, #1
 80037b4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80037b6:	2300      	movs	r3, #0
 80037b8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80037ba:	2300      	movs	r3, #0
 80037bc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80037be:	2300      	movs	r3, #0
 80037c0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80037c2:	2301      	movs	r3, #1
 80037c4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80037c6:	2300      	movs	r3, #0
 80037c8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80037ca:	2300      	movs	r3, #0
 80037cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80037ce:	f107 030c 	add.w	r3, r7, #12
 80037d2:	4619      	mov	r1, r3
 80037d4:	480c      	ldr	r0, [pc, #48]	; (8003808 <MX_TIM3_Init+0xa0>)
 80037d6:	f005 fa9b 	bl	8008d10 <HAL_TIM_Encoder_Init>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d001      	beq.n	80037e4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80037e0:	f000 fc40 	bl	8004064 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037e4:	2300      	movs	r3, #0
 80037e6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037e8:	2300      	movs	r3, #0
 80037ea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80037ec:	1d3b      	adds	r3, r7, #4
 80037ee:	4619      	mov	r1, r3
 80037f0:	4805      	ldr	r0, [pc, #20]	; (8003808 <MX_TIM3_Init+0xa0>)
 80037f2:	f006 fba5 	bl	8009f40 <HAL_TIMEx_MasterConfigSynchronization>
 80037f6:	4603      	mov	r3, r0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d001      	beq.n	8003800 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80037fc:	f000 fc32 	bl	8004064 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003800:	bf00      	nop
 8003802:	3730      	adds	r7, #48	; 0x30
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}
 8003808:	2000058c 	.word	0x2000058c
 800380c:	40000400 	.word	0x40000400

08003810 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b086      	sub	sp, #24
 8003814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003816:	f107 0308 	add.w	r3, r7, #8
 800381a:	2200      	movs	r2, #0
 800381c:	601a      	str	r2, [r3, #0]
 800381e:	605a      	str	r2, [r3, #4]
 8003820:	609a      	str	r2, [r3, #8]
 8003822:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003824:	463b      	mov	r3, r7
 8003826:	2200      	movs	r2, #0
 8003828:	601a      	str	r2, [r3, #0]
 800382a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800382c:	4b1c      	ldr	r3, [pc, #112]	; (80038a0 <MX_TIM5_Init+0x90>)
 800382e:	4a1d      	ldr	r2, [pc, #116]	; (80038a4 <MX_TIM5_Init+0x94>)
 8003830:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8003832:	4b1b      	ldr	r3, [pc, #108]	; (80038a0 <MX_TIM5_Init+0x90>)
 8003834:	2200      	movs	r2, #0
 8003836:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003838:	4b19      	ldr	r3, [pc, #100]	; (80038a0 <MX_TIM5_Init+0x90>)
 800383a:	2200      	movs	r2, #0
 800383c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 99999;
 800383e:	4b18      	ldr	r3, [pc, #96]	; (80038a0 <MX_TIM5_Init+0x90>)
 8003840:	4a19      	ldr	r2, [pc, #100]	; (80038a8 <MX_TIM5_Init+0x98>)
 8003842:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003844:	4b16      	ldr	r3, [pc, #88]	; (80038a0 <MX_TIM5_Init+0x90>)
 8003846:	2200      	movs	r2, #0
 8003848:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800384a:	4b15      	ldr	r3, [pc, #84]	; (80038a0 <MX_TIM5_Init+0x90>)
 800384c:	2200      	movs	r2, #0
 800384e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003850:	4813      	ldr	r0, [pc, #76]	; (80038a0 <MX_TIM5_Init+0x90>)
 8003852:	f004 ff63 	bl	800871c <HAL_TIM_Base_Init>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d001      	beq.n	8003860 <MX_TIM5_Init+0x50>
  {
    Error_Handler();
 800385c:	f000 fc02 	bl	8004064 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003860:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003864:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003866:	f107 0308 	add.w	r3, r7, #8
 800386a:	4619      	mov	r1, r3
 800386c:	480c      	ldr	r0, [pc, #48]	; (80038a0 <MX_TIM5_Init+0x90>)
 800386e:	f005 fdd7 	bl	8009420 <HAL_TIM_ConfigClockSource>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <MX_TIM5_Init+0x6c>
  {
    Error_Handler();
 8003878:	f000 fbf4 	bl	8004064 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800387c:	2300      	movs	r3, #0
 800387e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003880:	2300      	movs	r3, #0
 8003882:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003884:	463b      	mov	r3, r7
 8003886:	4619      	mov	r1, r3
 8003888:	4805      	ldr	r0, [pc, #20]	; (80038a0 <MX_TIM5_Init+0x90>)
 800388a:	f006 fb59 	bl	8009f40 <HAL_TIMEx_MasterConfigSynchronization>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d001      	beq.n	8003898 <MX_TIM5_Init+0x88>
  {
    Error_Handler();
 8003894:	f000 fbe6 	bl	8004064 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003898:	bf00      	nop
 800389a:	3718      	adds	r7, #24
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	20000640 	.word	0x20000640
 80038a4:	40000c00 	.word	0x40000c00
 80038a8:	0001869f 	.word	0x0001869f

080038ac <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b088      	sub	sp, #32
 80038b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80038b2:	1d3b      	adds	r3, r7, #4
 80038b4:	2200      	movs	r2, #0
 80038b6:	601a      	str	r2, [r3, #0]
 80038b8:	605a      	str	r2, [r3, #4]
 80038ba:	609a      	str	r2, [r3, #8]
 80038bc:	60da      	str	r2, [r3, #12]
 80038be:	611a      	str	r2, [r3, #16]
 80038c0:	615a      	str	r2, [r3, #20]
 80038c2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80038c4:	4b1d      	ldr	r3, [pc, #116]	; (800393c <MX_TIM11_Init+0x90>)
 80038c6:	4a1e      	ldr	r2, [pc, #120]	; (8003940 <MX_TIM11_Init+0x94>)
 80038c8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 80038ca:	4b1c      	ldr	r3, [pc, #112]	; (800393c <MX_TIM11_Init+0x90>)
 80038cc:	2263      	movs	r2, #99	; 0x63
 80038ce:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038d0:	4b1a      	ldr	r3, [pc, #104]	; (800393c <MX_TIM11_Init+0x90>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 2005;
 80038d6:	4b19      	ldr	r3, [pc, #100]	; (800393c <MX_TIM11_Init+0x90>)
 80038d8:	f240 72d5 	movw	r2, #2005	; 0x7d5
 80038dc:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038de:	4b17      	ldr	r3, [pc, #92]	; (800393c <MX_TIM11_Init+0x90>)
 80038e0:	2200      	movs	r2, #0
 80038e2:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038e4:	4b15      	ldr	r3, [pc, #84]	; (800393c <MX_TIM11_Init+0x90>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80038ea:	4814      	ldr	r0, [pc, #80]	; (800393c <MX_TIM11_Init+0x90>)
 80038ec:	f004 ff16 	bl	800871c <HAL_TIM_Base_Init>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d001      	beq.n	80038fa <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 80038f6:	f000 fbb5 	bl	8004064 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 80038fa:	4810      	ldr	r0, [pc, #64]	; (800393c <MX_TIM11_Init+0x90>)
 80038fc:	f005 f826 	bl	800894c <HAL_TIM_OC_Init>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d001      	beq.n	800390a <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8003906:	f000 fbad 	bl	8004064 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 800390a:	2310      	movs	r3, #16
 800390c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1433;
 800390e:	f240 5399 	movw	r3, #1433	; 0x599
 8003912:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003914:	2300      	movs	r3, #0
 8003916:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003918:	2300      	movs	r3, #0
 800391a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800391c:	1d3b      	adds	r3, r7, #4
 800391e:	2200      	movs	r2, #0
 8003920:	4619      	mov	r1, r3
 8003922:	4806      	ldr	r0, [pc, #24]	; (800393c <MX_TIM11_Init+0x90>)
 8003924:	f005 fc5e 	bl	80091e4 <HAL_TIM_OC_ConfigChannel>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d001      	beq.n	8003932 <MX_TIM11_Init+0x86>
  {
    Error_Handler();
 800392e:	f000 fb99 	bl	8004064 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8003932:	bf00      	nop
 8003934:	3720      	adds	r7, #32
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	200006f4 	.word	0x200006f4
 8003940:	40014800 	.word	0x40014800

08003944 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003948:	4b12      	ldr	r3, [pc, #72]	; (8003994 <MX_USART2_UART_Init+0x50>)
 800394a:	4a13      	ldr	r2, [pc, #76]	; (8003998 <MX_USART2_UART_Init+0x54>)
 800394c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 800394e:	4b11      	ldr	r3, [pc, #68]	; (8003994 <MX_USART2_UART_Init+0x50>)
 8003950:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8003954:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8003956:	4b0f      	ldr	r3, [pc, #60]	; (8003994 <MX_USART2_UART_Init+0x50>)
 8003958:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800395c:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800395e:	4b0d      	ldr	r3, [pc, #52]	; (8003994 <MX_USART2_UART_Init+0x50>)
 8003960:	2200      	movs	r2, #0
 8003962:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8003964:	4b0b      	ldr	r3, [pc, #44]	; (8003994 <MX_USART2_UART_Init+0x50>)
 8003966:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800396a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800396c:	4b09      	ldr	r3, [pc, #36]	; (8003994 <MX_USART2_UART_Init+0x50>)
 800396e:	220c      	movs	r2, #12
 8003970:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003972:	4b08      	ldr	r3, [pc, #32]	; (8003994 <MX_USART2_UART_Init+0x50>)
 8003974:	2200      	movs	r2, #0
 8003976:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003978:	4b06      	ldr	r3, [pc, #24]	; (8003994 <MX_USART2_UART_Init+0x50>)
 800397a:	2200      	movs	r2, #0
 800397c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800397e:	4805      	ldr	r0, [pc, #20]	; (8003994 <MX_USART2_UART_Init+0x50>)
 8003980:	f006 fbbc 	bl	800a0fc <HAL_UART_Init>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d001      	beq.n	800398e <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 800398a:	f000 fb6b 	bl	8004064 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800398e:	bf00      	nop
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	200007a8 	.word	0x200007a8
 8003998:	40004400 	.word	0x40004400

0800399c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80039a2:	2300      	movs	r3, #0
 80039a4:	607b      	str	r3, [r7, #4]
 80039a6:	4b1b      	ldr	r3, [pc, #108]	; (8003a14 <MX_DMA_Init+0x78>)
 80039a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039aa:	4a1a      	ldr	r2, [pc, #104]	; (8003a14 <MX_DMA_Init+0x78>)
 80039ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80039b0:	6313      	str	r3, [r2, #48]	; 0x30
 80039b2:	4b18      	ldr	r3, [pc, #96]	; (8003a14 <MX_DMA_Init+0x78>)
 80039b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039ba:	607b      	str	r3, [r7, #4]
 80039bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80039be:	2300      	movs	r3, #0
 80039c0:	603b      	str	r3, [r7, #0]
 80039c2:	4b14      	ldr	r3, [pc, #80]	; (8003a14 <MX_DMA_Init+0x78>)
 80039c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c6:	4a13      	ldr	r2, [pc, #76]	; (8003a14 <MX_DMA_Init+0x78>)
 80039c8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80039cc:	6313      	str	r3, [r2, #48]	; 0x30
 80039ce:	4b11      	ldr	r3, [pc, #68]	; (8003a14 <MX_DMA_Init+0x78>)
 80039d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039d6:	603b      	str	r3, [r7, #0]
 80039d8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80039da:	2200      	movs	r2, #0
 80039dc:	2100      	movs	r1, #0
 80039de:	200b      	movs	r0, #11
 80039e0:	f001 fd1d 	bl	800541e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80039e4:	200b      	movs	r0, #11
 80039e6:	f001 fd36 	bl	8005456 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80039ea:	2200      	movs	r2, #0
 80039ec:	2100      	movs	r1, #0
 80039ee:	2011      	movs	r0, #17
 80039f0:	f001 fd15 	bl	800541e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80039f4:	2011      	movs	r0, #17
 80039f6:	f001 fd2e 	bl	8005456 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80039fa:	2200      	movs	r2, #0
 80039fc:	2100      	movs	r1, #0
 80039fe:	2038      	movs	r0, #56	; 0x38
 8003a00:	f001 fd0d 	bl	800541e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003a04:	2038      	movs	r0, #56	; 0x38
 8003a06:	f001 fd26 	bl	8005456 <HAL_NVIC_EnableIRQ>

}
 8003a0a:	bf00      	nop
 8003a0c:	3708      	adds	r7, #8
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	40023800 	.word	0x40023800

08003a18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b08a      	sub	sp, #40	; 0x28
 8003a1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a1e:	f107 0314 	add.w	r3, r7, #20
 8003a22:	2200      	movs	r2, #0
 8003a24:	601a      	str	r2, [r3, #0]
 8003a26:	605a      	str	r2, [r3, #4]
 8003a28:	609a      	str	r2, [r3, #8]
 8003a2a:	60da      	str	r2, [r3, #12]
 8003a2c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a2e:	2300      	movs	r3, #0
 8003a30:	613b      	str	r3, [r7, #16]
 8003a32:	4b63      	ldr	r3, [pc, #396]	; (8003bc0 <MX_GPIO_Init+0x1a8>)
 8003a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a36:	4a62      	ldr	r2, [pc, #392]	; (8003bc0 <MX_GPIO_Init+0x1a8>)
 8003a38:	f043 0304 	orr.w	r3, r3, #4
 8003a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a3e:	4b60      	ldr	r3, [pc, #384]	; (8003bc0 <MX_GPIO_Init+0x1a8>)
 8003a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a42:	f003 0304 	and.w	r3, r3, #4
 8003a46:	613b      	str	r3, [r7, #16]
 8003a48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	60fb      	str	r3, [r7, #12]
 8003a4e:	4b5c      	ldr	r3, [pc, #368]	; (8003bc0 <MX_GPIO_Init+0x1a8>)
 8003a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a52:	4a5b      	ldr	r2, [pc, #364]	; (8003bc0 <MX_GPIO_Init+0x1a8>)
 8003a54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a58:	6313      	str	r3, [r2, #48]	; 0x30
 8003a5a:	4b59      	ldr	r3, [pc, #356]	; (8003bc0 <MX_GPIO_Init+0x1a8>)
 8003a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a62:	60fb      	str	r3, [r7, #12]
 8003a64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a66:	2300      	movs	r3, #0
 8003a68:	60bb      	str	r3, [r7, #8]
 8003a6a:	4b55      	ldr	r3, [pc, #340]	; (8003bc0 <MX_GPIO_Init+0x1a8>)
 8003a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a6e:	4a54      	ldr	r2, [pc, #336]	; (8003bc0 <MX_GPIO_Init+0x1a8>)
 8003a70:	f043 0301 	orr.w	r3, r3, #1
 8003a74:	6313      	str	r3, [r2, #48]	; 0x30
 8003a76:	4b52      	ldr	r3, [pc, #328]	; (8003bc0 <MX_GPIO_Init+0x1a8>)
 8003a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	60bb      	str	r3, [r7, #8]
 8003a80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a82:	2300      	movs	r3, #0
 8003a84:	607b      	str	r3, [r7, #4]
 8003a86:	4b4e      	ldr	r3, [pc, #312]	; (8003bc0 <MX_GPIO_Init+0x1a8>)
 8003a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a8a:	4a4d      	ldr	r2, [pc, #308]	; (8003bc0 <MX_GPIO_Init+0x1a8>)
 8003a8c:	f043 0302 	orr.w	r3, r3, #2
 8003a90:	6313      	str	r3, [r2, #48]	; 0x30
 8003a92:	4b4b      	ldr	r3, [pc, #300]	; (8003bc0 <MX_GPIO_Init+0x1a8>)
 8003a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	607b      	str	r3, [r7, #4]
 8003a9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_11, GPIO_PIN_RESET);
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f44f 6102 	mov.w	r1, #2080	; 0x820
 8003aa4:	4847      	ldr	r0, [pc, #284]	; (8003bc4 <MX_GPIO_Init+0x1ac>)
 8003aa6:	f002 faa9 	bl	8005ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8003ab0:	4845      	ldr	r0, [pc, #276]	; (8003bc8 <MX_GPIO_Init+0x1b0>)
 8003ab2:	f002 faa3 	bl	8005ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003ab6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003aba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003abc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003ac0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003ac6:	f107 0314 	add.w	r3, r7, #20
 8003aca:	4619      	mov	r1, r3
 8003acc:	483f      	ldr	r0, [pc, #252]	; (8003bcc <MX_GPIO_Init+0x1b4>)
 8003ace:	f002 f8f9 	bl	8005cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003ad2:	2310      	movs	r3, #16
 8003ad4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ada:	2300      	movs	r3, #0
 8003adc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ade:	f107 0314 	add.w	r3, r7, #20
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	4837      	ldr	r0, [pc, #220]	; (8003bc4 <MX_GPIO_Init+0x1ac>)
 8003ae6:	f002 f8ed 	bl	8005cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA11 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_11;
 8003aea:	f44f 6302 	mov.w	r3, #2080	; 0x820
 8003aee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003af0:	2301      	movs	r3, #1
 8003af2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003af4:	2300      	movs	r3, #0
 8003af6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003af8:	2300      	movs	r3, #0
 8003afa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003afc:	f107 0314 	add.w	r3, r7, #20
 8003b00:	4619      	mov	r1, r3
 8003b02:	4830      	ldr	r0, [pc, #192]	; (8003bc4 <MX_GPIO_Init+0x1ac>)
 8003b04:	f002 f8de 	bl	8005cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8003b08:	2306      	movs	r3, #6
 8003b0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003b0c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003b10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b12:	2301      	movs	r3, #1
 8003b14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b16:	f107 0314 	add.w	r3, r7, #20
 8003b1a:	4619      	mov	r1, r3
 8003b1c:	482a      	ldr	r0, [pc, #168]	; (8003bc8 <MX_GPIO_Init+0x1b0>)
 8003b1e:	f002 f8d1 	bl	8005cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003b22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003b28:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8003b2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b32:	f107 0314 	add.w	r3, r7, #20
 8003b36:	4619      	mov	r1, r3
 8003b38:	4823      	ldr	r0, [pc, #140]	; (8003bc8 <MX_GPIO_Init+0x1b0>)
 8003b3a:	f002 f8c3 	bl	8005cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003b3e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003b42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b44:	2301      	movs	r3, #1
 8003b46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b50:	f107 0314 	add.w	r3, r7, #20
 8003b54:	4619      	mov	r1, r3
 8003b56:	481c      	ldr	r0, [pc, #112]	; (8003bc8 <MX_GPIO_Init+0x1b0>)
 8003b58:	f002 f8b4 	bl	8005cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003b5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003b62:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003b66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b6c:	f107 0314 	add.w	r3, r7, #20
 8003b70:	4619      	mov	r1, r3
 8003b72:	4814      	ldr	r0, [pc, #80]	; (8003bc4 <MX_GPIO_Init+0x1ac>)
 8003b74:	f002 f8a6 	bl	8005cc4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8003b78:	2200      	movs	r2, #0
 8003b7a:	2100      	movs	r1, #0
 8003b7c:	2007      	movs	r0, #7
 8003b7e:	f001 fc4e 	bl	800541e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8003b82:	2007      	movs	r0, #7
 8003b84:	f001 fc67 	bl	8005456 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8003b88:	2200      	movs	r2, #0
 8003b8a:	2100      	movs	r1, #0
 8003b8c:	2008      	movs	r0, #8
 8003b8e:	f001 fc46 	bl	800541e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003b92:	2008      	movs	r0, #8
 8003b94:	f001 fc5f 	bl	8005456 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003b98:	2200      	movs	r2, #0
 8003b9a:	2100      	movs	r1, #0
 8003b9c:	2017      	movs	r0, #23
 8003b9e:	f001 fc3e 	bl	800541e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003ba2:	2017      	movs	r0, #23
 8003ba4:	f001 fc57 	bl	8005456 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003ba8:	2200      	movs	r2, #0
 8003baa:	2100      	movs	r1, #0
 8003bac:	2028      	movs	r0, #40	; 0x28
 8003bae:	f001 fc36 	bl	800541e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003bb2:	2028      	movs	r0, #40	; 0x28
 8003bb4:	f001 fc4f 	bl	8005456 <HAL_NVIC_EnableIRQ>

}
 8003bb8:	bf00      	nop
 8003bba:	3728      	adds	r7, #40	; 0x28
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	40023800 	.word	0x40023800
 8003bc4:	40020000 	.word	0x40020000
 8003bc8:	40020400 	.word	0x40020400
 8003bcc:	40020800 	.word	0x40020800

08003bd0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003bd0:	b5b0      	push	{r4, r5, r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
	if(htim == &htim5)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	4a54      	ldr	r2, [pc, #336]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	f040 80a1 	bne.w	8003d24 <HAL_TIM_PeriodElapsedCallback+0x154>
//		}
//		if(writeflag_ls == 9){
//			eff_st();
//			writeflag_ls = 0;
//		}
		_micros += 1000;
 8003be2:	4b53      	ldr	r3, [pc, #332]	; (8003d30 <HAL_TIM_PeriodElapsedCallback+0x160>)
 8003be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003be8:	f512 747a 	adds.w	r4, r2, #1000	; 0x3e8
 8003bec:	f143 0500 	adc.w	r5, r3, #0
 8003bf0:	4b4f      	ldr	r3, [pc, #316]	; (8003d30 <HAL_TIM_PeriodElapsedCallback+0x160>)
 8003bf2:	e9c3 4500 	strd	r4, r5, [r3]
		QEIEncoderPositionVelocity_Update(&htim3, &htim5);
 8003bf6:	494d      	ldr	r1, [pc, #308]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8003bf8:	484e      	ldr	r0, [pc, #312]	; (8003d34 <HAL_TIM_PeriodElapsedCallback+0x164>)
 8003bfa:	f7fd ff65 	bl	8001ac8 <QEIEncoderPositionVelocity_Update>

		check_pe();
 8003bfe:	f7fe f8bb 	bl	8001d78 <check_pe>
		SetHome(&htim3, &htim1);
 8003c02:	494d      	ldr	r1, [pc, #308]	; (8003d38 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8003c04:	484b      	ldr	r0, [pc, #300]	; (8003d34 <HAL_TIM_PeriodElapsedCallback+0x164>)
 8003c06:	f7fe f987 	bl	8001f18 <SetHome>

		if (EndEffectorSoftResetFlag)
 8003c0a:	4b4c      	ldr	r3, [pc, #304]	; (8003d3c <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d005      	beq.n	8003c1e <HAL_TIM_PeriodElapsedCallback+0x4e>
		{
			eff_write(softReset_cmd);
 8003c12:	484b      	ldr	r0, [pc, #300]	; (8003d40 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8003c14:	f7fe f8de 	bl	8001dd4 <eff_write>
			EndEffectorSoftResetFlag = 0;
 8003c18:	4b48      	ldr	r3, [pc, #288]	; (8003d3c <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	701a      	strb	r2, [r3, #0]
		}

		switch (registerFrame[1].U16)
 8003c1e:	4b49      	ldr	r3, [pc, #292]	; (8003d44 <HAL_TIM_PeriodElapsedCallback+0x174>)
 8003c20:	885b      	ldrh	r3, [r3, #2]
 8003c22:	3b01      	subs	r3, #1
 8003c24:	2b0f      	cmp	r3, #15
 8003c26:	d837      	bhi.n	8003c98 <HAL_TIM_PeriodElapsedCallback+0xc8>
 8003c28:	a201      	add	r2, pc, #4	; (adr r2, 8003c30 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8003c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c2e:	bf00      	nop
 8003c30:	08003c71 	.word	0x08003c71
 8003c34:	08003c79 	.word	0x08003c79
 8003c38:	08003c99 	.word	0x08003c99
 8003c3c:	08003c81 	.word	0x08003c81
 8003c40:	08003c99 	.word	0x08003c99
 8003c44:	08003c99 	.word	0x08003c99
 8003c48:	08003c99 	.word	0x08003c99
 8003c4c:	08003c89 	.word	0x08003c89
 8003c50:	08003c99 	.word	0x08003c99
 8003c54:	08003c99 	.word	0x08003c99
 8003c58:	08003c99 	.word	0x08003c99
 8003c5c:	08003c99 	.word	0x08003c99
 8003c60:	08003c99 	.word	0x08003c99
 8003c64:	08003c99 	.word	0x08003c99
 8003c68:	08003c99 	.word	0x08003c99
 8003c6c:	08003c91 	.word	0x08003c91
		{
		case 0b00001:
			SetPickTrayFlag = 1;
 8003c70:	4b35      	ldr	r3, [pc, #212]	; (8003d48 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8003c72:	2201      	movs	r2, #1
 8003c74:	701a      	strb	r2, [r3, #0]
		break;
 8003c76:	e00f      	b.n	8003c98 <HAL_TIM_PeriodElapsedCallback+0xc8>
		case 0b00010:
			SetPlaceTrayFlag = 1;
 8003c78:	4b34      	ldr	r3, [pc, #208]	; (8003d4c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	701a      	strb	r2, [r3, #0]
		break;
 8003c7e:	e00b      	b.n	8003c98 <HAL_TIM_PeriodElapsedCallback+0xc8>
		case 0b00100:
			SetHomeFlag = 1;
 8003c80:	4b33      	ldr	r3, [pc, #204]	; (8003d50 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8003c82:	2201      	movs	r2, #1
 8003c84:	701a      	strb	r2, [r3, #0]
		break;
 8003c86:	e007      	b.n	8003c98 <HAL_TIM_PeriodElapsedCallback+0xc8>
		case 0b01000:
			RunTrayFlag = 1;
 8003c88:	4b32      	ldr	r3, [pc, #200]	; (8003d54 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	701a      	strb	r2, [r3, #0]
		break;
 8003c8e:	e003      	b.n	8003c98 <HAL_TIM_PeriodElapsedCallback+0xc8>
		case 0b10000:
			RunPointFlag = 1;
 8003c90:	4b31      	ldr	r3, [pc, #196]	; (8003d58 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8003c92:	2201      	movs	r2, #1
 8003c94:	701a      	strb	r2, [r3, #0]
		break;
 8003c96:	bf00      	nop
		}

		if (!(SetPickTrayFlag || SetPlaceTrayFlag || SetHomeFlag || RunTrayFlag || RunPointFlag || SetHomeYFlag))
 8003c98:	4b2b      	ldr	r3, [pc, #172]	; (8003d48 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d119      	bne.n	8003cd4 <HAL_TIM_PeriodElapsedCallback+0x104>
 8003ca0:	4b2a      	ldr	r3, [pc, #168]	; (8003d4c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d115      	bne.n	8003cd4 <HAL_TIM_PeriodElapsedCallback+0x104>
 8003ca8:	4b29      	ldr	r3, [pc, #164]	; (8003d50 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8003caa:	781b      	ldrb	r3, [r3, #0]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d111      	bne.n	8003cd4 <HAL_TIM_PeriodElapsedCallback+0x104>
 8003cb0:	4b28      	ldr	r3, [pc, #160]	; (8003d54 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d10d      	bne.n	8003cd4 <HAL_TIM_PeriodElapsedCallback+0x104>
 8003cb8:	4b27      	ldr	r3, [pc, #156]	; (8003d58 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d109      	bne.n	8003cd4 <HAL_TIM_PeriodElapsedCallback+0x104>
 8003cc0:	4b26      	ldr	r3, [pc, #152]	; (8003d5c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d105      	bne.n	8003cd4 <HAL_TIM_PeriodElapsedCallback+0x104>
		{
			GetJoystickXYaxisValue(&DummyA, &DummyB);
 8003cc8:	4925      	ldr	r1, [pc, #148]	; (8003d60 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8003cca:	4826      	ldr	r0, [pc, #152]	; (8003d64 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8003ccc:	f7ff f9c4 	bl	8003058 <GetJoystickXYaxisValue>
			JoyStickControlCartesian();
 8003cd0:	f7ff fae6 	bl	80032a0 <JoyStickControlCartesian>
		}

		if (emer_pushed)
 8003cd4:	4b24      	ldr	r3, [pc, #144]	; (8003d68 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d009      	beq.n	8003cf0 <HAL_TIM_PeriodElapsedCallback+0x120>
		{
			BaseSystem_SetPickTray();
 8003cdc:	f7fd faba 	bl	8001254 <BaseSystem_SetPickTray>
			BaseSystem_SetPlaceTray();
 8003ce0:	f7fd fbe8 	bl	80014b4 <BaseSystem_SetPlaceTray>
			BaseSystem_SetHome();
 8003ce4:	f7fd fa02 	bl	80010ec <BaseSystem_SetHome>
			BaseSystem_RuntrayMode();
 8003ce8:	f7fd fd14 	bl	8001714 <BaseSystem_RuntrayMode>
			BaseSystem_RunPointMode();
 8003cec:	f7fd fa40 	bl	8001170 <BaseSystem_RunPointMode>
		}

		static uint8_t i = 0;
		if (i == 0)
 8003cf0:	4b1e      	ldr	r3, [pc, #120]	; (8003d6c <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8003cf2:	781b      	ldrb	r3, [r3, #0]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d105      	bne.n	8003d04 <HAL_TIM_PeriodElapsedCallback+0x134>
		{
			registerFrame[0].U16 = 0b0101100101100001; //Ya 22881
 8003cf8:	4b12      	ldr	r3, [pc, #72]	; (8003d44 <HAL_TIM_PeriodElapsedCallback+0x174>)
 8003cfa:	f645 1261 	movw	r2, #22881	; 0x5961
 8003cfe:	801a      	strh	r2, [r3, #0]
			//eff_st();
			Modbus_Protocal_Worker();
 8003d00:	f7fe fb2a 	bl	8002358 <Modbus_Protocal_Worker>
		}
		i = (i + 1) % 200;
 8003d04:	4b19      	ldr	r3, [pc, #100]	; (8003d6c <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	3301      	adds	r3, #1
 8003d0a:	4a19      	ldr	r2, [pc, #100]	; (8003d70 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8003d0c:	fb82 1203 	smull	r1, r2, r2, r3
 8003d10:	1191      	asrs	r1, r2, #6
 8003d12:	17da      	asrs	r2, r3, #31
 8003d14:	1a8a      	subs	r2, r1, r2
 8003d16:	21c8      	movs	r1, #200	; 0xc8
 8003d18:	fb01 f202 	mul.w	r2, r1, r2
 8003d1c:	1a9a      	subs	r2, r3, r2
 8003d1e:	b2d2      	uxtb	r2, r2
 8003d20:	4b12      	ldr	r3, [pc, #72]	; (8003d6c <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8003d22:	701a      	strb	r2, [r3, #0]
	}
}
 8003d24:	bf00      	nop
 8003d26:	3708      	adds	r7, #8
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bdb0      	pop	{r4, r5, r7, pc}
 8003d2c:	20000640 	.word	0x20000640
 8003d30:	200008b8 	.word	0x200008b8
 8003d34:	2000058c 	.word	0x2000058c
 8003d38:	200004d8 	.word	0x200004d8
 8003d3c:	20000280 	.word	0x20000280
 8003d40:	2000025c 	.word	0x2000025c
 8003d44:	20000f30 	.word	0x20000f30
 8003d48:	20000fbc 	.word	0x20000fbc
 8003d4c:	20000fbd 	.word	0x20000fbd
 8003d50:	20000fbe 	.word	0x20000fbe
 8003d54:	20000fbf 	.word	0x20000fbf
 8003d58:	20000fc0 	.word	0x20000fc0
 8003d5c:	20000259 	.word	0x20000259
 8003d60:	20000988 	.word	0x20000988
 8003d64:	20000984 	.word	0x20000984
 8003d68:	20000281 	.word	0x20000281
 8003d6c:	20000fc1 	.word	0x20000fc1
 8003d70:	51eb851f 	.word	0x51eb851f
 8003d74:	00000000 	.word	0x00000000

08003d78 <ControllerState>:

void ControllerState()
{
 8003d78:	b5b0      	push	{r4, r5, r7, lr}
 8003d7a:	af00      	add	r7, sp, #0
	static enum {Idle, Follow} state = Idle;

	if (SetHomeYFlag == 0)
 8003d7c:	4ba2      	ldr	r3, [pc, #648]	; (8004008 <ControllerState+0x290>)
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	f040 8135 	bne.w	8003ff0 <ControllerState+0x278>
	{
		switch(state)
 8003d86:	4ba1      	ldr	r3, [pc, #644]	; (800400c <ControllerState+0x294>)
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d002      	beq.n	8003d94 <ControllerState+0x1c>
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d045      	beq.n	8003e1e <ControllerState+0xa6>
 8003d92:	e129      	b.n	8003fe8 <ControllerState+0x270>
		{
		case Idle:
			ControllerFinishedFollowFlag = 1;
 8003d94:	4b9e      	ldr	r3, [pc, #632]	; (8004010 <ControllerState+0x298>)
 8003d96:	2201      	movs	r2, #1
 8003d98:	701a      	strb	r2, [r3, #0]
			PulseWidthModulation = 0;
 8003d9a:	4b9e      	ldr	r3, [pc, #632]	; (8004014 <ControllerState+0x29c>)
 8003d9c:	f04f 0200 	mov.w	r2, #0
 8003da0:	601a      	str	r2, [r3, #0]
			MotorDrive(&htim1);
 8003da2:	489d      	ldr	r0, [pc, #628]	; (8004018 <ControllerState+0x2a0>)
 8003da4:	f7fe f826 	bl	8001df4 <MotorDrive>
			Pi = QEIData.position;
 8003da8:	4b9c      	ldr	r3, [pc, #624]	; (800401c <ControllerState+0x2a4>)
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	4a9c      	ldr	r2, [pc, #624]	; (8004020 <ControllerState+0x2a8>)
 8003dae:	6013      	str	r3, [r2, #0]

			if(Pf != Pf_last)
 8003db0:	4b9c      	ldr	r3, [pc, #624]	; (8004024 <ControllerState+0x2ac>)
 8003db2:	ed93 7a00 	vldr	s14, [r3]
 8003db6:	4b9c      	ldr	r3, [pc, #624]	; (8004028 <ControllerState+0x2b0>)
 8003db8:	edd3 7a00 	vldr	s15, [r3]
 8003dbc:	eeb4 7a67 	vcmp.f32	s14, s15
 8003dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dc4:	f000 810d 	beq.w	8003fe2 <ControllerState+0x26a>
			{
				t_traj = 0;
 8003dc8:	4998      	ldr	r1, [pc, #608]	; (800402c <ControllerState+0x2b4>)
 8003dca:	f04f 0200 	mov.w	r2, #0
 8003dce:	f04f 0300 	mov.w	r3, #0
 8003dd2:	e9c1 2300 	strd	r2, r3, [r1]
				SteadyStateFlag = 0;
 8003dd6:	4b96      	ldr	r3, [pc, #600]	; (8004030 <ControllerState+0x2b8>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	701a      	strb	r2, [r3, #0]
				QuinticTraj_PreCal(Pi, Pf, &traj);
 8003ddc:	4b90      	ldr	r3, [pc, #576]	; (8004020 <ControllerState+0x2a8>)
 8003dde:	edd3 7a00 	vldr	s15, [r3]
 8003de2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003de6:	ee17 3a90 	vmov	r3, s15
 8003dea:	b21b      	sxth	r3, r3
 8003dec:	4a8d      	ldr	r2, [pc, #564]	; (8004024 <ControllerState+0x2ac>)
 8003dee:	edd2 7a00 	vldr	s15, [r2]
 8003df2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003df6:	ee17 2a90 	vmov	r2, s15
 8003dfa:	b211      	sxth	r1, r2
 8003dfc:	4a8d      	ldr	r2, [pc, #564]	; (8004034 <ControllerState+0x2bc>)
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f7fe fd22 	bl	8002848 <QuinticTraj_PreCal>
				ControllerFinishedFollowFlag = 0;
 8003e04:	4b82      	ldr	r3, [pc, #520]	; (8004010 <ControllerState+0x298>)
 8003e06:	2200      	movs	r2, #0
 8003e08:	701a      	strb	r2, [r3, #0]
				state = Follow;
 8003e0a:	4b80      	ldr	r3, [pc, #512]	; (800400c <ControllerState+0x294>)
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8003e10:	2201      	movs	r2, #1
 8003e12:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003e16:	4888      	ldr	r0, [pc, #544]	; (8004038 <ControllerState+0x2c0>)
 8003e18:	f002 f8f0 	bl	8005ffc <HAL_GPIO_WritePin>
			}
		break;
 8003e1c:	e0e1      	b.n	8003fe2 <ControllerState+0x26a>

		case Follow:
			t_traj = t_traj + 1000;
 8003e1e:	4b83      	ldr	r3, [pc, #524]	; (800402c <ControllerState+0x2b4>)
 8003e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e24:	f512 707a 	adds.w	r0, r2, #1000	; 0x3e8
 8003e28:	f143 0100 	adc.w	r1, r3, #0
 8003e2c:	4b7f      	ldr	r3, [pc, #508]	; (800402c <ControllerState+0x2b4>)
 8003e2e:	e9c3 0100 	strd	r0, r1, [r3]
			if (t_traj <= traj.t_total * 1000000)
 8003e32:	4b7e      	ldr	r3, [pc, #504]	; (800402c <ControllerState+0x2b4>)
 8003e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e38:	4610      	mov	r0, r2
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	f7fc ff50 	bl	8000ce0 <__aeabi_ul2f>
 8003e40:	ee06 0a90 	vmov	s13, r0
 8003e44:	4b7b      	ldr	r3, [pc, #492]	; (8004034 <ControllerState+0x2bc>)
 8003e46:	edd3 7a00 	vldr	s15, [r3]
 8003e4a:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 800403c <ControllerState+0x2c4>
 8003e4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e52:	eef4 6ae7 	vcmpe.f32	s13, s15
 8003e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e5a:	d817      	bhi.n	8003e8c <ControllerState+0x114>
			{
				QuinticTraj_GetState(Pi, Pf, &traj, t_traj);
 8003e5c:	4b70      	ldr	r3, [pc, #448]	; (8004020 <ControllerState+0x2a8>)
 8003e5e:	edd3 7a00 	vldr	s15, [r3]
 8003e62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e66:	ee17 3a90 	vmov	r3, s15
 8003e6a:	b218      	sxth	r0, r3
 8003e6c:	4b6d      	ldr	r3, [pc, #436]	; (8004024 <ControllerState+0x2ac>)
 8003e6e:	edd3 7a00 	vldr	s15, [r3]
 8003e72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e76:	ee17 3a90 	vmov	r3, s15
 8003e7a:	b219      	sxth	r1, r3
 8003e7c:	4b6b      	ldr	r3, [pc, #428]	; (800402c <ControllerState+0x2b4>)
 8003e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e82:	4613      	mov	r3, r2
 8003e84:	4a6b      	ldr	r2, [pc, #428]	; (8004034 <ControllerState+0x2bc>)
 8003e86:	f7fe fd7b 	bl	8002980 <QuinticTraj_GetState>
 8003e8a:	e003      	b.n	8003e94 <ControllerState+0x11c>
			}
			else
			{
				q_des = Pf;
 8003e8c:	4b65      	ldr	r3, [pc, #404]	; (8004024 <ControllerState+0x2ac>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a6b      	ldr	r2, [pc, #428]	; (8004040 <ControllerState+0x2c8>)
 8003e92:	6013      	str	r3, [r2, #0]
			}

			PositionControlVelocityForm(&Controller);
 8003e94:	486b      	ldr	r0, [pc, #428]	; (8004044 <ControllerState+0x2cc>)
 8003e96:	f7fd fd7d 	bl	8001994 <PositionControlVelocityForm>
			MotorDrive(&htim1);
 8003e9a:	485f      	ldr	r0, [pc, #380]	; (8004018 <ControllerState+0x2a0>)
 8003e9c:	f7fd ffaa 	bl	8001df4 <MotorDrive>

			if(QEIData.position > max_pos)
 8003ea0:	4b5e      	ldr	r3, [pc, #376]	; (800401c <ControllerState+0x2a4>)
 8003ea2:	ed93 7a04 	vldr	s14, [r3, #16]
 8003ea6:	4b68      	ldr	r3, [pc, #416]	; (8004048 <ControllerState+0x2d0>)
 8003ea8:	edd3 7a00 	vldr	s15, [r3]
 8003eac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003eb4:	dd03      	ble.n	8003ebe <ControllerState+0x146>
			{
				max_pos = QEIData.position;
 8003eb6:	4b59      	ldr	r3, [pc, #356]	; (800401c <ControllerState+0x2a4>)
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	4a63      	ldr	r2, [pc, #396]	; (8004048 <ControllerState+0x2d0>)
 8003ebc:	6013      	str	r3, [r2, #0]
			}

			if (((t_traj > traj.t_total * 1000000) && (0.15 > fabs(q_des - QEIData.position)) && (SteadyStateFlag == 0)) || P_disallow || N_disallow)
 8003ebe:	4b5b      	ldr	r3, [pc, #364]	; (800402c <ControllerState+0x2b4>)
 8003ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec4:	4610      	mov	r0, r2
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	f7fc ff0a 	bl	8000ce0 <__aeabi_ul2f>
 8003ecc:	ee06 0a90 	vmov	s13, r0
 8003ed0:	4b58      	ldr	r3, [pc, #352]	; (8004034 <ControllerState+0x2bc>)
 8003ed2:	edd3 7a00 	vldr	s15, [r3]
 8003ed6:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800403c <ControllerState+0x2c4>
 8003eda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ede:	eef4 6ae7 	vcmpe.f32	s13, s15
 8003ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ee6:	dd19      	ble.n	8003f1c <ControllerState+0x1a4>
 8003ee8:	4b55      	ldr	r3, [pc, #340]	; (8004040 <ControllerState+0x2c8>)
 8003eea:	ed93 7a00 	vldr	s14, [r3]
 8003eee:	4b4b      	ldr	r3, [pc, #300]	; (800401c <ControllerState+0x2a4>)
 8003ef0:	edd3 7a04 	vldr	s15, [r3, #16]
 8003ef4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ef8:	eef0 7ae7 	vabs.f32	s15, s15
 8003efc:	ee17 0a90 	vmov	r0, s15
 8003f00:	f7fc face 	bl	80004a0 <__aeabi_f2d>
 8003f04:	a33c      	add	r3, pc, #240	; (adr r3, 8003ff8 <ControllerState+0x280>)
 8003f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f0a:	f7fc fd93 	bl	8000a34 <__aeabi_dcmplt>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d003      	beq.n	8003f1c <ControllerState+0x1a4>
 8003f14:	4b46      	ldr	r3, [pc, #280]	; (8004030 <ControllerState+0x2b8>)
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d007      	beq.n	8003f2c <ControllerState+0x1b4>
 8003f1c:	4b4b      	ldr	r3, [pc, #300]	; (800404c <ControllerState+0x2d4>)
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d103      	bne.n	8003f2c <ControllerState+0x1b4>
 8003f24:	4b4a      	ldr	r3, [pc, #296]	; (8004050 <ControllerState+0x2d8>)
 8003f26:	781b      	ldrb	r3, [r3, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d00c      	beq.n	8003f46 <ControllerState+0x1ce>
			{
				t_total_actual = t_traj + 500000;
 8003f2c:	4b3f      	ldr	r3, [pc, #252]	; (800402c <ControllerState+0x2b4>)
 8003f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f32:	4948      	ldr	r1, [pc, #288]	; (8004054 <ControllerState+0x2dc>)
 8003f34:	1854      	adds	r4, r2, r1
 8003f36:	f143 0500 	adc.w	r5, r3, #0
 8003f3a:	4b47      	ldr	r3, [pc, #284]	; (8004058 <ControllerState+0x2e0>)
 8003f3c:	e9c3 4500 	strd	r4, r5, [r3]
				SteadyStateFlag = 1;
 8003f40:	4b3b      	ldr	r3, [pc, #236]	; (8004030 <ControllerState+0x2b8>)
 8003f42:	2201      	movs	r2, #1
 8003f44:	701a      	strb	r2, [r3, #0]
			}

			if (SteadyStateFlag && (t_traj > t_total_actual) && (0.05 > fabs(q_des - QEIData.position)) || (P_disallow) || (N_disallow))
 8003f46:	4b3a      	ldr	r3, [pc, #232]	; (8004030 <ControllerState+0x2b8>)
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d01f      	beq.n	8003f8e <ControllerState+0x216>
 8003f4e:	4b37      	ldr	r3, [pc, #220]	; (800402c <ControllerState+0x2b4>)
 8003f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f54:	4940      	ldr	r1, [pc, #256]	; (8004058 <ControllerState+0x2e0>)
 8003f56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f5a:	4290      	cmp	r0, r2
 8003f5c:	eb71 0303 	sbcs.w	r3, r1, r3
 8003f60:	d215      	bcs.n	8003f8e <ControllerState+0x216>
 8003f62:	4b37      	ldr	r3, [pc, #220]	; (8004040 <ControllerState+0x2c8>)
 8003f64:	ed93 7a00 	vldr	s14, [r3]
 8003f68:	4b2c      	ldr	r3, [pc, #176]	; (800401c <ControllerState+0x2a4>)
 8003f6a:	edd3 7a04 	vldr	s15, [r3, #16]
 8003f6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f72:	eef0 7ae7 	vabs.f32	s15, s15
 8003f76:	ee17 0a90 	vmov	r0, s15
 8003f7a:	f7fc fa91 	bl	80004a0 <__aeabi_f2d>
 8003f7e:	a320      	add	r3, pc, #128	; (adr r3, 8004000 <ControllerState+0x288>)
 8003f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f84:	f7fc fd56 	bl	8000a34 <__aeabi_dcmplt>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d107      	bne.n	8003f9e <ControllerState+0x226>
 8003f8e:	4b2f      	ldr	r3, [pc, #188]	; (800404c <ControllerState+0x2d4>)
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d103      	bne.n	8003f9e <ControllerState+0x226>
 8003f96:	4b2e      	ldr	r3, [pc, #184]	; (8004050 <ControllerState+0x2d8>)
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d023      	beq.n	8003fe6 <ControllerState+0x26e>
			{
				state = Idle;
 8003f9e:	4b1b      	ldr	r3, [pc, #108]	; (800400c <ControllerState+0x294>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	701a      	strb	r2, [r3, #0]
				overshoot = max_pos * 100/(Pf - Pi);
 8003fa4:	4b28      	ldr	r3, [pc, #160]	; (8004048 <ControllerState+0x2d0>)
 8003fa6:	edd3 7a00 	vldr	s15, [r3]
 8003faa:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800405c <ControllerState+0x2e4>
 8003fae:	ee67 6a87 	vmul.f32	s13, s15, s14
 8003fb2:	4b1c      	ldr	r3, [pc, #112]	; (8004024 <ControllerState+0x2ac>)
 8003fb4:	ed93 7a00 	vldr	s14, [r3]
 8003fb8:	4b19      	ldr	r3, [pc, #100]	; (8004020 <ControllerState+0x2a8>)
 8003fba:	edd3 7a00 	vldr	s15, [r3]
 8003fbe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003fc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003fc6:	4b26      	ldr	r3, [pc, #152]	; (8004060 <ControllerState+0x2e8>)
 8003fc8:	edc3 7a00 	vstr	s15, [r3]
				max_pos = 0;
 8003fcc:	4b1e      	ldr	r3, [pc, #120]	; (8004048 <ControllerState+0x2d0>)
 8003fce:	f04f 0200 	mov.w	r2, #0
 8003fd2:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003fda:	4817      	ldr	r0, [pc, #92]	; (8004038 <ControllerState+0x2c0>)
 8003fdc:	f002 f80e 	bl	8005ffc <HAL_GPIO_WritePin>
			}
		break;
 8003fe0:	e001      	b.n	8003fe6 <ControllerState+0x26e>
		break;
 8003fe2:	bf00      	nop
 8003fe4:	e000      	b.n	8003fe8 <ControllerState+0x270>
		break;
 8003fe6:	bf00      	nop
		}
		Pf_last = Pf;
 8003fe8:	4b0e      	ldr	r3, [pc, #56]	; (8004024 <ControllerState+0x2ac>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a0e      	ldr	r2, [pc, #56]	; (8004028 <ControllerState+0x2b0>)
 8003fee:	6013      	str	r3, [r2, #0]
	}
}
 8003ff0:	bf00      	nop
 8003ff2:	bdb0      	pop	{r4, r5, r7, pc}
 8003ff4:	f3af 8000 	nop.w
 8003ff8:	33333333 	.word	0x33333333
 8003ffc:	3fc33333 	.word	0x3fc33333
 8004000:	9999999a 	.word	0x9999999a
 8004004:	3fa99999 	.word	0x3fa99999
 8004008:	20000259 	.word	0x20000259
 800400c:	20000fc2 	.word	0x20000fc2
 8004010:	200008e0 	.word	0x200008e0
 8004014:	200008dc 	.word	0x200008dc
 8004018:	200004d8 	.word	0x200004d8
 800401c:	200008c0 	.word	0x200008c0
 8004020:	200008a4 	.word	0x200008a4
 8004024:	200008a8 	.word	0x200008a8
 8004028:	200008ac 	.word	0x200008ac
 800402c:	20000880 	.word	0x20000880
 8004030:	200008b0 	.word	0x200008b0
 8004034:	2000089c 	.word	0x2000089c
 8004038:	40020400 	.word	0x40020400
 800403c:	49742400 	.word	0x49742400
 8004040:	20000890 	.word	0x20000890
 8004044:	200008e4 	.word	0x200008e4
 8004048:	2000098c 	.word	0x2000098c
 800404c:	200008f0 	.word	0x200008f0
 8004050:	200008f1 	.word	0x200008f1
 8004054:	0007a120 	.word	0x0007a120
 8004058:	20000888 	.word	0x20000888
 800405c:	42c80000 	.word	0x42c80000
 8004060:	20000990 	.word	0x20000990

08004064 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004064:	b480      	push	{r7}
 8004066:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004068:	b672      	cpsid	i
}
 800406a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800406c:	e7fe      	b.n	800406c <Error_Handler+0x8>
	...

08004070 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b082      	sub	sp, #8
 8004074:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004076:	2300      	movs	r3, #0
 8004078:	607b      	str	r3, [r7, #4]
 800407a:	4b10      	ldr	r3, [pc, #64]	; (80040bc <HAL_MspInit+0x4c>)
 800407c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800407e:	4a0f      	ldr	r2, [pc, #60]	; (80040bc <HAL_MspInit+0x4c>)
 8004080:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004084:	6453      	str	r3, [r2, #68]	; 0x44
 8004086:	4b0d      	ldr	r3, [pc, #52]	; (80040bc <HAL_MspInit+0x4c>)
 8004088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800408a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800408e:	607b      	str	r3, [r7, #4]
 8004090:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004092:	2300      	movs	r3, #0
 8004094:	603b      	str	r3, [r7, #0]
 8004096:	4b09      	ldr	r3, [pc, #36]	; (80040bc <HAL_MspInit+0x4c>)
 8004098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800409a:	4a08      	ldr	r2, [pc, #32]	; (80040bc <HAL_MspInit+0x4c>)
 800409c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040a0:	6413      	str	r3, [r2, #64]	; 0x40
 80040a2:	4b06      	ldr	r3, [pc, #24]	; (80040bc <HAL_MspInit+0x4c>)
 80040a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040aa:	603b      	str	r3, [r7, #0]
 80040ac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80040ae:	2007      	movs	r0, #7
 80040b0:	f001 f9aa 	bl	8005408 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80040b4:	bf00      	nop
 80040b6:	3708      	adds	r7, #8
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	40023800 	.word	0x40023800

080040c0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b08a      	sub	sp, #40	; 0x28
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040c8:	f107 0314 	add.w	r3, r7, #20
 80040cc:	2200      	movs	r2, #0
 80040ce:	601a      	str	r2, [r3, #0]
 80040d0:	605a      	str	r2, [r3, #4]
 80040d2:	609a      	str	r2, [r3, #8]
 80040d4:	60da      	str	r2, [r3, #12]
 80040d6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a2f      	ldr	r2, [pc, #188]	; (800419c <HAL_ADC_MspInit+0xdc>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d157      	bne.n	8004192 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80040e2:	2300      	movs	r3, #0
 80040e4:	613b      	str	r3, [r7, #16]
 80040e6:	4b2e      	ldr	r3, [pc, #184]	; (80041a0 <HAL_ADC_MspInit+0xe0>)
 80040e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ea:	4a2d      	ldr	r2, [pc, #180]	; (80041a0 <HAL_ADC_MspInit+0xe0>)
 80040ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040f0:	6453      	str	r3, [r2, #68]	; 0x44
 80040f2:	4b2b      	ldr	r3, [pc, #172]	; (80041a0 <HAL_ADC_MspInit+0xe0>)
 80040f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040fa:	613b      	str	r3, [r7, #16]
 80040fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040fe:	2300      	movs	r3, #0
 8004100:	60fb      	str	r3, [r7, #12]
 8004102:	4b27      	ldr	r3, [pc, #156]	; (80041a0 <HAL_ADC_MspInit+0xe0>)
 8004104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004106:	4a26      	ldr	r2, [pc, #152]	; (80041a0 <HAL_ADC_MspInit+0xe0>)
 8004108:	f043 0301 	orr.w	r3, r3, #1
 800410c:	6313      	str	r3, [r2, #48]	; 0x30
 800410e:	4b24      	ldr	r3, [pc, #144]	; (80041a0 <HAL_ADC_MspInit+0xe0>)
 8004110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	60fb      	str	r3, [r7, #12]
 8004118:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800411a:	2303      	movs	r3, #3
 800411c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800411e:	2303      	movs	r3, #3
 8004120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004122:	2300      	movs	r3, #0
 8004124:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004126:	f107 0314 	add.w	r3, r7, #20
 800412a:	4619      	mov	r1, r3
 800412c:	481d      	ldr	r0, [pc, #116]	; (80041a4 <HAL_ADC_MspInit+0xe4>)
 800412e:	f001 fdc9 	bl	8005cc4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8004132:	4b1d      	ldr	r3, [pc, #116]	; (80041a8 <HAL_ADC_MspInit+0xe8>)
 8004134:	4a1d      	ldr	r2, [pc, #116]	; (80041ac <HAL_ADC_MspInit+0xec>)
 8004136:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004138:	4b1b      	ldr	r3, [pc, #108]	; (80041a8 <HAL_ADC_MspInit+0xe8>)
 800413a:	2200      	movs	r2, #0
 800413c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800413e:	4b1a      	ldr	r3, [pc, #104]	; (80041a8 <HAL_ADC_MspInit+0xe8>)
 8004140:	2200      	movs	r2, #0
 8004142:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004144:	4b18      	ldr	r3, [pc, #96]	; (80041a8 <HAL_ADC_MspInit+0xe8>)
 8004146:	2200      	movs	r2, #0
 8004148:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800414a:	4b17      	ldr	r3, [pc, #92]	; (80041a8 <HAL_ADC_MspInit+0xe8>)
 800414c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004150:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004152:	4b15      	ldr	r3, [pc, #84]	; (80041a8 <HAL_ADC_MspInit+0xe8>)
 8004154:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004158:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800415a:	4b13      	ldr	r3, [pc, #76]	; (80041a8 <HAL_ADC_MspInit+0xe8>)
 800415c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004160:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004162:	4b11      	ldr	r3, [pc, #68]	; (80041a8 <HAL_ADC_MspInit+0xe8>)
 8004164:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004168:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800416a:	4b0f      	ldr	r3, [pc, #60]	; (80041a8 <HAL_ADC_MspInit+0xe8>)
 800416c:	2200      	movs	r2, #0
 800416e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004170:	4b0d      	ldr	r3, [pc, #52]	; (80041a8 <HAL_ADC_MspInit+0xe8>)
 8004172:	2200      	movs	r2, #0
 8004174:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004176:	480c      	ldr	r0, [pc, #48]	; (80041a8 <HAL_ADC_MspInit+0xe8>)
 8004178:	f001 f988 	bl	800548c <HAL_DMA_Init>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d001      	beq.n	8004186 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8004182:	f7ff ff6f 	bl	8004064 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a07      	ldr	r2, [pc, #28]	; (80041a8 <HAL_ADC_MspInit+0xe8>)
 800418a:	639a      	str	r2, [r3, #56]	; 0x38
 800418c:	4a06      	ldr	r2, [pc, #24]	; (80041a8 <HAL_ADC_MspInit+0xe8>)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004192:	bf00      	nop
 8004194:	3728      	adds	r7, #40	; 0x28
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	40012000 	.word	0x40012000
 80041a0:	40023800 	.word	0x40023800
 80041a4:	40020000 	.word	0x40020000
 80041a8:	200003c4 	.word	0x200003c4
 80041ac:	40026410 	.word	0x40026410

080041b0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b08a      	sub	sp, #40	; 0x28
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041b8:	f107 0314 	add.w	r3, r7, #20
 80041bc:	2200      	movs	r2, #0
 80041be:	601a      	str	r2, [r3, #0]
 80041c0:	605a      	str	r2, [r3, #4]
 80041c2:	609a      	str	r2, [r3, #8]
 80041c4:	60da      	str	r2, [r3, #12]
 80041c6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a38      	ldr	r2, [pc, #224]	; (80042b0 <HAL_I2C_MspInit+0x100>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d16a      	bne.n	80042a8 <HAL_I2C_MspInit+0xf8>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041d2:	2300      	movs	r3, #0
 80041d4:	613b      	str	r3, [r7, #16]
 80041d6:	4b37      	ldr	r3, [pc, #220]	; (80042b4 <HAL_I2C_MspInit+0x104>)
 80041d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041da:	4a36      	ldr	r2, [pc, #216]	; (80042b4 <HAL_I2C_MspInit+0x104>)
 80041dc:	f043 0302 	orr.w	r3, r3, #2
 80041e0:	6313      	str	r3, [r2, #48]	; 0x30
 80041e2:	4b34      	ldr	r3, [pc, #208]	; (80042b4 <HAL_I2C_MspInit+0x104>)
 80041e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e6:	f003 0302 	and.w	r3, r3, #2
 80041ea:	613b      	str	r3, [r7, #16]
 80041ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80041ee:	23c0      	movs	r3, #192	; 0xc0
 80041f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041f2:	2312      	movs	r3, #18
 80041f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041f6:	2300      	movs	r3, #0
 80041f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041fa:	2303      	movs	r3, #3
 80041fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80041fe:	2304      	movs	r3, #4
 8004200:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004202:	f107 0314 	add.w	r3, r7, #20
 8004206:	4619      	mov	r1, r3
 8004208:	482b      	ldr	r0, [pc, #172]	; (80042b8 <HAL_I2C_MspInit+0x108>)
 800420a:	f001 fd5b 	bl	8005cc4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800420e:	2300      	movs	r3, #0
 8004210:	60fb      	str	r3, [r7, #12]
 8004212:	4b28      	ldr	r3, [pc, #160]	; (80042b4 <HAL_I2C_MspInit+0x104>)
 8004214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004216:	4a27      	ldr	r2, [pc, #156]	; (80042b4 <HAL_I2C_MspInit+0x104>)
 8004218:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800421c:	6413      	str	r3, [r2, #64]	; 0x40
 800421e:	4b25      	ldr	r3, [pc, #148]	; (80042b4 <HAL_I2C_MspInit+0x104>)
 8004220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004222:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004226:	60fb      	str	r3, [r7, #12]
 8004228:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 800422a:	4b24      	ldr	r3, [pc, #144]	; (80042bc <HAL_I2C_MspInit+0x10c>)
 800422c:	4a24      	ldr	r2, [pc, #144]	; (80042c0 <HAL_I2C_MspInit+0x110>)
 800422e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8004230:	4b22      	ldr	r3, [pc, #136]	; (80042bc <HAL_I2C_MspInit+0x10c>)
 8004232:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004236:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004238:	4b20      	ldr	r3, [pc, #128]	; (80042bc <HAL_I2C_MspInit+0x10c>)
 800423a:	2200      	movs	r2, #0
 800423c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800423e:	4b1f      	ldr	r3, [pc, #124]	; (80042bc <HAL_I2C_MspInit+0x10c>)
 8004240:	2200      	movs	r2, #0
 8004242:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004244:	4b1d      	ldr	r3, [pc, #116]	; (80042bc <HAL_I2C_MspInit+0x10c>)
 8004246:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800424a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800424c:	4b1b      	ldr	r3, [pc, #108]	; (80042bc <HAL_I2C_MspInit+0x10c>)
 800424e:	2200      	movs	r2, #0
 8004250:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004252:	4b1a      	ldr	r3, [pc, #104]	; (80042bc <HAL_I2C_MspInit+0x10c>)
 8004254:	2200      	movs	r2, #0
 8004256:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_CIRCULAR;
 8004258:	4b18      	ldr	r3, [pc, #96]	; (80042bc <HAL_I2C_MspInit+0x10c>)
 800425a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800425e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004260:	4b16      	ldr	r3, [pc, #88]	; (80042bc <HAL_I2C_MspInit+0x10c>)
 8004262:	2200      	movs	r2, #0
 8004264:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004266:	4b15      	ldr	r3, [pc, #84]	; (80042bc <HAL_I2C_MspInit+0x10c>)
 8004268:	2200      	movs	r2, #0
 800426a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800426c:	4813      	ldr	r0, [pc, #76]	; (80042bc <HAL_I2C_MspInit+0x10c>)
 800426e:	f001 f90d 	bl	800548c <HAL_DMA_Init>
 8004272:	4603      	mov	r3, r0
 8004274:	2b00      	cmp	r3, #0
 8004276:	d001      	beq.n	800427c <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8004278:	f7ff fef4 	bl	8004064 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a0f      	ldr	r2, [pc, #60]	; (80042bc <HAL_I2C_MspInit+0x10c>)
 8004280:	639a      	str	r2, [r3, #56]	; 0x38
 8004282:	4a0e      	ldr	r2, [pc, #56]	; (80042bc <HAL_I2C_MspInit+0x10c>)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004288:	2200      	movs	r2, #0
 800428a:	2100      	movs	r1, #0
 800428c:	201f      	movs	r0, #31
 800428e:	f001 f8c6 	bl	800541e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004292:	201f      	movs	r0, #31
 8004294:	f001 f8df 	bl	8005456 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8004298:	2200      	movs	r2, #0
 800429a:	2100      	movs	r1, #0
 800429c:	2020      	movs	r0, #32
 800429e:	f001 f8be 	bl	800541e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80042a2:	2020      	movs	r0, #32
 80042a4:	f001 f8d7 	bl	8005456 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80042a8:	bf00      	nop
 80042aa:	3728      	adds	r7, #40	; 0x28
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	40005400 	.word	0x40005400
 80042b4:	40023800 	.word	0x40023800
 80042b8:	40020400 	.word	0x40020400
 80042bc:	20000478 	.word	0x20000478
 80042c0:	40026010 	.word	0x40026010

080042c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b086      	sub	sp, #24
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a2a      	ldr	r2, [pc, #168]	; (800437c <HAL_TIM_Base_MspInit+0xb8>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d116      	bne.n	8004304 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80042d6:	2300      	movs	r3, #0
 80042d8:	617b      	str	r3, [r7, #20]
 80042da:	4b29      	ldr	r3, [pc, #164]	; (8004380 <HAL_TIM_Base_MspInit+0xbc>)
 80042dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042de:	4a28      	ldr	r2, [pc, #160]	; (8004380 <HAL_TIM_Base_MspInit+0xbc>)
 80042e0:	f043 0301 	orr.w	r3, r3, #1
 80042e4:	6453      	str	r3, [r2, #68]	; 0x44
 80042e6:	4b26      	ldr	r3, [pc, #152]	; (8004380 <HAL_TIM_Base_MspInit+0xbc>)
 80042e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ea:	f003 0301 	and.w	r3, r3, #1
 80042ee:	617b      	str	r3, [r7, #20]
 80042f0:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80042f2:	2200      	movs	r2, #0
 80042f4:	2100      	movs	r1, #0
 80042f6:	201a      	movs	r0, #26
 80042f8:	f001 f891 	bl	800541e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80042fc:	201a      	movs	r0, #26
 80042fe:	f001 f8aa 	bl	8005456 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8004302:	e036      	b.n	8004372 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM5)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a1e      	ldr	r2, [pc, #120]	; (8004384 <HAL_TIM_Base_MspInit+0xc0>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d116      	bne.n	800433c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800430e:	2300      	movs	r3, #0
 8004310:	613b      	str	r3, [r7, #16]
 8004312:	4b1b      	ldr	r3, [pc, #108]	; (8004380 <HAL_TIM_Base_MspInit+0xbc>)
 8004314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004316:	4a1a      	ldr	r2, [pc, #104]	; (8004380 <HAL_TIM_Base_MspInit+0xbc>)
 8004318:	f043 0308 	orr.w	r3, r3, #8
 800431c:	6413      	str	r3, [r2, #64]	; 0x40
 800431e:	4b18      	ldr	r3, [pc, #96]	; (8004380 <HAL_TIM_Base_MspInit+0xbc>)
 8004320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004322:	f003 0308 	and.w	r3, r3, #8
 8004326:	613b      	str	r3, [r7, #16]
 8004328:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800432a:	2200      	movs	r2, #0
 800432c:	2100      	movs	r1, #0
 800432e:	2032      	movs	r0, #50	; 0x32
 8004330:	f001 f875 	bl	800541e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004334:	2032      	movs	r0, #50	; 0x32
 8004336:	f001 f88e 	bl	8005456 <HAL_NVIC_EnableIRQ>
}
 800433a:	e01a      	b.n	8004372 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM11)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a11      	ldr	r2, [pc, #68]	; (8004388 <HAL_TIM_Base_MspInit+0xc4>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d115      	bne.n	8004372 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8004346:	2300      	movs	r3, #0
 8004348:	60fb      	str	r3, [r7, #12]
 800434a:	4b0d      	ldr	r3, [pc, #52]	; (8004380 <HAL_TIM_Base_MspInit+0xbc>)
 800434c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800434e:	4a0c      	ldr	r2, [pc, #48]	; (8004380 <HAL_TIM_Base_MspInit+0xbc>)
 8004350:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004354:	6453      	str	r3, [r2, #68]	; 0x44
 8004356:	4b0a      	ldr	r3, [pc, #40]	; (8004380 <HAL_TIM_Base_MspInit+0xbc>)
 8004358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800435a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800435e:	60fb      	str	r3, [r7, #12]
 8004360:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8004362:	2200      	movs	r2, #0
 8004364:	2100      	movs	r1, #0
 8004366:	201a      	movs	r0, #26
 8004368:	f001 f859 	bl	800541e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800436c:	201a      	movs	r0, #26
 800436e:	f001 f872 	bl	8005456 <HAL_NVIC_EnableIRQ>
}
 8004372:	bf00      	nop
 8004374:	3718      	adds	r7, #24
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	40010000 	.word	0x40010000
 8004380:	40023800 	.word	0x40023800
 8004384:	40000c00 	.word	0x40000c00
 8004388:	40014800 	.word	0x40014800

0800438c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b08a      	sub	sp, #40	; 0x28
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004394:	f107 0314 	add.w	r3, r7, #20
 8004398:	2200      	movs	r2, #0
 800439a:	601a      	str	r2, [r3, #0]
 800439c:	605a      	str	r2, [r3, #4]
 800439e:	609a      	str	r2, [r3, #8]
 80043a0:	60da      	str	r2, [r3, #12]
 80043a2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a1d      	ldr	r2, [pc, #116]	; (8004420 <HAL_TIM_Encoder_MspInit+0x94>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d133      	bne.n	8004416 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80043ae:	2300      	movs	r3, #0
 80043b0:	613b      	str	r3, [r7, #16]
 80043b2:	4b1c      	ldr	r3, [pc, #112]	; (8004424 <HAL_TIM_Encoder_MspInit+0x98>)
 80043b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b6:	4a1b      	ldr	r2, [pc, #108]	; (8004424 <HAL_TIM_Encoder_MspInit+0x98>)
 80043b8:	f043 0302 	orr.w	r3, r3, #2
 80043bc:	6413      	str	r3, [r2, #64]	; 0x40
 80043be:	4b19      	ldr	r3, [pc, #100]	; (8004424 <HAL_TIM_Encoder_MspInit+0x98>)
 80043c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c2:	f003 0302 	and.w	r3, r3, #2
 80043c6:	613b      	str	r3, [r7, #16]
 80043c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043ca:	2300      	movs	r3, #0
 80043cc:	60fb      	str	r3, [r7, #12]
 80043ce:	4b15      	ldr	r3, [pc, #84]	; (8004424 <HAL_TIM_Encoder_MspInit+0x98>)
 80043d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d2:	4a14      	ldr	r2, [pc, #80]	; (8004424 <HAL_TIM_Encoder_MspInit+0x98>)
 80043d4:	f043 0301 	orr.w	r3, r3, #1
 80043d8:	6313      	str	r3, [r2, #48]	; 0x30
 80043da:	4b12      	ldr	r3, [pc, #72]	; (8004424 <HAL_TIM_Encoder_MspInit+0x98>)
 80043dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	60fb      	str	r3, [r7, #12]
 80043e4:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80043e6:	23c0      	movs	r3, #192	; 0xc0
 80043e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043ea:	2302      	movs	r3, #2
 80043ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043ee:	2300      	movs	r3, #0
 80043f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043f2:	2300      	movs	r3, #0
 80043f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80043f6:	2302      	movs	r3, #2
 80043f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043fa:	f107 0314 	add.w	r3, r7, #20
 80043fe:	4619      	mov	r1, r3
 8004400:	4809      	ldr	r0, [pc, #36]	; (8004428 <HAL_TIM_Encoder_MspInit+0x9c>)
 8004402:	f001 fc5f 	bl	8005cc4 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004406:	2200      	movs	r2, #0
 8004408:	2100      	movs	r1, #0
 800440a:	201d      	movs	r0, #29
 800440c:	f001 f807 	bl	800541e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004410:	201d      	movs	r0, #29
 8004412:	f001 f820 	bl	8005456 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004416:	bf00      	nop
 8004418:	3728      	adds	r7, #40	; 0x28
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	40000400 	.word	0x40000400
 8004424:	40023800 	.word	0x40023800
 8004428:	40020000 	.word	0x40020000

0800442c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b088      	sub	sp, #32
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004434:	f107 030c 	add.w	r3, r7, #12
 8004438:	2200      	movs	r2, #0
 800443a:	601a      	str	r2, [r3, #0]
 800443c:	605a      	str	r2, [r3, #4]
 800443e:	609a      	str	r2, [r3, #8]
 8004440:	60da      	str	r2, [r3, #12]
 8004442:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a12      	ldr	r2, [pc, #72]	; (8004494 <HAL_TIM_MspPostInit+0x68>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d11e      	bne.n	800448c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800444e:	2300      	movs	r3, #0
 8004450:	60bb      	str	r3, [r7, #8]
 8004452:	4b11      	ldr	r3, [pc, #68]	; (8004498 <HAL_TIM_MspPostInit+0x6c>)
 8004454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004456:	4a10      	ldr	r2, [pc, #64]	; (8004498 <HAL_TIM_MspPostInit+0x6c>)
 8004458:	f043 0301 	orr.w	r3, r3, #1
 800445c:	6313      	str	r3, [r2, #48]	; 0x30
 800445e:	4b0e      	ldr	r3, [pc, #56]	; (8004498 <HAL_TIM_MspPostInit+0x6c>)
 8004460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	60bb      	str	r3, [r7, #8]
 8004468:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800446a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800446e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004470:	2302      	movs	r3, #2
 8004472:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004474:	2300      	movs	r3, #0
 8004476:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004478:	2300      	movs	r3, #0
 800447a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800447c:	2301      	movs	r3, #1
 800447e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004480:	f107 030c 	add.w	r3, r7, #12
 8004484:	4619      	mov	r1, r3
 8004486:	4805      	ldr	r0, [pc, #20]	; (800449c <HAL_TIM_MspPostInit+0x70>)
 8004488:	f001 fc1c 	bl	8005cc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800448c:	bf00      	nop
 800448e:	3720      	adds	r7, #32
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}
 8004494:	40010000 	.word	0x40010000
 8004498:	40023800 	.word	0x40023800
 800449c:	40020000 	.word	0x40020000

080044a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b08a      	sub	sp, #40	; 0x28
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044a8:	f107 0314 	add.w	r3, r7, #20
 80044ac:	2200      	movs	r2, #0
 80044ae:	601a      	str	r2, [r3, #0]
 80044b0:	605a      	str	r2, [r3, #4]
 80044b2:	609a      	str	r2, [r3, #8]
 80044b4:	60da      	str	r2, [r3, #12]
 80044b6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a34      	ldr	r2, [pc, #208]	; (8004590 <HAL_UART_MspInit+0xf0>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d161      	bne.n	8004586 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80044c2:	2300      	movs	r3, #0
 80044c4:	613b      	str	r3, [r7, #16]
 80044c6:	4b33      	ldr	r3, [pc, #204]	; (8004594 <HAL_UART_MspInit+0xf4>)
 80044c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ca:	4a32      	ldr	r2, [pc, #200]	; (8004594 <HAL_UART_MspInit+0xf4>)
 80044cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044d0:	6413      	str	r3, [r2, #64]	; 0x40
 80044d2:	4b30      	ldr	r3, [pc, #192]	; (8004594 <HAL_UART_MspInit+0xf4>)
 80044d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044da:	613b      	str	r3, [r7, #16]
 80044dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044de:	2300      	movs	r3, #0
 80044e0:	60fb      	str	r3, [r7, #12]
 80044e2:	4b2c      	ldr	r3, [pc, #176]	; (8004594 <HAL_UART_MspInit+0xf4>)
 80044e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e6:	4a2b      	ldr	r2, [pc, #172]	; (8004594 <HAL_UART_MspInit+0xf4>)
 80044e8:	f043 0301 	orr.w	r3, r3, #1
 80044ec:	6313      	str	r3, [r2, #48]	; 0x30
 80044ee:	4b29      	ldr	r3, [pc, #164]	; (8004594 <HAL_UART_MspInit+0xf4>)
 80044f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	60fb      	str	r3, [r7, #12]
 80044f8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80044fa:	230c      	movs	r3, #12
 80044fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044fe:	2302      	movs	r3, #2
 8004500:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004502:	2300      	movs	r3, #0
 8004504:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004506:	2303      	movs	r3, #3
 8004508:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800450a:	2307      	movs	r3, #7
 800450c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800450e:	f107 0314 	add.w	r3, r7, #20
 8004512:	4619      	mov	r1, r3
 8004514:	4820      	ldr	r0, [pc, #128]	; (8004598 <HAL_UART_MspInit+0xf8>)
 8004516:	f001 fbd5 	bl	8005cc4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800451a:	4b20      	ldr	r3, [pc, #128]	; (800459c <HAL_UART_MspInit+0xfc>)
 800451c:	4a20      	ldr	r2, [pc, #128]	; (80045a0 <HAL_UART_MspInit+0x100>)
 800451e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8004520:	4b1e      	ldr	r3, [pc, #120]	; (800459c <HAL_UART_MspInit+0xfc>)
 8004522:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004526:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004528:	4b1c      	ldr	r3, [pc, #112]	; (800459c <HAL_UART_MspInit+0xfc>)
 800452a:	2240      	movs	r2, #64	; 0x40
 800452c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800452e:	4b1b      	ldr	r3, [pc, #108]	; (800459c <HAL_UART_MspInit+0xfc>)
 8004530:	2200      	movs	r2, #0
 8004532:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004534:	4b19      	ldr	r3, [pc, #100]	; (800459c <HAL_UART_MspInit+0xfc>)
 8004536:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800453a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800453c:	4b17      	ldr	r3, [pc, #92]	; (800459c <HAL_UART_MspInit+0xfc>)
 800453e:	2200      	movs	r2, #0
 8004540:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004542:	4b16      	ldr	r3, [pc, #88]	; (800459c <HAL_UART_MspInit+0xfc>)
 8004544:	2200      	movs	r2, #0
 8004546:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004548:	4b14      	ldr	r3, [pc, #80]	; (800459c <HAL_UART_MspInit+0xfc>)
 800454a:	2200      	movs	r2, #0
 800454c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800454e:	4b13      	ldr	r3, [pc, #76]	; (800459c <HAL_UART_MspInit+0xfc>)
 8004550:	2200      	movs	r2, #0
 8004552:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004554:	4b11      	ldr	r3, [pc, #68]	; (800459c <HAL_UART_MspInit+0xfc>)
 8004556:	2200      	movs	r2, #0
 8004558:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800455a:	4810      	ldr	r0, [pc, #64]	; (800459c <HAL_UART_MspInit+0xfc>)
 800455c:	f000 ff96 	bl	800548c <HAL_DMA_Init>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d001      	beq.n	800456a <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8004566:	f7ff fd7d 	bl	8004064 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a0b      	ldr	r2, [pc, #44]	; (800459c <HAL_UART_MspInit+0xfc>)
 800456e:	635a      	str	r2, [r3, #52]	; 0x34
 8004570:	4a0a      	ldr	r2, [pc, #40]	; (800459c <HAL_UART_MspInit+0xfc>)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004576:	2200      	movs	r2, #0
 8004578:	2100      	movs	r1, #0
 800457a:	2026      	movs	r0, #38	; 0x26
 800457c:	f000 ff4f 	bl	800541e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004580:	2026      	movs	r0, #38	; 0x26
 8004582:	f000 ff68 	bl	8005456 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004586:	bf00      	nop
 8004588:	3728      	adds	r7, #40	; 0x28
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
 800458e:	bf00      	nop
 8004590:	40004400 	.word	0x40004400
 8004594:	40023800 	.word	0x40023800
 8004598:	40020000 	.word	0x40020000
 800459c:	2000081c 	.word	0x2000081c
 80045a0:	400260a0 	.word	0x400260a0

080045a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80045a4:	b480      	push	{r7}
 80045a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80045a8:	e7fe      	b.n	80045a8 <NMI_Handler+0x4>

080045aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80045aa:	b480      	push	{r7}
 80045ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80045ae:	e7fe      	b.n	80045ae <HardFault_Handler+0x4>

080045b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80045b0:	b480      	push	{r7}
 80045b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80045b4:	e7fe      	b.n	80045b4 <MemManage_Handler+0x4>

080045b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80045b6:	b480      	push	{r7}
 80045b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80045ba:	e7fe      	b.n	80045ba <BusFault_Handler+0x4>

080045bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80045bc:	b480      	push	{r7}
 80045be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80045c0:	e7fe      	b.n	80045c0 <UsageFault_Handler+0x4>

080045c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80045c2:	b480      	push	{r7}
 80045c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80045c6:	bf00      	nop
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80045d0:	b480      	push	{r7}
 80045d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80045d4:	bf00      	nop
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr

080045de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80045de:	b480      	push	{r7}
 80045e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80045e2:	bf00      	nop
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80045f0:	f000 fa18 	bl	8004a24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80045f4:	bf00      	nop
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80045fc:	2002      	movs	r0, #2
 80045fe:	f001 fd17 	bl	8006030 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004602:	bf00      	nop
 8004604:	bd80      	pop	{r7, pc}

08004606 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800460a:	2004      	movs	r0, #4
 800460c:	f001 fd10 	bl	8006030 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8004610:	bf00      	nop
 8004612:	bd80      	pop	{r7, pc}

08004614 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8004618:	4802      	ldr	r0, [pc, #8]	; (8004624 <DMA1_Stream0_IRQHandler+0x10>)
 800461a:	f001 f8cf 	bl	80057bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800461e:	bf00      	nop
 8004620:	bd80      	pop	{r7, pc}
 8004622:	bf00      	nop
 8004624:	20000478 	.word	0x20000478

08004628 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800462c:	4802      	ldr	r0, [pc, #8]	; (8004638 <DMA1_Stream6_IRQHandler+0x10>)
 800462e:	f001 f8c5 	bl	80057bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004632:	bf00      	nop
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop
 8004638:	2000081c 	.word	0x2000081c

0800463c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8004640:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004644:	f001 fcf4 	bl	8006030 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004648:	bf00      	nop
 800464a:	bd80      	pop	{r7, pc}

0800464c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004650:	4803      	ldr	r0, [pc, #12]	; (8004660 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8004652:	f004 fc9f 	bl	8008f94 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8004656:	4803      	ldr	r0, [pc, #12]	; (8004664 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8004658:	f004 fc9c 	bl	8008f94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800465c:	bf00      	nop
 800465e:	bd80      	pop	{r7, pc}
 8004660:	200004d8 	.word	0x200004d8
 8004664:	200006f4 	.word	0x200006f4

08004668 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800466c:	4802      	ldr	r0, [pc, #8]	; (8004678 <TIM3_IRQHandler+0x10>)
 800466e:	f004 fc91 	bl	8008f94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004672:	bf00      	nop
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	2000058c 	.word	0x2000058c

0800467c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004680:	4802      	ldr	r0, [pc, #8]	; (800468c <I2C1_EV_IRQHandler+0x10>)
 8004682:	f001 fed7 	bl	8006434 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004686:	bf00      	nop
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	20000424 	.word	0x20000424

08004690 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004694:	4802      	ldr	r0, [pc, #8]	; (80046a0 <I2C1_ER_IRQHandler+0x10>)
 8004696:	f002 f83e 	bl	8006716 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800469a:	bf00      	nop
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	20000424 	.word	0x20000424

080046a4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80046a8:	4802      	ldr	r0, [pc, #8]	; (80046b4 <USART2_IRQHandler+0x10>)
 80046aa:	f005 ff7b 	bl	800a5a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80046ae:	bf00      	nop
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	200007a8 	.word	0x200007a8

080046b8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80046bc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80046c0:	f001 fcb6 	bl	8006030 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80046c4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80046c8:	f001 fcb2 	bl	8006030 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80046cc:	bf00      	nop
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80046d4:	4802      	ldr	r0, [pc, #8]	; (80046e0 <TIM5_IRQHandler+0x10>)
 80046d6:	f004 fc5d 	bl	8008f94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80046da:	bf00      	nop
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	20000640 	.word	0x20000640

080046e4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80046e8:	4802      	ldr	r0, [pc, #8]	; (80046f4 <DMA2_Stream0_IRQHandler+0x10>)
 80046ea:	f001 f867 	bl	80057bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80046ee:	bf00      	nop
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	200003c4 	.word	0x200003c4

080046f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80046f8:	b480      	push	{r7}
 80046fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80046fc:	4b06      	ldr	r3, [pc, #24]	; (8004718 <SystemInit+0x20>)
 80046fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004702:	4a05      	ldr	r2, [pc, #20]	; (8004718 <SystemInit+0x20>)
 8004704:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004708:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800470c:	bf00      	nop
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	e000ed00 	.word	0xe000ed00

0800471c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800471c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004754 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004720:	480d      	ldr	r0, [pc, #52]	; (8004758 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004722:	490e      	ldr	r1, [pc, #56]	; (800475c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004724:	4a0e      	ldr	r2, [pc, #56]	; (8004760 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004726:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004728:	e002      	b.n	8004730 <LoopCopyDataInit>

0800472a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800472a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800472c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800472e:	3304      	adds	r3, #4

08004730 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004730:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004732:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004734:	d3f9      	bcc.n	800472a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004736:	4a0b      	ldr	r2, [pc, #44]	; (8004764 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004738:	4c0b      	ldr	r4, [pc, #44]	; (8004768 <LoopFillZerobss+0x26>)
  movs r3, #0
 800473a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800473c:	e001      	b.n	8004742 <LoopFillZerobss>

0800473e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800473e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004740:	3204      	adds	r2, #4

08004742 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004742:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004744:	d3fb      	bcc.n	800473e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004746:	f7ff ffd7 	bl	80046f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800474a:	f006 ff77 	bl	800b63c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800474e:	f7fe fdf1 	bl	8003334 <main>
  bx  lr    
 8004752:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004754:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004758:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800475c:	200002f4 	.word	0x200002f4
  ldr r2, =_sidata
 8004760:	0800d310 	.word	0x0800d310
  ldr r2, =_sbss
 8004764:	200002f8 	.word	0x200002f8
  ldr r4, =_ebss
 8004768:	20000fc8 	.word	0x20000fc8

0800476c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800476c:	e7fe      	b.n	800476c <ADC_IRQHandler>
	...

08004770 <arm_cos_f32>:
  @param[in]     x  input value in radians
  @return        cos(x)
 */
float32_t arm_cos_f32(
  float32_t x)
{
 8004770:	b480      	push	{r7}
 8004772:	b08b      	sub	sp, #44	; 0x2c
 8004774:	af00      	add	r7, sp, #0
 8004776:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t n;
  float32_t findex;

  /* input x is in radians */
  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi, add 0.25 (pi/2) to read sine table */
  in = x * 0.159154943092f + 0.25f;
 800477a:	edd7 7a01 	vldr	s15, [r7, #4]
 800477e:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8004870 <arm_cos_f32+0x100>
 8004782:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004786:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 800478a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800478e:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 8004792:	edd7 7a06 	vldr	s15, [r7, #24]
 8004796:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800479a:	ee17 3a90 	vmov	r3, s15
 800479e:	623b      	str	r3, [r7, #32]

  /* Make negative values towards -infinity */
  if (in < 0.0f)
 80047a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80047a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80047a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047ac:	d502      	bpl.n	80047b4 <arm_cos_f32+0x44>
  {
    n--;
 80047ae:	6a3b      	ldr	r3, [r7, #32]
 80047b0:	3b01      	subs	r3, #1
 80047b2:	623b      	str	r3, [r7, #32]
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 80047b4:	6a3b      	ldr	r3, [r7, #32]
 80047b6:	ee07 3a90 	vmov	s15, r3
 80047ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80047be:	ed97 7a06 	vldr	s14, [r7, #24]
 80047c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047c6:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of index of the table */
  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 80047ca:	edd7 7a06 	vldr	s15, [r7, #24]
 80047ce:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8004874 <arm_cos_f32+0x104>
 80047d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80047d6:	edc7 7a07 	vstr	s15, [r7, #28]
  index = (uint16_t)findex;
 80047da:	edd7 7a07 	vldr	s15, [r7, #28]
 80047de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047e2:	ee17 3a90 	vmov	r3, s15
 80047e6:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* when "in" is exactly 1, we need to rotate the index down to 0 */
  if (index >= FAST_MATH_TABLE_SIZE) {
 80047e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80047ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047ee:	d309      	bcc.n	8004804 <arm_cos_f32+0x94>
    index = 0;
 80047f0:	2300      	movs	r3, #0
 80047f2:	84fb      	strh	r3, [r7, #38]	; 0x26
    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
 80047f4:	edd7 7a07 	vldr	s15, [r7, #28]
 80047f8:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8004874 <arm_cos_f32+0x104>
 80047fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004800:	edc7 7a07 	vstr	s15, [r7, #28]
  }

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 8004804:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004806:	ee07 3a90 	vmov	s15, r3
 800480a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800480e:	ed97 7a07 	vldr	s14, [r7, #28]
 8004812:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004816:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the cos table */
  a = sinTable_f32[index];
 800481a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800481c:	4a16      	ldr	r2, [pc, #88]	; (8004878 <arm_cos_f32+0x108>)
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	4413      	add	r3, r2
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 8004826:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004828:	3301      	adds	r3, #1
 800482a:	4a13      	ldr	r2, [pc, #76]	; (8004878 <arm_cos_f32+0x108>)
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	4413      	add	r3, r2
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  cosVal = (1.0f - fract) * a + fract * b;
 8004834:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004838:	edd7 7a05 	vldr	s15, [r7, #20]
 800483c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004840:	edd7 7a04 	vldr	s15, [r7, #16]
 8004844:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004848:	edd7 6a05 	vldr	s13, [r7, #20]
 800484c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004850:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004854:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004858:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return output value */
  return (cosVal);
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	ee07 3a90 	vmov	s15, r3
}
 8004862:	eeb0 0a67 	vmov.f32	s0, s15
 8004866:	372c      	adds	r7, #44	; 0x2c
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr
 8004870:	3e22f983 	.word	0x3e22f983
 8004874:	44000000 	.word	0x44000000
 8004878:	0800ca50 	.word	0x0800ca50

0800487c <arm_sin_f32>:
  @return        sin(x)
 */

float32_t arm_sin_f32(
  float32_t x)
{
 800487c:	b480      	push	{r7}
 800487e:	b08b      	sub	sp, #44	; 0x2c
 8004880:	af00      	add	r7, sp, #0
 8004882:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t n;
  float32_t findex;

  /* input x is in radians */
  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi */
  in = x * 0.159154943092f;
 8004886:	edd7 7a01 	vldr	s15, [r7, #4]
 800488a:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8004974 <arm_sin_f32+0xf8>
 800488e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004892:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 8004896:	edd7 7a06 	vldr	s15, [r7, #24]
 800489a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800489e:	ee17 3a90 	vmov	r3, s15
 80048a2:	623b      	str	r3, [r7, #32]

  /* Make negative values towards -infinity */
  if (in < 0.0f)
 80048a4:	edd7 7a06 	vldr	s15, [r7, #24]
 80048a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80048ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048b0:	d502      	bpl.n	80048b8 <arm_sin_f32+0x3c>
  {
    n--;
 80048b2:	6a3b      	ldr	r3, [r7, #32]
 80048b4:	3b01      	subs	r3, #1
 80048b6:	623b      	str	r3, [r7, #32]
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 80048b8:	6a3b      	ldr	r3, [r7, #32]
 80048ba:	ee07 3a90 	vmov	s15, r3
 80048be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048c2:	ed97 7a06 	vldr	s14, [r7, #24]
 80048c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048ca:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of index of the table */
  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 80048ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80048d2:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8004978 <arm_sin_f32+0xfc>
 80048d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80048da:	edc7 7a07 	vstr	s15, [r7, #28]
  index = (uint16_t)findex;
 80048de:	edd7 7a07 	vldr	s15, [r7, #28]
 80048e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048e6:	ee17 3a90 	vmov	r3, s15
 80048ea:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* when "in" is exactly 1, we need to rotate the index down to 0 */
  if (index >= FAST_MATH_TABLE_SIZE) {
 80048ec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80048ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048f2:	d309      	bcc.n	8004908 <arm_sin_f32+0x8c>
    index = 0;
 80048f4:	2300      	movs	r3, #0
 80048f6:	84fb      	strh	r3, [r7, #38]	; 0x26
    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
 80048f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80048fc:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8004978 <arm_sin_f32+0xfc>
 8004900:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004904:	edc7 7a07 	vstr	s15, [r7, #28]
  }

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 8004908:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800490a:	ee07 3a90 	vmov	s15, r3
 800490e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004912:	ed97 7a07 	vldr	s14, [r7, #28]
 8004916:	ee77 7a67 	vsub.f32	s15, s14, s15
 800491a:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the sin table */
  a = sinTable_f32[index];
 800491e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004920:	4a16      	ldr	r2, [pc, #88]	; (800497c <arm_sin_f32+0x100>)
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4413      	add	r3, r2
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 800492a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800492c:	3301      	adds	r3, #1
 800492e:	4a13      	ldr	r2, [pc, #76]	; (800497c <arm_sin_f32+0x100>)
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	4413      	add	r3, r2
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  sinVal = (1.0f - fract) * a + fract * b;
 8004938:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800493c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004940:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004944:	edd7 7a04 	vldr	s15, [r7, #16]
 8004948:	ee27 7a27 	vmul.f32	s14, s14, s15
 800494c:	edd7 6a05 	vldr	s13, [r7, #20]
 8004950:	edd7 7a03 	vldr	s15, [r7, #12]
 8004954:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004958:	ee77 7a27 	vadd.f32	s15, s14, s15
 800495c:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return output value */
  return (sinVal);
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	ee07 3a90 	vmov	s15, r3
}
 8004966:	eeb0 0a67 	vmov.f32	s0, s15
 800496a:	372c      	adds	r7, #44	; 0x2c
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr
 8004974:	3e22f983 	.word	0x3e22f983
 8004978:	44000000 	.word	0x44000000
 800497c:	0800ca50 	.word	0x0800ca50

08004980 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004984:	4b0e      	ldr	r3, [pc, #56]	; (80049c0 <HAL_Init+0x40>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a0d      	ldr	r2, [pc, #52]	; (80049c0 <HAL_Init+0x40>)
 800498a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800498e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004990:	4b0b      	ldr	r3, [pc, #44]	; (80049c0 <HAL_Init+0x40>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a0a      	ldr	r2, [pc, #40]	; (80049c0 <HAL_Init+0x40>)
 8004996:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800499a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800499c:	4b08      	ldr	r3, [pc, #32]	; (80049c0 <HAL_Init+0x40>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a07      	ldr	r2, [pc, #28]	; (80049c0 <HAL_Init+0x40>)
 80049a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80049a8:	2003      	movs	r0, #3
 80049aa:	f000 fd2d 	bl	8005408 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80049ae:	2000      	movs	r0, #0
 80049b0:	f000 f808 	bl	80049c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80049b4:	f7ff fb5c 	bl	8004070 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80049b8:	2300      	movs	r3, #0
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	40023c00 	.word	0x40023c00

080049c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b082      	sub	sp, #8
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80049cc:	4b12      	ldr	r3, [pc, #72]	; (8004a18 <HAL_InitTick+0x54>)
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	4b12      	ldr	r3, [pc, #72]	; (8004a1c <HAL_InitTick+0x58>)
 80049d2:	781b      	ldrb	r3, [r3, #0]
 80049d4:	4619      	mov	r1, r3
 80049d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80049da:	fbb3 f3f1 	udiv	r3, r3, r1
 80049de:	fbb2 f3f3 	udiv	r3, r2, r3
 80049e2:	4618      	mov	r0, r3
 80049e4:	f000 fd45 	bl	8005472 <HAL_SYSTICK_Config>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d001      	beq.n	80049f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e00e      	b.n	8004a10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2b0f      	cmp	r3, #15
 80049f6:	d80a      	bhi.n	8004a0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80049f8:	2200      	movs	r2, #0
 80049fa:	6879      	ldr	r1, [r7, #4]
 80049fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004a00:	f000 fd0d 	bl	800541e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004a04:	4a06      	ldr	r2, [pc, #24]	; (8004a20 <HAL_InitTick+0x5c>)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	e000      	b.n	8004a10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3708      	adds	r7, #8
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	20000284 	.word	0x20000284
 8004a1c:	2000028c 	.word	0x2000028c
 8004a20:	20000288 	.word	0x20000288

08004a24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a24:	b480      	push	{r7}
 8004a26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a28:	4b06      	ldr	r3, [pc, #24]	; (8004a44 <HAL_IncTick+0x20>)
 8004a2a:	781b      	ldrb	r3, [r3, #0]
 8004a2c:	461a      	mov	r2, r3
 8004a2e:	4b06      	ldr	r3, [pc, #24]	; (8004a48 <HAL_IncTick+0x24>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4413      	add	r3, r2
 8004a34:	4a04      	ldr	r2, [pc, #16]	; (8004a48 <HAL_IncTick+0x24>)
 8004a36:	6013      	str	r3, [r2, #0]
}
 8004a38:	bf00      	nop
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	2000028c 	.word	0x2000028c
 8004a48:	20000fc4 	.word	0x20000fc4

08004a4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	af00      	add	r7, sp, #0
  return uwTick;
 8004a50:	4b03      	ldr	r3, [pc, #12]	; (8004a60 <HAL_GetTick+0x14>)
 8004a52:	681b      	ldr	r3, [r3, #0]
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
 8004a5e:	bf00      	nop
 8004a60:	20000fc4 	.word	0x20000fc4

08004a64 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d101      	bne.n	8004a7a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e033      	b.n	8004ae2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d109      	bne.n	8004a96 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f7ff fb1c 	bl	80040c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a9a:	f003 0310 	and.w	r3, r3, #16
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d118      	bne.n	8004ad4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004aaa:	f023 0302 	bic.w	r3, r3, #2
 8004aae:	f043 0202 	orr.w	r2, r3, #2
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 fa58 	bl	8004f6c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac6:	f023 0303 	bic.w	r3, r3, #3
 8004aca:	f043 0201 	orr.w	r2, r3, #1
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	641a      	str	r2, [r3, #64]	; 0x40
 8004ad2:	e001      	b.n	8004ad8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3710      	adds	r7, #16
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
	...

08004aec <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b086      	sub	sp, #24
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004af8:	2300      	movs	r3, #0
 8004afa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d101      	bne.n	8004b0a <HAL_ADC_Start_DMA+0x1e>
 8004b06:	2302      	movs	r3, #2
 8004b08:	e0ce      	b.n	8004ca8 <HAL_ADC_Start_DMA+0x1bc>
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	f003 0301 	and.w	r3, r3, #1
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d018      	beq.n	8004b52 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	689a      	ldr	r2, [r3, #8]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f042 0201 	orr.w	r2, r2, #1
 8004b2e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004b30:	4b5f      	ldr	r3, [pc, #380]	; (8004cb0 <HAL_ADC_Start_DMA+0x1c4>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a5f      	ldr	r2, [pc, #380]	; (8004cb4 <HAL_ADC_Start_DMA+0x1c8>)
 8004b36:	fba2 2303 	umull	r2, r3, r2, r3
 8004b3a:	0c9a      	lsrs	r2, r3, #18
 8004b3c:	4613      	mov	r3, r2
 8004b3e:	005b      	lsls	r3, r3, #1
 8004b40:	4413      	add	r3, r2
 8004b42:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004b44:	e002      	b.n	8004b4c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	3b01      	subs	r3, #1
 8004b4a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1f9      	bne.n	8004b46 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b60:	d107      	bne.n	8004b72 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	689a      	ldr	r2, [r3, #8]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b70:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	f003 0301 	and.w	r3, r3, #1
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	f040 8086 	bne.w	8004c8e <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b86:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004b8a:	f023 0301 	bic.w	r3, r3, #1
 8004b8e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d007      	beq.n	8004bb4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004bac:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bc0:	d106      	bne.n	8004bd0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bc6:	f023 0206 	bic.w	r2, r3, #6
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	645a      	str	r2, [r3, #68]	; 0x44
 8004bce:	e002      	b.n	8004bd6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004bde:	4b36      	ldr	r3, [pc, #216]	; (8004cb8 <HAL_ADC_Start_DMA+0x1cc>)
 8004be0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004be6:	4a35      	ldr	r2, [pc, #212]	; (8004cbc <HAL_ADC_Start_DMA+0x1d0>)
 8004be8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bee:	4a34      	ldr	r2, [pc, #208]	; (8004cc0 <HAL_ADC_Start_DMA+0x1d4>)
 8004bf0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bf6:	4a33      	ldr	r2, [pc, #204]	; (8004cc4 <HAL_ADC_Start_DMA+0x1d8>)
 8004bf8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004c02:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	685a      	ldr	r2, [r3, #4]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004c12:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	689a      	ldr	r2, [r3, #8]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c22:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	334c      	adds	r3, #76	; 0x4c
 8004c2e:	4619      	mov	r1, r3
 8004c30:	68ba      	ldr	r2, [r7, #8]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f000 fcd8 	bl	80055e8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	f003 031f 	and.w	r3, r3, #31
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d10f      	bne.n	8004c64 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d129      	bne.n	8004ca6 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	689a      	ldr	r2, [r3, #8]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004c60:	609a      	str	r2, [r3, #8]
 8004c62:	e020      	b.n	8004ca6 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a17      	ldr	r2, [pc, #92]	; (8004cc8 <HAL_ADC_Start_DMA+0x1dc>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d11b      	bne.n	8004ca6 <HAL_ADC_Start_DMA+0x1ba>
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d114      	bne.n	8004ca6 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	689a      	ldr	r2, [r3, #8]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004c8a:	609a      	str	r2, [r3, #8]
 8004c8c:	e00b      	b.n	8004ca6 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c92:	f043 0210 	orr.w	r2, r3, #16
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c9e:	f043 0201 	orr.w	r2, r3, #1
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3718      	adds	r7, #24
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	20000284 	.word	0x20000284
 8004cb4:	431bde83 	.word	0x431bde83
 8004cb8:	40012300 	.word	0x40012300
 8004cbc:	08005165 	.word	0x08005165
 8004cc0:	0800521f 	.word	0x0800521f
 8004cc4:	0800523b 	.word	0x0800523b
 8004cc8:	40012000 	.word	0x40012000

08004ccc <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8004cd4:	bf00      	nop
 8004cd6:	370c      	adds	r7, #12
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr

08004ce0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004ce8:	bf00      	nop
 8004cea:	370c      	adds	r7, #12
 8004cec:	46bd      	mov	sp, r7
 8004cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf2:	4770      	bx	lr

08004cf4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004cfc:	bf00      	nop
 8004cfe:	370c      	adds	r7, #12
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr

08004d08 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b085      	sub	sp, #20
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004d12:	2300      	movs	r3, #0
 8004d14:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d101      	bne.n	8004d24 <HAL_ADC_ConfigChannel+0x1c>
 8004d20:	2302      	movs	r3, #2
 8004d22:	e113      	b.n	8004f4c <HAL_ADC_ConfigChannel+0x244>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2b09      	cmp	r3, #9
 8004d32:	d925      	bls.n	8004d80 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68d9      	ldr	r1, [r3, #12]
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	b29b      	uxth	r3, r3
 8004d40:	461a      	mov	r2, r3
 8004d42:	4613      	mov	r3, r2
 8004d44:	005b      	lsls	r3, r3, #1
 8004d46:	4413      	add	r3, r2
 8004d48:	3b1e      	subs	r3, #30
 8004d4a:	2207      	movs	r2, #7
 8004d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d50:	43da      	mvns	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	400a      	ands	r2, r1
 8004d58:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68d9      	ldr	r1, [r3, #12]
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	689a      	ldr	r2, [r3, #8]
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	005b      	lsls	r3, r3, #1
 8004d70:	4403      	add	r3, r0
 8004d72:	3b1e      	subs	r3, #30
 8004d74:	409a      	lsls	r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	430a      	orrs	r2, r1
 8004d7c:	60da      	str	r2, [r3, #12]
 8004d7e:	e022      	b.n	8004dc6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	6919      	ldr	r1, [r3, #16]
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	b29b      	uxth	r3, r3
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	4613      	mov	r3, r2
 8004d90:	005b      	lsls	r3, r3, #1
 8004d92:	4413      	add	r3, r2
 8004d94:	2207      	movs	r2, #7
 8004d96:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9a:	43da      	mvns	r2, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	400a      	ands	r2, r1
 8004da2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	6919      	ldr	r1, [r3, #16]
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	689a      	ldr	r2, [r3, #8]
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	4618      	mov	r0, r3
 8004db6:	4603      	mov	r3, r0
 8004db8:	005b      	lsls	r3, r3, #1
 8004dba:	4403      	add	r3, r0
 8004dbc:	409a      	lsls	r2, r3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	2b06      	cmp	r3, #6
 8004dcc:	d824      	bhi.n	8004e18 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	685a      	ldr	r2, [r3, #4]
 8004dd8:	4613      	mov	r3, r2
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	4413      	add	r3, r2
 8004dde:	3b05      	subs	r3, #5
 8004de0:	221f      	movs	r2, #31
 8004de2:	fa02 f303 	lsl.w	r3, r2, r3
 8004de6:	43da      	mvns	r2, r3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	400a      	ands	r2, r1
 8004dee:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	685a      	ldr	r2, [r3, #4]
 8004e02:	4613      	mov	r3, r2
 8004e04:	009b      	lsls	r3, r3, #2
 8004e06:	4413      	add	r3, r2
 8004e08:	3b05      	subs	r3, #5
 8004e0a:	fa00 f203 	lsl.w	r2, r0, r3
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	430a      	orrs	r2, r1
 8004e14:	635a      	str	r2, [r3, #52]	; 0x34
 8004e16:	e04c      	b.n	8004eb2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	2b0c      	cmp	r3, #12
 8004e1e:	d824      	bhi.n	8004e6a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	685a      	ldr	r2, [r3, #4]
 8004e2a:	4613      	mov	r3, r2
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	4413      	add	r3, r2
 8004e30:	3b23      	subs	r3, #35	; 0x23
 8004e32:	221f      	movs	r2, #31
 8004e34:	fa02 f303 	lsl.w	r3, r2, r3
 8004e38:	43da      	mvns	r2, r3
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	400a      	ands	r2, r1
 8004e40:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	b29b      	uxth	r3, r3
 8004e4e:	4618      	mov	r0, r3
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	685a      	ldr	r2, [r3, #4]
 8004e54:	4613      	mov	r3, r2
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	4413      	add	r3, r2
 8004e5a:	3b23      	subs	r3, #35	; 0x23
 8004e5c:	fa00 f203 	lsl.w	r2, r0, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	430a      	orrs	r2, r1
 8004e66:	631a      	str	r2, [r3, #48]	; 0x30
 8004e68:	e023      	b.n	8004eb2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	685a      	ldr	r2, [r3, #4]
 8004e74:	4613      	mov	r3, r2
 8004e76:	009b      	lsls	r3, r3, #2
 8004e78:	4413      	add	r3, r2
 8004e7a:	3b41      	subs	r3, #65	; 0x41
 8004e7c:	221f      	movs	r2, #31
 8004e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e82:	43da      	mvns	r2, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	400a      	ands	r2, r1
 8004e8a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	b29b      	uxth	r3, r3
 8004e98:	4618      	mov	r0, r3
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	685a      	ldr	r2, [r3, #4]
 8004e9e:	4613      	mov	r3, r2
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	4413      	add	r3, r2
 8004ea4:	3b41      	subs	r3, #65	; 0x41
 8004ea6:	fa00 f203 	lsl.w	r2, r0, r3
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	430a      	orrs	r2, r1
 8004eb0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004eb2:	4b29      	ldr	r3, [pc, #164]	; (8004f58 <HAL_ADC_ConfigChannel+0x250>)
 8004eb4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a28      	ldr	r2, [pc, #160]	; (8004f5c <HAL_ADC_ConfigChannel+0x254>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d10f      	bne.n	8004ee0 <HAL_ADC_ConfigChannel+0x1d8>
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2b12      	cmp	r3, #18
 8004ec6:	d10b      	bne.n	8004ee0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a1d      	ldr	r2, [pc, #116]	; (8004f5c <HAL_ADC_ConfigChannel+0x254>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d12b      	bne.n	8004f42 <HAL_ADC_ConfigChannel+0x23a>
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a1c      	ldr	r2, [pc, #112]	; (8004f60 <HAL_ADC_ConfigChannel+0x258>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d003      	beq.n	8004efc <HAL_ADC_ConfigChannel+0x1f4>
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2b11      	cmp	r3, #17
 8004efa:	d122      	bne.n	8004f42 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a11      	ldr	r2, [pc, #68]	; (8004f60 <HAL_ADC_ConfigChannel+0x258>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d111      	bne.n	8004f42 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004f1e:	4b11      	ldr	r3, [pc, #68]	; (8004f64 <HAL_ADC_ConfigChannel+0x25c>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a11      	ldr	r2, [pc, #68]	; (8004f68 <HAL_ADC_ConfigChannel+0x260>)
 8004f24:	fba2 2303 	umull	r2, r3, r2, r3
 8004f28:	0c9a      	lsrs	r2, r3, #18
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	009b      	lsls	r3, r3, #2
 8004f2e:	4413      	add	r3, r2
 8004f30:	005b      	lsls	r3, r3, #1
 8004f32:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004f34:	e002      	b.n	8004f3c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	3b01      	subs	r3, #1
 8004f3a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d1f9      	bne.n	8004f36 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004f4a:	2300      	movs	r3, #0
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3714      	adds	r7, #20
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr
 8004f58:	40012300 	.word	0x40012300
 8004f5c:	40012000 	.word	0x40012000
 8004f60:	10000012 	.word	0x10000012
 8004f64:	20000284 	.word	0x20000284
 8004f68:	431bde83 	.word	0x431bde83

08004f6c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f74:	4b79      	ldr	r3, [pc, #484]	; (800515c <ADC_Init+0x1f0>)
 8004f76:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	685a      	ldr	r2, [r3, #4]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	431a      	orrs	r2, r3
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	685a      	ldr	r2, [r3, #4]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004fa0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	6859      	ldr	r1, [r3, #4]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	691b      	ldr	r3, [r3, #16]
 8004fac:	021a      	lsls	r2, r3, #8
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	430a      	orrs	r2, r1
 8004fb4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	685a      	ldr	r2, [r3, #4]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004fc4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	6859      	ldr	r1, [r3, #4]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	689a      	ldr	r2, [r3, #8]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	689a      	ldr	r2, [r3, #8]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004fe6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	6899      	ldr	r1, [r3, #8]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	68da      	ldr	r2, [r3, #12]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ffe:	4a58      	ldr	r2, [pc, #352]	; (8005160 <ADC_Init+0x1f4>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d022      	beq.n	800504a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	689a      	ldr	r2, [r3, #8]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005012:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	6899      	ldr	r1, [r3, #8]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	430a      	orrs	r2, r1
 8005024:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	689a      	ldr	r2, [r3, #8]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005034:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	6899      	ldr	r1, [r3, #8]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	430a      	orrs	r2, r1
 8005046:	609a      	str	r2, [r3, #8]
 8005048:	e00f      	b.n	800506a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	689a      	ldr	r2, [r3, #8]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005058:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	689a      	ldr	r2, [r3, #8]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005068:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	689a      	ldr	r2, [r3, #8]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f022 0202 	bic.w	r2, r2, #2
 8005078:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	6899      	ldr	r1, [r3, #8]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	7e1b      	ldrb	r3, [r3, #24]
 8005084:	005a      	lsls	r2, r3, #1
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	430a      	orrs	r2, r1
 800508c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d01b      	beq.n	80050d0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	685a      	ldr	r2, [r3, #4]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050a6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	685a      	ldr	r2, [r3, #4]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80050b6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	6859      	ldr	r1, [r3, #4]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c2:	3b01      	subs	r3, #1
 80050c4:	035a      	lsls	r2, r3, #13
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	430a      	orrs	r2, r1
 80050cc:	605a      	str	r2, [r3, #4]
 80050ce:	e007      	b.n	80050e0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	685a      	ldr	r2, [r3, #4]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050de:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80050ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	69db      	ldr	r3, [r3, #28]
 80050fa:	3b01      	subs	r3, #1
 80050fc:	051a      	lsls	r2, r3, #20
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	430a      	orrs	r2, r1
 8005104:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	689a      	ldr	r2, [r3, #8]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005114:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	6899      	ldr	r1, [r3, #8]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005122:	025a      	lsls	r2, r3, #9
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	430a      	orrs	r2, r1
 800512a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	689a      	ldr	r2, [r3, #8]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800513a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	6899      	ldr	r1, [r3, #8]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	029a      	lsls	r2, r3, #10
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	430a      	orrs	r2, r1
 800514e:	609a      	str	r2, [r3, #8]
}
 8005150:	bf00      	nop
 8005152:	3714      	adds	r7, #20
 8005154:	46bd      	mov	sp, r7
 8005156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515a:	4770      	bx	lr
 800515c:	40012300 	.word	0x40012300
 8005160:	0f000001 	.word	0x0f000001

08005164 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b084      	sub	sp, #16
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005170:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005176:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800517a:	2b00      	cmp	r3, #0
 800517c:	d13c      	bne.n	80051f8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005182:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005194:	2b00      	cmp	r3, #0
 8005196:	d12b      	bne.n	80051f0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800519c:	2b00      	cmp	r3, #0
 800519e:	d127      	bne.n	80051f0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051a6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d006      	beq.n	80051bc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d119      	bne.n	80051f0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	685a      	ldr	r2, [r3, #4]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f022 0220 	bic.w	r2, r2, #32
 80051ca:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d105      	bne.n	80051f0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e8:	f043 0201 	orr.w	r2, r3, #1
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80051f0:	68f8      	ldr	r0, [r7, #12]
 80051f2:	f7ff fd6b 	bl	8004ccc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80051f6:	e00e      	b.n	8005216 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051fc:	f003 0310 	and.w	r3, r3, #16
 8005200:	2b00      	cmp	r3, #0
 8005202:	d003      	beq.n	800520c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f7ff fd75 	bl	8004cf4 <HAL_ADC_ErrorCallback>
}
 800520a:	e004      	b.n	8005216 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	4798      	blx	r3
}
 8005216:	bf00      	nop
 8005218:	3710      	adds	r7, #16
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}

0800521e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800521e:	b580      	push	{r7, lr}
 8005220:	b084      	sub	sp, #16
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800522a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800522c:	68f8      	ldr	r0, [r7, #12]
 800522e:	f7ff fd57 	bl	8004ce0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005232:	bf00      	nop
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800523a:	b580      	push	{r7, lr}
 800523c:	b084      	sub	sp, #16
 800523e:	af00      	add	r7, sp, #0
 8005240:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005246:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2240      	movs	r2, #64	; 0x40
 800524c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005252:	f043 0204 	orr.w	r2, r3, #4
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800525a:	68f8      	ldr	r0, [r7, #12]
 800525c:	f7ff fd4a 	bl	8004cf4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005260:	bf00      	nop
 8005262:	3710      	adds	r7, #16
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}

08005268 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005268:	b480      	push	{r7}
 800526a:	b085      	sub	sp, #20
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f003 0307 	and.w	r3, r3, #7
 8005276:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005278:	4b0c      	ldr	r3, [pc, #48]	; (80052ac <__NVIC_SetPriorityGrouping+0x44>)
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800527e:	68ba      	ldr	r2, [r7, #8]
 8005280:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005284:	4013      	ands	r3, r2
 8005286:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005290:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005294:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005298:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800529a:	4a04      	ldr	r2, [pc, #16]	; (80052ac <__NVIC_SetPriorityGrouping+0x44>)
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	60d3      	str	r3, [r2, #12]
}
 80052a0:	bf00      	nop
 80052a2:	3714      	adds	r7, #20
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr
 80052ac:	e000ed00 	.word	0xe000ed00

080052b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80052b0:	b480      	push	{r7}
 80052b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80052b4:	4b04      	ldr	r3, [pc, #16]	; (80052c8 <__NVIC_GetPriorityGrouping+0x18>)
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	0a1b      	lsrs	r3, r3, #8
 80052ba:	f003 0307 	and.w	r3, r3, #7
}
 80052be:	4618      	mov	r0, r3
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr
 80052c8:	e000ed00 	.word	0xe000ed00

080052cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	4603      	mov	r3, r0
 80052d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	db0b      	blt.n	80052f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80052de:	79fb      	ldrb	r3, [r7, #7]
 80052e0:	f003 021f 	and.w	r2, r3, #31
 80052e4:	4907      	ldr	r1, [pc, #28]	; (8005304 <__NVIC_EnableIRQ+0x38>)
 80052e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052ea:	095b      	lsrs	r3, r3, #5
 80052ec:	2001      	movs	r0, #1
 80052ee:	fa00 f202 	lsl.w	r2, r0, r2
 80052f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80052f6:	bf00      	nop
 80052f8:	370c      	adds	r7, #12
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr
 8005302:	bf00      	nop
 8005304:	e000e100 	.word	0xe000e100

08005308 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
 800530e:	4603      	mov	r3, r0
 8005310:	6039      	str	r1, [r7, #0]
 8005312:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005318:	2b00      	cmp	r3, #0
 800531a:	db0a      	blt.n	8005332 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	b2da      	uxtb	r2, r3
 8005320:	490c      	ldr	r1, [pc, #48]	; (8005354 <__NVIC_SetPriority+0x4c>)
 8005322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005326:	0112      	lsls	r2, r2, #4
 8005328:	b2d2      	uxtb	r2, r2
 800532a:	440b      	add	r3, r1
 800532c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005330:	e00a      	b.n	8005348 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	b2da      	uxtb	r2, r3
 8005336:	4908      	ldr	r1, [pc, #32]	; (8005358 <__NVIC_SetPriority+0x50>)
 8005338:	79fb      	ldrb	r3, [r7, #7]
 800533a:	f003 030f 	and.w	r3, r3, #15
 800533e:	3b04      	subs	r3, #4
 8005340:	0112      	lsls	r2, r2, #4
 8005342:	b2d2      	uxtb	r2, r2
 8005344:	440b      	add	r3, r1
 8005346:	761a      	strb	r2, [r3, #24]
}
 8005348:	bf00      	nop
 800534a:	370c      	adds	r7, #12
 800534c:	46bd      	mov	sp, r7
 800534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005352:	4770      	bx	lr
 8005354:	e000e100 	.word	0xe000e100
 8005358:	e000ed00 	.word	0xe000ed00

0800535c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800535c:	b480      	push	{r7}
 800535e:	b089      	sub	sp, #36	; 0x24
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f003 0307 	and.w	r3, r3, #7
 800536e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	f1c3 0307 	rsb	r3, r3, #7
 8005376:	2b04      	cmp	r3, #4
 8005378:	bf28      	it	cs
 800537a:	2304      	movcs	r3, #4
 800537c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	3304      	adds	r3, #4
 8005382:	2b06      	cmp	r3, #6
 8005384:	d902      	bls.n	800538c <NVIC_EncodePriority+0x30>
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	3b03      	subs	r3, #3
 800538a:	e000      	b.n	800538e <NVIC_EncodePriority+0x32>
 800538c:	2300      	movs	r3, #0
 800538e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005390:	f04f 32ff 	mov.w	r2, #4294967295
 8005394:	69bb      	ldr	r3, [r7, #24]
 8005396:	fa02 f303 	lsl.w	r3, r2, r3
 800539a:	43da      	mvns	r2, r3
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	401a      	ands	r2, r3
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80053a4:	f04f 31ff 	mov.w	r1, #4294967295
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	fa01 f303 	lsl.w	r3, r1, r3
 80053ae:	43d9      	mvns	r1, r3
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80053b4:	4313      	orrs	r3, r2
         );
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3724      	adds	r7, #36	; 0x24
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr
	...

080053c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b082      	sub	sp, #8
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	3b01      	subs	r3, #1
 80053d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80053d4:	d301      	bcc.n	80053da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80053d6:	2301      	movs	r3, #1
 80053d8:	e00f      	b.n	80053fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80053da:	4a0a      	ldr	r2, [pc, #40]	; (8005404 <SysTick_Config+0x40>)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	3b01      	subs	r3, #1
 80053e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80053e2:	210f      	movs	r1, #15
 80053e4:	f04f 30ff 	mov.w	r0, #4294967295
 80053e8:	f7ff ff8e 	bl	8005308 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80053ec:	4b05      	ldr	r3, [pc, #20]	; (8005404 <SysTick_Config+0x40>)
 80053ee:	2200      	movs	r2, #0
 80053f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80053f2:	4b04      	ldr	r3, [pc, #16]	; (8005404 <SysTick_Config+0x40>)
 80053f4:	2207      	movs	r2, #7
 80053f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80053f8:	2300      	movs	r3, #0
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3708      	adds	r7, #8
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	e000e010 	.word	0xe000e010

08005408 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b082      	sub	sp, #8
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f7ff ff29 	bl	8005268 <__NVIC_SetPriorityGrouping>
}
 8005416:	bf00      	nop
 8005418:	3708      	adds	r7, #8
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}

0800541e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800541e:	b580      	push	{r7, lr}
 8005420:	b086      	sub	sp, #24
 8005422:	af00      	add	r7, sp, #0
 8005424:	4603      	mov	r3, r0
 8005426:	60b9      	str	r1, [r7, #8]
 8005428:	607a      	str	r2, [r7, #4]
 800542a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800542c:	2300      	movs	r3, #0
 800542e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005430:	f7ff ff3e 	bl	80052b0 <__NVIC_GetPriorityGrouping>
 8005434:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005436:	687a      	ldr	r2, [r7, #4]
 8005438:	68b9      	ldr	r1, [r7, #8]
 800543a:	6978      	ldr	r0, [r7, #20]
 800543c:	f7ff ff8e 	bl	800535c <NVIC_EncodePriority>
 8005440:	4602      	mov	r2, r0
 8005442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005446:	4611      	mov	r1, r2
 8005448:	4618      	mov	r0, r3
 800544a:	f7ff ff5d 	bl	8005308 <__NVIC_SetPriority>
}
 800544e:	bf00      	nop
 8005450:	3718      	adds	r7, #24
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}

08005456 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005456:	b580      	push	{r7, lr}
 8005458:	b082      	sub	sp, #8
 800545a:	af00      	add	r7, sp, #0
 800545c:	4603      	mov	r3, r0
 800545e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005464:	4618      	mov	r0, r3
 8005466:	f7ff ff31 	bl	80052cc <__NVIC_EnableIRQ>
}
 800546a:	bf00      	nop
 800546c:	3708      	adds	r7, #8
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}

08005472 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005472:	b580      	push	{r7, lr}
 8005474:	b082      	sub	sp, #8
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f7ff ffa2 	bl	80053c4 <SysTick_Config>
 8005480:	4603      	mov	r3, r0
}
 8005482:	4618      	mov	r0, r3
 8005484:	3708      	adds	r7, #8
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
	...

0800548c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b086      	sub	sp, #24
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005494:	2300      	movs	r3, #0
 8005496:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005498:	f7ff fad8 	bl	8004a4c <HAL_GetTick>
 800549c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d101      	bne.n	80054a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	e099      	b.n	80055dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2202      	movs	r2, #2
 80054ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f022 0201 	bic.w	r2, r2, #1
 80054c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054c8:	e00f      	b.n	80054ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80054ca:	f7ff fabf 	bl	8004a4c <HAL_GetTick>
 80054ce:	4602      	mov	r2, r0
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	1ad3      	subs	r3, r2, r3
 80054d4:	2b05      	cmp	r3, #5
 80054d6:	d908      	bls.n	80054ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2220      	movs	r2, #32
 80054dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2203      	movs	r2, #3
 80054e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80054e6:	2303      	movs	r3, #3
 80054e8:	e078      	b.n	80055dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 0301 	and.w	r3, r3, #1
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d1e8      	bne.n	80054ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005500:	697a      	ldr	r2, [r7, #20]
 8005502:	4b38      	ldr	r3, [pc, #224]	; (80055e4 <HAL_DMA_Init+0x158>)
 8005504:	4013      	ands	r3, r2
 8005506:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	685a      	ldr	r2, [r3, #4]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005516:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	691b      	ldr	r3, [r3, #16]
 800551c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005522:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	699b      	ldr	r3, [r3, #24]
 8005528:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800552e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6a1b      	ldr	r3, [r3, #32]
 8005534:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005536:	697a      	ldr	r2, [r7, #20]
 8005538:	4313      	orrs	r3, r2
 800553a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005540:	2b04      	cmp	r3, #4
 8005542:	d107      	bne.n	8005554 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800554c:	4313      	orrs	r3, r2
 800554e:	697a      	ldr	r2, [r7, #20]
 8005550:	4313      	orrs	r3, r2
 8005552:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	697a      	ldr	r2, [r7, #20]
 800555a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	695b      	ldr	r3, [r3, #20]
 8005562:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	f023 0307 	bic.w	r3, r3, #7
 800556a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005570:	697a      	ldr	r2, [r7, #20]
 8005572:	4313      	orrs	r3, r2
 8005574:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557a:	2b04      	cmp	r3, #4
 800557c:	d117      	bne.n	80055ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005582:	697a      	ldr	r2, [r7, #20]
 8005584:	4313      	orrs	r3, r2
 8005586:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800558c:	2b00      	cmp	r3, #0
 800558e:	d00e      	beq.n	80055ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f000 fb1b 	bl	8005bcc <DMA_CheckFifoParam>
 8005596:	4603      	mov	r3, r0
 8005598:	2b00      	cmp	r3, #0
 800559a:	d008      	beq.n	80055ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2240      	movs	r2, #64	; 0x40
 80055a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2201      	movs	r2, #1
 80055a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80055aa:	2301      	movs	r3, #1
 80055ac:	e016      	b.n	80055dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	697a      	ldr	r2, [r7, #20]
 80055b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f000 fad2 	bl	8005b60 <DMA_CalcBaseAndBitshift>
 80055bc:	4603      	mov	r3, r0
 80055be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055c4:	223f      	movs	r2, #63	; 0x3f
 80055c6:	409a      	lsls	r2, r3
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2200      	movs	r2, #0
 80055d0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2201      	movs	r2, #1
 80055d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3718      	adds	r7, #24
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	f010803f 	.word	0xf010803f

080055e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b086      	sub	sp, #24
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	607a      	str	r2, [r7, #4]
 80055f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055f6:	2300      	movs	r3, #0
 80055f8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055fe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005606:	2b01      	cmp	r3, #1
 8005608:	d101      	bne.n	800560e <HAL_DMA_Start_IT+0x26>
 800560a:	2302      	movs	r3, #2
 800560c:	e040      	b.n	8005690 <HAL_DMA_Start_IT+0xa8>
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2201      	movs	r2, #1
 8005612:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800561c:	b2db      	uxtb	r3, r3
 800561e:	2b01      	cmp	r3, #1
 8005620:	d12f      	bne.n	8005682 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2202      	movs	r2, #2
 8005626:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2200      	movs	r2, #0
 800562e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	68b9      	ldr	r1, [r7, #8]
 8005636:	68f8      	ldr	r0, [r7, #12]
 8005638:	f000 fa64 	bl	8005b04 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005640:	223f      	movs	r2, #63	; 0x3f
 8005642:	409a      	lsls	r2, r3
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	681a      	ldr	r2, [r3, #0]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f042 0216 	orr.w	r2, r2, #22
 8005656:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565c:	2b00      	cmp	r3, #0
 800565e:	d007      	beq.n	8005670 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f042 0208 	orr.w	r2, r2, #8
 800566e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f042 0201 	orr.w	r2, r2, #1
 800567e:	601a      	str	r2, [r3, #0]
 8005680:	e005      	b.n	800568e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800568a:	2302      	movs	r3, #2
 800568c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800568e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005690:	4618      	mov	r0, r3
 8005692:	3718      	adds	r7, #24
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}

08005698 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b084      	sub	sp, #16
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056a4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80056a6:	f7ff f9d1 	bl	8004a4c <HAL_GetTick>
 80056aa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	2b02      	cmp	r3, #2
 80056b6:	d008      	beq.n	80056ca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2280      	movs	r2, #128	; 0x80
 80056bc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e052      	b.n	8005770 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681a      	ldr	r2, [r3, #0]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f022 0216 	bic.w	r2, r2, #22
 80056d8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	695a      	ldr	r2, [r3, #20]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056e8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d103      	bne.n	80056fa <HAL_DMA_Abort+0x62>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d007      	beq.n	800570a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f022 0208 	bic.w	r2, r2, #8
 8005708:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f022 0201 	bic.w	r2, r2, #1
 8005718:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800571a:	e013      	b.n	8005744 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800571c:	f7ff f996 	bl	8004a4c <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	2b05      	cmp	r3, #5
 8005728:	d90c      	bls.n	8005744 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2220      	movs	r2, #32
 800572e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2203      	movs	r2, #3
 8005734:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2200      	movs	r2, #0
 800573c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	e015      	b.n	8005770 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 0301 	and.w	r3, r3, #1
 800574e:	2b00      	cmp	r3, #0
 8005750:	d1e4      	bne.n	800571c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005756:	223f      	movs	r2, #63	; 0x3f
 8005758:	409a      	lsls	r2, r3
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2201      	movs	r2, #1
 8005762:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800576e:	2300      	movs	r3, #0
}
 8005770:	4618      	mov	r0, r3
 8005772:	3710      	adds	r7, #16
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005778:	b480      	push	{r7}
 800577a:	b083      	sub	sp, #12
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005786:	b2db      	uxtb	r3, r3
 8005788:	2b02      	cmp	r3, #2
 800578a:	d004      	beq.n	8005796 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2280      	movs	r2, #128	; 0x80
 8005790:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	e00c      	b.n	80057b0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2205      	movs	r2, #5
 800579a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f022 0201 	bic.w	r2, r2, #1
 80057ac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80057ae:	2300      	movs	r3, #0
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	370c      	adds	r7, #12
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr

080057bc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b086      	sub	sp, #24
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80057c4:	2300      	movs	r3, #0
 80057c6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80057c8:	4b8e      	ldr	r3, [pc, #568]	; (8005a04 <HAL_DMA_IRQHandler+0x248>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a8e      	ldr	r2, [pc, #568]	; (8005a08 <HAL_DMA_IRQHandler+0x24c>)
 80057ce:	fba2 2303 	umull	r2, r3, r2, r3
 80057d2:	0a9b      	lsrs	r3, r3, #10
 80057d4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057da:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057e6:	2208      	movs	r2, #8
 80057e8:	409a      	lsls	r2, r3
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	4013      	ands	r3, r2
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d01a      	beq.n	8005828 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f003 0304 	and.w	r3, r3, #4
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d013      	beq.n	8005828 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f022 0204 	bic.w	r2, r2, #4
 800580e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005814:	2208      	movs	r2, #8
 8005816:	409a      	lsls	r2, r3
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005820:	f043 0201 	orr.w	r2, r3, #1
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800582c:	2201      	movs	r2, #1
 800582e:	409a      	lsls	r2, r3
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	4013      	ands	r3, r2
 8005834:	2b00      	cmp	r3, #0
 8005836:	d012      	beq.n	800585e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	695b      	ldr	r3, [r3, #20]
 800583e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005842:	2b00      	cmp	r3, #0
 8005844:	d00b      	beq.n	800585e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800584a:	2201      	movs	r2, #1
 800584c:	409a      	lsls	r2, r3
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005856:	f043 0202 	orr.w	r2, r3, #2
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005862:	2204      	movs	r2, #4
 8005864:	409a      	lsls	r2, r3
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	4013      	ands	r3, r2
 800586a:	2b00      	cmp	r3, #0
 800586c:	d012      	beq.n	8005894 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 0302 	and.w	r3, r3, #2
 8005878:	2b00      	cmp	r3, #0
 800587a:	d00b      	beq.n	8005894 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005880:	2204      	movs	r2, #4
 8005882:	409a      	lsls	r2, r3
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800588c:	f043 0204 	orr.w	r2, r3, #4
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005898:	2210      	movs	r2, #16
 800589a:	409a      	lsls	r2, r3
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	4013      	ands	r3, r2
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d043      	beq.n	800592c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0308 	and.w	r3, r3, #8
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d03c      	beq.n	800592c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058b6:	2210      	movs	r2, #16
 80058b8:	409a      	lsls	r2, r3
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d018      	beq.n	80058fe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d108      	bne.n	80058ec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d024      	beq.n	800592c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	4798      	blx	r3
 80058ea:	e01f      	b.n	800592c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d01b      	beq.n	800592c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	4798      	blx	r3
 80058fc:	e016      	b.n	800592c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005908:	2b00      	cmp	r3, #0
 800590a:	d107      	bne.n	800591c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f022 0208 	bic.w	r2, r2, #8
 800591a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005920:	2b00      	cmp	r3, #0
 8005922:	d003      	beq.n	800592c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005930:	2220      	movs	r2, #32
 8005932:	409a      	lsls	r2, r3
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	4013      	ands	r3, r2
 8005938:	2b00      	cmp	r3, #0
 800593a:	f000 808f 	beq.w	8005a5c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f003 0310 	and.w	r3, r3, #16
 8005948:	2b00      	cmp	r3, #0
 800594a:	f000 8087 	beq.w	8005a5c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005952:	2220      	movs	r2, #32
 8005954:	409a      	lsls	r2, r3
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005960:	b2db      	uxtb	r3, r3
 8005962:	2b05      	cmp	r3, #5
 8005964:	d136      	bne.n	80059d4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f022 0216 	bic.w	r2, r2, #22
 8005974:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	695a      	ldr	r2, [r3, #20]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005984:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800598a:	2b00      	cmp	r3, #0
 800598c:	d103      	bne.n	8005996 <HAL_DMA_IRQHandler+0x1da>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005992:	2b00      	cmp	r3, #0
 8005994:	d007      	beq.n	80059a6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f022 0208 	bic.w	r2, r2, #8
 80059a4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059aa:	223f      	movs	r2, #63	; 0x3f
 80059ac:	409a      	lsls	r2, r3
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2201      	movs	r2, #1
 80059b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d07e      	beq.n	8005ac8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	4798      	blx	r3
        }
        return;
 80059d2:	e079      	b.n	8005ac8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d01d      	beq.n	8005a1e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d10d      	bne.n	8005a0c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d031      	beq.n	8005a5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	4798      	blx	r3
 8005a00:	e02c      	b.n	8005a5c <HAL_DMA_IRQHandler+0x2a0>
 8005a02:	bf00      	nop
 8005a04:	20000284 	.word	0x20000284
 8005a08:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d023      	beq.n	8005a5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	4798      	blx	r3
 8005a1c:	e01e      	b.n	8005a5c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d10f      	bne.n	8005a4c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f022 0210 	bic.w	r2, r2, #16
 8005a3a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d003      	beq.n	8005a5c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d032      	beq.n	8005aca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a68:	f003 0301 	and.w	r3, r3, #1
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d022      	beq.n	8005ab6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2205      	movs	r2, #5
 8005a74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f022 0201 	bic.w	r2, r2, #1
 8005a86:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	3301      	adds	r3, #1
 8005a8c:	60bb      	str	r3, [r7, #8]
 8005a8e:	697a      	ldr	r2, [r7, #20]
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d307      	bcc.n	8005aa4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0301 	and.w	r3, r3, #1
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d1f2      	bne.n	8005a88 <HAL_DMA_IRQHandler+0x2cc>
 8005aa2:	e000      	b.n	8005aa6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005aa4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d005      	beq.n	8005aca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	4798      	blx	r3
 8005ac6:	e000      	b.n	8005aca <HAL_DMA_IRQHandler+0x30e>
        return;
 8005ac8:	bf00      	nop
    }
  }
}
 8005aca:	3718      	adds	r7, #24
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bd80      	pop	{r7, pc}

08005ad0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b083      	sub	sp, #12
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ade:	b2db      	uxtb	r3, r3
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	370c      	adds	r7, #12
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr

08005aec <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b083      	sub	sp, #12
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b085      	sub	sp, #20
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	607a      	str	r2, [r7, #4]
 8005b10:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005b20:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	683a      	ldr	r2, [r7, #0]
 8005b28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	2b40      	cmp	r3, #64	; 0x40
 8005b30:	d108      	bne.n	8005b44 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	68ba      	ldr	r2, [r7, #8]
 8005b40:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005b42:	e007      	b.n	8005b54 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	68ba      	ldr	r2, [r7, #8]
 8005b4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	60da      	str	r2, [r3, #12]
}
 8005b54:	bf00      	nop
 8005b56:	3714      	adds	r7, #20
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b085      	sub	sp, #20
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	3b10      	subs	r3, #16
 8005b70:	4a14      	ldr	r2, [pc, #80]	; (8005bc4 <DMA_CalcBaseAndBitshift+0x64>)
 8005b72:	fba2 2303 	umull	r2, r3, r2, r3
 8005b76:	091b      	lsrs	r3, r3, #4
 8005b78:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005b7a:	4a13      	ldr	r2, [pc, #76]	; (8005bc8 <DMA_CalcBaseAndBitshift+0x68>)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	4413      	add	r3, r2
 8005b80:	781b      	ldrb	r3, [r3, #0]
 8005b82:	461a      	mov	r2, r3
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2b03      	cmp	r3, #3
 8005b8c:	d909      	bls.n	8005ba2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005b96:	f023 0303 	bic.w	r3, r3, #3
 8005b9a:	1d1a      	adds	r2, r3, #4
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	659a      	str	r2, [r3, #88]	; 0x58
 8005ba0:	e007      	b.n	8005bb2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005baa:	f023 0303 	bic.w	r3, r3, #3
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3714      	adds	r7, #20
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr
 8005bc2:	bf00      	nop
 8005bc4:	aaaaaaab 	.word	0xaaaaaaab
 8005bc8:	0800d254 	.word	0x0800d254

08005bcc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b085      	sub	sp, #20
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bdc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	699b      	ldr	r3, [r3, #24]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d11f      	bne.n	8005c26 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	2b03      	cmp	r3, #3
 8005bea:	d856      	bhi.n	8005c9a <DMA_CheckFifoParam+0xce>
 8005bec:	a201      	add	r2, pc, #4	; (adr r2, 8005bf4 <DMA_CheckFifoParam+0x28>)
 8005bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bf2:	bf00      	nop
 8005bf4:	08005c05 	.word	0x08005c05
 8005bf8:	08005c17 	.word	0x08005c17
 8005bfc:	08005c05 	.word	0x08005c05
 8005c00:	08005c9b 	.word	0x08005c9b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d046      	beq.n	8005c9e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c14:	e043      	b.n	8005c9e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c1a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005c1e:	d140      	bne.n	8005ca2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c24:	e03d      	b.n	8005ca2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	699b      	ldr	r3, [r3, #24]
 8005c2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c2e:	d121      	bne.n	8005c74 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	2b03      	cmp	r3, #3
 8005c34:	d837      	bhi.n	8005ca6 <DMA_CheckFifoParam+0xda>
 8005c36:	a201      	add	r2, pc, #4	; (adr r2, 8005c3c <DMA_CheckFifoParam+0x70>)
 8005c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c3c:	08005c4d 	.word	0x08005c4d
 8005c40:	08005c53 	.word	0x08005c53
 8005c44:	08005c4d 	.word	0x08005c4d
 8005c48:	08005c65 	.word	0x08005c65
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	73fb      	strb	r3, [r7, #15]
      break;
 8005c50:	e030      	b.n	8005cb4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c56:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d025      	beq.n	8005caa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c62:	e022      	b.n	8005caa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c68:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005c6c:	d11f      	bne.n	8005cae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005c72:	e01c      	b.n	8005cae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	2b02      	cmp	r3, #2
 8005c78:	d903      	bls.n	8005c82 <DMA_CheckFifoParam+0xb6>
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	2b03      	cmp	r3, #3
 8005c7e:	d003      	beq.n	8005c88 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005c80:	e018      	b.n	8005cb4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	73fb      	strb	r3, [r7, #15]
      break;
 8005c86:	e015      	b.n	8005cb4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d00e      	beq.n	8005cb2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	73fb      	strb	r3, [r7, #15]
      break;
 8005c98:	e00b      	b.n	8005cb2 <DMA_CheckFifoParam+0xe6>
      break;
 8005c9a:	bf00      	nop
 8005c9c:	e00a      	b.n	8005cb4 <DMA_CheckFifoParam+0xe8>
      break;
 8005c9e:	bf00      	nop
 8005ca0:	e008      	b.n	8005cb4 <DMA_CheckFifoParam+0xe8>
      break;
 8005ca2:	bf00      	nop
 8005ca4:	e006      	b.n	8005cb4 <DMA_CheckFifoParam+0xe8>
      break;
 8005ca6:	bf00      	nop
 8005ca8:	e004      	b.n	8005cb4 <DMA_CheckFifoParam+0xe8>
      break;
 8005caa:	bf00      	nop
 8005cac:	e002      	b.n	8005cb4 <DMA_CheckFifoParam+0xe8>
      break;   
 8005cae:	bf00      	nop
 8005cb0:	e000      	b.n	8005cb4 <DMA_CheckFifoParam+0xe8>
      break;
 8005cb2:	bf00      	nop
    }
  } 
  
  return status; 
 8005cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3714      	adds	r7, #20
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr
 8005cc2:	bf00      	nop

08005cc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b089      	sub	sp, #36	; 0x24
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005cda:	2300      	movs	r3, #0
 8005cdc:	61fb      	str	r3, [r7, #28]
 8005cde:	e159      	b.n	8005f94 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ce8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	697a      	ldr	r2, [r7, #20]
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005cf4:	693a      	ldr	r2, [r7, #16]
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	f040 8148 	bne.w	8005f8e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	f003 0303 	and.w	r3, r3, #3
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d005      	beq.n	8005d16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005d12:	2b02      	cmp	r3, #2
 8005d14:	d130      	bne.n	8005d78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005d1c:	69fb      	ldr	r3, [r7, #28]
 8005d1e:	005b      	lsls	r3, r3, #1
 8005d20:	2203      	movs	r2, #3
 8005d22:	fa02 f303 	lsl.w	r3, r2, r3
 8005d26:	43db      	mvns	r3, r3
 8005d28:	69ba      	ldr	r2, [r7, #24]
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	68da      	ldr	r2, [r3, #12]
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	005b      	lsls	r3, r3, #1
 8005d36:	fa02 f303 	lsl.w	r3, r2, r3
 8005d3a:	69ba      	ldr	r2, [r7, #24]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	69ba      	ldr	r2, [r7, #24]
 8005d44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005d4c:	2201      	movs	r2, #1
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	fa02 f303 	lsl.w	r3, r2, r3
 8005d54:	43db      	mvns	r3, r3
 8005d56:	69ba      	ldr	r2, [r7, #24]
 8005d58:	4013      	ands	r3, r2
 8005d5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	091b      	lsrs	r3, r3, #4
 8005d62:	f003 0201 	and.w	r2, r3, #1
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	fa02 f303 	lsl.w	r3, r2, r3
 8005d6c:	69ba      	ldr	r2, [r7, #24]
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	69ba      	ldr	r2, [r7, #24]
 8005d76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	f003 0303 	and.w	r3, r3, #3
 8005d80:	2b03      	cmp	r3, #3
 8005d82:	d017      	beq.n	8005db4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005d8a:	69fb      	ldr	r3, [r7, #28]
 8005d8c:	005b      	lsls	r3, r3, #1
 8005d8e:	2203      	movs	r2, #3
 8005d90:	fa02 f303 	lsl.w	r3, r2, r3
 8005d94:	43db      	mvns	r3, r3
 8005d96:	69ba      	ldr	r2, [r7, #24]
 8005d98:	4013      	ands	r3, r2
 8005d9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	689a      	ldr	r2, [r3, #8]
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	005b      	lsls	r3, r3, #1
 8005da4:	fa02 f303 	lsl.w	r3, r2, r3
 8005da8:	69ba      	ldr	r2, [r7, #24]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	69ba      	ldr	r2, [r7, #24]
 8005db2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	f003 0303 	and.w	r3, r3, #3
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d123      	bne.n	8005e08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005dc0:	69fb      	ldr	r3, [r7, #28]
 8005dc2:	08da      	lsrs	r2, r3, #3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	3208      	adds	r2, #8
 8005dc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005dce:	69fb      	ldr	r3, [r7, #28]
 8005dd0:	f003 0307 	and.w	r3, r3, #7
 8005dd4:	009b      	lsls	r3, r3, #2
 8005dd6:	220f      	movs	r2, #15
 8005dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ddc:	43db      	mvns	r3, r3
 8005dde:	69ba      	ldr	r2, [r7, #24]
 8005de0:	4013      	ands	r3, r2
 8005de2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	691a      	ldr	r2, [r3, #16]
 8005de8:	69fb      	ldr	r3, [r7, #28]
 8005dea:	f003 0307 	and.w	r3, r3, #7
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	fa02 f303 	lsl.w	r3, r2, r3
 8005df4:	69ba      	ldr	r2, [r7, #24]
 8005df6:	4313      	orrs	r3, r2
 8005df8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005dfa:	69fb      	ldr	r3, [r7, #28]
 8005dfc:	08da      	lsrs	r2, r3, #3
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	3208      	adds	r2, #8
 8005e02:	69b9      	ldr	r1, [r7, #24]
 8005e04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005e0e:	69fb      	ldr	r3, [r7, #28]
 8005e10:	005b      	lsls	r3, r3, #1
 8005e12:	2203      	movs	r2, #3
 8005e14:	fa02 f303 	lsl.w	r3, r2, r3
 8005e18:	43db      	mvns	r3, r3
 8005e1a:	69ba      	ldr	r2, [r7, #24]
 8005e1c:	4013      	ands	r3, r2
 8005e1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	f003 0203 	and.w	r2, r3, #3
 8005e28:	69fb      	ldr	r3, [r7, #28]
 8005e2a:	005b      	lsls	r3, r3, #1
 8005e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e30:	69ba      	ldr	r2, [r7, #24]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	69ba      	ldr	r2, [r7, #24]
 8005e3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	f000 80a2 	beq.w	8005f8e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	60fb      	str	r3, [r7, #12]
 8005e4e:	4b57      	ldr	r3, [pc, #348]	; (8005fac <HAL_GPIO_Init+0x2e8>)
 8005e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e52:	4a56      	ldr	r2, [pc, #344]	; (8005fac <HAL_GPIO_Init+0x2e8>)
 8005e54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005e58:	6453      	str	r3, [r2, #68]	; 0x44
 8005e5a:	4b54      	ldr	r3, [pc, #336]	; (8005fac <HAL_GPIO_Init+0x2e8>)
 8005e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e62:	60fb      	str	r3, [r7, #12]
 8005e64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005e66:	4a52      	ldr	r2, [pc, #328]	; (8005fb0 <HAL_GPIO_Init+0x2ec>)
 8005e68:	69fb      	ldr	r3, [r7, #28]
 8005e6a:	089b      	lsrs	r3, r3, #2
 8005e6c:	3302      	adds	r3, #2
 8005e6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005e74:	69fb      	ldr	r3, [r7, #28]
 8005e76:	f003 0303 	and.w	r3, r3, #3
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	220f      	movs	r2, #15
 8005e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e82:	43db      	mvns	r3, r3
 8005e84:	69ba      	ldr	r2, [r7, #24]
 8005e86:	4013      	ands	r3, r2
 8005e88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a49      	ldr	r2, [pc, #292]	; (8005fb4 <HAL_GPIO_Init+0x2f0>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d019      	beq.n	8005ec6 <HAL_GPIO_Init+0x202>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4a48      	ldr	r2, [pc, #288]	; (8005fb8 <HAL_GPIO_Init+0x2f4>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d013      	beq.n	8005ec2 <HAL_GPIO_Init+0x1fe>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4a47      	ldr	r2, [pc, #284]	; (8005fbc <HAL_GPIO_Init+0x2f8>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d00d      	beq.n	8005ebe <HAL_GPIO_Init+0x1fa>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4a46      	ldr	r2, [pc, #280]	; (8005fc0 <HAL_GPIO_Init+0x2fc>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d007      	beq.n	8005eba <HAL_GPIO_Init+0x1f6>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	4a45      	ldr	r2, [pc, #276]	; (8005fc4 <HAL_GPIO_Init+0x300>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d101      	bne.n	8005eb6 <HAL_GPIO_Init+0x1f2>
 8005eb2:	2304      	movs	r3, #4
 8005eb4:	e008      	b.n	8005ec8 <HAL_GPIO_Init+0x204>
 8005eb6:	2307      	movs	r3, #7
 8005eb8:	e006      	b.n	8005ec8 <HAL_GPIO_Init+0x204>
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e004      	b.n	8005ec8 <HAL_GPIO_Init+0x204>
 8005ebe:	2302      	movs	r3, #2
 8005ec0:	e002      	b.n	8005ec8 <HAL_GPIO_Init+0x204>
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e000      	b.n	8005ec8 <HAL_GPIO_Init+0x204>
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	69fa      	ldr	r2, [r7, #28]
 8005eca:	f002 0203 	and.w	r2, r2, #3
 8005ece:	0092      	lsls	r2, r2, #2
 8005ed0:	4093      	lsls	r3, r2
 8005ed2:	69ba      	ldr	r2, [r7, #24]
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005ed8:	4935      	ldr	r1, [pc, #212]	; (8005fb0 <HAL_GPIO_Init+0x2ec>)
 8005eda:	69fb      	ldr	r3, [r7, #28]
 8005edc:	089b      	lsrs	r3, r3, #2
 8005ede:	3302      	adds	r3, #2
 8005ee0:	69ba      	ldr	r2, [r7, #24]
 8005ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005ee6:	4b38      	ldr	r3, [pc, #224]	; (8005fc8 <HAL_GPIO_Init+0x304>)
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	43db      	mvns	r3, r3
 8005ef0:	69ba      	ldr	r2, [r7, #24]
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d003      	beq.n	8005f0a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005f02:	69ba      	ldr	r2, [r7, #24]
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	4313      	orrs	r3, r2
 8005f08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005f0a:	4a2f      	ldr	r2, [pc, #188]	; (8005fc8 <HAL_GPIO_Init+0x304>)
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005f10:	4b2d      	ldr	r3, [pc, #180]	; (8005fc8 <HAL_GPIO_Init+0x304>)
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	43db      	mvns	r3, r3
 8005f1a:	69ba      	ldr	r2, [r7, #24]
 8005f1c:	4013      	ands	r3, r2
 8005f1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d003      	beq.n	8005f34 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005f2c:	69ba      	ldr	r2, [r7, #24]
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	4313      	orrs	r3, r2
 8005f32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005f34:	4a24      	ldr	r2, [pc, #144]	; (8005fc8 <HAL_GPIO_Init+0x304>)
 8005f36:	69bb      	ldr	r3, [r7, #24]
 8005f38:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005f3a:	4b23      	ldr	r3, [pc, #140]	; (8005fc8 <HAL_GPIO_Init+0x304>)
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	43db      	mvns	r3, r3
 8005f44:	69ba      	ldr	r2, [r7, #24]
 8005f46:	4013      	ands	r3, r2
 8005f48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d003      	beq.n	8005f5e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005f56:	69ba      	ldr	r2, [r7, #24]
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005f5e:	4a1a      	ldr	r2, [pc, #104]	; (8005fc8 <HAL_GPIO_Init+0x304>)
 8005f60:	69bb      	ldr	r3, [r7, #24]
 8005f62:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005f64:	4b18      	ldr	r3, [pc, #96]	; (8005fc8 <HAL_GPIO_Init+0x304>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f6a:	693b      	ldr	r3, [r7, #16]
 8005f6c:	43db      	mvns	r3, r3
 8005f6e:	69ba      	ldr	r2, [r7, #24]
 8005f70:	4013      	ands	r3, r2
 8005f72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d003      	beq.n	8005f88 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005f80:	69ba      	ldr	r2, [r7, #24]
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	4313      	orrs	r3, r2
 8005f86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005f88:	4a0f      	ldr	r2, [pc, #60]	; (8005fc8 <HAL_GPIO_Init+0x304>)
 8005f8a:	69bb      	ldr	r3, [r7, #24]
 8005f8c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	3301      	adds	r3, #1
 8005f92:	61fb      	str	r3, [r7, #28]
 8005f94:	69fb      	ldr	r3, [r7, #28]
 8005f96:	2b0f      	cmp	r3, #15
 8005f98:	f67f aea2 	bls.w	8005ce0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005f9c:	bf00      	nop
 8005f9e:	bf00      	nop
 8005fa0:	3724      	adds	r7, #36	; 0x24
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr
 8005faa:	bf00      	nop
 8005fac:	40023800 	.word	0x40023800
 8005fb0:	40013800 	.word	0x40013800
 8005fb4:	40020000 	.word	0x40020000
 8005fb8:	40020400 	.word	0x40020400
 8005fbc:	40020800 	.word	0x40020800
 8005fc0:	40020c00 	.word	0x40020c00
 8005fc4:	40021000 	.word	0x40021000
 8005fc8:	40013c00 	.word	0x40013c00

08005fcc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b085      	sub	sp, #20
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
 8005fd4:	460b      	mov	r3, r1
 8005fd6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	691a      	ldr	r2, [r3, #16]
 8005fdc:	887b      	ldrh	r3, [r7, #2]
 8005fde:	4013      	ands	r3, r2
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d002      	beq.n	8005fea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	73fb      	strb	r3, [r7, #15]
 8005fe8:	e001      	b.n	8005fee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005fea:	2300      	movs	r3, #0
 8005fec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3714      	adds	r7, #20
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
 8006004:	460b      	mov	r3, r1
 8006006:	807b      	strh	r3, [r7, #2]
 8006008:	4613      	mov	r3, r2
 800600a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800600c:	787b      	ldrb	r3, [r7, #1]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d003      	beq.n	800601a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006012:	887a      	ldrh	r2, [r7, #2]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006018:	e003      	b.n	8006022 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800601a:	887b      	ldrh	r3, [r7, #2]
 800601c:	041a      	lsls	r2, r3, #16
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	619a      	str	r2, [r3, #24]
}
 8006022:	bf00      	nop
 8006024:	370c      	adds	r7, #12
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr
	...

08006030 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b082      	sub	sp, #8
 8006034:	af00      	add	r7, sp, #0
 8006036:	4603      	mov	r3, r0
 8006038:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800603a:	4b08      	ldr	r3, [pc, #32]	; (800605c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800603c:	695a      	ldr	r2, [r3, #20]
 800603e:	88fb      	ldrh	r3, [r7, #6]
 8006040:	4013      	ands	r3, r2
 8006042:	2b00      	cmp	r3, #0
 8006044:	d006      	beq.n	8006054 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006046:	4a05      	ldr	r2, [pc, #20]	; (800605c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006048:	88fb      	ldrh	r3, [r7, #6]
 800604a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800604c:	88fb      	ldrh	r3, [r7, #6]
 800604e:	4618      	mov	r0, r3
 8006050:	f7fb fe44 	bl	8001cdc <HAL_GPIO_EXTI_Callback>
  }
}
 8006054:	bf00      	nop
 8006056:	3708      	adds	r7, #8
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}
 800605c:	40013c00 	.word	0x40013c00

08006060 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b084      	sub	sp, #16
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d101      	bne.n	8006072 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e12b      	b.n	80062ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006078:	b2db      	uxtb	r3, r3
 800607a:	2b00      	cmp	r3, #0
 800607c:	d106      	bne.n	800608c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f7fe f892 	bl	80041b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2224      	movs	r2, #36	; 0x24
 8006090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f022 0201 	bic.w	r2, r2, #1
 80060a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80060b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80060c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80060c4:	f002 fb02 	bl	80086cc <HAL_RCC_GetPCLK1Freq>
 80060c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	4a81      	ldr	r2, [pc, #516]	; (80062d4 <HAL_I2C_Init+0x274>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d807      	bhi.n	80060e4 <HAL_I2C_Init+0x84>
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	4a80      	ldr	r2, [pc, #512]	; (80062d8 <HAL_I2C_Init+0x278>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	bf94      	ite	ls
 80060dc:	2301      	movls	r3, #1
 80060de:	2300      	movhi	r3, #0
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	e006      	b.n	80060f2 <HAL_I2C_Init+0x92>
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	4a7d      	ldr	r2, [pc, #500]	; (80062dc <HAL_I2C_Init+0x27c>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	bf94      	ite	ls
 80060ec:	2301      	movls	r3, #1
 80060ee:	2300      	movhi	r3, #0
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d001      	beq.n	80060fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e0e7      	b.n	80062ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	4a78      	ldr	r2, [pc, #480]	; (80062e0 <HAL_I2C_Init+0x280>)
 80060fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006102:	0c9b      	lsrs	r3, r3, #18
 8006104:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	68ba      	ldr	r2, [r7, #8]
 8006116:	430a      	orrs	r2, r1
 8006118:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	6a1b      	ldr	r3, [r3, #32]
 8006120:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	4a6a      	ldr	r2, [pc, #424]	; (80062d4 <HAL_I2C_Init+0x274>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d802      	bhi.n	8006134 <HAL_I2C_Init+0xd4>
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	3301      	adds	r3, #1
 8006132:	e009      	b.n	8006148 <HAL_I2C_Init+0xe8>
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800613a:	fb02 f303 	mul.w	r3, r2, r3
 800613e:	4a69      	ldr	r2, [pc, #420]	; (80062e4 <HAL_I2C_Init+0x284>)
 8006140:	fba2 2303 	umull	r2, r3, r2, r3
 8006144:	099b      	lsrs	r3, r3, #6
 8006146:	3301      	adds	r3, #1
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	6812      	ldr	r2, [r2, #0]
 800614c:	430b      	orrs	r3, r1
 800614e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	69db      	ldr	r3, [r3, #28]
 8006156:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800615a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	495c      	ldr	r1, [pc, #368]	; (80062d4 <HAL_I2C_Init+0x274>)
 8006164:	428b      	cmp	r3, r1
 8006166:	d819      	bhi.n	800619c <HAL_I2C_Init+0x13c>
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	1e59      	subs	r1, r3, #1
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	005b      	lsls	r3, r3, #1
 8006172:	fbb1 f3f3 	udiv	r3, r1, r3
 8006176:	1c59      	adds	r1, r3, #1
 8006178:	f640 73fc 	movw	r3, #4092	; 0xffc
 800617c:	400b      	ands	r3, r1
 800617e:	2b00      	cmp	r3, #0
 8006180:	d00a      	beq.n	8006198 <HAL_I2C_Init+0x138>
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	1e59      	subs	r1, r3, #1
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	005b      	lsls	r3, r3, #1
 800618c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006190:	3301      	adds	r3, #1
 8006192:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006196:	e051      	b.n	800623c <HAL_I2C_Init+0x1dc>
 8006198:	2304      	movs	r3, #4
 800619a:	e04f      	b.n	800623c <HAL_I2C_Init+0x1dc>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d111      	bne.n	80061c8 <HAL_I2C_Init+0x168>
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	1e58      	subs	r0, r3, #1
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6859      	ldr	r1, [r3, #4]
 80061ac:	460b      	mov	r3, r1
 80061ae:	005b      	lsls	r3, r3, #1
 80061b0:	440b      	add	r3, r1
 80061b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80061b6:	3301      	adds	r3, #1
 80061b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061bc:	2b00      	cmp	r3, #0
 80061be:	bf0c      	ite	eq
 80061c0:	2301      	moveq	r3, #1
 80061c2:	2300      	movne	r3, #0
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	e012      	b.n	80061ee <HAL_I2C_Init+0x18e>
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	1e58      	subs	r0, r3, #1
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6859      	ldr	r1, [r3, #4]
 80061d0:	460b      	mov	r3, r1
 80061d2:	009b      	lsls	r3, r3, #2
 80061d4:	440b      	add	r3, r1
 80061d6:	0099      	lsls	r1, r3, #2
 80061d8:	440b      	add	r3, r1
 80061da:	fbb0 f3f3 	udiv	r3, r0, r3
 80061de:	3301      	adds	r3, #1
 80061e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	bf0c      	ite	eq
 80061e8:	2301      	moveq	r3, #1
 80061ea:	2300      	movne	r3, #0
 80061ec:	b2db      	uxtb	r3, r3
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d001      	beq.n	80061f6 <HAL_I2C_Init+0x196>
 80061f2:	2301      	movs	r3, #1
 80061f4:	e022      	b.n	800623c <HAL_I2C_Init+0x1dc>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d10e      	bne.n	800621c <HAL_I2C_Init+0x1bc>
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	1e58      	subs	r0, r3, #1
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6859      	ldr	r1, [r3, #4]
 8006206:	460b      	mov	r3, r1
 8006208:	005b      	lsls	r3, r3, #1
 800620a:	440b      	add	r3, r1
 800620c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006210:	3301      	adds	r3, #1
 8006212:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006216:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800621a:	e00f      	b.n	800623c <HAL_I2C_Init+0x1dc>
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	1e58      	subs	r0, r3, #1
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6859      	ldr	r1, [r3, #4]
 8006224:	460b      	mov	r3, r1
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	440b      	add	r3, r1
 800622a:	0099      	lsls	r1, r3, #2
 800622c:	440b      	add	r3, r1
 800622e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006232:	3301      	adds	r3, #1
 8006234:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006238:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800623c:	6879      	ldr	r1, [r7, #4]
 800623e:	6809      	ldr	r1, [r1, #0]
 8006240:	4313      	orrs	r3, r2
 8006242:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	69da      	ldr	r2, [r3, #28]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a1b      	ldr	r3, [r3, #32]
 8006256:	431a      	orrs	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	430a      	orrs	r2, r1
 800625e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800626a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	6911      	ldr	r1, [r2, #16]
 8006272:	687a      	ldr	r2, [r7, #4]
 8006274:	68d2      	ldr	r2, [r2, #12]
 8006276:	4311      	orrs	r1, r2
 8006278:	687a      	ldr	r2, [r7, #4]
 800627a:	6812      	ldr	r2, [r2, #0]
 800627c:	430b      	orrs	r3, r1
 800627e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68db      	ldr	r3, [r3, #12]
 8006286:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	695a      	ldr	r2, [r3, #20]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	699b      	ldr	r3, [r3, #24]
 8006292:	431a      	orrs	r2, r3
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	430a      	orrs	r2, r1
 800629a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f042 0201 	orr.w	r2, r2, #1
 80062aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2220      	movs	r2, #32
 80062b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80062c8:	2300      	movs	r3, #0
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3710      	adds	r7, #16
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}
 80062d2:	bf00      	nop
 80062d4:	000186a0 	.word	0x000186a0
 80062d8:	001e847f 	.word	0x001e847f
 80062dc:	003d08ff 	.word	0x003d08ff
 80062e0:	431bde83 	.word	0x431bde83
 80062e4:	10624dd3 	.word	0x10624dd3

080062e8 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b087      	sub	sp, #28
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	607a      	str	r2, [r7, #4]
 80062f2:	461a      	mov	r2, r3
 80062f4:	460b      	mov	r3, r1
 80062f6:	817b      	strh	r3, [r7, #10]
 80062f8:	4613      	mov	r3, r2
 80062fa:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80062fc:	2300      	movs	r3, #0
 80062fe:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006306:	b2db      	uxtb	r3, r3
 8006308:	2b20      	cmp	r3, #32
 800630a:	f040 8085 	bne.w	8006418 <HAL_I2C_Master_Transmit_IT+0x130>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800630e:	4b46      	ldr	r3, [pc, #280]	; (8006428 <HAL_I2C_Master_Transmit_IT+0x140>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	08db      	lsrs	r3, r3, #3
 8006314:	4a45      	ldr	r2, [pc, #276]	; (800642c <HAL_I2C_Master_Transmit_IT+0x144>)
 8006316:	fba2 2303 	umull	r2, r3, r2, r3
 800631a:	0a1a      	lsrs	r2, r3, #8
 800631c:	4613      	mov	r3, r2
 800631e:	009b      	lsls	r3, r3, #2
 8006320:	4413      	add	r3, r2
 8006322:	009a      	lsls	r2, r3, #2
 8006324:	4413      	add	r3, r2
 8006326:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	3b01      	subs	r3, #1
 800632c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d116      	bne.n	8006362 <HAL_I2C_Master_Transmit_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2200      	movs	r2, #0
 8006338:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2220      	movs	r2, #32
 800633e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2200      	movs	r2, #0
 8006346:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800634e:	f043 0220 	orr.w	r2, r3, #32
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2200      	movs	r2, #0
 800635a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	e05b      	b.n	800641a <HAL_I2C_Master_Transmit_IT+0x132>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	699b      	ldr	r3, [r3, #24]
 8006368:	f003 0302 	and.w	r3, r3, #2
 800636c:	2b02      	cmp	r3, #2
 800636e:	d0db      	beq.n	8006328 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006376:	2b01      	cmp	r3, #1
 8006378:	d101      	bne.n	800637e <HAL_I2C_Master_Transmit_IT+0x96>
 800637a:	2302      	movs	r3, #2
 800637c:	e04d      	b.n	800641a <HAL_I2C_Master_Transmit_IT+0x132>
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2201      	movs	r2, #1
 8006382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f003 0301 	and.w	r3, r3, #1
 8006390:	2b01      	cmp	r3, #1
 8006392:	d007      	beq.n	80063a4 <HAL_I2C_Master_Transmit_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681a      	ldr	r2, [r3, #0]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f042 0201 	orr.w	r2, r2, #1
 80063a2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80063b2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2221      	movs	r2, #33	; 0x21
 80063b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2210      	movs	r2, #16
 80063c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2200      	movs	r2, #0
 80063c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	687a      	ldr	r2, [r7, #4]
 80063ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	893a      	ldrh	r2, [r7, #8]
 80063d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063da:	b29a      	uxth	r2, r3
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	4a13      	ldr	r2, [pc, #76]	; (8006430 <HAL_I2C_Master_Transmit_IT+0x148>)
 80063e4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80063e6:	897a      	ldrh	r2, [r7, #10]
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	685a      	ldr	r2, [r3, #4]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8006402:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006412:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8006414:	2300      	movs	r3, #0
 8006416:	e000      	b.n	800641a <HAL_I2C_Master_Transmit_IT+0x132>
  }
  else
  {
    return HAL_BUSY;
 8006418:	2302      	movs	r3, #2
  }
}
 800641a:	4618      	mov	r0, r3
 800641c:	371c      	adds	r7, #28
 800641e:	46bd      	mov	sp, r7
 8006420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006424:	4770      	bx	lr
 8006426:	bf00      	nop
 8006428:	20000284 	.word	0x20000284
 800642c:	14f8b589 	.word	0x14f8b589
 8006430:	ffff0000 	.word	0xffff0000

08006434 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b088      	sub	sp, #32
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800643c:	2300      	movs	r3, #0
 800643e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800644c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006454:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800645c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800645e:	7bfb      	ldrb	r3, [r7, #15]
 8006460:	2b10      	cmp	r3, #16
 8006462:	d003      	beq.n	800646c <HAL_I2C_EV_IRQHandler+0x38>
 8006464:	7bfb      	ldrb	r3, [r7, #15]
 8006466:	2b40      	cmp	r3, #64	; 0x40
 8006468:	f040 80c1 	bne.w	80065ee <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	699b      	ldr	r3, [r3, #24]
 8006472:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	695b      	ldr	r3, [r3, #20]
 800647a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800647c:	69fb      	ldr	r3, [r7, #28]
 800647e:	f003 0301 	and.w	r3, r3, #1
 8006482:	2b00      	cmp	r3, #0
 8006484:	d10d      	bne.n	80064a2 <HAL_I2C_EV_IRQHandler+0x6e>
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800648c:	d003      	beq.n	8006496 <HAL_I2C_EV_IRQHandler+0x62>
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006494:	d101      	bne.n	800649a <HAL_I2C_EV_IRQHandler+0x66>
 8006496:	2301      	movs	r3, #1
 8006498:	e000      	b.n	800649c <HAL_I2C_EV_IRQHandler+0x68>
 800649a:	2300      	movs	r3, #0
 800649c:	2b01      	cmp	r3, #1
 800649e:	f000 8132 	beq.w	8006706 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80064a2:	69fb      	ldr	r3, [r7, #28]
 80064a4:	f003 0301 	and.w	r3, r3, #1
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d00c      	beq.n	80064c6 <HAL_I2C_EV_IRQHandler+0x92>
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	0a5b      	lsrs	r3, r3, #9
 80064b0:	f003 0301 	and.w	r3, r3, #1
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d006      	beq.n	80064c6 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80064b8:	6878      	ldr	r0, [r7, #4]
 80064ba:	f001 fc7b 	bl	8007db4 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f000 fd83 	bl	8006fca <I2C_Master_SB>
 80064c4:	e092      	b.n	80065ec <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80064c6:	69fb      	ldr	r3, [r7, #28]
 80064c8:	08db      	lsrs	r3, r3, #3
 80064ca:	f003 0301 	and.w	r3, r3, #1
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d009      	beq.n	80064e6 <HAL_I2C_EV_IRQHandler+0xb2>
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	0a5b      	lsrs	r3, r3, #9
 80064d6:	f003 0301 	and.w	r3, r3, #1
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d003      	beq.n	80064e6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 fdf9 	bl	80070d6 <I2C_Master_ADD10>
 80064e4:	e082      	b.n	80065ec <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80064e6:	69fb      	ldr	r3, [r7, #28]
 80064e8:	085b      	lsrs	r3, r3, #1
 80064ea:	f003 0301 	and.w	r3, r3, #1
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d009      	beq.n	8006506 <HAL_I2C_EV_IRQHandler+0xd2>
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	0a5b      	lsrs	r3, r3, #9
 80064f6:	f003 0301 	and.w	r3, r3, #1
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d003      	beq.n	8006506 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f000 fe13 	bl	800712a <I2C_Master_ADDR>
 8006504:	e072      	b.n	80065ec <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006506:	69bb      	ldr	r3, [r7, #24]
 8006508:	089b      	lsrs	r3, r3, #2
 800650a:	f003 0301 	and.w	r3, r3, #1
 800650e:	2b00      	cmp	r3, #0
 8006510:	d03b      	beq.n	800658a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800651c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006520:	f000 80f3 	beq.w	800670a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006524:	69fb      	ldr	r3, [r7, #28]
 8006526:	09db      	lsrs	r3, r3, #7
 8006528:	f003 0301 	and.w	r3, r3, #1
 800652c:	2b00      	cmp	r3, #0
 800652e:	d00f      	beq.n	8006550 <HAL_I2C_EV_IRQHandler+0x11c>
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	0a9b      	lsrs	r3, r3, #10
 8006534:	f003 0301 	and.w	r3, r3, #1
 8006538:	2b00      	cmp	r3, #0
 800653a:	d009      	beq.n	8006550 <HAL_I2C_EV_IRQHandler+0x11c>
 800653c:	69fb      	ldr	r3, [r7, #28]
 800653e:	089b      	lsrs	r3, r3, #2
 8006540:	f003 0301 	and.w	r3, r3, #1
 8006544:	2b00      	cmp	r3, #0
 8006546:	d103      	bne.n	8006550 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f000 f9f3 	bl	8006934 <I2C_MasterTransmit_TXE>
 800654e:	e04d      	b.n	80065ec <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006550:	69fb      	ldr	r3, [r7, #28]
 8006552:	089b      	lsrs	r3, r3, #2
 8006554:	f003 0301 	and.w	r3, r3, #1
 8006558:	2b00      	cmp	r3, #0
 800655a:	f000 80d6 	beq.w	800670a <HAL_I2C_EV_IRQHandler+0x2d6>
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	0a5b      	lsrs	r3, r3, #9
 8006562:	f003 0301 	and.w	r3, r3, #1
 8006566:	2b00      	cmp	r3, #0
 8006568:	f000 80cf 	beq.w	800670a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800656c:	7bbb      	ldrb	r3, [r7, #14]
 800656e:	2b21      	cmp	r3, #33	; 0x21
 8006570:	d103      	bne.n	800657a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 fa7a 	bl	8006a6c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006578:	e0c7      	b.n	800670a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800657a:	7bfb      	ldrb	r3, [r7, #15]
 800657c:	2b40      	cmp	r3, #64	; 0x40
 800657e:	f040 80c4 	bne.w	800670a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 fae8 	bl	8006b58 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006588:	e0bf      	b.n	800670a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006594:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006598:	f000 80b7 	beq.w	800670a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800659c:	69fb      	ldr	r3, [r7, #28]
 800659e:	099b      	lsrs	r3, r3, #6
 80065a0:	f003 0301 	and.w	r3, r3, #1
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d00f      	beq.n	80065c8 <HAL_I2C_EV_IRQHandler+0x194>
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	0a9b      	lsrs	r3, r3, #10
 80065ac:	f003 0301 	and.w	r3, r3, #1
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d009      	beq.n	80065c8 <HAL_I2C_EV_IRQHandler+0x194>
 80065b4:	69fb      	ldr	r3, [r7, #28]
 80065b6:	089b      	lsrs	r3, r3, #2
 80065b8:	f003 0301 	and.w	r3, r3, #1
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d103      	bne.n	80065c8 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f000 fb5d 	bl	8006c80 <I2C_MasterReceive_RXNE>
 80065c6:	e011      	b.n	80065ec <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80065c8:	69fb      	ldr	r3, [r7, #28]
 80065ca:	089b      	lsrs	r3, r3, #2
 80065cc:	f003 0301 	and.w	r3, r3, #1
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	f000 809a 	beq.w	800670a <HAL_I2C_EV_IRQHandler+0x2d6>
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	0a5b      	lsrs	r3, r3, #9
 80065da:	f003 0301 	and.w	r3, r3, #1
 80065de:	2b00      	cmp	r3, #0
 80065e0:	f000 8093 	beq.w	800670a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80065e4:	6878      	ldr	r0, [r7, #4]
 80065e6:	f000 fc06 	bl	8006df6 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80065ea:	e08e      	b.n	800670a <HAL_I2C_EV_IRQHandler+0x2d6>
 80065ec:	e08d      	b.n	800670a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d004      	beq.n	8006600 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	695b      	ldr	r3, [r3, #20]
 80065fc:	61fb      	str	r3, [r7, #28]
 80065fe:	e007      	b.n	8006610 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	699b      	ldr	r3, [r3, #24]
 8006606:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	695b      	ldr	r3, [r3, #20]
 800660e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	085b      	lsrs	r3, r3, #1
 8006614:	f003 0301 	and.w	r3, r3, #1
 8006618:	2b00      	cmp	r3, #0
 800661a:	d012      	beq.n	8006642 <HAL_I2C_EV_IRQHandler+0x20e>
 800661c:	697b      	ldr	r3, [r7, #20]
 800661e:	0a5b      	lsrs	r3, r3, #9
 8006620:	f003 0301 	and.w	r3, r3, #1
 8006624:	2b00      	cmp	r3, #0
 8006626:	d00c      	beq.n	8006642 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662c:	2b00      	cmp	r3, #0
 800662e:	d003      	beq.n	8006638 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	699b      	ldr	r3, [r3, #24]
 8006636:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006638:	69b9      	ldr	r1, [r7, #24]
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f000 ffc4 	bl	80075c8 <I2C_Slave_ADDR>
 8006640:	e066      	b.n	8006710 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006642:	69fb      	ldr	r3, [r7, #28]
 8006644:	091b      	lsrs	r3, r3, #4
 8006646:	f003 0301 	and.w	r3, r3, #1
 800664a:	2b00      	cmp	r3, #0
 800664c:	d009      	beq.n	8006662 <HAL_I2C_EV_IRQHandler+0x22e>
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	0a5b      	lsrs	r3, r3, #9
 8006652:	f003 0301 	and.w	r3, r3, #1
 8006656:	2b00      	cmp	r3, #0
 8006658:	d003      	beq.n	8006662 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 fffe 	bl	800765c <I2C_Slave_STOPF>
 8006660:	e056      	b.n	8006710 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006662:	7bbb      	ldrb	r3, [r7, #14]
 8006664:	2b21      	cmp	r3, #33	; 0x21
 8006666:	d002      	beq.n	800666e <HAL_I2C_EV_IRQHandler+0x23a>
 8006668:	7bbb      	ldrb	r3, [r7, #14]
 800666a:	2b29      	cmp	r3, #41	; 0x29
 800666c:	d125      	bne.n	80066ba <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800666e:	69fb      	ldr	r3, [r7, #28]
 8006670:	09db      	lsrs	r3, r3, #7
 8006672:	f003 0301 	and.w	r3, r3, #1
 8006676:	2b00      	cmp	r3, #0
 8006678:	d00f      	beq.n	800669a <HAL_I2C_EV_IRQHandler+0x266>
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	0a9b      	lsrs	r3, r3, #10
 800667e:	f003 0301 	and.w	r3, r3, #1
 8006682:	2b00      	cmp	r3, #0
 8006684:	d009      	beq.n	800669a <HAL_I2C_EV_IRQHandler+0x266>
 8006686:	69fb      	ldr	r3, [r7, #28]
 8006688:	089b      	lsrs	r3, r3, #2
 800668a:	f003 0301 	and.w	r3, r3, #1
 800668e:	2b00      	cmp	r3, #0
 8006690:	d103      	bne.n	800669a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f000 feda 	bl	800744c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006698:	e039      	b.n	800670e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800669a:	69fb      	ldr	r3, [r7, #28]
 800669c:	089b      	lsrs	r3, r3, #2
 800669e:	f003 0301 	and.w	r3, r3, #1
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d033      	beq.n	800670e <HAL_I2C_EV_IRQHandler+0x2da>
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	0a5b      	lsrs	r3, r3, #9
 80066aa:	f003 0301 	and.w	r3, r3, #1
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d02d      	beq.n	800670e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f000 ff07 	bl	80074c6 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80066b8:	e029      	b.n	800670e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80066ba:	69fb      	ldr	r3, [r7, #28]
 80066bc:	099b      	lsrs	r3, r3, #6
 80066be:	f003 0301 	and.w	r3, r3, #1
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d00f      	beq.n	80066e6 <HAL_I2C_EV_IRQHandler+0x2b2>
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	0a9b      	lsrs	r3, r3, #10
 80066ca:	f003 0301 	and.w	r3, r3, #1
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d009      	beq.n	80066e6 <HAL_I2C_EV_IRQHandler+0x2b2>
 80066d2:	69fb      	ldr	r3, [r7, #28]
 80066d4:	089b      	lsrs	r3, r3, #2
 80066d6:	f003 0301 	and.w	r3, r3, #1
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d103      	bne.n	80066e6 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f000 ff12 	bl	8007508 <I2C_SlaveReceive_RXNE>
 80066e4:	e014      	b.n	8006710 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80066e6:	69fb      	ldr	r3, [r7, #28]
 80066e8:	089b      	lsrs	r3, r3, #2
 80066ea:	f003 0301 	and.w	r3, r3, #1
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d00e      	beq.n	8006710 <HAL_I2C_EV_IRQHandler+0x2dc>
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	0a5b      	lsrs	r3, r3, #9
 80066f6:	f003 0301 	and.w	r3, r3, #1
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d008      	beq.n	8006710 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 ff40 	bl	8007584 <I2C_SlaveReceive_BTF>
 8006704:	e004      	b.n	8006710 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8006706:	bf00      	nop
 8006708:	e002      	b.n	8006710 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800670a:	bf00      	nop
 800670c:	e000      	b.n	8006710 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800670e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006710:	3720      	adds	r7, #32
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}

08006716 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006716:	b580      	push	{r7, lr}
 8006718:	b08a      	sub	sp, #40	; 0x28
 800671a:	af00      	add	r7, sp, #0
 800671c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	695b      	ldr	r3, [r3, #20]
 8006724:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800672e:	2300      	movs	r3, #0
 8006730:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006738:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800673a:	6a3b      	ldr	r3, [r7, #32]
 800673c:	0a1b      	lsrs	r3, r3, #8
 800673e:	f003 0301 	and.w	r3, r3, #1
 8006742:	2b00      	cmp	r3, #0
 8006744:	d00e      	beq.n	8006764 <HAL_I2C_ER_IRQHandler+0x4e>
 8006746:	69fb      	ldr	r3, [r7, #28]
 8006748:	0a1b      	lsrs	r3, r3, #8
 800674a:	f003 0301 	and.w	r3, r3, #1
 800674e:	2b00      	cmp	r3, #0
 8006750:	d008      	beq.n	8006764 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8006752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006754:	f043 0301 	orr.w	r3, r3, #1
 8006758:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006762:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006764:	6a3b      	ldr	r3, [r7, #32]
 8006766:	0a5b      	lsrs	r3, r3, #9
 8006768:	f003 0301 	and.w	r3, r3, #1
 800676c:	2b00      	cmp	r3, #0
 800676e:	d00e      	beq.n	800678e <HAL_I2C_ER_IRQHandler+0x78>
 8006770:	69fb      	ldr	r3, [r7, #28]
 8006772:	0a1b      	lsrs	r3, r3, #8
 8006774:	f003 0301 	and.w	r3, r3, #1
 8006778:	2b00      	cmp	r3, #0
 800677a:	d008      	beq.n	800678e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800677c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800677e:	f043 0302 	orr.w	r3, r3, #2
 8006782:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800678c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800678e:	6a3b      	ldr	r3, [r7, #32]
 8006790:	0a9b      	lsrs	r3, r3, #10
 8006792:	f003 0301 	and.w	r3, r3, #1
 8006796:	2b00      	cmp	r3, #0
 8006798:	d03f      	beq.n	800681a <HAL_I2C_ER_IRQHandler+0x104>
 800679a:	69fb      	ldr	r3, [r7, #28]
 800679c:	0a1b      	lsrs	r3, r3, #8
 800679e:	f003 0301 	and.w	r3, r3, #1
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d039      	beq.n	800681a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80067a6:	7efb      	ldrb	r3, [r7, #27]
 80067a8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067b8:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067be:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80067c0:	7ebb      	ldrb	r3, [r7, #26]
 80067c2:	2b20      	cmp	r3, #32
 80067c4:	d112      	bne.n	80067ec <HAL_I2C_ER_IRQHandler+0xd6>
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d10f      	bne.n	80067ec <HAL_I2C_ER_IRQHandler+0xd6>
 80067cc:	7cfb      	ldrb	r3, [r7, #19]
 80067ce:	2b21      	cmp	r3, #33	; 0x21
 80067d0:	d008      	beq.n	80067e4 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80067d2:	7cfb      	ldrb	r3, [r7, #19]
 80067d4:	2b29      	cmp	r3, #41	; 0x29
 80067d6:	d005      	beq.n	80067e4 <HAL_I2C_ER_IRQHandler+0xce>
 80067d8:	7cfb      	ldrb	r3, [r7, #19]
 80067da:	2b28      	cmp	r3, #40	; 0x28
 80067dc:	d106      	bne.n	80067ec <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2b21      	cmp	r3, #33	; 0x21
 80067e2:	d103      	bne.n	80067ec <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f001 f869 	bl	80078bc <I2C_Slave_AF>
 80067ea:	e016      	b.n	800681a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80067f4:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80067f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f8:	f043 0304 	orr.w	r3, r3, #4
 80067fc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80067fe:	7efb      	ldrb	r3, [r7, #27]
 8006800:	2b10      	cmp	r3, #16
 8006802:	d002      	beq.n	800680a <HAL_I2C_ER_IRQHandler+0xf4>
 8006804:	7efb      	ldrb	r3, [r7, #27]
 8006806:	2b40      	cmp	r3, #64	; 0x40
 8006808:	d107      	bne.n	800681a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	681a      	ldr	r2, [r3, #0]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006818:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800681a:	6a3b      	ldr	r3, [r7, #32]
 800681c:	0adb      	lsrs	r3, r3, #11
 800681e:	f003 0301 	and.w	r3, r3, #1
 8006822:	2b00      	cmp	r3, #0
 8006824:	d00e      	beq.n	8006844 <HAL_I2C_ER_IRQHandler+0x12e>
 8006826:	69fb      	ldr	r3, [r7, #28]
 8006828:	0a1b      	lsrs	r3, r3, #8
 800682a:	f003 0301 	and.w	r3, r3, #1
 800682e:	2b00      	cmp	r3, #0
 8006830:	d008      	beq.n	8006844 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8006832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006834:	f043 0308 	orr.w	r3, r3, #8
 8006838:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8006842:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006846:	2b00      	cmp	r3, #0
 8006848:	d008      	beq.n	800685c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800684e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006850:	431a      	orrs	r2, r3
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f001 f8a0 	bl	800799c <I2C_ITError>
  }
}
 800685c:	bf00      	nop
 800685e:	3728      	adds	r7, #40	; 0x28
 8006860:	46bd      	mov	sp, r7
 8006862:	bd80      	pop	{r7, pc}

08006864 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006864:	b480      	push	{r7}
 8006866:	b083      	sub	sp, #12
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800686c:	bf00      	nop
 800686e:	370c      	adds	r7, #12
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr

08006878 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006878:	b480      	push	{r7}
 800687a:	b083      	sub	sp, #12
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006880:	bf00      	nop
 8006882:	370c      	adds	r7, #12
 8006884:	46bd      	mov	sp, r7
 8006886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688a:	4770      	bx	lr

0800688c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800688c:	b480      	push	{r7}
 800688e:	b083      	sub	sp, #12
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006894:	bf00      	nop
 8006896:	370c      	adds	r7, #12
 8006898:	46bd      	mov	sp, r7
 800689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689e:	4770      	bx	lr

080068a0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b083      	sub	sp, #12
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80068a8:	bf00      	nop
 80068aa:	370c      	adds	r7, #12
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr

080068b4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b083      	sub	sp, #12
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	460b      	mov	r3, r1
 80068be:	70fb      	strb	r3, [r7, #3]
 80068c0:	4613      	mov	r3, r2
 80068c2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80068c4:	bf00      	nop
 80068c6:	370c      	adds	r7, #12
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr

080068d0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b083      	sub	sp, #12
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80068d8:	bf00      	nop
 80068da:	370c      	adds	r7, #12
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr

080068e4 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b083      	sub	sp, #12
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80068ec:	bf00      	nop
 80068ee:	370c      	adds	r7, #12
 80068f0:	46bd      	mov	sp, r7
 80068f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f6:	4770      	bx	lr

080068f8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b083      	sub	sp, #12
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006900:	bf00      	nop
 8006902:	370c      	adds	r7, #12
 8006904:	46bd      	mov	sp, r7
 8006906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690a:	4770      	bx	lr

0800690c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800690c:	b480      	push	{r7}
 800690e:	b083      	sub	sp, #12
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006914:	bf00      	nop
 8006916:	370c      	adds	r7, #12
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr

08006920 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006920:	b480      	push	{r7}
 8006922:	b083      	sub	sp, #12
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006928:	bf00      	nop
 800692a:	370c      	adds	r7, #12
 800692c:	46bd      	mov	sp, r7
 800692e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006932:	4770      	bx	lr

08006934 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b084      	sub	sp, #16
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006942:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800694a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006950:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006956:	2b00      	cmp	r3, #0
 8006958:	d150      	bne.n	80069fc <I2C_MasterTransmit_TXE+0xc8>
 800695a:	7bfb      	ldrb	r3, [r7, #15]
 800695c:	2b21      	cmp	r3, #33	; 0x21
 800695e:	d14d      	bne.n	80069fc <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	2b08      	cmp	r3, #8
 8006964:	d01d      	beq.n	80069a2 <I2C_MasterTransmit_TXE+0x6e>
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	2b20      	cmp	r3, #32
 800696a:	d01a      	beq.n	80069a2 <I2C_MasterTransmit_TXE+0x6e>
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006972:	d016      	beq.n	80069a2 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	685a      	ldr	r2, [r3, #4]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006982:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2211      	movs	r2, #17
 8006988:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2200      	movs	r2, #0
 800698e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2220      	movs	r2, #32
 8006996:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f7ff ff62 	bl	8006864 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80069a0:	e060      	b.n	8006a64 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	685a      	ldr	r2, [r3, #4]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80069b0:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069c0:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2200      	movs	r2, #0
 80069c6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2220      	movs	r2, #32
 80069cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	2b40      	cmp	r3, #64	; 0x40
 80069da:	d107      	bne.n	80069ec <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2200      	movs	r2, #0
 80069e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f7ff ff7d 	bl	80068e4 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80069ea:	e03b      	b.n	8006a64 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2200      	movs	r2, #0
 80069f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f7ff ff35 	bl	8006864 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80069fa:	e033      	b.n	8006a64 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80069fc:	7bfb      	ldrb	r3, [r7, #15]
 80069fe:	2b21      	cmp	r3, #33	; 0x21
 8006a00:	d005      	beq.n	8006a0e <I2C_MasterTransmit_TXE+0xda>
 8006a02:	7bbb      	ldrb	r3, [r7, #14]
 8006a04:	2b40      	cmp	r3, #64	; 0x40
 8006a06:	d12d      	bne.n	8006a64 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006a08:	7bfb      	ldrb	r3, [r7, #15]
 8006a0a:	2b22      	cmp	r3, #34	; 0x22
 8006a0c:	d12a      	bne.n	8006a64 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a12:	b29b      	uxth	r3, r3
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d108      	bne.n	8006a2a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	685a      	ldr	r2, [r3, #4]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a26:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006a28:	e01c      	b.n	8006a64 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a30:	b2db      	uxtb	r3, r3
 8006a32:	2b40      	cmp	r3, #64	; 0x40
 8006a34:	d103      	bne.n	8006a3e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f000 f88e 	bl	8006b58 <I2C_MemoryTransmit_TXE_BTF>
}
 8006a3c:	e012      	b.n	8006a64 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a42:	781a      	ldrb	r2, [r3, #0]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a4e:	1c5a      	adds	r2, r3, #1
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	3b01      	subs	r3, #1
 8006a5c:	b29a      	uxth	r2, r3
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006a62:	e7ff      	b.n	8006a64 <I2C_MasterTransmit_TXE+0x130>
 8006a64:	bf00      	nop
 8006a66:	3710      	adds	r7, #16
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a78:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a80:	b2db      	uxtb	r3, r3
 8006a82:	2b21      	cmp	r3, #33	; 0x21
 8006a84:	d164      	bne.n	8006b50 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d012      	beq.n	8006ab6 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a94:	781a      	ldrb	r2, [r3, #0]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aa0:	1c5a      	adds	r2, r3, #1
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	3b01      	subs	r3, #1
 8006aae:	b29a      	uxth	r2, r3
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006ab4:	e04c      	b.n	8006b50 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2b08      	cmp	r3, #8
 8006aba:	d01d      	beq.n	8006af8 <I2C_MasterTransmit_BTF+0x8c>
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2b20      	cmp	r3, #32
 8006ac0:	d01a      	beq.n	8006af8 <I2C_MasterTransmit_BTF+0x8c>
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006ac8:	d016      	beq.n	8006af8 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	685a      	ldr	r2, [r3, #4]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006ad8:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2211      	movs	r2, #17
 8006ade:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2220      	movs	r2, #32
 8006aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f7ff feb7 	bl	8006864 <HAL_I2C_MasterTxCpltCallback>
}
 8006af6:	e02b      	b.n	8006b50 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	685a      	ldr	r2, [r3, #4]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006b06:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b16:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2220      	movs	r2, #32
 8006b22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b2c:	b2db      	uxtb	r3, r3
 8006b2e:	2b40      	cmp	r3, #64	; 0x40
 8006b30:	d107      	bne.n	8006b42 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2200      	movs	r2, #0
 8006b36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f7ff fed2 	bl	80068e4 <HAL_I2C_MemTxCpltCallback>
}
 8006b40:	e006      	b.n	8006b50 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2200      	movs	r2, #0
 8006b46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7ff fe8a 	bl	8006864 <HAL_I2C_MasterTxCpltCallback>
}
 8006b50:	bf00      	nop
 8006b52:	3710      	adds	r7, #16
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b66:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d11d      	bne.n	8006bac <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d10b      	bne.n	8006b90 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b7c:	b2da      	uxtb	r2, r3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b88:	1c9a      	adds	r2, r3, #2
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8006b8e:	e073      	b.n	8006c78 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b94:	b29b      	uxth	r3, r3
 8006b96:	121b      	asrs	r3, r3, #8
 8006b98:	b2da      	uxtb	r2, r3
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ba4:	1c5a      	adds	r2, r3, #1
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006baa:	e065      	b.n	8006c78 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	d10b      	bne.n	8006bcc <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bb8:	b2da      	uxtb	r2, r3
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bc4:	1c5a      	adds	r2, r3, #1
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006bca:	e055      	b.n	8006c78 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bd0:	2b02      	cmp	r3, #2
 8006bd2:	d151      	bne.n	8006c78 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006bd4:	7bfb      	ldrb	r3, [r7, #15]
 8006bd6:	2b22      	cmp	r3, #34	; 0x22
 8006bd8:	d10d      	bne.n	8006bf6 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006be8:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bee:	1c5a      	adds	r2, r3, #1
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006bf4:	e040      	b.n	8006c78 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d015      	beq.n	8006c2c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8006c00:	7bfb      	ldrb	r3, [r7, #15]
 8006c02:	2b21      	cmp	r3, #33	; 0x21
 8006c04:	d112      	bne.n	8006c2c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c0a:	781a      	ldrb	r2, [r3, #0]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c16:	1c5a      	adds	r2, r3, #1
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c20:	b29b      	uxth	r3, r3
 8006c22:	3b01      	subs	r3, #1
 8006c24:	b29a      	uxth	r2, r3
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006c2a:	e025      	b.n	8006c78 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d120      	bne.n	8006c78 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8006c36:	7bfb      	ldrb	r3, [r7, #15]
 8006c38:	2b21      	cmp	r3, #33	; 0x21
 8006c3a:	d11d      	bne.n	8006c78 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	685a      	ldr	r2, [r3, #4]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006c4a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c5a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2220      	movs	r2, #32
 8006c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f7ff fe36 	bl	80068e4 <HAL_I2C_MemTxCpltCallback>
}
 8006c78:	bf00      	nop
 8006c7a:	3710      	adds	r7, #16
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}

08006c80 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b084      	sub	sp, #16
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c8e:	b2db      	uxtb	r3, r3
 8006c90:	2b22      	cmp	r3, #34	; 0x22
 8006c92:	f040 80ac 	bne.w	8006dee <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	2b03      	cmp	r3, #3
 8006ca2:	d921      	bls.n	8006ce8 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	691a      	ldr	r2, [r3, #16]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cae:	b2d2      	uxtb	r2, r2
 8006cb0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb6:	1c5a      	adds	r2, r3, #1
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	3b01      	subs	r3, #1
 8006cc4:	b29a      	uxth	r2, r3
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	2b03      	cmp	r3, #3
 8006cd2:	f040 808c 	bne.w	8006dee <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	685a      	ldr	r2, [r3, #4]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ce4:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8006ce6:	e082      	b.n	8006dee <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cec:	2b02      	cmp	r3, #2
 8006cee:	d075      	beq.n	8006ddc <I2C_MasterReceive_RXNE+0x15c>
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2b01      	cmp	r3, #1
 8006cf4:	d002      	beq.n	8006cfc <I2C_MasterReceive_RXNE+0x7c>
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d16f      	bne.n	8006ddc <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f001 f827 	bl	8007d50 <I2C_WaitOnSTOPRequestThroughIT>
 8006d02:	4603      	mov	r3, r0
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d142      	bne.n	8006d8e <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d16:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	685a      	ldr	r2, [r3, #4]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006d26:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	691a      	ldr	r2, [r3, #16]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d32:	b2d2      	uxtb	r2, r2
 8006d34:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d3a:	1c5a      	adds	r2, r3, #1
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	3b01      	subs	r3, #1
 8006d48:	b29a      	uxth	r2, r3
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2220      	movs	r2, #32
 8006d52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	2b40      	cmp	r3, #64	; 0x40
 8006d60:	d10a      	bne.n	8006d78 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2200      	movs	r2, #0
 8006d66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f7ff fdc1 	bl	80068f8 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006d76:	e03a      	b.n	8006dee <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2212      	movs	r2, #18
 8006d84:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f7ff fd76 	bl	8006878 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006d8c:	e02f      	b.n	8006dee <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	685a      	ldr	r2, [r3, #4]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006d9c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	691a      	ldr	r2, [r3, #16]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da8:	b2d2      	uxtb	r2, r2
 8006daa:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db0:	1c5a      	adds	r2, r3, #1
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	3b01      	subs	r3, #1
 8006dbe:	b29a      	uxth	r2, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2220      	movs	r2, #32
 8006dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f7ff fd99 	bl	800690c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006dda:	e008      	b.n	8006dee <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	685a      	ldr	r2, [r3, #4]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006dea:	605a      	str	r2, [r3, #4]
}
 8006dec:	e7ff      	b.n	8006dee <I2C_MasterReceive_RXNE+0x16e>
 8006dee:	bf00      	nop
 8006df0:	3710      	adds	r7, #16
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}

08006df6 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006df6:	b580      	push	{r7, lr}
 8006df8:	b084      	sub	sp, #16
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e02:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	2b04      	cmp	r3, #4
 8006e0c:	d11b      	bne.n	8006e46 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	685a      	ldr	r2, [r3, #4]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e1c:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	691a      	ldr	r2, [r3, #16]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e28:	b2d2      	uxtb	r2, r2
 8006e2a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e30:	1c5a      	adds	r2, r3, #1
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	3b01      	subs	r3, #1
 8006e3e:	b29a      	uxth	r2, r3
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006e44:	e0bd      	b.n	8006fc2 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	2b03      	cmp	r3, #3
 8006e4e:	d129      	bne.n	8006ea4 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	685a      	ldr	r2, [r3, #4]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e5e:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2b04      	cmp	r3, #4
 8006e64:	d00a      	beq.n	8006e7c <I2C_MasterReceive_BTF+0x86>
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	2b02      	cmp	r3, #2
 8006e6a:	d007      	beq.n	8006e7c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681a      	ldr	r2, [r3, #0]
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e7a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	691a      	ldr	r2, [r3, #16]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e86:	b2d2      	uxtb	r2, r2
 8006e88:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e8e:	1c5a      	adds	r2, r3, #1
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e98:	b29b      	uxth	r3, r3
 8006e9a:	3b01      	subs	r3, #1
 8006e9c:	b29a      	uxth	r2, r3
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006ea2:	e08e      	b.n	8006fc2 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	2b02      	cmp	r3, #2
 8006eac:	d176      	bne.n	8006f9c <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	d002      	beq.n	8006eba <I2C_MasterReceive_BTF+0xc4>
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2b10      	cmp	r3, #16
 8006eb8:	d108      	bne.n	8006ecc <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ec8:	601a      	str	r2, [r3, #0]
 8006eca:	e019      	b.n	8006f00 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2b04      	cmp	r3, #4
 8006ed0:	d002      	beq.n	8006ed8 <I2C_MasterReceive_BTF+0xe2>
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2b02      	cmp	r3, #2
 8006ed6:	d108      	bne.n	8006eea <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006ee6:	601a      	str	r2, [r3, #0]
 8006ee8:	e00a      	b.n	8006f00 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2b10      	cmp	r3, #16
 8006eee:	d007      	beq.n	8006f00 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006efe:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	691a      	ldr	r2, [r3, #16]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f0a:	b2d2      	uxtb	r2, r2
 8006f0c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f12:	1c5a      	adds	r2, r3, #1
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f1c:	b29b      	uxth	r3, r3
 8006f1e:	3b01      	subs	r3, #1
 8006f20:	b29a      	uxth	r2, r3
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	691a      	ldr	r2, [r3, #16]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f30:	b2d2      	uxtb	r2, r2
 8006f32:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f38:	1c5a      	adds	r2, r3, #1
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	3b01      	subs	r3, #1
 8006f46:	b29a      	uxth	r2, r3
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	685a      	ldr	r2, [r3, #4]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006f5a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2220      	movs	r2, #32
 8006f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f6a:	b2db      	uxtb	r3, r3
 8006f6c:	2b40      	cmp	r3, #64	; 0x40
 8006f6e:	d10a      	bne.n	8006f86 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2200      	movs	r2, #0
 8006f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f7ff fcba 	bl	80068f8 <HAL_I2C_MemRxCpltCallback>
}
 8006f84:	e01d      	b.n	8006fc2 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2212      	movs	r2, #18
 8006f92:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f7ff fc6f 	bl	8006878 <HAL_I2C_MasterRxCpltCallback>
}
 8006f9a:	e012      	b.n	8006fc2 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	691a      	ldr	r2, [r3, #16]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fa6:	b2d2      	uxtb	r2, r2
 8006fa8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fae:	1c5a      	adds	r2, r3, #1
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	3b01      	subs	r3, #1
 8006fbc:	b29a      	uxth	r2, r3
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006fc2:	bf00      	nop
 8006fc4:	3710      	adds	r7, #16
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}

08006fca <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006fca:	b480      	push	{r7}
 8006fcc:	b083      	sub	sp, #12
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006fd8:	b2db      	uxtb	r3, r3
 8006fda:	2b40      	cmp	r3, #64	; 0x40
 8006fdc:	d117      	bne.n	800700e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d109      	bne.n	8006ffa <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	461a      	mov	r2, r3
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006ff6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006ff8:	e067      	b.n	80070ca <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ffe:	b2db      	uxtb	r3, r3
 8007000:	f043 0301 	orr.w	r3, r3, #1
 8007004:	b2da      	uxtb	r2, r3
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	611a      	str	r2, [r3, #16]
}
 800700c:	e05d      	b.n	80070ca <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	691b      	ldr	r3, [r3, #16]
 8007012:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007016:	d133      	bne.n	8007080 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800701e:	b2db      	uxtb	r3, r3
 8007020:	2b21      	cmp	r3, #33	; 0x21
 8007022:	d109      	bne.n	8007038 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007028:	b2db      	uxtb	r3, r3
 800702a:	461a      	mov	r2, r3
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007034:	611a      	str	r2, [r3, #16]
 8007036:	e008      	b.n	800704a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800703c:	b2db      	uxtb	r3, r3
 800703e:	f043 0301 	orr.w	r3, r3, #1
 8007042:	b2da      	uxtb	r2, r3
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800704e:	2b00      	cmp	r3, #0
 8007050:	d004      	beq.n	800705c <I2C_Master_SB+0x92>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007056:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007058:	2b00      	cmp	r3, #0
 800705a:	d108      	bne.n	800706e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007060:	2b00      	cmp	r3, #0
 8007062:	d032      	beq.n	80070ca <I2C_Master_SB+0x100>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007068:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800706a:	2b00      	cmp	r3, #0
 800706c:	d02d      	beq.n	80070ca <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	685a      	ldr	r2, [r3, #4]
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800707c:	605a      	str	r2, [r3, #4]
}
 800707e:	e024      	b.n	80070ca <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007084:	2b00      	cmp	r3, #0
 8007086:	d10e      	bne.n	80070a6 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800708c:	b29b      	uxth	r3, r3
 800708e:	11db      	asrs	r3, r3, #7
 8007090:	b2db      	uxtb	r3, r3
 8007092:	f003 0306 	and.w	r3, r3, #6
 8007096:	b2db      	uxtb	r3, r3
 8007098:	f063 030f 	orn	r3, r3, #15
 800709c:	b2da      	uxtb	r2, r3
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	611a      	str	r2, [r3, #16]
}
 80070a4:	e011      	b.n	80070ca <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070aa:	2b01      	cmp	r3, #1
 80070ac:	d10d      	bne.n	80070ca <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070b2:	b29b      	uxth	r3, r3
 80070b4:	11db      	asrs	r3, r3, #7
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	f003 0306 	and.w	r3, r3, #6
 80070bc:	b2db      	uxtb	r3, r3
 80070be:	f063 030e 	orn	r3, r3, #14
 80070c2:	b2da      	uxtb	r2, r3
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	611a      	str	r2, [r3, #16]
}
 80070ca:	bf00      	nop
 80070cc:	370c      	adds	r7, #12
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr

080070d6 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80070d6:	b480      	push	{r7}
 80070d8:	b083      	sub	sp, #12
 80070da:	af00      	add	r7, sp, #0
 80070dc:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070e2:	b2da      	uxtb	r2, r3
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d004      	beq.n	80070fc <I2C_Master_ADD10+0x26>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d108      	bne.n	800710e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007100:	2b00      	cmp	r3, #0
 8007102:	d00c      	beq.n	800711e <I2C_Master_ADD10+0x48>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800710a:	2b00      	cmp	r3, #0
 800710c:	d007      	beq.n	800711e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	685a      	ldr	r2, [r3, #4]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800711c:	605a      	str	r2, [r3, #4]
  }
}
 800711e:	bf00      	nop
 8007120:	370c      	adds	r7, #12
 8007122:	46bd      	mov	sp, r7
 8007124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007128:	4770      	bx	lr

0800712a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800712a:	b480      	push	{r7}
 800712c:	b091      	sub	sp, #68	; 0x44
 800712e:	af00      	add	r7, sp, #0
 8007130:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007138:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007140:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007146:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800714e:	b2db      	uxtb	r3, r3
 8007150:	2b22      	cmp	r3, #34	; 0x22
 8007152:	f040 8169 	bne.w	8007428 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800715a:	2b00      	cmp	r3, #0
 800715c:	d10f      	bne.n	800717e <I2C_Master_ADDR+0x54>
 800715e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007162:	2b40      	cmp	r3, #64	; 0x40
 8007164:	d10b      	bne.n	800717e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007166:	2300      	movs	r3, #0
 8007168:	633b      	str	r3, [r7, #48]	; 0x30
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	695b      	ldr	r3, [r3, #20]
 8007170:	633b      	str	r3, [r7, #48]	; 0x30
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	699b      	ldr	r3, [r3, #24]
 8007178:	633b      	str	r3, [r7, #48]	; 0x30
 800717a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800717c:	e160      	b.n	8007440 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007182:	2b00      	cmp	r3, #0
 8007184:	d11d      	bne.n	80071c2 <I2C_Master_ADDR+0x98>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	691b      	ldr	r3, [r3, #16]
 800718a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800718e:	d118      	bne.n	80071c2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007190:	2300      	movs	r3, #0
 8007192:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	695b      	ldr	r3, [r3, #20]
 800719a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	699b      	ldr	r3, [r3, #24]
 80071a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	681a      	ldr	r2, [r3, #0]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80071b4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071ba:	1c5a      	adds	r2, r3, #1
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	651a      	str	r2, [r3, #80]	; 0x50
 80071c0:	e13e      	b.n	8007440 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071c6:	b29b      	uxth	r3, r3
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d113      	bne.n	80071f4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071cc:	2300      	movs	r3, #0
 80071ce:	62bb      	str	r3, [r7, #40]	; 0x28
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	695b      	ldr	r3, [r3, #20]
 80071d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	699b      	ldr	r3, [r3, #24]
 80071de:	62bb      	str	r3, [r7, #40]	; 0x28
 80071e0:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	681a      	ldr	r2, [r3, #0]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071f0:	601a      	str	r2, [r3, #0]
 80071f2:	e115      	b.n	8007420 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071f8:	b29b      	uxth	r3, r3
 80071fa:	2b01      	cmp	r3, #1
 80071fc:	f040 808a 	bne.w	8007314 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8007200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007202:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007206:	d137      	bne.n	8007278 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007216:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007222:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007226:	d113      	bne.n	8007250 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007236:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007238:	2300      	movs	r3, #0
 800723a:	627b      	str	r3, [r7, #36]	; 0x24
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	695b      	ldr	r3, [r3, #20]
 8007242:	627b      	str	r3, [r7, #36]	; 0x24
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	699b      	ldr	r3, [r3, #24]
 800724a:	627b      	str	r3, [r7, #36]	; 0x24
 800724c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800724e:	e0e7      	b.n	8007420 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007250:	2300      	movs	r3, #0
 8007252:	623b      	str	r3, [r7, #32]
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	695b      	ldr	r3, [r3, #20]
 800725a:	623b      	str	r3, [r7, #32]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	699b      	ldr	r3, [r3, #24]
 8007262:	623b      	str	r3, [r7, #32]
 8007264:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007274:	601a      	str	r2, [r3, #0]
 8007276:	e0d3      	b.n	8007420 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8007278:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800727a:	2b08      	cmp	r3, #8
 800727c:	d02e      	beq.n	80072dc <I2C_Master_ADDR+0x1b2>
 800727e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007280:	2b20      	cmp	r3, #32
 8007282:	d02b      	beq.n	80072dc <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8007284:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007286:	2b12      	cmp	r3, #18
 8007288:	d102      	bne.n	8007290 <I2C_Master_ADDR+0x166>
 800728a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800728c:	2b01      	cmp	r3, #1
 800728e:	d125      	bne.n	80072dc <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007292:	2b04      	cmp	r3, #4
 8007294:	d00e      	beq.n	80072b4 <I2C_Master_ADDR+0x18a>
 8007296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007298:	2b02      	cmp	r3, #2
 800729a:	d00b      	beq.n	80072b4 <I2C_Master_ADDR+0x18a>
 800729c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800729e:	2b10      	cmp	r3, #16
 80072a0:	d008      	beq.n	80072b4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	681a      	ldr	r2, [r3, #0]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072b0:	601a      	str	r2, [r3, #0]
 80072b2:	e007      	b.n	80072c4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	681a      	ldr	r2, [r3, #0]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80072c2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072c4:	2300      	movs	r3, #0
 80072c6:	61fb      	str	r3, [r7, #28]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	695b      	ldr	r3, [r3, #20]
 80072ce:	61fb      	str	r3, [r7, #28]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	699b      	ldr	r3, [r3, #24]
 80072d6:	61fb      	str	r3, [r7, #28]
 80072d8:	69fb      	ldr	r3, [r7, #28]
 80072da:	e0a1      	b.n	8007420 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	681a      	ldr	r2, [r3, #0]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072ea:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072ec:	2300      	movs	r3, #0
 80072ee:	61bb      	str	r3, [r7, #24]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	695b      	ldr	r3, [r3, #20]
 80072f6:	61bb      	str	r3, [r7, #24]
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	699b      	ldr	r3, [r3, #24]
 80072fe:	61bb      	str	r3, [r7, #24]
 8007300:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	681a      	ldr	r2, [r3, #0]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007310:	601a      	str	r2, [r3, #0]
 8007312:	e085      	b.n	8007420 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007318:	b29b      	uxth	r3, r3
 800731a:	2b02      	cmp	r3, #2
 800731c:	d14d      	bne.n	80073ba <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800731e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007320:	2b04      	cmp	r3, #4
 8007322:	d016      	beq.n	8007352 <I2C_Master_ADDR+0x228>
 8007324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007326:	2b02      	cmp	r3, #2
 8007328:	d013      	beq.n	8007352 <I2C_Master_ADDR+0x228>
 800732a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800732c:	2b10      	cmp	r3, #16
 800732e:	d010      	beq.n	8007352 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	681a      	ldr	r2, [r3, #0]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800733e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800734e:	601a      	str	r2, [r3, #0]
 8007350:	e007      	b.n	8007362 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007360:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800736c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007370:	d117      	bne.n	80073a2 <I2C_Master_ADDR+0x278>
 8007372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007374:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007378:	d00b      	beq.n	8007392 <I2C_Master_ADDR+0x268>
 800737a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800737c:	2b01      	cmp	r3, #1
 800737e:	d008      	beq.n	8007392 <I2C_Master_ADDR+0x268>
 8007380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007382:	2b08      	cmp	r3, #8
 8007384:	d005      	beq.n	8007392 <I2C_Master_ADDR+0x268>
 8007386:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007388:	2b10      	cmp	r3, #16
 800738a:	d002      	beq.n	8007392 <I2C_Master_ADDR+0x268>
 800738c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800738e:	2b20      	cmp	r3, #32
 8007390:	d107      	bne.n	80073a2 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	685a      	ldr	r2, [r3, #4]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80073a0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073a2:	2300      	movs	r3, #0
 80073a4:	617b      	str	r3, [r7, #20]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	695b      	ldr	r3, [r3, #20]
 80073ac:	617b      	str	r3, [r7, #20]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	699b      	ldr	r3, [r3, #24]
 80073b4:	617b      	str	r3, [r7, #20]
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	e032      	b.n	8007420 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	681a      	ldr	r2, [r3, #0]
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80073c8:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	685b      	ldr	r3, [r3, #4]
 80073d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80073d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073d8:	d117      	bne.n	800740a <I2C_Master_ADDR+0x2e0>
 80073da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073dc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80073e0:	d00b      	beq.n	80073fa <I2C_Master_ADDR+0x2d0>
 80073e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d008      	beq.n	80073fa <I2C_Master_ADDR+0x2d0>
 80073e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073ea:	2b08      	cmp	r3, #8
 80073ec:	d005      	beq.n	80073fa <I2C_Master_ADDR+0x2d0>
 80073ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073f0:	2b10      	cmp	r3, #16
 80073f2:	d002      	beq.n	80073fa <I2C_Master_ADDR+0x2d0>
 80073f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073f6:	2b20      	cmp	r3, #32
 80073f8:	d107      	bne.n	800740a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	685a      	ldr	r2, [r3, #4]
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007408:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800740a:	2300      	movs	r3, #0
 800740c:	613b      	str	r3, [r7, #16]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	695b      	ldr	r3, [r3, #20]
 8007414:	613b      	str	r3, [r7, #16]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	699b      	ldr	r3, [r3, #24]
 800741c:	613b      	str	r3, [r7, #16]
 800741e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2200      	movs	r2, #0
 8007424:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007426:	e00b      	b.n	8007440 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007428:	2300      	movs	r3, #0
 800742a:	60fb      	str	r3, [r7, #12]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	695b      	ldr	r3, [r3, #20]
 8007432:	60fb      	str	r3, [r7, #12]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	699b      	ldr	r3, [r3, #24]
 800743a:	60fb      	str	r3, [r7, #12]
 800743c:	68fb      	ldr	r3, [r7, #12]
}
 800743e:	e7ff      	b.n	8007440 <I2C_Master_ADDR+0x316>
 8007440:	bf00      	nop
 8007442:	3744      	adds	r7, #68	; 0x44
 8007444:	46bd      	mov	sp, r7
 8007446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744a:	4770      	bx	lr

0800744c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b084      	sub	sp, #16
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800745a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007460:	b29b      	uxth	r3, r3
 8007462:	2b00      	cmp	r3, #0
 8007464:	d02b      	beq.n	80074be <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800746a:	781a      	ldrb	r2, [r3, #0]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007476:	1c5a      	adds	r2, r3, #1
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007480:	b29b      	uxth	r3, r3
 8007482:	3b01      	subs	r3, #1
 8007484:	b29a      	uxth	r2, r3
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800748e:	b29b      	uxth	r3, r3
 8007490:	2b00      	cmp	r3, #0
 8007492:	d114      	bne.n	80074be <I2C_SlaveTransmit_TXE+0x72>
 8007494:	7bfb      	ldrb	r3, [r7, #15]
 8007496:	2b29      	cmp	r3, #41	; 0x29
 8007498:	d111      	bne.n	80074be <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	685a      	ldr	r2, [r3, #4]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074a8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2221      	movs	r2, #33	; 0x21
 80074ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2228      	movs	r2, #40	; 0x28
 80074b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80074b8:	6878      	ldr	r0, [r7, #4]
 80074ba:	f7ff f9e7 	bl	800688c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80074be:	bf00      	nop
 80074c0:	3710      	adds	r7, #16
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}

080074c6 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80074c6:	b480      	push	{r7}
 80074c8:	b083      	sub	sp, #12
 80074ca:	af00      	add	r7, sp, #0
 80074cc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074d2:	b29b      	uxth	r3, r3
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d011      	beq.n	80074fc <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074dc:	781a      	ldrb	r2, [r3, #0]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e8:	1c5a      	adds	r2, r3, #1
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074f2:	b29b      	uxth	r3, r3
 80074f4:	3b01      	subs	r3, #1
 80074f6:	b29a      	uxth	r2, r3
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80074fc:	bf00      	nop
 80074fe:	370c      	adds	r7, #12
 8007500:	46bd      	mov	sp, r7
 8007502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007506:	4770      	bx	lr

08007508 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b084      	sub	sp, #16
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007516:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800751c:	b29b      	uxth	r3, r3
 800751e:	2b00      	cmp	r3, #0
 8007520:	d02c      	beq.n	800757c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	691a      	ldr	r2, [r3, #16]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800752c:	b2d2      	uxtb	r2, r2
 800752e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007534:	1c5a      	adds	r2, r3, #1
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800753e:	b29b      	uxth	r3, r3
 8007540:	3b01      	subs	r3, #1
 8007542:	b29a      	uxth	r2, r3
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800754c:	b29b      	uxth	r3, r3
 800754e:	2b00      	cmp	r3, #0
 8007550:	d114      	bne.n	800757c <I2C_SlaveReceive_RXNE+0x74>
 8007552:	7bfb      	ldrb	r3, [r7, #15]
 8007554:	2b2a      	cmp	r3, #42	; 0x2a
 8007556:	d111      	bne.n	800757c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	685a      	ldr	r2, [r3, #4]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007566:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2222      	movs	r2, #34	; 0x22
 800756c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2228      	movs	r2, #40	; 0x28
 8007572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f7ff f992 	bl	80068a0 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800757c:	bf00      	nop
 800757e:	3710      	adds	r7, #16
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}

08007584 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007584:	b480      	push	{r7}
 8007586:	b083      	sub	sp, #12
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007590:	b29b      	uxth	r3, r3
 8007592:	2b00      	cmp	r3, #0
 8007594:	d012      	beq.n	80075bc <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	691a      	ldr	r2, [r3, #16]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075a0:	b2d2      	uxtb	r2, r2
 80075a2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075a8:	1c5a      	adds	r2, r3, #1
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	3b01      	subs	r3, #1
 80075b6:	b29a      	uxth	r2, r3
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80075bc:	bf00      	nop
 80075be:	370c      	adds	r7, #12
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr

080075c8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b084      	sub	sp, #16
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80075d2:	2300      	movs	r3, #0
 80075d4:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075dc:	b2db      	uxtb	r3, r3
 80075de:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80075e2:	2b28      	cmp	r3, #40	; 0x28
 80075e4:	d127      	bne.n	8007636 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	685a      	ldr	r2, [r3, #4]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075f4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	089b      	lsrs	r3, r3, #2
 80075fa:	f003 0301 	and.w	r3, r3, #1
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d101      	bne.n	8007606 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8007602:	2301      	movs	r3, #1
 8007604:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	09db      	lsrs	r3, r3, #7
 800760a:	f003 0301 	and.w	r3, r3, #1
 800760e:	2b00      	cmp	r3, #0
 8007610:	d103      	bne.n	800761a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	68db      	ldr	r3, [r3, #12]
 8007616:	81bb      	strh	r3, [r7, #12]
 8007618:	e002      	b.n	8007620 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	699b      	ldr	r3, [r3, #24]
 800761e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2200      	movs	r2, #0
 8007624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007628:	89ba      	ldrh	r2, [r7, #12]
 800762a:	7bfb      	ldrb	r3, [r7, #15]
 800762c:	4619      	mov	r1, r3
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f7ff f940 	bl	80068b4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007634:	e00e      	b.n	8007654 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007636:	2300      	movs	r3, #0
 8007638:	60bb      	str	r3, [r7, #8]
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	695b      	ldr	r3, [r3, #20]
 8007640:	60bb      	str	r3, [r7, #8]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	699b      	ldr	r3, [r3, #24]
 8007648:	60bb      	str	r3, [r7, #8]
 800764a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2200      	movs	r2, #0
 8007650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8007654:	bf00      	nop
 8007656:	3710      	adds	r7, #16
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}

0800765c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b084      	sub	sp, #16
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800766a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	685a      	ldr	r2, [r3, #4]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800767a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800767c:	2300      	movs	r3, #0
 800767e:	60bb      	str	r3, [r7, #8]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	695b      	ldr	r3, [r3, #20]
 8007686:	60bb      	str	r3, [r7, #8]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	681a      	ldr	r2, [r3, #0]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f042 0201 	orr.w	r2, r2, #1
 8007696:	601a      	str	r2, [r3, #0]
 8007698:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076a8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076b8:	d172      	bne.n	80077a0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80076ba:	7bfb      	ldrb	r3, [r7, #15]
 80076bc:	2b22      	cmp	r3, #34	; 0x22
 80076be:	d002      	beq.n	80076c6 <I2C_Slave_STOPF+0x6a>
 80076c0:	7bfb      	ldrb	r3, [r7, #15]
 80076c2:	2b2a      	cmp	r3, #42	; 0x2a
 80076c4:	d135      	bne.n	8007732 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	685b      	ldr	r3, [r3, #4]
 80076ce:	b29a      	uxth	r2, r3
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076d8:	b29b      	uxth	r3, r3
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d005      	beq.n	80076ea <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e2:	f043 0204 	orr.w	r2, r3, #4
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	685a      	ldr	r2, [r3, #4]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80076f8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076fe:	4618      	mov	r0, r3
 8007700:	f7fe f9e6 	bl	8005ad0 <HAL_DMA_GetState>
 8007704:	4603      	mov	r3, r0
 8007706:	2b01      	cmp	r3, #1
 8007708:	d049      	beq.n	800779e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800770e:	4a69      	ldr	r2, [pc, #420]	; (80078b4 <I2C_Slave_STOPF+0x258>)
 8007710:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007716:	4618      	mov	r0, r3
 8007718:	f7fe f82e 	bl	8005778 <HAL_DMA_Abort_IT>
 800771c:	4603      	mov	r3, r0
 800771e:	2b00      	cmp	r3, #0
 8007720:	d03d      	beq.n	800779e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007726:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007728:	687a      	ldr	r2, [r7, #4]
 800772a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800772c:	4610      	mov	r0, r2
 800772e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007730:	e035      	b.n	800779e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	b29a      	uxth	r2, r3
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007744:	b29b      	uxth	r3, r3
 8007746:	2b00      	cmp	r3, #0
 8007748:	d005      	beq.n	8007756 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800774e:	f043 0204 	orr.w	r2, r3, #4
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	685a      	ldr	r2, [r3, #4]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007764:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800776a:	4618      	mov	r0, r3
 800776c:	f7fe f9b0 	bl	8005ad0 <HAL_DMA_GetState>
 8007770:	4603      	mov	r3, r0
 8007772:	2b01      	cmp	r3, #1
 8007774:	d014      	beq.n	80077a0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800777a:	4a4e      	ldr	r2, [pc, #312]	; (80078b4 <I2C_Slave_STOPF+0x258>)
 800777c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007782:	4618      	mov	r0, r3
 8007784:	f7fd fff8 	bl	8005778 <HAL_DMA_Abort_IT>
 8007788:	4603      	mov	r3, r0
 800778a:	2b00      	cmp	r3, #0
 800778c:	d008      	beq.n	80077a0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007792:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007794:	687a      	ldr	r2, [r7, #4]
 8007796:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007798:	4610      	mov	r0, r2
 800779a:	4798      	blx	r3
 800779c:	e000      	b.n	80077a0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800779e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077a4:	b29b      	uxth	r3, r3
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d03e      	beq.n	8007828 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	695b      	ldr	r3, [r3, #20]
 80077b0:	f003 0304 	and.w	r3, r3, #4
 80077b4:	2b04      	cmp	r3, #4
 80077b6:	d112      	bne.n	80077de <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	691a      	ldr	r2, [r3, #16]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077c2:	b2d2      	uxtb	r2, r2
 80077c4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ca:	1c5a      	adds	r2, r3, #1
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	3b01      	subs	r3, #1
 80077d8:	b29a      	uxth	r2, r3
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	695b      	ldr	r3, [r3, #20]
 80077e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077e8:	2b40      	cmp	r3, #64	; 0x40
 80077ea:	d112      	bne.n	8007812 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	691a      	ldr	r2, [r3, #16]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077f6:	b2d2      	uxtb	r2, r2
 80077f8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077fe:	1c5a      	adds	r2, r3, #1
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007808:	b29b      	uxth	r3, r3
 800780a:	3b01      	subs	r3, #1
 800780c:	b29a      	uxth	r2, r3
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007816:	b29b      	uxth	r3, r3
 8007818:	2b00      	cmp	r3, #0
 800781a:	d005      	beq.n	8007828 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007820:	f043 0204 	orr.w	r2, r3, #4
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800782c:	2b00      	cmp	r3, #0
 800782e:	d003      	beq.n	8007838 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f000 f8b3 	bl	800799c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007836:	e039      	b.n	80078ac <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007838:	7bfb      	ldrb	r3, [r7, #15]
 800783a:	2b2a      	cmp	r3, #42	; 0x2a
 800783c:	d109      	bne.n	8007852 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2200      	movs	r2, #0
 8007842:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2228      	movs	r2, #40	; 0x28
 8007848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f7ff f827 	bl	80068a0 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007858:	b2db      	uxtb	r3, r3
 800785a:	2b28      	cmp	r3, #40	; 0x28
 800785c:	d111      	bne.n	8007882 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a15      	ldr	r2, [pc, #84]	; (80078b8 <I2C_Slave_STOPF+0x25c>)
 8007862:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2200      	movs	r2, #0
 8007868:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2220      	movs	r2, #32
 800786e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2200      	movs	r2, #0
 8007876:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f7ff f828 	bl	80068d0 <HAL_I2C_ListenCpltCallback>
}
 8007880:	e014      	b.n	80078ac <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007886:	2b22      	cmp	r3, #34	; 0x22
 8007888:	d002      	beq.n	8007890 <I2C_Slave_STOPF+0x234>
 800788a:	7bfb      	ldrb	r3, [r7, #15]
 800788c:	2b22      	cmp	r3, #34	; 0x22
 800788e:	d10d      	bne.n	80078ac <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2200      	movs	r2, #0
 8007894:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2220      	movs	r2, #32
 800789a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2200      	movs	r2, #0
 80078a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	f7fe fffa 	bl	80068a0 <HAL_I2C_SlaveRxCpltCallback>
}
 80078ac:	bf00      	nop
 80078ae:	3710      	adds	r7, #16
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd80      	pop	{r7, pc}
 80078b4:	08007c01 	.word	0x08007c01
 80078b8:	ffff0000 	.word	0xffff0000

080078bc <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b084      	sub	sp, #16
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078ca:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078d0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	2b08      	cmp	r3, #8
 80078d6:	d002      	beq.n	80078de <I2C_Slave_AF+0x22>
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	2b20      	cmp	r3, #32
 80078dc:	d129      	bne.n	8007932 <I2C_Slave_AF+0x76>
 80078de:	7bfb      	ldrb	r3, [r7, #15]
 80078e0:	2b28      	cmp	r3, #40	; 0x28
 80078e2:	d126      	bne.n	8007932 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	4a2c      	ldr	r2, [pc, #176]	; (8007998 <I2C_Slave_AF+0xdc>)
 80078e8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	685a      	ldr	r2, [r3, #4]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80078f8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007902:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007912:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2200      	movs	r2, #0
 8007918:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2220      	movs	r2, #32
 800791e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2200      	movs	r2, #0
 8007926:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f7fe ffd0 	bl	80068d0 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8007930:	e02e      	b.n	8007990 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007932:	7bfb      	ldrb	r3, [r7, #15]
 8007934:	2b21      	cmp	r3, #33	; 0x21
 8007936:	d126      	bne.n	8007986 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	4a17      	ldr	r2, [pc, #92]	; (8007998 <I2C_Slave_AF+0xdc>)
 800793c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2221      	movs	r2, #33	; 0x21
 8007942:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2220      	movs	r2, #32
 8007948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2200      	movs	r2, #0
 8007950:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	685a      	ldr	r2, [r3, #4]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007962:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800796c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	681a      	ldr	r2, [r3, #0]
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800797c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f7fe ff84 	bl	800688c <HAL_I2C_SlaveTxCpltCallback>
}
 8007984:	e004      	b.n	8007990 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800798e:	615a      	str	r2, [r3, #20]
}
 8007990:	bf00      	nop
 8007992:	3710      	adds	r7, #16
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}
 8007998:	ffff0000 	.word	0xffff0000

0800799c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b084      	sub	sp, #16
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079aa:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079b2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80079b4:	7bbb      	ldrb	r3, [r7, #14]
 80079b6:	2b10      	cmp	r3, #16
 80079b8:	d002      	beq.n	80079c0 <I2C_ITError+0x24>
 80079ba:	7bbb      	ldrb	r3, [r7, #14]
 80079bc:	2b40      	cmp	r3, #64	; 0x40
 80079be:	d10a      	bne.n	80079d6 <I2C_ITError+0x3a>
 80079c0:	7bfb      	ldrb	r3, [r7, #15]
 80079c2:	2b22      	cmp	r3, #34	; 0x22
 80079c4:	d107      	bne.n	80079d6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	681a      	ldr	r2, [r3, #0]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80079d4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80079d6:	7bfb      	ldrb	r3, [r7, #15]
 80079d8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80079dc:	2b28      	cmp	r3, #40	; 0x28
 80079de:	d107      	bne.n	80079f0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2228      	movs	r2, #40	; 0x28
 80079ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80079ee:	e015      	b.n	8007a1c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80079fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079fe:	d00a      	beq.n	8007a16 <I2C_ITError+0x7a>
 8007a00:	7bfb      	ldrb	r3, [r7, #15]
 8007a02:	2b60      	cmp	r3, #96	; 0x60
 8007a04:	d007      	beq.n	8007a16 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2220      	movs	r2, #32
 8007a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2200      	movs	r2, #0
 8007a12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a26:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a2a:	d162      	bne.n	8007af2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	685a      	ldr	r2, [r3, #4]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a3a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d020      	beq.n	8007a8c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a4e:	4a6a      	ldr	r2, [pc, #424]	; (8007bf8 <I2C_ITError+0x25c>)
 8007a50:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a56:	4618      	mov	r0, r3
 8007a58:	f7fd fe8e 	bl	8005778 <HAL_DMA_Abort_IT>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	f000 8089 	beq.w	8007b76 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	681a      	ldr	r2, [r3, #0]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f022 0201 	bic.w	r2, r2, #1
 8007a72:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2220      	movs	r2, #32
 8007a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a82:	687a      	ldr	r2, [r7, #4]
 8007a84:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007a86:	4610      	mov	r0, r2
 8007a88:	4798      	blx	r3
 8007a8a:	e074      	b.n	8007b76 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a90:	4a59      	ldr	r2, [pc, #356]	; (8007bf8 <I2C_ITError+0x25c>)
 8007a92:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a98:	4618      	mov	r0, r3
 8007a9a:	f7fd fe6d 	bl	8005778 <HAL_DMA_Abort_IT>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d068      	beq.n	8007b76 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	695b      	ldr	r3, [r3, #20]
 8007aaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aae:	2b40      	cmp	r3, #64	; 0x40
 8007ab0:	d10b      	bne.n	8007aca <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	691a      	ldr	r2, [r3, #16]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007abc:	b2d2      	uxtb	r2, r2
 8007abe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ac4:	1c5a      	adds	r2, r3, #1
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f022 0201 	bic.w	r2, r2, #1
 8007ad8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2220      	movs	r2, #32
 8007ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ae6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ae8:	687a      	ldr	r2, [r7, #4]
 8007aea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007aec:	4610      	mov	r0, r2
 8007aee:	4798      	blx	r3
 8007af0:	e041      	b.n	8007b76 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007af8:	b2db      	uxtb	r3, r3
 8007afa:	2b60      	cmp	r3, #96	; 0x60
 8007afc:	d125      	bne.n	8007b4a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2220      	movs	r2, #32
 8007b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	695b      	ldr	r3, [r3, #20]
 8007b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b16:	2b40      	cmp	r3, #64	; 0x40
 8007b18:	d10b      	bne.n	8007b32 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	691a      	ldr	r2, [r3, #16]
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b24:	b2d2      	uxtb	r2, r2
 8007b26:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b2c:	1c5a      	adds	r2, r3, #1
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f022 0201 	bic.w	r2, r2, #1
 8007b40:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f7fe feec 	bl	8006920 <HAL_I2C_AbortCpltCallback>
 8007b48:	e015      	b.n	8007b76 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	695b      	ldr	r3, [r3, #20]
 8007b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b54:	2b40      	cmp	r3, #64	; 0x40
 8007b56:	d10b      	bne.n	8007b70 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	691a      	ldr	r2, [r3, #16]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b62:	b2d2      	uxtb	r2, r2
 8007b64:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b6a:	1c5a      	adds	r2, r3, #1
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f7fe fecb 	bl	800690c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b7a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	f003 0301 	and.w	r3, r3, #1
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d10e      	bne.n	8007ba4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d109      	bne.n	8007ba4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d104      	bne.n	8007ba4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d007      	beq.n	8007bb4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	685a      	ldr	r2, [r3, #4]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007bb2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bba:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bc0:	f003 0304 	and.w	r3, r3, #4
 8007bc4:	2b04      	cmp	r3, #4
 8007bc6:	d113      	bne.n	8007bf0 <I2C_ITError+0x254>
 8007bc8:	7bfb      	ldrb	r3, [r7, #15]
 8007bca:	2b28      	cmp	r3, #40	; 0x28
 8007bcc:	d110      	bne.n	8007bf0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	4a0a      	ldr	r2, [pc, #40]	; (8007bfc <I2C_ITError+0x260>)
 8007bd2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2220      	movs	r2, #32
 8007bde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2200      	movs	r2, #0
 8007be6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007bea:	6878      	ldr	r0, [r7, #4]
 8007bec:	f7fe fe70 	bl	80068d0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007bf0:	bf00      	nop
 8007bf2:	3710      	adds	r7, #16
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bd80      	pop	{r7, pc}
 8007bf8:	08007c01 	.word	0x08007c01
 8007bfc:	ffff0000 	.word	0xffff0000

08007c00 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b086      	sub	sp, #24
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c08:	2300      	movs	r3, #0
 8007c0a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c10:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007c12:	697b      	ldr	r3, [r7, #20]
 8007c14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c18:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007c1a:	4b4b      	ldr	r3, [pc, #300]	; (8007d48 <I2C_DMAAbort+0x148>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	08db      	lsrs	r3, r3, #3
 8007c20:	4a4a      	ldr	r2, [pc, #296]	; (8007d4c <I2C_DMAAbort+0x14c>)
 8007c22:	fba2 2303 	umull	r2, r3, r2, r3
 8007c26:	0a1a      	lsrs	r2, r3, #8
 8007c28:	4613      	mov	r3, r2
 8007c2a:	009b      	lsls	r3, r3, #2
 8007c2c:	4413      	add	r3, r2
 8007c2e:	00da      	lsls	r2, r3, #3
 8007c30:	1ad3      	subs	r3, r2, r3
 8007c32:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d106      	bne.n	8007c48 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c3e:	f043 0220 	orr.w	r2, r3, #32
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8007c46:	e00a      	b.n	8007c5e <I2C_DMAAbort+0x5e>
    }
    count--;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	3b01      	subs	r3, #1
 8007c4c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c5c:	d0ea      	beq.n	8007c34 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d003      	beq.n	8007c6e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d003      	beq.n	8007c7e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	681a      	ldr	r2, [r3, #0]
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c8c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	2200      	movs	r2, #0
 8007c92:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d003      	beq.n	8007ca4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007ca4:	697b      	ldr	r3, [r7, #20]
 8007ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d003      	beq.n	8007cb4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	681a      	ldr	r2, [r3, #0]
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f022 0201 	bic.w	r2, r2, #1
 8007cc2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007cc4:	697b      	ldr	r3, [r7, #20]
 8007cc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	2b60      	cmp	r3, #96	; 0x60
 8007cce:	d10e      	bne.n	8007cee <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007cd0:	697b      	ldr	r3, [r7, #20]
 8007cd2:	2220      	movs	r2, #32
 8007cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007ce6:	6978      	ldr	r0, [r7, #20]
 8007ce8:	f7fe fe1a 	bl	8006920 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007cec:	e027      	b.n	8007d3e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007cee:	7cfb      	ldrb	r3, [r7, #19]
 8007cf0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007cf4:	2b28      	cmp	r3, #40	; 0x28
 8007cf6:	d117      	bne.n	8007d28 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007cf8:	697b      	ldr	r3, [r7, #20]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f042 0201 	orr.w	r2, r2, #1
 8007d06:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d08:	697b      	ldr	r3, [r7, #20]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	697b      	ldr	r3, [r7, #20]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007d16:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	2228      	movs	r2, #40	; 0x28
 8007d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007d26:	e007      	b.n	8007d38 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007d28:	697b      	ldr	r3, [r7, #20]
 8007d2a:	2220      	movs	r2, #32
 8007d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	2200      	movs	r2, #0
 8007d34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007d38:	6978      	ldr	r0, [r7, #20]
 8007d3a:	f7fe fde7 	bl	800690c <HAL_I2C_ErrorCallback>
}
 8007d3e:	bf00      	nop
 8007d40:	3718      	adds	r7, #24
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}
 8007d46:	bf00      	nop
 8007d48:	20000284 	.word	0x20000284
 8007d4c:	14f8b589 	.word	0x14f8b589

08007d50 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b085      	sub	sp, #20
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007d5c:	4b13      	ldr	r3, [pc, #76]	; (8007dac <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	08db      	lsrs	r3, r3, #3
 8007d62:	4a13      	ldr	r2, [pc, #76]	; (8007db0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007d64:	fba2 2303 	umull	r2, r3, r2, r3
 8007d68:	0a1a      	lsrs	r2, r3, #8
 8007d6a:	4613      	mov	r3, r2
 8007d6c:	009b      	lsls	r3, r3, #2
 8007d6e:	4413      	add	r3, r2
 8007d70:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	3b01      	subs	r3, #1
 8007d76:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d107      	bne.n	8007d8e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d82:	f043 0220 	orr.w	r2, r3, #32
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	e008      	b.n	8007da0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d9c:	d0e9      	beq.n	8007d72 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007d9e:	2300      	movs	r3, #0
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3714      	adds	r7, #20
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr
 8007dac:	20000284 	.word	0x20000284
 8007db0:	14f8b589 	.word	0x14f8b589

08007db4 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b083      	sub	sp, #12
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dc0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8007dc4:	d103      	bne.n	8007dce <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2201      	movs	r2, #1
 8007dca:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007dcc:	e007      	b.n	8007dde <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dd2:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007dd6:	d102      	bne.n	8007dde <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2208      	movs	r2, #8
 8007ddc:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8007dde:	bf00      	nop
 8007de0:	370c      	adds	r7, #12
 8007de2:	46bd      	mov	sp, r7
 8007de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de8:	4770      	bx	lr
	...

08007dec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b086      	sub	sp, #24
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d101      	bne.n	8007dfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e267      	b.n	80082ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f003 0301 	and.w	r3, r3, #1
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d075      	beq.n	8007ef6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007e0a:	4b88      	ldr	r3, [pc, #544]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	f003 030c 	and.w	r3, r3, #12
 8007e12:	2b04      	cmp	r3, #4
 8007e14:	d00c      	beq.n	8007e30 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007e16:	4b85      	ldr	r3, [pc, #532]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007e18:	689b      	ldr	r3, [r3, #8]
 8007e1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007e1e:	2b08      	cmp	r3, #8
 8007e20:	d112      	bne.n	8007e48 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007e22:	4b82      	ldr	r3, [pc, #520]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e2e:	d10b      	bne.n	8007e48 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e30:	4b7e      	ldr	r3, [pc, #504]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d05b      	beq.n	8007ef4 <HAL_RCC_OscConfig+0x108>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d157      	bne.n	8007ef4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007e44:	2301      	movs	r3, #1
 8007e46:	e242      	b.n	80082ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	685b      	ldr	r3, [r3, #4]
 8007e4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e50:	d106      	bne.n	8007e60 <HAL_RCC_OscConfig+0x74>
 8007e52:	4b76      	ldr	r3, [pc, #472]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4a75      	ldr	r2, [pc, #468]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007e58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e5c:	6013      	str	r3, [r2, #0]
 8007e5e:	e01d      	b.n	8007e9c <HAL_RCC_OscConfig+0xb0>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007e68:	d10c      	bne.n	8007e84 <HAL_RCC_OscConfig+0x98>
 8007e6a:	4b70      	ldr	r3, [pc, #448]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4a6f      	ldr	r2, [pc, #444]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007e70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007e74:	6013      	str	r3, [r2, #0]
 8007e76:	4b6d      	ldr	r3, [pc, #436]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4a6c      	ldr	r2, [pc, #432]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007e7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e80:	6013      	str	r3, [r2, #0]
 8007e82:	e00b      	b.n	8007e9c <HAL_RCC_OscConfig+0xb0>
 8007e84:	4b69      	ldr	r3, [pc, #420]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a68      	ldr	r2, [pc, #416]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007e8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e8e:	6013      	str	r3, [r2, #0]
 8007e90:	4b66      	ldr	r3, [pc, #408]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a65      	ldr	r2, [pc, #404]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007e96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007e9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	685b      	ldr	r3, [r3, #4]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d013      	beq.n	8007ecc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ea4:	f7fc fdd2 	bl	8004a4c <HAL_GetTick>
 8007ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007eaa:	e008      	b.n	8007ebe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007eac:	f7fc fdce 	bl	8004a4c <HAL_GetTick>
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	1ad3      	subs	r3, r2, r3
 8007eb6:	2b64      	cmp	r3, #100	; 0x64
 8007eb8:	d901      	bls.n	8007ebe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007eba:	2303      	movs	r3, #3
 8007ebc:	e207      	b.n	80082ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ebe:	4b5b      	ldr	r3, [pc, #364]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d0f0      	beq.n	8007eac <HAL_RCC_OscConfig+0xc0>
 8007eca:	e014      	b.n	8007ef6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ecc:	f7fc fdbe 	bl	8004a4c <HAL_GetTick>
 8007ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ed2:	e008      	b.n	8007ee6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007ed4:	f7fc fdba 	bl	8004a4c <HAL_GetTick>
 8007ed8:	4602      	mov	r2, r0
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	1ad3      	subs	r3, r2, r3
 8007ede:	2b64      	cmp	r3, #100	; 0x64
 8007ee0:	d901      	bls.n	8007ee6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007ee2:	2303      	movs	r3, #3
 8007ee4:	e1f3      	b.n	80082ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ee6:	4b51      	ldr	r3, [pc, #324]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d1f0      	bne.n	8007ed4 <HAL_RCC_OscConfig+0xe8>
 8007ef2:	e000      	b.n	8007ef6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ef4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f003 0302 	and.w	r3, r3, #2
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d063      	beq.n	8007fca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007f02:	4b4a      	ldr	r3, [pc, #296]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007f04:	689b      	ldr	r3, [r3, #8]
 8007f06:	f003 030c 	and.w	r3, r3, #12
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d00b      	beq.n	8007f26 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007f0e:	4b47      	ldr	r3, [pc, #284]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007f10:	689b      	ldr	r3, [r3, #8]
 8007f12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007f16:	2b08      	cmp	r3, #8
 8007f18:	d11c      	bne.n	8007f54 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007f1a:	4b44      	ldr	r3, [pc, #272]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007f1c:	685b      	ldr	r3, [r3, #4]
 8007f1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d116      	bne.n	8007f54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f26:	4b41      	ldr	r3, [pc, #260]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f003 0302 	and.w	r3, r3, #2
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d005      	beq.n	8007f3e <HAL_RCC_OscConfig+0x152>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	68db      	ldr	r3, [r3, #12]
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d001      	beq.n	8007f3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	e1c7      	b.n	80082ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f3e:	4b3b      	ldr	r3, [pc, #236]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	691b      	ldr	r3, [r3, #16]
 8007f4a:	00db      	lsls	r3, r3, #3
 8007f4c:	4937      	ldr	r1, [pc, #220]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f52:	e03a      	b.n	8007fca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	68db      	ldr	r3, [r3, #12]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d020      	beq.n	8007f9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007f5c:	4b34      	ldr	r3, [pc, #208]	; (8008030 <HAL_RCC_OscConfig+0x244>)
 8007f5e:	2201      	movs	r2, #1
 8007f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f62:	f7fc fd73 	bl	8004a4c <HAL_GetTick>
 8007f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f68:	e008      	b.n	8007f7c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007f6a:	f7fc fd6f 	bl	8004a4c <HAL_GetTick>
 8007f6e:	4602      	mov	r2, r0
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	1ad3      	subs	r3, r2, r3
 8007f74:	2b02      	cmp	r3, #2
 8007f76:	d901      	bls.n	8007f7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007f78:	2303      	movs	r3, #3
 8007f7a:	e1a8      	b.n	80082ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f7c:	4b2b      	ldr	r3, [pc, #172]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f003 0302 	and.w	r3, r3, #2
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d0f0      	beq.n	8007f6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f88:	4b28      	ldr	r3, [pc, #160]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	691b      	ldr	r3, [r3, #16]
 8007f94:	00db      	lsls	r3, r3, #3
 8007f96:	4925      	ldr	r1, [pc, #148]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	600b      	str	r3, [r1, #0]
 8007f9c:	e015      	b.n	8007fca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007f9e:	4b24      	ldr	r3, [pc, #144]	; (8008030 <HAL_RCC_OscConfig+0x244>)
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fa4:	f7fc fd52 	bl	8004a4c <HAL_GetTick>
 8007fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007faa:	e008      	b.n	8007fbe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007fac:	f7fc fd4e 	bl	8004a4c <HAL_GetTick>
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	1ad3      	subs	r3, r2, r3
 8007fb6:	2b02      	cmp	r3, #2
 8007fb8:	d901      	bls.n	8007fbe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007fba:	2303      	movs	r3, #3
 8007fbc:	e187      	b.n	80082ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007fbe:	4b1b      	ldr	r3, [pc, #108]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f003 0302 	and.w	r3, r3, #2
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d1f0      	bne.n	8007fac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f003 0308 	and.w	r3, r3, #8
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d036      	beq.n	8008044 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	695b      	ldr	r3, [r3, #20]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d016      	beq.n	800800c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007fde:	4b15      	ldr	r3, [pc, #84]	; (8008034 <HAL_RCC_OscConfig+0x248>)
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007fe4:	f7fc fd32 	bl	8004a4c <HAL_GetTick>
 8007fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007fea:	e008      	b.n	8007ffe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007fec:	f7fc fd2e 	bl	8004a4c <HAL_GetTick>
 8007ff0:	4602      	mov	r2, r0
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	1ad3      	subs	r3, r2, r3
 8007ff6:	2b02      	cmp	r3, #2
 8007ff8:	d901      	bls.n	8007ffe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007ffa:	2303      	movs	r3, #3
 8007ffc:	e167      	b.n	80082ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ffe:	4b0b      	ldr	r3, [pc, #44]	; (800802c <HAL_RCC_OscConfig+0x240>)
 8008000:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008002:	f003 0302 	and.w	r3, r3, #2
 8008006:	2b00      	cmp	r3, #0
 8008008:	d0f0      	beq.n	8007fec <HAL_RCC_OscConfig+0x200>
 800800a:	e01b      	b.n	8008044 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800800c:	4b09      	ldr	r3, [pc, #36]	; (8008034 <HAL_RCC_OscConfig+0x248>)
 800800e:	2200      	movs	r2, #0
 8008010:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008012:	f7fc fd1b 	bl	8004a4c <HAL_GetTick>
 8008016:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008018:	e00e      	b.n	8008038 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800801a:	f7fc fd17 	bl	8004a4c <HAL_GetTick>
 800801e:	4602      	mov	r2, r0
 8008020:	693b      	ldr	r3, [r7, #16]
 8008022:	1ad3      	subs	r3, r2, r3
 8008024:	2b02      	cmp	r3, #2
 8008026:	d907      	bls.n	8008038 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008028:	2303      	movs	r3, #3
 800802a:	e150      	b.n	80082ce <HAL_RCC_OscConfig+0x4e2>
 800802c:	40023800 	.word	0x40023800
 8008030:	42470000 	.word	0x42470000
 8008034:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008038:	4b88      	ldr	r3, [pc, #544]	; (800825c <HAL_RCC_OscConfig+0x470>)
 800803a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800803c:	f003 0302 	and.w	r3, r3, #2
 8008040:	2b00      	cmp	r3, #0
 8008042:	d1ea      	bne.n	800801a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f003 0304 	and.w	r3, r3, #4
 800804c:	2b00      	cmp	r3, #0
 800804e:	f000 8097 	beq.w	8008180 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008052:	2300      	movs	r3, #0
 8008054:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008056:	4b81      	ldr	r3, [pc, #516]	; (800825c <HAL_RCC_OscConfig+0x470>)
 8008058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800805a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800805e:	2b00      	cmp	r3, #0
 8008060:	d10f      	bne.n	8008082 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008062:	2300      	movs	r3, #0
 8008064:	60bb      	str	r3, [r7, #8]
 8008066:	4b7d      	ldr	r3, [pc, #500]	; (800825c <HAL_RCC_OscConfig+0x470>)
 8008068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800806a:	4a7c      	ldr	r2, [pc, #496]	; (800825c <HAL_RCC_OscConfig+0x470>)
 800806c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008070:	6413      	str	r3, [r2, #64]	; 0x40
 8008072:	4b7a      	ldr	r3, [pc, #488]	; (800825c <HAL_RCC_OscConfig+0x470>)
 8008074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008076:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800807a:	60bb      	str	r3, [r7, #8]
 800807c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800807e:	2301      	movs	r3, #1
 8008080:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008082:	4b77      	ldr	r3, [pc, #476]	; (8008260 <HAL_RCC_OscConfig+0x474>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800808a:	2b00      	cmp	r3, #0
 800808c:	d118      	bne.n	80080c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800808e:	4b74      	ldr	r3, [pc, #464]	; (8008260 <HAL_RCC_OscConfig+0x474>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a73      	ldr	r2, [pc, #460]	; (8008260 <HAL_RCC_OscConfig+0x474>)
 8008094:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008098:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800809a:	f7fc fcd7 	bl	8004a4c <HAL_GetTick>
 800809e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80080a0:	e008      	b.n	80080b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80080a2:	f7fc fcd3 	bl	8004a4c <HAL_GetTick>
 80080a6:	4602      	mov	r2, r0
 80080a8:	693b      	ldr	r3, [r7, #16]
 80080aa:	1ad3      	subs	r3, r2, r3
 80080ac:	2b02      	cmp	r3, #2
 80080ae:	d901      	bls.n	80080b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80080b0:	2303      	movs	r3, #3
 80080b2:	e10c      	b.n	80082ce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80080b4:	4b6a      	ldr	r3, [pc, #424]	; (8008260 <HAL_RCC_OscConfig+0x474>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d0f0      	beq.n	80080a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	689b      	ldr	r3, [r3, #8]
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	d106      	bne.n	80080d6 <HAL_RCC_OscConfig+0x2ea>
 80080c8:	4b64      	ldr	r3, [pc, #400]	; (800825c <HAL_RCC_OscConfig+0x470>)
 80080ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080cc:	4a63      	ldr	r2, [pc, #396]	; (800825c <HAL_RCC_OscConfig+0x470>)
 80080ce:	f043 0301 	orr.w	r3, r3, #1
 80080d2:	6713      	str	r3, [r2, #112]	; 0x70
 80080d4:	e01c      	b.n	8008110 <HAL_RCC_OscConfig+0x324>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	689b      	ldr	r3, [r3, #8]
 80080da:	2b05      	cmp	r3, #5
 80080dc:	d10c      	bne.n	80080f8 <HAL_RCC_OscConfig+0x30c>
 80080de:	4b5f      	ldr	r3, [pc, #380]	; (800825c <HAL_RCC_OscConfig+0x470>)
 80080e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080e2:	4a5e      	ldr	r2, [pc, #376]	; (800825c <HAL_RCC_OscConfig+0x470>)
 80080e4:	f043 0304 	orr.w	r3, r3, #4
 80080e8:	6713      	str	r3, [r2, #112]	; 0x70
 80080ea:	4b5c      	ldr	r3, [pc, #368]	; (800825c <HAL_RCC_OscConfig+0x470>)
 80080ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080ee:	4a5b      	ldr	r2, [pc, #364]	; (800825c <HAL_RCC_OscConfig+0x470>)
 80080f0:	f043 0301 	orr.w	r3, r3, #1
 80080f4:	6713      	str	r3, [r2, #112]	; 0x70
 80080f6:	e00b      	b.n	8008110 <HAL_RCC_OscConfig+0x324>
 80080f8:	4b58      	ldr	r3, [pc, #352]	; (800825c <HAL_RCC_OscConfig+0x470>)
 80080fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080fc:	4a57      	ldr	r2, [pc, #348]	; (800825c <HAL_RCC_OscConfig+0x470>)
 80080fe:	f023 0301 	bic.w	r3, r3, #1
 8008102:	6713      	str	r3, [r2, #112]	; 0x70
 8008104:	4b55      	ldr	r3, [pc, #340]	; (800825c <HAL_RCC_OscConfig+0x470>)
 8008106:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008108:	4a54      	ldr	r2, [pc, #336]	; (800825c <HAL_RCC_OscConfig+0x470>)
 800810a:	f023 0304 	bic.w	r3, r3, #4
 800810e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	689b      	ldr	r3, [r3, #8]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d015      	beq.n	8008144 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008118:	f7fc fc98 	bl	8004a4c <HAL_GetTick>
 800811c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800811e:	e00a      	b.n	8008136 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008120:	f7fc fc94 	bl	8004a4c <HAL_GetTick>
 8008124:	4602      	mov	r2, r0
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	1ad3      	subs	r3, r2, r3
 800812a:	f241 3288 	movw	r2, #5000	; 0x1388
 800812e:	4293      	cmp	r3, r2
 8008130:	d901      	bls.n	8008136 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008132:	2303      	movs	r3, #3
 8008134:	e0cb      	b.n	80082ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008136:	4b49      	ldr	r3, [pc, #292]	; (800825c <HAL_RCC_OscConfig+0x470>)
 8008138:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800813a:	f003 0302 	and.w	r3, r3, #2
 800813e:	2b00      	cmp	r3, #0
 8008140:	d0ee      	beq.n	8008120 <HAL_RCC_OscConfig+0x334>
 8008142:	e014      	b.n	800816e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008144:	f7fc fc82 	bl	8004a4c <HAL_GetTick>
 8008148:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800814a:	e00a      	b.n	8008162 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800814c:	f7fc fc7e 	bl	8004a4c <HAL_GetTick>
 8008150:	4602      	mov	r2, r0
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	1ad3      	subs	r3, r2, r3
 8008156:	f241 3288 	movw	r2, #5000	; 0x1388
 800815a:	4293      	cmp	r3, r2
 800815c:	d901      	bls.n	8008162 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800815e:	2303      	movs	r3, #3
 8008160:	e0b5      	b.n	80082ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008162:	4b3e      	ldr	r3, [pc, #248]	; (800825c <HAL_RCC_OscConfig+0x470>)
 8008164:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008166:	f003 0302 	and.w	r3, r3, #2
 800816a:	2b00      	cmp	r3, #0
 800816c:	d1ee      	bne.n	800814c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800816e:	7dfb      	ldrb	r3, [r7, #23]
 8008170:	2b01      	cmp	r3, #1
 8008172:	d105      	bne.n	8008180 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008174:	4b39      	ldr	r3, [pc, #228]	; (800825c <HAL_RCC_OscConfig+0x470>)
 8008176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008178:	4a38      	ldr	r2, [pc, #224]	; (800825c <HAL_RCC_OscConfig+0x470>)
 800817a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800817e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	699b      	ldr	r3, [r3, #24]
 8008184:	2b00      	cmp	r3, #0
 8008186:	f000 80a1 	beq.w	80082cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800818a:	4b34      	ldr	r3, [pc, #208]	; (800825c <HAL_RCC_OscConfig+0x470>)
 800818c:	689b      	ldr	r3, [r3, #8]
 800818e:	f003 030c 	and.w	r3, r3, #12
 8008192:	2b08      	cmp	r3, #8
 8008194:	d05c      	beq.n	8008250 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	699b      	ldr	r3, [r3, #24]
 800819a:	2b02      	cmp	r3, #2
 800819c:	d141      	bne.n	8008222 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800819e:	4b31      	ldr	r3, [pc, #196]	; (8008264 <HAL_RCC_OscConfig+0x478>)
 80081a0:	2200      	movs	r2, #0
 80081a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80081a4:	f7fc fc52 	bl	8004a4c <HAL_GetTick>
 80081a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80081aa:	e008      	b.n	80081be <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80081ac:	f7fc fc4e 	bl	8004a4c <HAL_GetTick>
 80081b0:	4602      	mov	r2, r0
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	1ad3      	subs	r3, r2, r3
 80081b6:	2b02      	cmp	r3, #2
 80081b8:	d901      	bls.n	80081be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80081ba:	2303      	movs	r3, #3
 80081bc:	e087      	b.n	80082ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80081be:	4b27      	ldr	r3, [pc, #156]	; (800825c <HAL_RCC_OscConfig+0x470>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d1f0      	bne.n	80081ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	69da      	ldr	r2, [r3, #28]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6a1b      	ldr	r3, [r3, #32]
 80081d2:	431a      	orrs	r2, r3
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081d8:	019b      	lsls	r3, r3, #6
 80081da:	431a      	orrs	r2, r3
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081e0:	085b      	lsrs	r3, r3, #1
 80081e2:	3b01      	subs	r3, #1
 80081e4:	041b      	lsls	r3, r3, #16
 80081e6:	431a      	orrs	r2, r3
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ec:	061b      	lsls	r3, r3, #24
 80081ee:	491b      	ldr	r1, [pc, #108]	; (800825c <HAL_RCC_OscConfig+0x470>)
 80081f0:	4313      	orrs	r3, r2
 80081f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80081f4:	4b1b      	ldr	r3, [pc, #108]	; (8008264 <HAL_RCC_OscConfig+0x478>)
 80081f6:	2201      	movs	r2, #1
 80081f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80081fa:	f7fc fc27 	bl	8004a4c <HAL_GetTick>
 80081fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008200:	e008      	b.n	8008214 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008202:	f7fc fc23 	bl	8004a4c <HAL_GetTick>
 8008206:	4602      	mov	r2, r0
 8008208:	693b      	ldr	r3, [r7, #16]
 800820a:	1ad3      	subs	r3, r2, r3
 800820c:	2b02      	cmp	r3, #2
 800820e:	d901      	bls.n	8008214 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008210:	2303      	movs	r3, #3
 8008212:	e05c      	b.n	80082ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008214:	4b11      	ldr	r3, [pc, #68]	; (800825c <HAL_RCC_OscConfig+0x470>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800821c:	2b00      	cmp	r3, #0
 800821e:	d0f0      	beq.n	8008202 <HAL_RCC_OscConfig+0x416>
 8008220:	e054      	b.n	80082cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008222:	4b10      	ldr	r3, [pc, #64]	; (8008264 <HAL_RCC_OscConfig+0x478>)
 8008224:	2200      	movs	r2, #0
 8008226:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008228:	f7fc fc10 	bl	8004a4c <HAL_GetTick>
 800822c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800822e:	e008      	b.n	8008242 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008230:	f7fc fc0c 	bl	8004a4c <HAL_GetTick>
 8008234:	4602      	mov	r2, r0
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	1ad3      	subs	r3, r2, r3
 800823a:	2b02      	cmp	r3, #2
 800823c:	d901      	bls.n	8008242 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800823e:	2303      	movs	r3, #3
 8008240:	e045      	b.n	80082ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008242:	4b06      	ldr	r3, [pc, #24]	; (800825c <HAL_RCC_OscConfig+0x470>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800824a:	2b00      	cmp	r3, #0
 800824c:	d1f0      	bne.n	8008230 <HAL_RCC_OscConfig+0x444>
 800824e:	e03d      	b.n	80082cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	699b      	ldr	r3, [r3, #24]
 8008254:	2b01      	cmp	r3, #1
 8008256:	d107      	bne.n	8008268 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008258:	2301      	movs	r3, #1
 800825a:	e038      	b.n	80082ce <HAL_RCC_OscConfig+0x4e2>
 800825c:	40023800 	.word	0x40023800
 8008260:	40007000 	.word	0x40007000
 8008264:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008268:	4b1b      	ldr	r3, [pc, #108]	; (80082d8 <HAL_RCC_OscConfig+0x4ec>)
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	699b      	ldr	r3, [r3, #24]
 8008272:	2b01      	cmp	r3, #1
 8008274:	d028      	beq.n	80082c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008280:	429a      	cmp	r2, r3
 8008282:	d121      	bne.n	80082c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800828e:	429a      	cmp	r2, r3
 8008290:	d11a      	bne.n	80082c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008292:	68fa      	ldr	r2, [r7, #12]
 8008294:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008298:	4013      	ands	r3, r2
 800829a:	687a      	ldr	r2, [r7, #4]
 800829c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800829e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d111      	bne.n	80082c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082ae:	085b      	lsrs	r3, r3, #1
 80082b0:	3b01      	subs	r3, #1
 80082b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80082b4:	429a      	cmp	r2, r3
 80082b6:	d107      	bne.n	80082c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d001      	beq.n	80082cc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80082c8:	2301      	movs	r3, #1
 80082ca:	e000      	b.n	80082ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80082cc:	2300      	movs	r3, #0
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	3718      	adds	r7, #24
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
 80082d6:	bf00      	nop
 80082d8:	40023800 	.word	0x40023800

080082dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b084      	sub	sp, #16
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
 80082e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d101      	bne.n	80082f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80082ec:	2301      	movs	r3, #1
 80082ee:	e0cc      	b.n	800848a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80082f0:	4b68      	ldr	r3, [pc, #416]	; (8008494 <HAL_RCC_ClockConfig+0x1b8>)
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f003 0307 	and.w	r3, r3, #7
 80082f8:	683a      	ldr	r2, [r7, #0]
 80082fa:	429a      	cmp	r2, r3
 80082fc:	d90c      	bls.n	8008318 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082fe:	4b65      	ldr	r3, [pc, #404]	; (8008494 <HAL_RCC_ClockConfig+0x1b8>)
 8008300:	683a      	ldr	r2, [r7, #0]
 8008302:	b2d2      	uxtb	r2, r2
 8008304:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008306:	4b63      	ldr	r3, [pc, #396]	; (8008494 <HAL_RCC_ClockConfig+0x1b8>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f003 0307 	and.w	r3, r3, #7
 800830e:	683a      	ldr	r2, [r7, #0]
 8008310:	429a      	cmp	r2, r3
 8008312:	d001      	beq.n	8008318 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008314:	2301      	movs	r3, #1
 8008316:	e0b8      	b.n	800848a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f003 0302 	and.w	r3, r3, #2
 8008320:	2b00      	cmp	r3, #0
 8008322:	d020      	beq.n	8008366 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f003 0304 	and.w	r3, r3, #4
 800832c:	2b00      	cmp	r3, #0
 800832e:	d005      	beq.n	800833c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008330:	4b59      	ldr	r3, [pc, #356]	; (8008498 <HAL_RCC_ClockConfig+0x1bc>)
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	4a58      	ldr	r2, [pc, #352]	; (8008498 <HAL_RCC_ClockConfig+0x1bc>)
 8008336:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800833a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f003 0308 	and.w	r3, r3, #8
 8008344:	2b00      	cmp	r3, #0
 8008346:	d005      	beq.n	8008354 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008348:	4b53      	ldr	r3, [pc, #332]	; (8008498 <HAL_RCC_ClockConfig+0x1bc>)
 800834a:	689b      	ldr	r3, [r3, #8]
 800834c:	4a52      	ldr	r2, [pc, #328]	; (8008498 <HAL_RCC_ClockConfig+0x1bc>)
 800834e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008352:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008354:	4b50      	ldr	r3, [pc, #320]	; (8008498 <HAL_RCC_ClockConfig+0x1bc>)
 8008356:	689b      	ldr	r3, [r3, #8]
 8008358:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	689b      	ldr	r3, [r3, #8]
 8008360:	494d      	ldr	r1, [pc, #308]	; (8008498 <HAL_RCC_ClockConfig+0x1bc>)
 8008362:	4313      	orrs	r3, r2
 8008364:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f003 0301 	and.w	r3, r3, #1
 800836e:	2b00      	cmp	r3, #0
 8008370:	d044      	beq.n	80083fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	685b      	ldr	r3, [r3, #4]
 8008376:	2b01      	cmp	r3, #1
 8008378:	d107      	bne.n	800838a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800837a:	4b47      	ldr	r3, [pc, #284]	; (8008498 <HAL_RCC_ClockConfig+0x1bc>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008382:	2b00      	cmp	r3, #0
 8008384:	d119      	bne.n	80083ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008386:	2301      	movs	r3, #1
 8008388:	e07f      	b.n	800848a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	685b      	ldr	r3, [r3, #4]
 800838e:	2b02      	cmp	r3, #2
 8008390:	d003      	beq.n	800839a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008396:	2b03      	cmp	r3, #3
 8008398:	d107      	bne.n	80083aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800839a:	4b3f      	ldr	r3, [pc, #252]	; (8008498 <HAL_RCC_ClockConfig+0x1bc>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d109      	bne.n	80083ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80083a6:	2301      	movs	r3, #1
 80083a8:	e06f      	b.n	800848a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80083aa:	4b3b      	ldr	r3, [pc, #236]	; (8008498 <HAL_RCC_ClockConfig+0x1bc>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f003 0302 	and.w	r3, r3, #2
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d101      	bne.n	80083ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80083b6:	2301      	movs	r3, #1
 80083b8:	e067      	b.n	800848a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80083ba:	4b37      	ldr	r3, [pc, #220]	; (8008498 <HAL_RCC_ClockConfig+0x1bc>)
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	f023 0203 	bic.w	r2, r3, #3
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	4934      	ldr	r1, [pc, #208]	; (8008498 <HAL_RCC_ClockConfig+0x1bc>)
 80083c8:	4313      	orrs	r3, r2
 80083ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80083cc:	f7fc fb3e 	bl	8004a4c <HAL_GetTick>
 80083d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083d2:	e00a      	b.n	80083ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80083d4:	f7fc fb3a 	bl	8004a4c <HAL_GetTick>
 80083d8:	4602      	mov	r2, r0
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	1ad3      	subs	r3, r2, r3
 80083de:	f241 3288 	movw	r2, #5000	; 0x1388
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d901      	bls.n	80083ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80083e6:	2303      	movs	r3, #3
 80083e8:	e04f      	b.n	800848a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083ea:	4b2b      	ldr	r3, [pc, #172]	; (8008498 <HAL_RCC_ClockConfig+0x1bc>)
 80083ec:	689b      	ldr	r3, [r3, #8]
 80083ee:	f003 020c 	and.w	r2, r3, #12
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	009b      	lsls	r3, r3, #2
 80083f8:	429a      	cmp	r2, r3
 80083fa:	d1eb      	bne.n	80083d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80083fc:	4b25      	ldr	r3, [pc, #148]	; (8008494 <HAL_RCC_ClockConfig+0x1b8>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f003 0307 	and.w	r3, r3, #7
 8008404:	683a      	ldr	r2, [r7, #0]
 8008406:	429a      	cmp	r2, r3
 8008408:	d20c      	bcs.n	8008424 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800840a:	4b22      	ldr	r3, [pc, #136]	; (8008494 <HAL_RCC_ClockConfig+0x1b8>)
 800840c:	683a      	ldr	r2, [r7, #0]
 800840e:	b2d2      	uxtb	r2, r2
 8008410:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008412:	4b20      	ldr	r3, [pc, #128]	; (8008494 <HAL_RCC_ClockConfig+0x1b8>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f003 0307 	and.w	r3, r3, #7
 800841a:	683a      	ldr	r2, [r7, #0]
 800841c:	429a      	cmp	r2, r3
 800841e:	d001      	beq.n	8008424 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008420:	2301      	movs	r3, #1
 8008422:	e032      	b.n	800848a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f003 0304 	and.w	r3, r3, #4
 800842c:	2b00      	cmp	r3, #0
 800842e:	d008      	beq.n	8008442 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008430:	4b19      	ldr	r3, [pc, #100]	; (8008498 <HAL_RCC_ClockConfig+0x1bc>)
 8008432:	689b      	ldr	r3, [r3, #8]
 8008434:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	68db      	ldr	r3, [r3, #12]
 800843c:	4916      	ldr	r1, [pc, #88]	; (8008498 <HAL_RCC_ClockConfig+0x1bc>)
 800843e:	4313      	orrs	r3, r2
 8008440:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f003 0308 	and.w	r3, r3, #8
 800844a:	2b00      	cmp	r3, #0
 800844c:	d009      	beq.n	8008462 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800844e:	4b12      	ldr	r3, [pc, #72]	; (8008498 <HAL_RCC_ClockConfig+0x1bc>)
 8008450:	689b      	ldr	r3, [r3, #8]
 8008452:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	691b      	ldr	r3, [r3, #16]
 800845a:	00db      	lsls	r3, r3, #3
 800845c:	490e      	ldr	r1, [pc, #56]	; (8008498 <HAL_RCC_ClockConfig+0x1bc>)
 800845e:	4313      	orrs	r3, r2
 8008460:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008462:	f000 f821 	bl	80084a8 <HAL_RCC_GetSysClockFreq>
 8008466:	4602      	mov	r2, r0
 8008468:	4b0b      	ldr	r3, [pc, #44]	; (8008498 <HAL_RCC_ClockConfig+0x1bc>)
 800846a:	689b      	ldr	r3, [r3, #8]
 800846c:	091b      	lsrs	r3, r3, #4
 800846e:	f003 030f 	and.w	r3, r3, #15
 8008472:	490a      	ldr	r1, [pc, #40]	; (800849c <HAL_RCC_ClockConfig+0x1c0>)
 8008474:	5ccb      	ldrb	r3, [r1, r3]
 8008476:	fa22 f303 	lsr.w	r3, r2, r3
 800847a:	4a09      	ldr	r2, [pc, #36]	; (80084a0 <HAL_RCC_ClockConfig+0x1c4>)
 800847c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800847e:	4b09      	ldr	r3, [pc, #36]	; (80084a4 <HAL_RCC_ClockConfig+0x1c8>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4618      	mov	r0, r3
 8008484:	f7fc fa9e 	bl	80049c4 <HAL_InitTick>

  return HAL_OK;
 8008488:	2300      	movs	r3, #0
}
 800848a:	4618      	mov	r0, r3
 800848c:	3710      	adds	r7, #16
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}
 8008492:	bf00      	nop
 8008494:	40023c00 	.word	0x40023c00
 8008498:	40023800 	.word	0x40023800
 800849c:	0800ca38 	.word	0x0800ca38
 80084a0:	20000284 	.word	0x20000284
 80084a4:	20000288 	.word	0x20000288

080084a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80084a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80084ac:	b094      	sub	sp, #80	; 0x50
 80084ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80084b0:	2300      	movs	r3, #0
 80084b2:	647b      	str	r3, [r7, #68]	; 0x44
 80084b4:	2300      	movs	r3, #0
 80084b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80084b8:	2300      	movs	r3, #0
 80084ba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80084bc:	2300      	movs	r3, #0
 80084be:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80084c0:	4b79      	ldr	r3, [pc, #484]	; (80086a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80084c2:	689b      	ldr	r3, [r3, #8]
 80084c4:	f003 030c 	and.w	r3, r3, #12
 80084c8:	2b08      	cmp	r3, #8
 80084ca:	d00d      	beq.n	80084e8 <HAL_RCC_GetSysClockFreq+0x40>
 80084cc:	2b08      	cmp	r3, #8
 80084ce:	f200 80e1 	bhi.w	8008694 <HAL_RCC_GetSysClockFreq+0x1ec>
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d002      	beq.n	80084dc <HAL_RCC_GetSysClockFreq+0x34>
 80084d6:	2b04      	cmp	r3, #4
 80084d8:	d003      	beq.n	80084e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80084da:	e0db      	b.n	8008694 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80084dc:	4b73      	ldr	r3, [pc, #460]	; (80086ac <HAL_RCC_GetSysClockFreq+0x204>)
 80084de:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80084e0:	e0db      	b.n	800869a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80084e2:	4b73      	ldr	r3, [pc, #460]	; (80086b0 <HAL_RCC_GetSysClockFreq+0x208>)
 80084e4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80084e6:	e0d8      	b.n	800869a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80084e8:	4b6f      	ldr	r3, [pc, #444]	; (80086a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80084f0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80084f2:	4b6d      	ldr	r3, [pc, #436]	; (80086a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d063      	beq.n	80085c6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80084fe:	4b6a      	ldr	r3, [pc, #424]	; (80086a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8008500:	685b      	ldr	r3, [r3, #4]
 8008502:	099b      	lsrs	r3, r3, #6
 8008504:	2200      	movs	r2, #0
 8008506:	63bb      	str	r3, [r7, #56]	; 0x38
 8008508:	63fa      	str	r2, [r7, #60]	; 0x3c
 800850a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800850c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008510:	633b      	str	r3, [r7, #48]	; 0x30
 8008512:	2300      	movs	r3, #0
 8008514:	637b      	str	r3, [r7, #52]	; 0x34
 8008516:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800851a:	4622      	mov	r2, r4
 800851c:	462b      	mov	r3, r5
 800851e:	f04f 0000 	mov.w	r0, #0
 8008522:	f04f 0100 	mov.w	r1, #0
 8008526:	0159      	lsls	r1, r3, #5
 8008528:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800852c:	0150      	lsls	r0, r2, #5
 800852e:	4602      	mov	r2, r0
 8008530:	460b      	mov	r3, r1
 8008532:	4621      	mov	r1, r4
 8008534:	1a51      	subs	r1, r2, r1
 8008536:	6139      	str	r1, [r7, #16]
 8008538:	4629      	mov	r1, r5
 800853a:	eb63 0301 	sbc.w	r3, r3, r1
 800853e:	617b      	str	r3, [r7, #20]
 8008540:	f04f 0200 	mov.w	r2, #0
 8008544:	f04f 0300 	mov.w	r3, #0
 8008548:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800854c:	4659      	mov	r1, fp
 800854e:	018b      	lsls	r3, r1, #6
 8008550:	4651      	mov	r1, sl
 8008552:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008556:	4651      	mov	r1, sl
 8008558:	018a      	lsls	r2, r1, #6
 800855a:	4651      	mov	r1, sl
 800855c:	ebb2 0801 	subs.w	r8, r2, r1
 8008560:	4659      	mov	r1, fp
 8008562:	eb63 0901 	sbc.w	r9, r3, r1
 8008566:	f04f 0200 	mov.w	r2, #0
 800856a:	f04f 0300 	mov.w	r3, #0
 800856e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008572:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008576:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800857a:	4690      	mov	r8, r2
 800857c:	4699      	mov	r9, r3
 800857e:	4623      	mov	r3, r4
 8008580:	eb18 0303 	adds.w	r3, r8, r3
 8008584:	60bb      	str	r3, [r7, #8]
 8008586:	462b      	mov	r3, r5
 8008588:	eb49 0303 	adc.w	r3, r9, r3
 800858c:	60fb      	str	r3, [r7, #12]
 800858e:	f04f 0200 	mov.w	r2, #0
 8008592:	f04f 0300 	mov.w	r3, #0
 8008596:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800859a:	4629      	mov	r1, r5
 800859c:	024b      	lsls	r3, r1, #9
 800859e:	4621      	mov	r1, r4
 80085a0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80085a4:	4621      	mov	r1, r4
 80085a6:	024a      	lsls	r2, r1, #9
 80085a8:	4610      	mov	r0, r2
 80085aa:	4619      	mov	r1, r3
 80085ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80085ae:	2200      	movs	r2, #0
 80085b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80085b2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80085b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80085b8:	f7f8 fbd8 	bl	8000d6c <__aeabi_uldivmod>
 80085bc:	4602      	mov	r2, r0
 80085be:	460b      	mov	r3, r1
 80085c0:	4613      	mov	r3, r2
 80085c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80085c4:	e058      	b.n	8008678 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80085c6:	4b38      	ldr	r3, [pc, #224]	; (80086a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	099b      	lsrs	r3, r3, #6
 80085cc:	2200      	movs	r2, #0
 80085ce:	4618      	mov	r0, r3
 80085d0:	4611      	mov	r1, r2
 80085d2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80085d6:	623b      	str	r3, [r7, #32]
 80085d8:	2300      	movs	r3, #0
 80085da:	627b      	str	r3, [r7, #36]	; 0x24
 80085dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80085e0:	4642      	mov	r2, r8
 80085e2:	464b      	mov	r3, r9
 80085e4:	f04f 0000 	mov.w	r0, #0
 80085e8:	f04f 0100 	mov.w	r1, #0
 80085ec:	0159      	lsls	r1, r3, #5
 80085ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80085f2:	0150      	lsls	r0, r2, #5
 80085f4:	4602      	mov	r2, r0
 80085f6:	460b      	mov	r3, r1
 80085f8:	4641      	mov	r1, r8
 80085fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80085fe:	4649      	mov	r1, r9
 8008600:	eb63 0b01 	sbc.w	fp, r3, r1
 8008604:	f04f 0200 	mov.w	r2, #0
 8008608:	f04f 0300 	mov.w	r3, #0
 800860c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008610:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008614:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008618:	ebb2 040a 	subs.w	r4, r2, sl
 800861c:	eb63 050b 	sbc.w	r5, r3, fp
 8008620:	f04f 0200 	mov.w	r2, #0
 8008624:	f04f 0300 	mov.w	r3, #0
 8008628:	00eb      	lsls	r3, r5, #3
 800862a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800862e:	00e2      	lsls	r2, r4, #3
 8008630:	4614      	mov	r4, r2
 8008632:	461d      	mov	r5, r3
 8008634:	4643      	mov	r3, r8
 8008636:	18e3      	adds	r3, r4, r3
 8008638:	603b      	str	r3, [r7, #0]
 800863a:	464b      	mov	r3, r9
 800863c:	eb45 0303 	adc.w	r3, r5, r3
 8008640:	607b      	str	r3, [r7, #4]
 8008642:	f04f 0200 	mov.w	r2, #0
 8008646:	f04f 0300 	mov.w	r3, #0
 800864a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800864e:	4629      	mov	r1, r5
 8008650:	028b      	lsls	r3, r1, #10
 8008652:	4621      	mov	r1, r4
 8008654:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008658:	4621      	mov	r1, r4
 800865a:	028a      	lsls	r2, r1, #10
 800865c:	4610      	mov	r0, r2
 800865e:	4619      	mov	r1, r3
 8008660:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008662:	2200      	movs	r2, #0
 8008664:	61bb      	str	r3, [r7, #24]
 8008666:	61fa      	str	r2, [r7, #28]
 8008668:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800866c:	f7f8 fb7e 	bl	8000d6c <__aeabi_uldivmod>
 8008670:	4602      	mov	r2, r0
 8008672:	460b      	mov	r3, r1
 8008674:	4613      	mov	r3, r2
 8008676:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008678:	4b0b      	ldr	r3, [pc, #44]	; (80086a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	0c1b      	lsrs	r3, r3, #16
 800867e:	f003 0303 	and.w	r3, r3, #3
 8008682:	3301      	adds	r3, #1
 8008684:	005b      	lsls	r3, r3, #1
 8008686:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008688:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800868a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800868c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008690:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008692:	e002      	b.n	800869a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008694:	4b05      	ldr	r3, [pc, #20]	; (80086ac <HAL_RCC_GetSysClockFreq+0x204>)
 8008696:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008698:	bf00      	nop
    }
  }
  return sysclockfreq;
 800869a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800869c:	4618      	mov	r0, r3
 800869e:	3750      	adds	r7, #80	; 0x50
 80086a0:	46bd      	mov	sp, r7
 80086a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80086a6:	bf00      	nop
 80086a8:	40023800 	.word	0x40023800
 80086ac:	00f42400 	.word	0x00f42400
 80086b0:	007a1200 	.word	0x007a1200

080086b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80086b4:	b480      	push	{r7}
 80086b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80086b8:	4b03      	ldr	r3, [pc, #12]	; (80086c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80086ba:	681b      	ldr	r3, [r3, #0]
}
 80086bc:	4618      	mov	r0, r3
 80086be:	46bd      	mov	sp, r7
 80086c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c4:	4770      	bx	lr
 80086c6:	bf00      	nop
 80086c8:	20000284 	.word	0x20000284

080086cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80086d0:	f7ff fff0 	bl	80086b4 <HAL_RCC_GetHCLKFreq>
 80086d4:	4602      	mov	r2, r0
 80086d6:	4b05      	ldr	r3, [pc, #20]	; (80086ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	0a9b      	lsrs	r3, r3, #10
 80086dc:	f003 0307 	and.w	r3, r3, #7
 80086e0:	4903      	ldr	r1, [pc, #12]	; (80086f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80086e2:	5ccb      	ldrb	r3, [r1, r3]
 80086e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80086e8:	4618      	mov	r0, r3
 80086ea:	bd80      	pop	{r7, pc}
 80086ec:	40023800 	.word	0x40023800
 80086f0:	0800ca48 	.word	0x0800ca48

080086f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80086f8:	f7ff ffdc 	bl	80086b4 <HAL_RCC_GetHCLKFreq>
 80086fc:	4602      	mov	r2, r0
 80086fe:	4b05      	ldr	r3, [pc, #20]	; (8008714 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008700:	689b      	ldr	r3, [r3, #8]
 8008702:	0b5b      	lsrs	r3, r3, #13
 8008704:	f003 0307 	and.w	r3, r3, #7
 8008708:	4903      	ldr	r1, [pc, #12]	; (8008718 <HAL_RCC_GetPCLK2Freq+0x24>)
 800870a:	5ccb      	ldrb	r3, [r1, r3]
 800870c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008710:	4618      	mov	r0, r3
 8008712:	bd80      	pop	{r7, pc}
 8008714:	40023800 	.word	0x40023800
 8008718:	0800ca48 	.word	0x0800ca48

0800871c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b082      	sub	sp, #8
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d101      	bne.n	800872e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	e04c      	b.n	80087c8 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008734:	b2db      	uxtb	r3, r3
 8008736:	2b00      	cmp	r3, #0
 8008738:	d111      	bne.n	800875e <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2200      	movs	r2, #0
 800873e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f001 fba4 	bl	8009e90 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800874c:	2b00      	cmp	r3, #0
 800874e:	d102      	bne.n	8008756 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	4a1f      	ldr	r2, [pc, #124]	; (80087d0 <HAL_TIM_Base_Init+0xb4>)
 8008754:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2202      	movs	r2, #2
 8008762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	3304      	adds	r3, #4
 800876e:	4619      	mov	r1, r3
 8008770:	4610      	mov	r0, r2
 8008772:	f001 f8c1 	bl	80098f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2201      	movs	r2, #1
 800877a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2201      	movs	r2, #1
 8008782:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2201      	movs	r2, #1
 800878a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2201      	movs	r2, #1
 8008792:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2201      	movs	r2, #1
 800879a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2201      	movs	r2, #1
 80087a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2201      	movs	r2, #1
 80087aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2201      	movs	r2, #1
 80087b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2201      	movs	r2, #1
 80087ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2201      	movs	r2, #1
 80087c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80087c6:	2300      	movs	r3, #0
}
 80087c8:	4618      	mov	r0, r3
 80087ca:	3708      	adds	r7, #8
 80087cc:	46bd      	mov	sp, r7
 80087ce:	bd80      	pop	{r7, pc}
 80087d0:	080042c5 	.word	0x080042c5

080087d4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80087d4:	b480      	push	{r7}
 80087d6:	b085      	sub	sp, #20
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087e2:	b2db      	uxtb	r3, r3
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d001      	beq.n	80087ec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80087e8:	2301      	movs	r3, #1
 80087ea:	e03c      	b.n	8008866 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2202      	movs	r2, #2
 80087f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	4a1e      	ldr	r2, [pc, #120]	; (8008874 <HAL_TIM_Base_Start+0xa0>)
 80087fa:	4293      	cmp	r3, r2
 80087fc:	d018      	beq.n	8008830 <HAL_TIM_Base_Start+0x5c>
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008806:	d013      	beq.n	8008830 <HAL_TIM_Base_Start+0x5c>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4a1a      	ldr	r2, [pc, #104]	; (8008878 <HAL_TIM_Base_Start+0xa4>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d00e      	beq.n	8008830 <HAL_TIM_Base_Start+0x5c>
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	4a19      	ldr	r2, [pc, #100]	; (800887c <HAL_TIM_Base_Start+0xa8>)
 8008818:	4293      	cmp	r3, r2
 800881a:	d009      	beq.n	8008830 <HAL_TIM_Base_Start+0x5c>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	4a17      	ldr	r2, [pc, #92]	; (8008880 <HAL_TIM_Base_Start+0xac>)
 8008822:	4293      	cmp	r3, r2
 8008824:	d004      	beq.n	8008830 <HAL_TIM_Base_Start+0x5c>
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	4a16      	ldr	r2, [pc, #88]	; (8008884 <HAL_TIM_Base_Start+0xb0>)
 800882c:	4293      	cmp	r3, r2
 800882e:	d111      	bne.n	8008854 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	689b      	ldr	r3, [r3, #8]
 8008836:	f003 0307 	and.w	r3, r3, #7
 800883a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2b06      	cmp	r3, #6
 8008840:	d010      	beq.n	8008864 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	681a      	ldr	r2, [r3, #0]
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	f042 0201 	orr.w	r2, r2, #1
 8008850:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008852:	e007      	b.n	8008864 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	681a      	ldr	r2, [r3, #0]
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f042 0201 	orr.w	r2, r2, #1
 8008862:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008864:	2300      	movs	r3, #0
}
 8008866:	4618      	mov	r0, r3
 8008868:	3714      	adds	r7, #20
 800886a:	46bd      	mov	sp, r7
 800886c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008870:	4770      	bx	lr
 8008872:	bf00      	nop
 8008874:	40010000 	.word	0x40010000
 8008878:	40000400 	.word	0x40000400
 800887c:	40000800 	.word	0x40000800
 8008880:	40000c00 	.word	0x40000c00
 8008884:	40014000 	.word	0x40014000

08008888 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008888:	b480      	push	{r7}
 800888a:	b085      	sub	sp, #20
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008896:	b2db      	uxtb	r3, r3
 8008898:	2b01      	cmp	r3, #1
 800889a:	d001      	beq.n	80088a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800889c:	2301      	movs	r3, #1
 800889e:	e044      	b.n	800892a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2202      	movs	r2, #2
 80088a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	68da      	ldr	r2, [r3, #12]
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f042 0201 	orr.w	r2, r2, #1
 80088b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a1e      	ldr	r2, [pc, #120]	; (8008938 <HAL_TIM_Base_Start_IT+0xb0>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d018      	beq.n	80088f4 <HAL_TIM_Base_Start_IT+0x6c>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088ca:	d013      	beq.n	80088f4 <HAL_TIM_Base_Start_IT+0x6c>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a1a      	ldr	r2, [pc, #104]	; (800893c <HAL_TIM_Base_Start_IT+0xb4>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d00e      	beq.n	80088f4 <HAL_TIM_Base_Start_IT+0x6c>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	4a19      	ldr	r2, [pc, #100]	; (8008940 <HAL_TIM_Base_Start_IT+0xb8>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d009      	beq.n	80088f4 <HAL_TIM_Base_Start_IT+0x6c>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a17      	ldr	r2, [pc, #92]	; (8008944 <HAL_TIM_Base_Start_IT+0xbc>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d004      	beq.n	80088f4 <HAL_TIM_Base_Start_IT+0x6c>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a16      	ldr	r2, [pc, #88]	; (8008948 <HAL_TIM_Base_Start_IT+0xc0>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d111      	bne.n	8008918 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	689b      	ldr	r3, [r3, #8]
 80088fa:	f003 0307 	and.w	r3, r3, #7
 80088fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	2b06      	cmp	r3, #6
 8008904:	d010      	beq.n	8008928 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	681a      	ldr	r2, [r3, #0]
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f042 0201 	orr.w	r2, r2, #1
 8008914:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008916:	e007      	b.n	8008928 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	681a      	ldr	r2, [r3, #0]
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f042 0201 	orr.w	r2, r2, #1
 8008926:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008928:	2300      	movs	r3, #0
}
 800892a:	4618      	mov	r0, r3
 800892c:	3714      	adds	r7, #20
 800892e:	46bd      	mov	sp, r7
 8008930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008934:	4770      	bx	lr
 8008936:	bf00      	nop
 8008938:	40010000 	.word	0x40010000
 800893c:	40000400 	.word	0x40000400
 8008940:	40000800 	.word	0x40000800
 8008944:	40000c00 	.word	0x40000c00
 8008948:	40014000 	.word	0x40014000

0800894c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b082      	sub	sp, #8
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d101      	bne.n	800895e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800895a:	2301      	movs	r3, #1
 800895c:	e04c      	b.n	80089f8 <HAL_TIM_OC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008964:	b2db      	uxtb	r3, r3
 8008966:	2b00      	cmp	r3, #0
 8008968:	d111      	bne.n	800898e <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2200      	movs	r2, #0
 800896e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f001 fa8c 	bl	8009e90 <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800897c:	2b00      	cmp	r3, #0
 800897e:	d102      	bne.n	8008986 <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	4a1f      	ldr	r2, [pc, #124]	; (8008a00 <HAL_TIM_OC_Init+0xb4>)
 8008984:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2202      	movs	r2, #2
 8008992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681a      	ldr	r2, [r3, #0]
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	3304      	adds	r3, #4
 800899e:	4619      	mov	r1, r3
 80089a0:	4610      	mov	r0, r2
 80089a2:	f000 ffa9 	bl	80098f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2201      	movs	r2, #1
 80089aa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2201      	movs	r2, #1
 80089b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2201      	movs	r2, #1
 80089ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2201      	movs	r2, #1
 80089c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2201      	movs	r2, #1
 80089ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2201      	movs	r2, #1
 80089d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2201      	movs	r2, #1
 80089da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2201      	movs	r2, #1
 80089e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2201      	movs	r2, #1
 80089ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2201      	movs	r2, #1
 80089f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80089f6:	2300      	movs	r3, #0
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	3708      	adds	r7, #8
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bd80      	pop	{r7, pc}
 8008a00:	08008a05 	.word	0x08008a05

08008a04 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b083      	sub	sp, #12
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8008a0c:	bf00      	nop
 8008a0e:	370c      	adds	r7, #12
 8008a10:	46bd      	mov	sp, r7
 8008a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a16:	4770      	bx	lr

08008a18 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b082      	sub	sp, #8
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d101      	bne.n	8008a2a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008a26:	2301      	movs	r3, #1
 8008a28:	e04c      	b.n	8008ac4 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d111      	bne.n	8008a5a <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f001 fa26 	bl	8009e90 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d102      	bne.n	8008a52 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	4a1f      	ldr	r2, [pc, #124]	; (8008acc <HAL_TIM_PWM_Init+0xb4>)
 8008a50:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a56:	6878      	ldr	r0, [r7, #4]
 8008a58:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2202      	movs	r2, #2
 8008a5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681a      	ldr	r2, [r3, #0]
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	3304      	adds	r3, #4
 8008a6a:	4619      	mov	r1, r3
 8008a6c:	4610      	mov	r0, r2
 8008a6e:	f000 ff43 	bl	80098f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2201      	movs	r2, #1
 8008a76:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2201      	movs	r2, #1
 8008a7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2201      	movs	r2, #1
 8008a86:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2201      	movs	r2, #1
 8008a8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2201      	movs	r2, #1
 8008a96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2201      	movs	r2, #1
 8008aa6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2201      	movs	r2, #1
 8008aae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2201      	movs	r2, #1
 8008ab6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2201      	movs	r2, #1
 8008abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008ac2:	2300      	movs	r3, #0
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	3708      	adds	r7, #8
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bd80      	pop	{r7, pc}
 8008acc:	08008ad1 	.word	0x08008ad1

08008ad0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b083      	sub	sp, #12
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008ad8:	bf00      	nop
 8008ada:	370c      	adds	r7, #12
 8008adc:	46bd      	mov	sp, r7
 8008ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae2:	4770      	bx	lr

08008ae4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b084      	sub	sp, #16
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
 8008aec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d109      	bne.n	8008b08 <HAL_TIM_PWM_Start+0x24>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008afa:	b2db      	uxtb	r3, r3
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	bf14      	ite	ne
 8008b00:	2301      	movne	r3, #1
 8008b02:	2300      	moveq	r3, #0
 8008b04:	b2db      	uxtb	r3, r3
 8008b06:	e022      	b.n	8008b4e <HAL_TIM_PWM_Start+0x6a>
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	2b04      	cmp	r3, #4
 8008b0c:	d109      	bne.n	8008b22 <HAL_TIM_PWM_Start+0x3e>
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	2b01      	cmp	r3, #1
 8008b18:	bf14      	ite	ne
 8008b1a:	2301      	movne	r3, #1
 8008b1c:	2300      	moveq	r3, #0
 8008b1e:	b2db      	uxtb	r3, r3
 8008b20:	e015      	b.n	8008b4e <HAL_TIM_PWM_Start+0x6a>
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	2b08      	cmp	r3, #8
 8008b26:	d109      	bne.n	8008b3c <HAL_TIM_PWM_Start+0x58>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008b2e:	b2db      	uxtb	r3, r3
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	bf14      	ite	ne
 8008b34:	2301      	movne	r3, #1
 8008b36:	2300      	moveq	r3, #0
 8008b38:	b2db      	uxtb	r3, r3
 8008b3a:	e008      	b.n	8008b4e <HAL_TIM_PWM_Start+0x6a>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b42:	b2db      	uxtb	r3, r3
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	bf14      	ite	ne
 8008b48:	2301      	movne	r3, #1
 8008b4a:	2300      	moveq	r3, #0
 8008b4c:	b2db      	uxtb	r3, r3
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d001      	beq.n	8008b56 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008b52:	2301      	movs	r3, #1
 8008b54:	e068      	b.n	8008c28 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d104      	bne.n	8008b66 <HAL_TIM_PWM_Start+0x82>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2202      	movs	r2, #2
 8008b60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008b64:	e013      	b.n	8008b8e <HAL_TIM_PWM_Start+0xaa>
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	2b04      	cmp	r3, #4
 8008b6a:	d104      	bne.n	8008b76 <HAL_TIM_PWM_Start+0x92>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2202      	movs	r2, #2
 8008b70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008b74:	e00b      	b.n	8008b8e <HAL_TIM_PWM_Start+0xaa>
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	2b08      	cmp	r3, #8
 8008b7a:	d104      	bne.n	8008b86 <HAL_TIM_PWM_Start+0xa2>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2202      	movs	r2, #2
 8008b80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008b84:	e003      	b.n	8008b8e <HAL_TIM_PWM_Start+0xaa>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2202      	movs	r2, #2
 8008b8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	2201      	movs	r2, #1
 8008b94:	6839      	ldr	r1, [r7, #0]
 8008b96:	4618      	mov	r0, r3
 8008b98:	f001 f954 	bl	8009e44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	4a23      	ldr	r2, [pc, #140]	; (8008c30 <HAL_TIM_PWM_Start+0x14c>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d107      	bne.n	8008bb6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008bb4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	4a1d      	ldr	r2, [pc, #116]	; (8008c30 <HAL_TIM_PWM_Start+0x14c>)
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d018      	beq.n	8008bf2 <HAL_TIM_PWM_Start+0x10e>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bc8:	d013      	beq.n	8008bf2 <HAL_TIM_PWM_Start+0x10e>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	4a19      	ldr	r2, [pc, #100]	; (8008c34 <HAL_TIM_PWM_Start+0x150>)
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d00e      	beq.n	8008bf2 <HAL_TIM_PWM_Start+0x10e>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4a17      	ldr	r2, [pc, #92]	; (8008c38 <HAL_TIM_PWM_Start+0x154>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d009      	beq.n	8008bf2 <HAL_TIM_PWM_Start+0x10e>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	4a16      	ldr	r2, [pc, #88]	; (8008c3c <HAL_TIM_PWM_Start+0x158>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d004      	beq.n	8008bf2 <HAL_TIM_PWM_Start+0x10e>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4a14      	ldr	r2, [pc, #80]	; (8008c40 <HAL_TIM_PWM_Start+0x15c>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d111      	bne.n	8008c16 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	689b      	ldr	r3, [r3, #8]
 8008bf8:	f003 0307 	and.w	r3, r3, #7
 8008bfc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2b06      	cmp	r3, #6
 8008c02:	d010      	beq.n	8008c26 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	681a      	ldr	r2, [r3, #0]
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f042 0201 	orr.w	r2, r2, #1
 8008c12:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c14:	e007      	b.n	8008c26 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	681a      	ldr	r2, [r3, #0]
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f042 0201 	orr.w	r2, r2, #1
 8008c24:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008c26:	2300      	movs	r3, #0
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	3710      	adds	r7, #16
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	bd80      	pop	{r7, pc}
 8008c30:	40010000 	.word	0x40010000
 8008c34:	40000400 	.word	0x40000400
 8008c38:	40000800 	.word	0x40000800
 8008c3c:	40000c00 	.word	0x40000c00
 8008c40:	40014000 	.word	0x40014000

08008c44 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b084      	sub	sp, #16
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
 8008c4c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008c54:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008c5c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008c64:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008c6c:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008c6e:	7bfb      	ldrb	r3, [r7, #15]
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	d108      	bne.n	8008c86 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008c74:	7bbb      	ldrb	r3, [r7, #14]
 8008c76:	2b01      	cmp	r3, #1
 8008c78:	d105      	bne.n	8008c86 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008c7a:	7b7b      	ldrb	r3, [r7, #13]
 8008c7c:	2b01      	cmp	r3, #1
 8008c7e:	d102      	bne.n	8008c86 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008c80:	7b3b      	ldrb	r3, [r7, #12]
 8008c82:	2b01      	cmp	r3, #1
 8008c84:	d001      	beq.n	8008c8a <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8008c86:	2301      	movs	r3, #1
 8008c88:	e03b      	b.n	8008d02 <HAL_TIM_OnePulse_Start_IT+0xbe>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2202      	movs	r2, #2
 8008c8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2202      	movs	r2, #2
 8008c96:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2202      	movs	r2, #2
 8008c9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2202      	movs	r2, #2
 8008ca6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	68da      	ldr	r2, [r3, #12]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f042 0202 	orr.w	r2, r2, #2
 8008cb8:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	68da      	ldr	r2, [r3, #12]
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f042 0204 	orr.w	r2, r2, #4
 8008cc8:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	2201      	movs	r2, #1
 8008cd0:	2100      	movs	r1, #0
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	f001 f8b6 	bl	8009e44 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	2201      	movs	r2, #1
 8008cde:	2104      	movs	r1, #4
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	f001 f8af 	bl	8009e44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a08      	ldr	r2, [pc, #32]	; (8008d0c <HAL_TIM_OnePulse_Start_IT+0xc8>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d107      	bne.n	8008d00 <HAL_TIM_OnePulse_Start_IT+0xbc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008cfe:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8008d00:	2300      	movs	r3, #0
}
 8008d02:	4618      	mov	r0, r3
 8008d04:	3710      	adds	r7, #16
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}
 8008d0a:	bf00      	nop
 8008d0c:	40010000 	.word	0x40010000

08008d10 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b086      	sub	sp, #24
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
 8008d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d101      	bne.n	8008d24 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008d20:	2301      	movs	r3, #1
 8008d22:	e0a2      	b.n	8008e6a <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d2a:	b2db      	uxtb	r3, r3
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d111      	bne.n	8008d54 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2200      	movs	r2, #0
 8008d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008d38:	6878      	ldr	r0, [r7, #4]
 8008d3a:	f001 f8a9 	bl	8009e90 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d102      	bne.n	8008d4c <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	4a4a      	ldr	r2, [pc, #296]	; (8008e74 <HAL_TIM_Encoder_Init+0x164>)
 8008d4a:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2202      	movs	r2, #2
 8008d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	689b      	ldr	r3, [r3, #8]
 8008d62:	687a      	ldr	r2, [r7, #4]
 8008d64:	6812      	ldr	r2, [r2, #0]
 8008d66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008d6a:	f023 0307 	bic.w	r3, r3, #7
 8008d6e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681a      	ldr	r2, [r3, #0]
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	3304      	adds	r3, #4
 8008d78:	4619      	mov	r1, r3
 8008d7a:	4610      	mov	r0, r2
 8008d7c:	f000 fdbc 	bl	80098f8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	699b      	ldr	r3, [r3, #24]
 8008d8e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	6a1b      	ldr	r3, [r3, #32]
 8008d96:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	697a      	ldr	r2, [r7, #20]
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008da8:	f023 0303 	bic.w	r3, r3, #3
 8008dac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	689a      	ldr	r2, [r3, #8]
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	699b      	ldr	r3, [r3, #24]
 8008db6:	021b      	lsls	r3, r3, #8
 8008db8:	4313      	orrs	r3, r2
 8008dba:	693a      	ldr	r2, [r7, #16]
 8008dbc:	4313      	orrs	r3, r2
 8008dbe:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008dc6:	f023 030c 	bic.w	r3, r3, #12
 8008dca:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008dd2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008dd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	68da      	ldr	r2, [r3, #12]
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	69db      	ldr	r3, [r3, #28]
 8008de0:	021b      	lsls	r3, r3, #8
 8008de2:	4313      	orrs	r3, r2
 8008de4:	693a      	ldr	r2, [r7, #16]
 8008de6:	4313      	orrs	r3, r2
 8008de8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	691b      	ldr	r3, [r3, #16]
 8008dee:	011a      	lsls	r2, r3, #4
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	6a1b      	ldr	r3, [r3, #32]
 8008df4:	031b      	lsls	r3, r3, #12
 8008df6:	4313      	orrs	r3, r2
 8008df8:	693a      	ldr	r2, [r7, #16]
 8008dfa:	4313      	orrs	r3, r2
 8008dfc:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008e04:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008e0c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	685a      	ldr	r2, [r3, #4]
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	695b      	ldr	r3, [r3, #20]
 8008e16:	011b      	lsls	r3, r3, #4
 8008e18:	4313      	orrs	r3, r2
 8008e1a:	68fa      	ldr	r2, [r7, #12]
 8008e1c:	4313      	orrs	r3, r2
 8008e1e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	697a      	ldr	r2, [r7, #20]
 8008e26:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	693a      	ldr	r2, [r7, #16]
 8008e2e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	68fa      	ldr	r2, [r7, #12]
 8008e36:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2201      	movs	r2, #1
 8008e3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2201      	movs	r2, #1
 8008e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2201      	movs	r2, #1
 8008e54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2201      	movs	r2, #1
 8008e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008e68:	2300      	movs	r3, #0
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	3718      	adds	r7, #24
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bd80      	pop	{r7, pc}
 8008e72:	bf00      	nop
 8008e74:	0800438d 	.word	0x0800438d

08008e78 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b084      	sub	sp, #16
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
 8008e80:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e88:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008e90:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008e98:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008ea0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d110      	bne.n	8008eca <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ea8:	7bfb      	ldrb	r3, [r7, #15]
 8008eaa:	2b01      	cmp	r3, #1
 8008eac:	d102      	bne.n	8008eb4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008eae:	7b7b      	ldrb	r3, [r7, #13]
 8008eb0:	2b01      	cmp	r3, #1
 8008eb2:	d001      	beq.n	8008eb8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	e069      	b.n	8008f8c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2202      	movs	r2, #2
 8008ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2202      	movs	r2, #2
 8008ec4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008ec8:	e031      	b.n	8008f2e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	2b04      	cmp	r3, #4
 8008ece:	d110      	bne.n	8008ef2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ed0:	7bbb      	ldrb	r3, [r7, #14]
 8008ed2:	2b01      	cmp	r3, #1
 8008ed4:	d102      	bne.n	8008edc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008ed6:	7b3b      	ldrb	r3, [r7, #12]
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	d001      	beq.n	8008ee0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008edc:	2301      	movs	r3, #1
 8008ede:	e055      	b.n	8008f8c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2202      	movs	r2, #2
 8008ee4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2202      	movs	r2, #2
 8008eec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008ef0:	e01d      	b.n	8008f2e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ef2:	7bfb      	ldrb	r3, [r7, #15]
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	d108      	bne.n	8008f0a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ef8:	7bbb      	ldrb	r3, [r7, #14]
 8008efa:	2b01      	cmp	r3, #1
 8008efc:	d105      	bne.n	8008f0a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008efe:	7b7b      	ldrb	r3, [r7, #13]
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d102      	bne.n	8008f0a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008f04:	7b3b      	ldrb	r3, [r7, #12]
 8008f06:	2b01      	cmp	r3, #1
 8008f08:	d001      	beq.n	8008f0e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	e03e      	b.n	8008f8c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2202      	movs	r2, #2
 8008f12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2202      	movs	r2, #2
 8008f1a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2202      	movs	r2, #2
 8008f22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2202      	movs	r2, #2
 8008f2a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d003      	beq.n	8008f3c <HAL_TIM_Encoder_Start+0xc4>
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	2b04      	cmp	r3, #4
 8008f38:	d008      	beq.n	8008f4c <HAL_TIM_Encoder_Start+0xd4>
 8008f3a:	e00f      	b.n	8008f5c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	2201      	movs	r2, #1
 8008f42:	2100      	movs	r1, #0
 8008f44:	4618      	mov	r0, r3
 8008f46:	f000 ff7d 	bl	8009e44 <TIM_CCxChannelCmd>
      break;
 8008f4a:	e016      	b.n	8008f7a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	2201      	movs	r2, #1
 8008f52:	2104      	movs	r1, #4
 8008f54:	4618      	mov	r0, r3
 8008f56:	f000 ff75 	bl	8009e44 <TIM_CCxChannelCmd>
      break;
 8008f5a:	e00e      	b.n	8008f7a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	2201      	movs	r2, #1
 8008f62:	2100      	movs	r1, #0
 8008f64:	4618      	mov	r0, r3
 8008f66:	f000 ff6d 	bl	8009e44 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	2201      	movs	r2, #1
 8008f70:	2104      	movs	r1, #4
 8008f72:	4618      	mov	r0, r3
 8008f74:	f000 ff66 	bl	8009e44 <TIM_CCxChannelCmd>
      break;
 8008f78:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	681a      	ldr	r2, [r3, #0]
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f042 0201 	orr.w	r2, r2, #1
 8008f88:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008f8a:	2300      	movs	r3, #0
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3710      	adds	r7, #16
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}

08008f94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b082      	sub	sp, #8
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	691b      	ldr	r3, [r3, #16]
 8008fa2:	f003 0302 	and.w	r3, r3, #2
 8008fa6:	2b02      	cmp	r3, #2
 8008fa8:	d128      	bne.n	8008ffc <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	68db      	ldr	r3, [r3, #12]
 8008fb0:	f003 0302 	and.w	r3, r3, #2
 8008fb4:	2b02      	cmp	r3, #2
 8008fb6:	d121      	bne.n	8008ffc <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f06f 0202 	mvn.w	r2, #2
 8008fc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2201      	movs	r2, #1
 8008fc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	699b      	ldr	r3, [r3, #24]
 8008fce:	f003 0303 	and.w	r3, r3, #3
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d005      	beq.n	8008fe2 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008fdc:	6878      	ldr	r0, [r7, #4]
 8008fde:	4798      	blx	r3
 8008fe0:	e009      	b.n	8008ff6 <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	691b      	ldr	r3, [r3, #16]
 8009002:	f003 0304 	and.w	r3, r3, #4
 8009006:	2b04      	cmp	r3, #4
 8009008:	d128      	bne.n	800905c <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	68db      	ldr	r3, [r3, #12]
 8009010:	f003 0304 	and.w	r3, r3, #4
 8009014:	2b04      	cmp	r3, #4
 8009016:	d121      	bne.n	800905c <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f06f 0204 	mvn.w	r2, #4
 8009020:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2202      	movs	r2, #2
 8009026:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	699b      	ldr	r3, [r3, #24]
 800902e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009032:	2b00      	cmp	r3, #0
 8009034:	d005      	beq.n	8009042 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	4798      	blx	r3
 8009040:	e009      	b.n	8009056 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2200      	movs	r2, #0
 800905a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	691b      	ldr	r3, [r3, #16]
 8009062:	f003 0308 	and.w	r3, r3, #8
 8009066:	2b08      	cmp	r3, #8
 8009068:	d128      	bne.n	80090bc <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	68db      	ldr	r3, [r3, #12]
 8009070:	f003 0308 	and.w	r3, r3, #8
 8009074:	2b08      	cmp	r3, #8
 8009076:	d121      	bne.n	80090bc <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f06f 0208 	mvn.w	r2, #8
 8009080:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2204      	movs	r2, #4
 8009086:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	69db      	ldr	r3, [r3, #28]
 800908e:	f003 0303 	and.w	r3, r3, #3
 8009092:	2b00      	cmp	r3, #0
 8009094:	d005      	beq.n	80090a2 <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800909c:	6878      	ldr	r0, [r7, #4]
 800909e:	4798      	blx	r3
 80090a0:	e009      	b.n	80090b6 <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80090a8:	6878      	ldr	r0, [r7, #4]
 80090aa:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2200      	movs	r2, #0
 80090ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	691b      	ldr	r3, [r3, #16]
 80090c2:	f003 0310 	and.w	r3, r3, #16
 80090c6:	2b10      	cmp	r3, #16
 80090c8:	d128      	bne.n	800911c <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	68db      	ldr	r3, [r3, #12]
 80090d0:	f003 0310 	and.w	r3, r3, #16
 80090d4:	2b10      	cmp	r3, #16
 80090d6:	d121      	bne.n	800911c <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f06f 0210 	mvn.w	r2, #16
 80090e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2208      	movs	r2, #8
 80090e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	69db      	ldr	r3, [r3, #28]
 80090ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d005      	beq.n	8009102 <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	4798      	blx	r3
 8009100:	e009      	b.n	8009116 <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009112:	6878      	ldr	r0, [r7, #4]
 8009114:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2200      	movs	r2, #0
 800911a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	691b      	ldr	r3, [r3, #16]
 8009122:	f003 0301 	and.w	r3, r3, #1
 8009126:	2b01      	cmp	r3, #1
 8009128:	d110      	bne.n	800914c <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	68db      	ldr	r3, [r3, #12]
 8009130:	f003 0301 	and.w	r3, r3, #1
 8009134:	2b01      	cmp	r3, #1
 8009136:	d109      	bne.n	800914c <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f06f 0201 	mvn.w	r2, #1
 8009140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	691b      	ldr	r3, [r3, #16]
 8009152:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009156:	2b80      	cmp	r3, #128	; 0x80
 8009158:	d110      	bne.n	800917c <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	68db      	ldr	r3, [r3, #12]
 8009160:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009164:	2b80      	cmp	r3, #128	; 0x80
 8009166:	d109      	bne.n	800917c <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009170:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	691b      	ldr	r3, [r3, #16]
 8009182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009186:	2b40      	cmp	r3, #64	; 0x40
 8009188:	d110      	bne.n	80091ac <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	68db      	ldr	r3, [r3, #12]
 8009190:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009194:	2b40      	cmp	r3, #64	; 0x40
 8009196:	d109      	bne.n	80091ac <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80091a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091a8:	6878      	ldr	r0, [r7, #4]
 80091aa:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	691b      	ldr	r3, [r3, #16]
 80091b2:	f003 0320 	and.w	r3, r3, #32
 80091b6:	2b20      	cmp	r3, #32
 80091b8:	d110      	bne.n	80091dc <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	68db      	ldr	r3, [r3, #12]
 80091c0:	f003 0320 	and.w	r3, r3, #32
 80091c4:	2b20      	cmp	r3, #32
 80091c6:	d109      	bne.n	80091dc <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f06f 0220 	mvn.w	r2, #32
 80091d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80091dc:	bf00      	nop
 80091de:	3708      	adds	r7, #8
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}

080091e4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b086      	sub	sp, #24
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	60f8      	str	r0, [r7, #12]
 80091ec:	60b9      	str	r1, [r7, #8]
 80091ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80091f0:	2300      	movs	r3, #0
 80091f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091fa:	2b01      	cmp	r3, #1
 80091fc:	d101      	bne.n	8009202 <HAL_TIM_OC_ConfigChannel+0x1e>
 80091fe:	2302      	movs	r3, #2
 8009200:	e048      	b.n	8009294 <HAL_TIM_OC_ConfigChannel+0xb0>
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2201      	movs	r2, #1
 8009206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	2b0c      	cmp	r3, #12
 800920e:	d839      	bhi.n	8009284 <HAL_TIM_OC_ConfigChannel+0xa0>
 8009210:	a201      	add	r2, pc, #4	; (adr r2, 8009218 <HAL_TIM_OC_ConfigChannel+0x34>)
 8009212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009216:	bf00      	nop
 8009218:	0800924d 	.word	0x0800924d
 800921c:	08009285 	.word	0x08009285
 8009220:	08009285 	.word	0x08009285
 8009224:	08009285 	.word	0x08009285
 8009228:	0800925b 	.word	0x0800925b
 800922c:	08009285 	.word	0x08009285
 8009230:	08009285 	.word	0x08009285
 8009234:	08009285 	.word	0x08009285
 8009238:	08009269 	.word	0x08009269
 800923c:	08009285 	.word	0x08009285
 8009240:	08009285 	.word	0x08009285
 8009244:	08009285 	.word	0x08009285
 8009248:	08009277 	.word	0x08009277
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	68b9      	ldr	r1, [r7, #8]
 8009252:	4618      	mov	r0, r3
 8009254:	f000 fbd0 	bl	80099f8 <TIM_OC1_SetConfig>
      break;
 8009258:	e017      	b.n	800928a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	68b9      	ldr	r1, [r7, #8]
 8009260:	4618      	mov	r0, r3
 8009262:	f000 fc2f 	bl	8009ac4 <TIM_OC2_SetConfig>
      break;
 8009266:	e010      	b.n	800928a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	68b9      	ldr	r1, [r7, #8]
 800926e:	4618      	mov	r0, r3
 8009270:	f000 fc94 	bl	8009b9c <TIM_OC3_SetConfig>
      break;
 8009274:	e009      	b.n	800928a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	68b9      	ldr	r1, [r7, #8]
 800927c:	4618      	mov	r0, r3
 800927e:	f000 fcf7 	bl	8009c70 <TIM_OC4_SetConfig>
      break;
 8009282:	e002      	b.n	800928a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8009284:	2301      	movs	r3, #1
 8009286:	75fb      	strb	r3, [r7, #23]
      break;
 8009288:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	2200      	movs	r2, #0
 800928e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009292:	7dfb      	ldrb	r3, [r7, #23]
}
 8009294:	4618      	mov	r0, r3
 8009296:	3718      	adds	r7, #24
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}

0800929c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b086      	sub	sp, #24
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	60f8      	str	r0, [r7, #12]
 80092a4:	60b9      	str	r1, [r7, #8]
 80092a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80092a8:	2300      	movs	r3, #0
 80092aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092b2:	2b01      	cmp	r3, #1
 80092b4:	d101      	bne.n	80092ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80092b6:	2302      	movs	r3, #2
 80092b8:	e0ae      	b.n	8009418 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	2201      	movs	r2, #1
 80092be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2b0c      	cmp	r3, #12
 80092c6:	f200 809f 	bhi.w	8009408 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80092ca:	a201      	add	r2, pc, #4	; (adr r2, 80092d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80092cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092d0:	08009305 	.word	0x08009305
 80092d4:	08009409 	.word	0x08009409
 80092d8:	08009409 	.word	0x08009409
 80092dc:	08009409 	.word	0x08009409
 80092e0:	08009345 	.word	0x08009345
 80092e4:	08009409 	.word	0x08009409
 80092e8:	08009409 	.word	0x08009409
 80092ec:	08009409 	.word	0x08009409
 80092f0:	08009387 	.word	0x08009387
 80092f4:	08009409 	.word	0x08009409
 80092f8:	08009409 	.word	0x08009409
 80092fc:	08009409 	.word	0x08009409
 8009300:	080093c7 	.word	0x080093c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	68b9      	ldr	r1, [r7, #8]
 800930a:	4618      	mov	r0, r3
 800930c:	f000 fb74 	bl	80099f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	699a      	ldr	r2, [r3, #24]
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	f042 0208 	orr.w	r2, r2, #8
 800931e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	699a      	ldr	r2, [r3, #24]
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f022 0204 	bic.w	r2, r2, #4
 800932e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	6999      	ldr	r1, [r3, #24]
 8009336:	68bb      	ldr	r3, [r7, #8]
 8009338:	691a      	ldr	r2, [r3, #16]
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	430a      	orrs	r2, r1
 8009340:	619a      	str	r2, [r3, #24]
      break;
 8009342:	e064      	b.n	800940e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	68b9      	ldr	r1, [r7, #8]
 800934a:	4618      	mov	r0, r3
 800934c:	f000 fbba 	bl	8009ac4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	699a      	ldr	r2, [r3, #24]
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800935e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	699a      	ldr	r2, [r3, #24]
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800936e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	6999      	ldr	r1, [r3, #24]
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	691b      	ldr	r3, [r3, #16]
 800937a:	021a      	lsls	r2, r3, #8
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	430a      	orrs	r2, r1
 8009382:	619a      	str	r2, [r3, #24]
      break;
 8009384:	e043      	b.n	800940e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	68b9      	ldr	r1, [r7, #8]
 800938c:	4618      	mov	r0, r3
 800938e:	f000 fc05 	bl	8009b9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	69da      	ldr	r2, [r3, #28]
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	f042 0208 	orr.w	r2, r2, #8
 80093a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	69da      	ldr	r2, [r3, #28]
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f022 0204 	bic.w	r2, r2, #4
 80093b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	69d9      	ldr	r1, [r3, #28]
 80093b8:	68bb      	ldr	r3, [r7, #8]
 80093ba:	691a      	ldr	r2, [r3, #16]
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	430a      	orrs	r2, r1
 80093c2:	61da      	str	r2, [r3, #28]
      break;
 80093c4:	e023      	b.n	800940e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	68b9      	ldr	r1, [r7, #8]
 80093cc:	4618      	mov	r0, r3
 80093ce:	f000 fc4f 	bl	8009c70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	69da      	ldr	r2, [r3, #28]
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80093e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	69da      	ldr	r2, [r3, #28]
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80093f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	69d9      	ldr	r1, [r3, #28]
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	691b      	ldr	r3, [r3, #16]
 80093fc:	021a      	lsls	r2, r3, #8
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	430a      	orrs	r2, r1
 8009404:	61da      	str	r2, [r3, #28]
      break;
 8009406:	e002      	b.n	800940e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009408:	2301      	movs	r3, #1
 800940a:	75fb      	strb	r3, [r7, #23]
      break;
 800940c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	2200      	movs	r2, #0
 8009412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009416:	7dfb      	ldrb	r3, [r7, #23]
}
 8009418:	4618      	mov	r0, r3
 800941a:	3718      	adds	r7, #24
 800941c:	46bd      	mov	sp, r7
 800941e:	bd80      	pop	{r7, pc}

08009420 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b084      	sub	sp, #16
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800942a:	2300      	movs	r3, #0
 800942c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009434:	2b01      	cmp	r3, #1
 8009436:	d101      	bne.n	800943c <HAL_TIM_ConfigClockSource+0x1c>
 8009438:	2302      	movs	r3, #2
 800943a:	e0b4      	b.n	80095a6 <HAL_TIM_ConfigClockSource+0x186>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2201      	movs	r2, #1
 8009440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2202      	movs	r2, #2
 8009448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	689b      	ldr	r3, [r3, #8]
 8009452:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800945a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009462:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	68ba      	ldr	r2, [r7, #8]
 800946a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009474:	d03e      	beq.n	80094f4 <HAL_TIM_ConfigClockSource+0xd4>
 8009476:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800947a:	f200 8087 	bhi.w	800958c <HAL_TIM_ConfigClockSource+0x16c>
 800947e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009482:	f000 8086 	beq.w	8009592 <HAL_TIM_ConfigClockSource+0x172>
 8009486:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800948a:	d87f      	bhi.n	800958c <HAL_TIM_ConfigClockSource+0x16c>
 800948c:	2b70      	cmp	r3, #112	; 0x70
 800948e:	d01a      	beq.n	80094c6 <HAL_TIM_ConfigClockSource+0xa6>
 8009490:	2b70      	cmp	r3, #112	; 0x70
 8009492:	d87b      	bhi.n	800958c <HAL_TIM_ConfigClockSource+0x16c>
 8009494:	2b60      	cmp	r3, #96	; 0x60
 8009496:	d050      	beq.n	800953a <HAL_TIM_ConfigClockSource+0x11a>
 8009498:	2b60      	cmp	r3, #96	; 0x60
 800949a:	d877      	bhi.n	800958c <HAL_TIM_ConfigClockSource+0x16c>
 800949c:	2b50      	cmp	r3, #80	; 0x50
 800949e:	d03c      	beq.n	800951a <HAL_TIM_ConfigClockSource+0xfa>
 80094a0:	2b50      	cmp	r3, #80	; 0x50
 80094a2:	d873      	bhi.n	800958c <HAL_TIM_ConfigClockSource+0x16c>
 80094a4:	2b40      	cmp	r3, #64	; 0x40
 80094a6:	d058      	beq.n	800955a <HAL_TIM_ConfigClockSource+0x13a>
 80094a8:	2b40      	cmp	r3, #64	; 0x40
 80094aa:	d86f      	bhi.n	800958c <HAL_TIM_ConfigClockSource+0x16c>
 80094ac:	2b30      	cmp	r3, #48	; 0x30
 80094ae:	d064      	beq.n	800957a <HAL_TIM_ConfigClockSource+0x15a>
 80094b0:	2b30      	cmp	r3, #48	; 0x30
 80094b2:	d86b      	bhi.n	800958c <HAL_TIM_ConfigClockSource+0x16c>
 80094b4:	2b20      	cmp	r3, #32
 80094b6:	d060      	beq.n	800957a <HAL_TIM_ConfigClockSource+0x15a>
 80094b8:	2b20      	cmp	r3, #32
 80094ba:	d867      	bhi.n	800958c <HAL_TIM_ConfigClockSource+0x16c>
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d05c      	beq.n	800957a <HAL_TIM_ConfigClockSource+0x15a>
 80094c0:	2b10      	cmp	r3, #16
 80094c2:	d05a      	beq.n	800957a <HAL_TIM_ConfigClockSource+0x15a>
 80094c4:	e062      	b.n	800958c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6818      	ldr	r0, [r3, #0]
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	6899      	ldr	r1, [r3, #8]
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	685a      	ldr	r2, [r3, #4]
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	68db      	ldr	r3, [r3, #12]
 80094d6:	f000 fc95 	bl	8009e04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	689b      	ldr	r3, [r3, #8]
 80094e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80094e2:	68bb      	ldr	r3, [r7, #8]
 80094e4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80094e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	68ba      	ldr	r2, [r7, #8]
 80094f0:	609a      	str	r2, [r3, #8]
      break;
 80094f2:	e04f      	b.n	8009594 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6818      	ldr	r0, [r3, #0]
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	6899      	ldr	r1, [r3, #8]
 80094fc:	683b      	ldr	r3, [r7, #0]
 80094fe:	685a      	ldr	r2, [r3, #4]
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	68db      	ldr	r3, [r3, #12]
 8009504:	f000 fc7e 	bl	8009e04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	689a      	ldr	r2, [r3, #8]
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009516:	609a      	str	r2, [r3, #8]
      break;
 8009518:	e03c      	b.n	8009594 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6818      	ldr	r0, [r3, #0]
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	6859      	ldr	r1, [r3, #4]
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	68db      	ldr	r3, [r3, #12]
 8009526:	461a      	mov	r2, r3
 8009528:	f000 fbf2 	bl	8009d10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	2150      	movs	r1, #80	; 0x50
 8009532:	4618      	mov	r0, r3
 8009534:	f000 fc4b 	bl	8009dce <TIM_ITRx_SetConfig>
      break;
 8009538:	e02c      	b.n	8009594 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6818      	ldr	r0, [r3, #0]
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	6859      	ldr	r1, [r3, #4]
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	68db      	ldr	r3, [r3, #12]
 8009546:	461a      	mov	r2, r3
 8009548:	f000 fc11 	bl	8009d6e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	2160      	movs	r1, #96	; 0x60
 8009552:	4618      	mov	r0, r3
 8009554:	f000 fc3b 	bl	8009dce <TIM_ITRx_SetConfig>
      break;
 8009558:	e01c      	b.n	8009594 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	6818      	ldr	r0, [r3, #0]
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	6859      	ldr	r1, [r3, #4]
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	68db      	ldr	r3, [r3, #12]
 8009566:	461a      	mov	r2, r3
 8009568:	f000 fbd2 	bl	8009d10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	2140      	movs	r1, #64	; 0x40
 8009572:	4618      	mov	r0, r3
 8009574:	f000 fc2b 	bl	8009dce <TIM_ITRx_SetConfig>
      break;
 8009578:	e00c      	b.n	8009594 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681a      	ldr	r2, [r3, #0]
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4619      	mov	r1, r3
 8009584:	4610      	mov	r0, r2
 8009586:	f000 fc22 	bl	8009dce <TIM_ITRx_SetConfig>
      break;
 800958a:	e003      	b.n	8009594 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800958c:	2301      	movs	r3, #1
 800958e:	73fb      	strb	r3, [r7, #15]
      break;
 8009590:	e000      	b.n	8009594 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009592:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2201      	movs	r2, #1
 8009598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2200      	movs	r2, #0
 80095a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80095a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80095a6:	4618      	mov	r0, r3
 80095a8:	3710      	adds	r7, #16
 80095aa:	46bd      	mov	sp, r7
 80095ac:	bd80      	pop	{r7, pc}

080095ae <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80095ae:	b480      	push	{r7}
 80095b0:	b083      	sub	sp, #12
 80095b2:	af00      	add	r7, sp, #0
 80095b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 80095b6:	bf00      	nop
 80095b8:	370c      	adds	r7, #12
 80095ba:	46bd      	mov	sp, r7
 80095bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c0:	4770      	bx	lr

080095c2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80095c2:	b480      	push	{r7}
 80095c4:	b083      	sub	sp, #12
 80095c6:	af00      	add	r7, sp, #0
 80095c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80095ca:	bf00      	nop
 80095cc:	370c      	adds	r7, #12
 80095ce:	46bd      	mov	sp, r7
 80095d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d4:	4770      	bx	lr

080095d6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80095d6:	b480      	push	{r7}
 80095d8:	b083      	sub	sp, #12
 80095da:	af00      	add	r7, sp, #0
 80095dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80095de:	bf00      	nop
 80095e0:	370c      	adds	r7, #12
 80095e2:	46bd      	mov	sp, r7
 80095e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e8:	4770      	bx	lr

080095ea <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80095ea:	b480      	push	{r7}
 80095ec:	b083      	sub	sp, #12
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80095f2:	bf00      	nop
 80095f4:	370c      	adds	r7, #12
 80095f6:	46bd      	mov	sp, r7
 80095f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fc:	4770      	bx	lr

080095fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80095fe:	b480      	push	{r7}
 8009600:	b083      	sub	sp, #12
 8009602:	af00      	add	r7, sp, #0
 8009604:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009606:	bf00      	nop
 8009608:	370c      	adds	r7, #12
 800960a:	46bd      	mov	sp, r7
 800960c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009610:	4770      	bx	lr

08009612 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009612:	b480      	push	{r7}
 8009614:	b083      	sub	sp, #12
 8009616:	af00      	add	r7, sp, #0
 8009618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800961a:	bf00      	nop
 800961c:	370c      	adds	r7, #12
 800961e:	46bd      	mov	sp, r7
 8009620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009624:	4770      	bx	lr

08009626 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009626:	b480      	push	{r7}
 8009628:	b083      	sub	sp, #12
 800962a:	af00      	add	r7, sp, #0
 800962c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800962e:	bf00      	nop
 8009630:	370c      	adds	r7, #12
 8009632:	46bd      	mov	sp, r7
 8009634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009638:	4770      	bx	lr

0800963a <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800963a:	b480      	push	{r7}
 800963c:	b083      	sub	sp, #12
 800963e:	af00      	add	r7, sp, #0
 8009640:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8009642:	bf00      	nop
 8009644:	370c      	adds	r7, #12
 8009646:	46bd      	mov	sp, r7
 8009648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964c:	4770      	bx	lr

0800964e <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800964e:	b480      	push	{r7}
 8009650:	b083      	sub	sp, #12
 8009652:	af00      	add	r7, sp, #0
 8009654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8009656:	bf00      	nop
 8009658:	370c      	adds	r7, #12
 800965a:	46bd      	mov	sp, r7
 800965c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009660:	4770      	bx	lr
	...

08009664 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8009664:	b480      	push	{r7}
 8009666:	b087      	sub	sp, #28
 8009668:	af00      	add	r7, sp, #0
 800966a:	60f8      	str	r0, [r7, #12]
 800966c:	460b      	mov	r3, r1
 800966e:	607a      	str	r2, [r7, #4]
 8009670:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8009672:	2300      	movs	r3, #0
 8009674:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d101      	bne.n	8009680 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800967c:	2301      	movs	r3, #1
 800967e:	e135      	b.n	80098ec <HAL_TIM_RegisterCallback+0x288>
  }
  /* Process locked */
  __HAL_LOCK(htim);
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009686:	2b01      	cmp	r3, #1
 8009688:	d101      	bne.n	800968e <HAL_TIM_RegisterCallback+0x2a>
 800968a:	2302      	movs	r3, #2
 800968c:	e12e      	b.n	80098ec <HAL_TIM_RegisterCallback+0x288>
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	2201      	movs	r2, #1
 8009692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (htim->State == HAL_TIM_STATE_READY)
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800969c:	b2db      	uxtb	r3, r3
 800969e:	2b01      	cmp	r3, #1
 80096a0:	f040 80ba 	bne.w	8009818 <HAL_TIM_RegisterCallback+0x1b4>
  {
    switch (CallbackID)
 80096a4:	7afb      	ldrb	r3, [r7, #11]
 80096a6:	2b1a      	cmp	r3, #26
 80096a8:	f200 80b3 	bhi.w	8009812 <HAL_TIM_RegisterCallback+0x1ae>
 80096ac:	a201      	add	r2, pc, #4	; (adr r2, 80096b4 <HAL_TIM_RegisterCallback+0x50>)
 80096ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096b2:	bf00      	nop
 80096b4:	08009721 	.word	0x08009721
 80096b8:	08009729 	.word	0x08009729
 80096bc:	08009731 	.word	0x08009731
 80096c0:	08009739 	.word	0x08009739
 80096c4:	08009741 	.word	0x08009741
 80096c8:	08009749 	.word	0x08009749
 80096cc:	08009751 	.word	0x08009751
 80096d0:	08009759 	.word	0x08009759
 80096d4:	08009761 	.word	0x08009761
 80096d8:	08009769 	.word	0x08009769
 80096dc:	08009771 	.word	0x08009771
 80096e0:	08009779 	.word	0x08009779
 80096e4:	08009781 	.word	0x08009781
 80096e8:	08009789 	.word	0x08009789
 80096ec:	08009791 	.word	0x08009791
 80096f0:	0800979b 	.word	0x0800979b
 80096f4:	080097a5 	.word	0x080097a5
 80096f8:	080097af 	.word	0x080097af
 80096fc:	080097b9 	.word	0x080097b9
 8009700:	080097c3 	.word	0x080097c3
 8009704:	080097cd 	.word	0x080097cd
 8009708:	080097d7 	.word	0x080097d7
 800970c:	080097e1 	.word	0x080097e1
 8009710:	080097eb 	.word	0x080097eb
 8009714:	080097f5 	.word	0x080097f5
 8009718:	080097ff 	.word	0x080097ff
 800971c:	08009809 	.word	0x08009809
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	687a      	ldr	r2, [r7, #4]
 8009724:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8009726:	e0dc      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	687a      	ldr	r2, [r7, #4]
 800972c:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800972e:	e0d8      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	687a      	ldr	r2, [r7, #4]
 8009734:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8009736:	e0d4      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	687a      	ldr	r2, [r7, #4]
 800973c:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800973e:	e0d0      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	687a      	ldr	r2, [r7, #4]
 8009744:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8009746:	e0cc      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	687a      	ldr	r2, [r7, #4]
 800974c:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800974e:	e0c8      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	687a      	ldr	r2, [r7, #4]
 8009754:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8009756:	e0c4      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	687a      	ldr	r2, [r7, #4]
 800975c:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 800975e:	e0c0      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	687a      	ldr	r2, [r7, #4]
 8009764:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8009766:	e0bc      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	687a      	ldr	r2, [r7, #4]
 800976c:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800976e:	e0b8      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	687a      	ldr	r2, [r7, #4]
 8009774:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8009776:	e0b4      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	687a      	ldr	r2, [r7, #4]
 800977c:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 800977e:	e0b0      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	687a      	ldr	r2, [r7, #4]
 8009784:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 8009786:	e0ac      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	687a      	ldr	r2, [r7, #4]
 800978c:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 800978e:	e0a8      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	687a      	ldr	r2, [r7, #4]
 8009794:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 8009798:	e0a3      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	687a      	ldr	r2, [r7, #4]
 800979e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        break;
 80097a2:	e09e      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	687a      	ldr	r2, [r7, #4]
 80097a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 80097ac:	e099      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	687a      	ldr	r2, [r7, #4]
 80097b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 80097b6:	e094      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	687a      	ldr	r2, [r7, #4]
 80097bc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 80097c0:	e08f      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	687a      	ldr	r2, [r7, #4]
 80097c6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 80097ca:	e08a      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	687a      	ldr	r2, [r7, #4]
 80097d0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 80097d4:	e085      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	687a      	ldr	r2, [r7, #4]
 80097da:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 80097de:	e080      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	687a      	ldr	r2, [r7, #4]
 80097e4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 80097e8:	e07b      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	687a      	ldr	r2, [r7, #4]
 80097ee:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 80097f2:	e076      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	687a      	ldr	r2, [r7, #4]
 80097f8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 80097fc:	e071      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	687a      	ldr	r2, [r7, #4]
 8009802:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 8009806:	e06c      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	687a      	ldr	r2, [r7, #4]
 800980c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 8009810:	e067      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8009812:	2301      	movs	r3, #1
 8009814:	75fb      	strb	r3, [r7, #23]
        break;
 8009816:	e064      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800981e:	b2db      	uxtb	r3, r3
 8009820:	2b00      	cmp	r3, #0
 8009822:	d15c      	bne.n	80098de <HAL_TIM_RegisterCallback+0x27a>
  {
    switch (CallbackID)
 8009824:	7afb      	ldrb	r3, [r7, #11]
 8009826:	2b0d      	cmp	r3, #13
 8009828:	d856      	bhi.n	80098d8 <HAL_TIM_RegisterCallback+0x274>
 800982a:	a201      	add	r2, pc, #4	; (adr r2, 8009830 <HAL_TIM_RegisterCallback+0x1cc>)
 800982c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009830:	08009869 	.word	0x08009869
 8009834:	08009871 	.word	0x08009871
 8009838:	08009879 	.word	0x08009879
 800983c:	08009881 	.word	0x08009881
 8009840:	08009889 	.word	0x08009889
 8009844:	08009891 	.word	0x08009891
 8009848:	08009899 	.word	0x08009899
 800984c:	080098a1 	.word	0x080098a1
 8009850:	080098a9 	.word	0x080098a9
 8009854:	080098b1 	.word	0x080098b1
 8009858:	080098b9 	.word	0x080098b9
 800985c:	080098c1 	.word	0x080098c1
 8009860:	080098c9 	.word	0x080098c9
 8009864:	080098d1 	.word	0x080098d1
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	687a      	ldr	r2, [r7, #4]
 800986c:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800986e:	e038      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	687a      	ldr	r2, [r7, #4]
 8009874:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8009876:	e034      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	687a      	ldr	r2, [r7, #4]
 800987c:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800987e:	e030      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	687a      	ldr	r2, [r7, #4]
 8009884:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8009886:	e02c      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	687a      	ldr	r2, [r7, #4]
 800988c:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800988e:	e028      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	687a      	ldr	r2, [r7, #4]
 8009894:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8009896:	e024      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	687a      	ldr	r2, [r7, #4]
 800989c:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800989e:	e020      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	687a      	ldr	r2, [r7, #4]
 80098a4:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 80098a6:	e01c      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	687a      	ldr	r2, [r7, #4]
 80098ac:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 80098ae:	e018      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	687a      	ldr	r2, [r7, #4]
 80098b4:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 80098b6:	e014      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	687a      	ldr	r2, [r7, #4]
 80098bc:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 80098be:	e010      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	687a      	ldr	r2, [r7, #4]
 80098c4:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 80098c6:	e00c      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	687a      	ldr	r2, [r7, #4]
 80098cc:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 80098ce:	e008      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	687a      	ldr	r2, [r7, #4]
 80098d4:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 80098d6:	e004      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80098d8:	2301      	movs	r3, #1
 80098da:	75fb      	strb	r3, [r7, #23]
        break;
 80098dc:	e001      	b.n	80098e2 <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 80098de:	2301      	movs	r3, #1
 80098e0:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(htim);
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	2200      	movs	r2, #0
 80098e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80098ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80098ec:	4618      	mov	r0, r3
 80098ee:	371c      	adds	r7, #28
 80098f0:	46bd      	mov	sp, r7
 80098f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f6:	4770      	bx	lr

080098f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80098f8:	b480      	push	{r7}
 80098fa:	b085      	sub	sp, #20
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
 8009900:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	4a34      	ldr	r2, [pc, #208]	; (80099dc <TIM_Base_SetConfig+0xe4>)
 800990c:	4293      	cmp	r3, r2
 800990e:	d00f      	beq.n	8009930 <TIM_Base_SetConfig+0x38>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009916:	d00b      	beq.n	8009930 <TIM_Base_SetConfig+0x38>
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	4a31      	ldr	r2, [pc, #196]	; (80099e0 <TIM_Base_SetConfig+0xe8>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d007      	beq.n	8009930 <TIM_Base_SetConfig+0x38>
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	4a30      	ldr	r2, [pc, #192]	; (80099e4 <TIM_Base_SetConfig+0xec>)
 8009924:	4293      	cmp	r3, r2
 8009926:	d003      	beq.n	8009930 <TIM_Base_SetConfig+0x38>
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	4a2f      	ldr	r2, [pc, #188]	; (80099e8 <TIM_Base_SetConfig+0xf0>)
 800992c:	4293      	cmp	r3, r2
 800992e:	d108      	bne.n	8009942 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009936:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	685b      	ldr	r3, [r3, #4]
 800993c:	68fa      	ldr	r2, [r7, #12]
 800993e:	4313      	orrs	r3, r2
 8009940:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	4a25      	ldr	r2, [pc, #148]	; (80099dc <TIM_Base_SetConfig+0xe4>)
 8009946:	4293      	cmp	r3, r2
 8009948:	d01b      	beq.n	8009982 <TIM_Base_SetConfig+0x8a>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009950:	d017      	beq.n	8009982 <TIM_Base_SetConfig+0x8a>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	4a22      	ldr	r2, [pc, #136]	; (80099e0 <TIM_Base_SetConfig+0xe8>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d013      	beq.n	8009982 <TIM_Base_SetConfig+0x8a>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	4a21      	ldr	r2, [pc, #132]	; (80099e4 <TIM_Base_SetConfig+0xec>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d00f      	beq.n	8009982 <TIM_Base_SetConfig+0x8a>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	4a20      	ldr	r2, [pc, #128]	; (80099e8 <TIM_Base_SetConfig+0xf0>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d00b      	beq.n	8009982 <TIM_Base_SetConfig+0x8a>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	4a1f      	ldr	r2, [pc, #124]	; (80099ec <TIM_Base_SetConfig+0xf4>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d007      	beq.n	8009982 <TIM_Base_SetConfig+0x8a>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	4a1e      	ldr	r2, [pc, #120]	; (80099f0 <TIM_Base_SetConfig+0xf8>)
 8009976:	4293      	cmp	r3, r2
 8009978:	d003      	beq.n	8009982 <TIM_Base_SetConfig+0x8a>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	4a1d      	ldr	r2, [pc, #116]	; (80099f4 <TIM_Base_SetConfig+0xfc>)
 800997e:	4293      	cmp	r3, r2
 8009980:	d108      	bne.n	8009994 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009988:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	68db      	ldr	r3, [r3, #12]
 800998e:	68fa      	ldr	r2, [r7, #12]
 8009990:	4313      	orrs	r3, r2
 8009992:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	695b      	ldr	r3, [r3, #20]
 800999e:	4313      	orrs	r3, r2
 80099a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	68fa      	ldr	r2, [r7, #12]
 80099a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	689a      	ldr	r2, [r3, #8]
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	681a      	ldr	r2, [r3, #0]
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	4a08      	ldr	r2, [pc, #32]	; (80099dc <TIM_Base_SetConfig+0xe4>)
 80099bc:	4293      	cmp	r3, r2
 80099be:	d103      	bne.n	80099c8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	691a      	ldr	r2, [r3, #16]
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2201      	movs	r2, #1
 80099cc:	615a      	str	r2, [r3, #20]
}
 80099ce:	bf00      	nop
 80099d0:	3714      	adds	r7, #20
 80099d2:	46bd      	mov	sp, r7
 80099d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d8:	4770      	bx	lr
 80099da:	bf00      	nop
 80099dc:	40010000 	.word	0x40010000
 80099e0:	40000400 	.word	0x40000400
 80099e4:	40000800 	.word	0x40000800
 80099e8:	40000c00 	.word	0x40000c00
 80099ec:	40014000 	.word	0x40014000
 80099f0:	40014400 	.word	0x40014400
 80099f4:	40014800 	.word	0x40014800

080099f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80099f8:	b480      	push	{r7}
 80099fa:	b087      	sub	sp, #28
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
 8009a00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	6a1b      	ldr	r3, [r3, #32]
 8009a06:	f023 0201 	bic.w	r2, r3, #1
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6a1b      	ldr	r3, [r3, #32]
 8009a12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	685b      	ldr	r3, [r3, #4]
 8009a18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	699b      	ldr	r3, [r3, #24]
 8009a1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	f023 0303 	bic.w	r3, r3, #3
 8009a2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	68fa      	ldr	r2, [r7, #12]
 8009a36:	4313      	orrs	r3, r2
 8009a38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	f023 0302 	bic.w	r3, r3, #2
 8009a40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	689b      	ldr	r3, [r3, #8]
 8009a46:	697a      	ldr	r2, [r7, #20]
 8009a48:	4313      	orrs	r3, r2
 8009a4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	4a1c      	ldr	r2, [pc, #112]	; (8009ac0 <TIM_OC1_SetConfig+0xc8>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d10c      	bne.n	8009a6e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	f023 0308 	bic.w	r3, r3, #8
 8009a5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	68db      	ldr	r3, [r3, #12]
 8009a60:	697a      	ldr	r2, [r7, #20]
 8009a62:	4313      	orrs	r3, r2
 8009a64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	f023 0304 	bic.w	r3, r3, #4
 8009a6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	4a13      	ldr	r2, [pc, #76]	; (8009ac0 <TIM_OC1_SetConfig+0xc8>)
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d111      	bne.n	8009a9a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009a76:	693b      	ldr	r3, [r7, #16]
 8009a78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009a7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009a7e:	693b      	ldr	r3, [r7, #16]
 8009a80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009a84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	695b      	ldr	r3, [r3, #20]
 8009a8a:	693a      	ldr	r2, [r7, #16]
 8009a8c:	4313      	orrs	r3, r2
 8009a8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009a90:	683b      	ldr	r3, [r7, #0]
 8009a92:	699b      	ldr	r3, [r3, #24]
 8009a94:	693a      	ldr	r2, [r7, #16]
 8009a96:	4313      	orrs	r3, r2
 8009a98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	693a      	ldr	r2, [r7, #16]
 8009a9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	68fa      	ldr	r2, [r7, #12]
 8009aa4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	685a      	ldr	r2, [r3, #4]
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	697a      	ldr	r2, [r7, #20]
 8009ab2:	621a      	str	r2, [r3, #32]
}
 8009ab4:	bf00      	nop
 8009ab6:	371c      	adds	r7, #28
 8009ab8:	46bd      	mov	sp, r7
 8009aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009abe:	4770      	bx	lr
 8009ac0:	40010000 	.word	0x40010000

08009ac4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b087      	sub	sp, #28
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
 8009acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	6a1b      	ldr	r3, [r3, #32]
 8009ad2:	f023 0210 	bic.w	r2, r3, #16
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6a1b      	ldr	r3, [r3, #32]
 8009ade:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	685b      	ldr	r3, [r3, #4]
 8009ae4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	699b      	ldr	r3, [r3, #24]
 8009aea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009af2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009afa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	021b      	lsls	r3, r3, #8
 8009b02:	68fa      	ldr	r2, [r7, #12]
 8009b04:	4313      	orrs	r3, r2
 8009b06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009b08:	697b      	ldr	r3, [r7, #20]
 8009b0a:	f023 0320 	bic.w	r3, r3, #32
 8009b0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	689b      	ldr	r3, [r3, #8]
 8009b14:	011b      	lsls	r3, r3, #4
 8009b16:	697a      	ldr	r2, [r7, #20]
 8009b18:	4313      	orrs	r3, r2
 8009b1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	4a1e      	ldr	r2, [pc, #120]	; (8009b98 <TIM_OC2_SetConfig+0xd4>)
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d10d      	bne.n	8009b40 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	68db      	ldr	r3, [r3, #12]
 8009b30:	011b      	lsls	r3, r3, #4
 8009b32:	697a      	ldr	r2, [r7, #20]
 8009b34:	4313      	orrs	r3, r2
 8009b36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009b38:	697b      	ldr	r3, [r7, #20]
 8009b3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b3e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	4a15      	ldr	r2, [pc, #84]	; (8009b98 <TIM_OC2_SetConfig+0xd4>)
 8009b44:	4293      	cmp	r3, r2
 8009b46:	d113      	bne.n	8009b70 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009b4e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009b50:	693b      	ldr	r3, [r7, #16]
 8009b52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009b56:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	695b      	ldr	r3, [r3, #20]
 8009b5c:	009b      	lsls	r3, r3, #2
 8009b5e:	693a      	ldr	r2, [r7, #16]
 8009b60:	4313      	orrs	r3, r2
 8009b62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	699b      	ldr	r3, [r3, #24]
 8009b68:	009b      	lsls	r3, r3, #2
 8009b6a:	693a      	ldr	r2, [r7, #16]
 8009b6c:	4313      	orrs	r3, r2
 8009b6e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	693a      	ldr	r2, [r7, #16]
 8009b74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	68fa      	ldr	r2, [r7, #12]
 8009b7a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	685a      	ldr	r2, [r3, #4]
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	697a      	ldr	r2, [r7, #20]
 8009b88:	621a      	str	r2, [r3, #32]
}
 8009b8a:	bf00      	nop
 8009b8c:	371c      	adds	r7, #28
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b94:	4770      	bx	lr
 8009b96:	bf00      	nop
 8009b98:	40010000 	.word	0x40010000

08009b9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009b9c:	b480      	push	{r7}
 8009b9e:	b087      	sub	sp, #28
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
 8009ba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6a1b      	ldr	r3, [r3, #32]
 8009baa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6a1b      	ldr	r3, [r3, #32]
 8009bb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	685b      	ldr	r3, [r3, #4]
 8009bbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	69db      	ldr	r3, [r3, #28]
 8009bc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	f023 0303 	bic.w	r3, r3, #3
 8009bd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	68fa      	ldr	r2, [r7, #12]
 8009bda:	4313      	orrs	r3, r2
 8009bdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009bde:	697b      	ldr	r3, [r7, #20]
 8009be0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009be4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	689b      	ldr	r3, [r3, #8]
 8009bea:	021b      	lsls	r3, r3, #8
 8009bec:	697a      	ldr	r2, [r7, #20]
 8009bee:	4313      	orrs	r3, r2
 8009bf0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	4a1d      	ldr	r2, [pc, #116]	; (8009c6c <TIM_OC3_SetConfig+0xd0>)
 8009bf6:	4293      	cmp	r3, r2
 8009bf8:	d10d      	bne.n	8009c16 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009bfa:	697b      	ldr	r3, [r7, #20]
 8009bfc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009c00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	68db      	ldr	r3, [r3, #12]
 8009c06:	021b      	lsls	r3, r3, #8
 8009c08:	697a      	ldr	r2, [r7, #20]
 8009c0a:	4313      	orrs	r3, r2
 8009c0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009c0e:	697b      	ldr	r3, [r7, #20]
 8009c10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009c14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	4a14      	ldr	r2, [pc, #80]	; (8009c6c <TIM_OC3_SetConfig+0xd0>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d113      	bne.n	8009c46 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009c1e:	693b      	ldr	r3, [r7, #16]
 8009c20:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009c24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009c26:	693b      	ldr	r3, [r7, #16]
 8009c28:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009c2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009c2e:	683b      	ldr	r3, [r7, #0]
 8009c30:	695b      	ldr	r3, [r3, #20]
 8009c32:	011b      	lsls	r3, r3, #4
 8009c34:	693a      	ldr	r2, [r7, #16]
 8009c36:	4313      	orrs	r3, r2
 8009c38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	699b      	ldr	r3, [r3, #24]
 8009c3e:	011b      	lsls	r3, r3, #4
 8009c40:	693a      	ldr	r2, [r7, #16]
 8009c42:	4313      	orrs	r3, r2
 8009c44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	693a      	ldr	r2, [r7, #16]
 8009c4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	68fa      	ldr	r2, [r7, #12]
 8009c50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	685a      	ldr	r2, [r3, #4]
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	697a      	ldr	r2, [r7, #20]
 8009c5e:	621a      	str	r2, [r3, #32]
}
 8009c60:	bf00      	nop
 8009c62:	371c      	adds	r7, #28
 8009c64:	46bd      	mov	sp, r7
 8009c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6a:	4770      	bx	lr
 8009c6c:	40010000 	.word	0x40010000

08009c70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009c70:	b480      	push	{r7}
 8009c72:	b087      	sub	sp, #28
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
 8009c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6a1b      	ldr	r3, [r3, #32]
 8009c7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	6a1b      	ldr	r3, [r3, #32]
 8009c8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	685b      	ldr	r3, [r3, #4]
 8009c90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	69db      	ldr	r3, [r3, #28]
 8009c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ca6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	021b      	lsls	r3, r3, #8
 8009cae:	68fa      	ldr	r2, [r7, #12]
 8009cb0:	4313      	orrs	r3, r2
 8009cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009cb4:	693b      	ldr	r3, [r7, #16]
 8009cb6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009cba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009cbc:	683b      	ldr	r3, [r7, #0]
 8009cbe:	689b      	ldr	r3, [r3, #8]
 8009cc0:	031b      	lsls	r3, r3, #12
 8009cc2:	693a      	ldr	r2, [r7, #16]
 8009cc4:	4313      	orrs	r3, r2
 8009cc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	4a10      	ldr	r2, [pc, #64]	; (8009d0c <TIM_OC4_SetConfig+0x9c>)
 8009ccc:	4293      	cmp	r3, r2
 8009cce:	d109      	bne.n	8009ce4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009cd0:	697b      	ldr	r3, [r7, #20]
 8009cd2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009cd6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	695b      	ldr	r3, [r3, #20]
 8009cdc:	019b      	lsls	r3, r3, #6
 8009cde:	697a      	ldr	r2, [r7, #20]
 8009ce0:	4313      	orrs	r3, r2
 8009ce2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	697a      	ldr	r2, [r7, #20]
 8009ce8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	68fa      	ldr	r2, [r7, #12]
 8009cee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	685a      	ldr	r2, [r3, #4]
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	693a      	ldr	r2, [r7, #16]
 8009cfc:	621a      	str	r2, [r3, #32]
}
 8009cfe:	bf00      	nop
 8009d00:	371c      	adds	r7, #28
 8009d02:	46bd      	mov	sp, r7
 8009d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d08:	4770      	bx	lr
 8009d0a:	bf00      	nop
 8009d0c:	40010000 	.word	0x40010000

08009d10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d10:	b480      	push	{r7}
 8009d12:	b087      	sub	sp, #28
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	60f8      	str	r0, [r7, #12]
 8009d18:	60b9      	str	r1, [r7, #8]
 8009d1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	6a1b      	ldr	r3, [r3, #32]
 8009d20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	6a1b      	ldr	r3, [r3, #32]
 8009d26:	f023 0201 	bic.w	r2, r3, #1
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	699b      	ldr	r3, [r3, #24]
 8009d32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009d34:	693b      	ldr	r3, [r7, #16]
 8009d36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009d3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	011b      	lsls	r3, r3, #4
 8009d40:	693a      	ldr	r2, [r7, #16]
 8009d42:	4313      	orrs	r3, r2
 8009d44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009d46:	697b      	ldr	r3, [r7, #20]
 8009d48:	f023 030a 	bic.w	r3, r3, #10
 8009d4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009d4e:	697a      	ldr	r2, [r7, #20]
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	4313      	orrs	r3, r2
 8009d54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	693a      	ldr	r2, [r7, #16]
 8009d5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	697a      	ldr	r2, [r7, #20]
 8009d60:	621a      	str	r2, [r3, #32]
}
 8009d62:	bf00      	nop
 8009d64:	371c      	adds	r7, #28
 8009d66:	46bd      	mov	sp, r7
 8009d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6c:	4770      	bx	lr

08009d6e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d6e:	b480      	push	{r7}
 8009d70:	b087      	sub	sp, #28
 8009d72:	af00      	add	r7, sp, #0
 8009d74:	60f8      	str	r0, [r7, #12]
 8009d76:	60b9      	str	r1, [r7, #8]
 8009d78:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	6a1b      	ldr	r3, [r3, #32]
 8009d7e:	f023 0210 	bic.w	r2, r3, #16
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	699b      	ldr	r3, [r3, #24]
 8009d8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	6a1b      	ldr	r3, [r3, #32]
 8009d90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009d92:	697b      	ldr	r3, [r7, #20]
 8009d94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009d98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	031b      	lsls	r3, r3, #12
 8009d9e:	697a      	ldr	r2, [r7, #20]
 8009da0:	4313      	orrs	r3, r2
 8009da2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009da4:	693b      	ldr	r3, [r7, #16]
 8009da6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009daa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	011b      	lsls	r3, r3, #4
 8009db0:	693a      	ldr	r2, [r7, #16]
 8009db2:	4313      	orrs	r3, r2
 8009db4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	697a      	ldr	r2, [r7, #20]
 8009dba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	693a      	ldr	r2, [r7, #16]
 8009dc0:	621a      	str	r2, [r3, #32]
}
 8009dc2:	bf00      	nop
 8009dc4:	371c      	adds	r7, #28
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dcc:	4770      	bx	lr

08009dce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009dce:	b480      	push	{r7}
 8009dd0:	b085      	sub	sp, #20
 8009dd2:	af00      	add	r7, sp, #0
 8009dd4:	6078      	str	r0, [r7, #4]
 8009dd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	689b      	ldr	r3, [r3, #8]
 8009ddc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009de4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009de6:	683a      	ldr	r2, [r7, #0]
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	4313      	orrs	r3, r2
 8009dec:	f043 0307 	orr.w	r3, r3, #7
 8009df0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	68fa      	ldr	r2, [r7, #12]
 8009df6:	609a      	str	r2, [r3, #8]
}
 8009df8:	bf00      	nop
 8009dfa:	3714      	adds	r7, #20
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e02:	4770      	bx	lr

08009e04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009e04:	b480      	push	{r7}
 8009e06:	b087      	sub	sp, #28
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	60f8      	str	r0, [r7, #12]
 8009e0c:	60b9      	str	r1, [r7, #8]
 8009e0e:	607a      	str	r2, [r7, #4]
 8009e10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	689b      	ldr	r3, [r3, #8]
 8009e16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009e18:	697b      	ldr	r3, [r7, #20]
 8009e1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009e1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	021a      	lsls	r2, r3, #8
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	431a      	orrs	r2, r3
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	4313      	orrs	r3, r2
 8009e2c:	697a      	ldr	r2, [r7, #20]
 8009e2e:	4313      	orrs	r3, r2
 8009e30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	697a      	ldr	r2, [r7, #20]
 8009e36:	609a      	str	r2, [r3, #8]
}
 8009e38:	bf00      	nop
 8009e3a:	371c      	adds	r7, #28
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e42:	4770      	bx	lr

08009e44 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009e44:	b480      	push	{r7}
 8009e46:	b087      	sub	sp, #28
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	60f8      	str	r0, [r7, #12]
 8009e4c:	60b9      	str	r1, [r7, #8]
 8009e4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009e50:	68bb      	ldr	r3, [r7, #8]
 8009e52:	f003 031f 	and.w	r3, r3, #31
 8009e56:	2201      	movs	r2, #1
 8009e58:	fa02 f303 	lsl.w	r3, r2, r3
 8009e5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	6a1a      	ldr	r2, [r3, #32]
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	43db      	mvns	r3, r3
 8009e66:	401a      	ands	r2, r3
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	6a1a      	ldr	r2, [r3, #32]
 8009e70:	68bb      	ldr	r3, [r7, #8]
 8009e72:	f003 031f 	and.w	r3, r3, #31
 8009e76:	6879      	ldr	r1, [r7, #4]
 8009e78:	fa01 f303 	lsl.w	r3, r1, r3
 8009e7c:	431a      	orrs	r2, r3
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	621a      	str	r2, [r3, #32]
}
 8009e82:	bf00      	nop
 8009e84:	371c      	adds	r7, #28
 8009e86:	46bd      	mov	sp, r7
 8009e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8c:	4770      	bx	lr
	...

08009e90 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8009e90:	b480      	push	{r7}
 8009e92:	b083      	sub	sp, #12
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	4a1c      	ldr	r2, [pc, #112]	; (8009f0c <TIM_ResetCallback+0x7c>)
 8009e9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	4a1b      	ldr	r2, [pc, #108]	; (8009f10 <TIM_ResetCallback+0x80>)
 8009ea4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	4a1a      	ldr	r2, [pc, #104]	; (8009f14 <TIM_ResetCallback+0x84>)
 8009eac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	4a19      	ldr	r2, [pc, #100]	; (8009f18 <TIM_ResetCallback+0x88>)
 8009eb4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	4a18      	ldr	r2, [pc, #96]	; (8009f1c <TIM_ResetCallback+0x8c>)
 8009ebc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	4a17      	ldr	r2, [pc, #92]	; (8009f20 <TIM_ResetCallback+0x90>)
 8009ec4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	4a16      	ldr	r2, [pc, #88]	; (8009f24 <TIM_ResetCallback+0x94>)
 8009ecc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	4a15      	ldr	r2, [pc, #84]	; (8009f28 <TIM_ResetCallback+0x98>)
 8009ed4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	4a14      	ldr	r2, [pc, #80]	; (8009f2c <TIM_ResetCallback+0x9c>)
 8009edc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	4a13      	ldr	r2, [pc, #76]	; (8009f30 <TIM_ResetCallback+0xa0>)
 8009ee4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	4a12      	ldr	r2, [pc, #72]	; (8009f34 <TIM_ResetCallback+0xa4>)
 8009eec:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	4a11      	ldr	r2, [pc, #68]	; (8009f38 <TIM_ResetCallback+0xa8>)
 8009ef4:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	4a10      	ldr	r2, [pc, #64]	; (8009f3c <TIM_ResetCallback+0xac>)
 8009efc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8009f00:	bf00      	nop
 8009f02:	370c      	adds	r7, #12
 8009f04:	46bd      	mov	sp, r7
 8009f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0a:	4770      	bx	lr
 8009f0c:	08003bd1 	.word	0x08003bd1
 8009f10:	080095af 	.word	0x080095af
 8009f14:	08009627 	.word	0x08009627
 8009f18:	0800963b 	.word	0x0800963b
 8009f1c:	080095d7 	.word	0x080095d7
 8009f20:	080095eb 	.word	0x080095eb
 8009f24:	080095c3 	.word	0x080095c3
 8009f28:	080095ff 	.word	0x080095ff
 8009f2c:	08009613 	.word	0x08009613
 8009f30:	0800964f 	.word	0x0800964f
 8009f34:	0800a0c1 	.word	0x0800a0c1
 8009f38:	0800a0d5 	.word	0x0800a0d5
 8009f3c:	0800a0e9 	.word	0x0800a0e9

08009f40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009f40:	b480      	push	{r7}
 8009f42:	b085      	sub	sp, #20
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
 8009f48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f50:	2b01      	cmp	r3, #1
 8009f52:	d101      	bne.n	8009f58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009f54:	2302      	movs	r3, #2
 8009f56:	e050      	b.n	8009ffa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2201      	movs	r2, #1
 8009f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2202      	movs	r2, #2
 8009f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	685b      	ldr	r3, [r3, #4]
 8009f6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	689b      	ldr	r3, [r3, #8]
 8009f76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	68fa      	ldr	r2, [r7, #12]
 8009f86:	4313      	orrs	r3, r2
 8009f88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	68fa      	ldr	r2, [r7, #12]
 8009f90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	4a1c      	ldr	r2, [pc, #112]	; (800a008 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009f98:	4293      	cmp	r3, r2
 8009f9a:	d018      	beq.n	8009fce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009fa4:	d013      	beq.n	8009fce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	4a18      	ldr	r2, [pc, #96]	; (800a00c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009fac:	4293      	cmp	r3, r2
 8009fae:	d00e      	beq.n	8009fce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	4a16      	ldr	r2, [pc, #88]	; (800a010 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	d009      	beq.n	8009fce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	4a15      	ldr	r2, [pc, #84]	; (800a014 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d004      	beq.n	8009fce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	4a13      	ldr	r2, [pc, #76]	; (800a018 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009fca:	4293      	cmp	r3, r2
 8009fcc:	d10c      	bne.n	8009fe8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009fce:	68bb      	ldr	r3, [r7, #8]
 8009fd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009fd4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	685b      	ldr	r3, [r3, #4]
 8009fda:	68ba      	ldr	r2, [r7, #8]
 8009fdc:	4313      	orrs	r3, r2
 8009fde:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	68ba      	ldr	r2, [r7, #8]
 8009fe6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2201      	movs	r2, #1
 8009fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009ff8:	2300      	movs	r3, #0
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3714      	adds	r7, #20
 8009ffe:	46bd      	mov	sp, r7
 800a000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a004:	4770      	bx	lr
 800a006:	bf00      	nop
 800a008:	40010000 	.word	0x40010000
 800a00c:	40000400 	.word	0x40000400
 800a010:	40000800 	.word	0x40000800
 800a014:	40000c00 	.word	0x40000c00
 800a018:	40014000 	.word	0x40014000

0800a01c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a01c:	b480      	push	{r7}
 800a01e:	b085      	sub	sp, #20
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
 800a024:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a026:	2300      	movs	r3, #0
 800a028:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a030:	2b01      	cmp	r3, #1
 800a032:	d101      	bne.n	800a038 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a034:	2302      	movs	r3, #2
 800a036:	e03d      	b.n	800a0b4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2201      	movs	r2, #1
 800a03c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a046:	683b      	ldr	r3, [r7, #0]
 800a048:	68db      	ldr	r3, [r3, #12]
 800a04a:	4313      	orrs	r3, r2
 800a04c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	689b      	ldr	r3, [r3, #8]
 800a058:	4313      	orrs	r3, r2
 800a05a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	685b      	ldr	r3, [r3, #4]
 800a066:	4313      	orrs	r3, r2
 800a068:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	4313      	orrs	r3, r2
 800a076:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	691b      	ldr	r3, [r3, #16]
 800a082:	4313      	orrs	r3, r2
 800a084:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	695b      	ldr	r3, [r3, #20]
 800a090:	4313      	orrs	r3, r2
 800a092:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	69db      	ldr	r3, [r3, #28]
 800a09e:	4313      	orrs	r3, r2
 800a0a0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	68fa      	ldr	r2, [r7, #12]
 800a0a8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a0b2:	2300      	movs	r3, #0
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	3714      	adds	r7, #20
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0be:	4770      	bx	lr

0800a0c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b083      	sub	sp, #12
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a0c8:	bf00      	nop
 800a0ca:	370c      	adds	r7, #12
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d2:	4770      	bx	lr

0800a0d4 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a0d4:	b480      	push	{r7}
 800a0d6:	b083      	sub	sp, #12
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800a0dc:	bf00      	nop
 800a0de:	370c      	adds	r7, #12
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e6:	4770      	bx	lr

0800a0e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a0e8:	b480      	push	{r7}
 800a0ea:	b083      	sub	sp, #12
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a0f0:	bf00      	nop
 800a0f2:	370c      	adds	r7, #12
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fa:	4770      	bx	lr

0800a0fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b082      	sub	sp, #8
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d101      	bne.n	800a10e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a10a:	2301      	movs	r3, #1
 800a10c:	e04a      	b.n	800a1a4 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a114:	b2db      	uxtb	r3, r3
 800a116:	2b00      	cmp	r3, #0
 800a118:	d111      	bne.n	800a13e <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	2200      	movs	r2, #0
 800a11e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800a122:	6878      	ldr	r0, [r7, #4]
 800a124:	f000 fd2c 	bl	800ab80 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d102      	bne.n	800a136 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	4a1e      	ldr	r2, [pc, #120]	; (800a1ac <HAL_UART_Init+0xb0>)
 800a134:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a13a:	6878      	ldr	r0, [r7, #4]
 800a13c:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2224      	movs	r2, #36	; 0x24
 800a142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	68da      	ldr	r2, [r3, #12]
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a154:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f000 fff6 	bl	800b148 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	691a      	ldr	r2, [r3, #16]
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a16a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	695a      	ldr	r2, [r3, #20]
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a17a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	68da      	ldr	r2, [r3, #12]
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a18a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2200      	movs	r2, #0
 800a190:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2220      	movs	r2, #32
 800a196:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2220      	movs	r2, #32
 800a19e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a1a2:	2300      	movs	r3, #0
}
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	3708      	adds	r7, #8
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bd80      	pop	{r7, pc}
 800a1ac:	080044a1 	.word	0x080044a1

0800a1b0 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800a1b0:	b480      	push	{r7}
 800a1b2:	b087      	sub	sp, #28
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	60f8      	str	r0, [r7, #12]
 800a1b8:	460b      	mov	r3, r1
 800a1ba:	607a      	str	r2, [r7, #4]
 800a1bc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d107      	bne.n	800a1d8 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1cc:	f043 0220 	orr.w	r2, r3, #32
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	e08c      	b.n	800a2f2 <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a1de:	2b01      	cmp	r3, #1
 800a1e0:	d101      	bne.n	800a1e6 <HAL_UART_RegisterCallback+0x36>
 800a1e2:	2302      	movs	r3, #2
 800a1e4:	e085      	b.n	800a2f2 <HAL_UART_RegisterCallback+0x142>
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	2201      	movs	r2, #1
 800a1ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a1f4:	b2db      	uxtb	r3, r3
 800a1f6:	2b20      	cmp	r3, #32
 800a1f8:	d151      	bne.n	800a29e <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 800a1fa:	7afb      	ldrb	r3, [r7, #11]
 800a1fc:	2b0c      	cmp	r3, #12
 800a1fe:	d845      	bhi.n	800a28c <HAL_UART_RegisterCallback+0xdc>
 800a200:	a201      	add	r2, pc, #4	; (adr r2, 800a208 <HAL_UART_RegisterCallback+0x58>)
 800a202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a206:	bf00      	nop
 800a208:	0800a23d 	.word	0x0800a23d
 800a20c:	0800a245 	.word	0x0800a245
 800a210:	0800a24d 	.word	0x0800a24d
 800a214:	0800a255 	.word	0x0800a255
 800a218:	0800a25d 	.word	0x0800a25d
 800a21c:	0800a265 	.word	0x0800a265
 800a220:	0800a26d 	.word	0x0800a26d
 800a224:	0800a275 	.word	0x0800a275
 800a228:	0800a28d 	.word	0x0800a28d
 800a22c:	0800a28d 	.word	0x0800a28d
 800a230:	0800a28d 	.word	0x0800a28d
 800a234:	0800a27d 	.word	0x0800a27d
 800a238:	0800a285 	.word	0x0800a285
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	687a      	ldr	r2, [r7, #4]
 800a240:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 800a242:	e051      	b.n	800a2e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	687a      	ldr	r2, [r7, #4]
 800a248:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800a24a:	e04d      	b.n	800a2e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	687a      	ldr	r2, [r7, #4]
 800a250:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800a252:	e049      	b.n	800a2e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	687a      	ldr	r2, [r7, #4]
 800a258:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800a25a:	e045      	b.n	800a2e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	687a      	ldr	r2, [r7, #4]
 800a260:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800a262:	e041      	b.n	800a2e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	687a      	ldr	r2, [r7, #4]
 800a268:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800a26a:	e03d      	b.n	800a2e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	687a      	ldr	r2, [r7, #4]
 800a270:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800a272:	e039      	b.n	800a2e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	687a      	ldr	r2, [r7, #4]
 800a278:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800a27a:	e035      	b.n	800a2e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	687a      	ldr	r2, [r7, #4]
 800a280:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800a282:	e031      	b.n	800a2e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	687a      	ldr	r2, [r7, #4]
 800a288:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800a28a:	e02d      	b.n	800a2e8 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a290:	f043 0220 	orr.w	r2, r3, #32
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 800a298:	2301      	movs	r3, #1
 800a29a:	75fb      	strb	r3, [r7, #23]
        break;
 800a29c:	e024      	b.n	800a2e8 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a2a4:	b2db      	uxtb	r3, r3
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d116      	bne.n	800a2d8 <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 800a2aa:	7afb      	ldrb	r3, [r7, #11]
 800a2ac:	2b0b      	cmp	r3, #11
 800a2ae:	d002      	beq.n	800a2b6 <HAL_UART_RegisterCallback+0x106>
 800a2b0:	2b0c      	cmp	r3, #12
 800a2b2:	d004      	beq.n	800a2be <HAL_UART_RegisterCallback+0x10e>
 800a2b4:	e007      	b.n	800a2c6 <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	687a      	ldr	r2, [r7, #4]
 800a2ba:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800a2bc:	e014      	b.n	800a2e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	687a      	ldr	r2, [r7, #4]
 800a2c2:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800a2c4:	e010      	b.n	800a2e8 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2ca:	f043 0220 	orr.w	r2, r3, #32
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	75fb      	strb	r3, [r7, #23]
        break;
 800a2d6:	e007      	b.n	800a2e8 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2dc:	f043 0220 	orr.w	r2, r3, #32
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a2f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	371c      	adds	r7, #28
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fc:	4770      	bx	lr
 800a2fe:	bf00      	nop

0800a300 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a300:	b580      	push	{r7, lr}
 800a302:	b084      	sub	sp, #16
 800a304:	af00      	add	r7, sp, #0
 800a306:	60f8      	str	r0, [r7, #12]
 800a308:	60b9      	str	r1, [r7, #8]
 800a30a:	4613      	mov	r3, r2
 800a30c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a314:	b2db      	uxtb	r3, r3
 800a316:	2b20      	cmp	r3, #32
 800a318:	d11d      	bne.n	800a356 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800a31a:	68bb      	ldr	r3, [r7, #8]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d002      	beq.n	800a326 <HAL_UART_Receive_IT+0x26>
 800a320:	88fb      	ldrh	r3, [r7, #6]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d101      	bne.n	800a32a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a326:	2301      	movs	r3, #1
 800a328:	e016      	b.n	800a358 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a330:	2b01      	cmp	r3, #1
 800a332:	d101      	bne.n	800a338 <HAL_UART_Receive_IT+0x38>
 800a334:	2302      	movs	r3, #2
 800a336:	e00f      	b.n	800a358 <HAL_UART_Receive_IT+0x58>
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	2201      	movs	r2, #1
 800a33c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	2200      	movs	r2, #0
 800a344:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a346:	88fb      	ldrh	r3, [r7, #6]
 800a348:	461a      	mov	r2, r3
 800a34a:	68b9      	ldr	r1, [r7, #8]
 800a34c:	68f8      	ldr	r0, [r7, #12]
 800a34e:	f000 fcf7 	bl	800ad40 <UART_Start_Receive_IT>
 800a352:	4603      	mov	r3, r0
 800a354:	e000      	b.n	800a358 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800a356:	2302      	movs	r3, #2
  }
}
 800a358:	4618      	mov	r0, r3
 800a35a:	3710      	adds	r7, #16
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}

0800a360 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b08c      	sub	sp, #48	; 0x30
 800a364:	af00      	add	r7, sp, #0
 800a366:	60f8      	str	r0, [r7, #12]
 800a368:	60b9      	str	r1, [r7, #8]
 800a36a:	4613      	mov	r3, r2
 800a36c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a374:	b2db      	uxtb	r3, r3
 800a376:	2b20      	cmp	r3, #32
 800a378:	d165      	bne.n	800a446 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800a37a:	68bb      	ldr	r3, [r7, #8]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d002      	beq.n	800a386 <HAL_UART_Transmit_DMA+0x26>
 800a380:	88fb      	ldrh	r3, [r7, #6]
 800a382:	2b00      	cmp	r3, #0
 800a384:	d101      	bne.n	800a38a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800a386:	2301      	movs	r3, #1
 800a388:	e05e      	b.n	800a448 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a390:	2b01      	cmp	r3, #1
 800a392:	d101      	bne.n	800a398 <HAL_UART_Transmit_DMA+0x38>
 800a394:	2302      	movs	r3, #2
 800a396:	e057      	b.n	800a448 <HAL_UART_Transmit_DMA+0xe8>
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	2201      	movs	r2, #1
 800a39c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800a3a0:	68ba      	ldr	r2, [r7, #8]
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	88fa      	ldrh	r2, [r7, #6]
 800a3aa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	88fa      	ldrh	r2, [r7, #6]
 800a3b0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	2221      	movs	r2, #33	; 0x21
 800a3bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3c4:	4a22      	ldr	r2, [pc, #136]	; (800a450 <HAL_UART_Transmit_DMA+0xf0>)
 800a3c6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3cc:	4a21      	ldr	r2, [pc, #132]	; (800a454 <HAL_UART_Transmit_DMA+0xf4>)
 800a3ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3d4:	4a20      	ldr	r2, [pc, #128]	; (800a458 <HAL_UART_Transmit_DMA+0xf8>)
 800a3d6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3dc:	2200      	movs	r2, #0
 800a3de:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800a3e0:	f107 0308 	add.w	r3, r7, #8
 800a3e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800a3ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3ec:	6819      	ldr	r1, [r3, #0]
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	3304      	adds	r3, #4
 800a3f4:	461a      	mov	r2, r3
 800a3f6:	88fb      	ldrh	r3, [r7, #6]
 800a3f8:	f7fb f8f6 	bl	80055e8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a404:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	2200      	movs	r2, #0
 800a40a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	3314      	adds	r3, #20
 800a414:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a416:	69bb      	ldr	r3, [r7, #24]
 800a418:	e853 3f00 	ldrex	r3, [r3]
 800a41c:	617b      	str	r3, [r7, #20]
   return(result);
 800a41e:	697b      	ldr	r3, [r7, #20]
 800a420:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a424:	62bb      	str	r3, [r7, #40]	; 0x28
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	3314      	adds	r3, #20
 800a42c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a42e:	627a      	str	r2, [r7, #36]	; 0x24
 800a430:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a432:	6a39      	ldr	r1, [r7, #32]
 800a434:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a436:	e841 2300 	strex	r3, r2, [r1]
 800a43a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a43c:	69fb      	ldr	r3, [r7, #28]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d1e5      	bne.n	800a40e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800a442:	2300      	movs	r3, #0
 800a444:	e000      	b.n	800a448 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800a446:	2302      	movs	r3, #2
  }
}
 800a448:	4618      	mov	r0, r3
 800a44a:	3730      	adds	r7, #48	; 0x30
 800a44c:	46bd      	mov	sp, r7
 800a44e:	bd80      	pop	{r7, pc}
 800a450:	0800abf1 	.word	0x0800abf1
 800a454:	0800ac8d 	.word	0x0800ac8d
 800a458:	0800acab 	.word	0x0800acab

0800a45c <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b09a      	sub	sp, #104	; 0x68
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	330c      	adds	r3, #12
 800a46a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a46c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a46e:	e853 3f00 	ldrex	r3, [r3]
 800a472:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800a474:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a476:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a47a:	667b      	str	r3, [r7, #100]	; 0x64
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	330c      	adds	r3, #12
 800a482:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a484:	657a      	str	r2, [r7, #84]	; 0x54
 800a486:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a488:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a48a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a48c:	e841 2300 	strex	r3, r2, [r1]
 800a490:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a492:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a494:	2b00      	cmp	r3, #0
 800a496:	d1e5      	bne.n	800a464 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	3314      	adds	r3, #20
 800a49e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4a2:	e853 3f00 	ldrex	r3, [r3]
 800a4a6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a4a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4aa:	f023 0301 	bic.w	r3, r3, #1
 800a4ae:	663b      	str	r3, [r7, #96]	; 0x60
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	3314      	adds	r3, #20
 800a4b6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a4b8:	643a      	str	r2, [r7, #64]	; 0x40
 800a4ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4bc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a4be:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a4c0:	e841 2300 	strex	r3, r2, [r1]
 800a4c4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a4c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d1e5      	bne.n	800a498 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4d0:	2b01      	cmp	r3, #1
 800a4d2:	d119      	bne.n	800a508 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	330c      	adds	r3, #12
 800a4da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4dc:	6a3b      	ldr	r3, [r7, #32]
 800a4de:	e853 3f00 	ldrex	r3, [r3]
 800a4e2:	61fb      	str	r3, [r7, #28]
   return(result);
 800a4e4:	69fb      	ldr	r3, [r7, #28]
 800a4e6:	f023 0310 	bic.w	r3, r3, #16
 800a4ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	330c      	adds	r3, #12
 800a4f2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a4f4:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a4f6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a4fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a4fc:	e841 2300 	strex	r3, r2, [r1]
 800a500:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a504:	2b00      	cmp	r3, #0
 800a506:	d1e5      	bne.n	800a4d4 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	695b      	ldr	r3, [r3, #20]
 800a50e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a512:	2b40      	cmp	r3, #64	; 0x40
 800a514:	d136      	bne.n	800a584 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	3314      	adds	r3, #20
 800a51c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	e853 3f00 	ldrex	r3, [r3]
 800a524:	60bb      	str	r3, [r7, #8]
   return(result);
 800a526:	68bb      	ldr	r3, [r7, #8]
 800a528:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a52c:	65bb      	str	r3, [r7, #88]	; 0x58
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	3314      	adds	r3, #20
 800a534:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a536:	61ba      	str	r2, [r7, #24]
 800a538:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a53a:	6979      	ldr	r1, [r7, #20]
 800a53c:	69ba      	ldr	r2, [r7, #24]
 800a53e:	e841 2300 	strex	r3, r2, [r1]
 800a542:	613b      	str	r3, [r7, #16]
   return(result);
 800a544:	693b      	ldr	r3, [r7, #16]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d1e5      	bne.n	800a516 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d018      	beq.n	800a584 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a556:	2200      	movs	r2, #0
 800a558:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a55e:	4618      	mov	r0, r3
 800a560:	f7fb f89a 	bl	8005698 <HAL_DMA_Abort>
 800a564:	4603      	mov	r3, r0
 800a566:	2b00      	cmp	r3, #0
 800a568:	d00c      	beq.n	800a584 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a56e:	4618      	mov	r0, r3
 800a570:	f7fb fabc 	bl	8005aec <HAL_DMA_GetError>
 800a574:	4603      	mov	r3, r0
 800a576:	2b20      	cmp	r3, #32
 800a578:	d104      	bne.n	800a584 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	2210      	movs	r2, #16
 800a57e:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 800a580:	2303      	movs	r3, #3
 800a582:	e00a      	b.n	800a59a <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2200      	movs	r2, #0
 800a588:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	2220      	movs	r2, #32
 800a58e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	2200      	movs	r2, #0
 800a596:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800a598:	2300      	movs	r3, #0
}
 800a59a:	4618      	mov	r0, r3
 800a59c:	3768      	adds	r7, #104	; 0x68
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	bd80      	pop	{r7, pc}
	...

0800a5a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b0ba      	sub	sp, #232	; 0xe8
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	68db      	ldr	r3, [r3, #12]
 800a5bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	695b      	ldr	r3, [r3, #20]
 800a5c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a5d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5da:	f003 030f 	and.w	r3, r3, #15
 800a5de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a5e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d10f      	bne.n	800a60a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a5ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5ee:	f003 0320 	and.w	r3, r3, #32
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d009      	beq.n	800a60a <HAL_UART_IRQHandler+0x66>
 800a5f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5fa:	f003 0320 	and.w	r3, r3, #32
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d003      	beq.n	800a60a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a602:	6878      	ldr	r0, [r7, #4]
 800a604:	f000 fce3 	bl	800afce <UART_Receive_IT>
      return;
 800a608:	e25b      	b.n	800aac2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a60a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a60e:	2b00      	cmp	r3, #0
 800a610:	f000 80e1 	beq.w	800a7d6 <HAL_UART_IRQHandler+0x232>
 800a614:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a618:	f003 0301 	and.w	r3, r3, #1
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d106      	bne.n	800a62e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a620:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a624:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a628:	2b00      	cmp	r3, #0
 800a62a:	f000 80d4 	beq.w	800a7d6 <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a62e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a632:	f003 0301 	and.w	r3, r3, #1
 800a636:	2b00      	cmp	r3, #0
 800a638:	d00b      	beq.n	800a652 <HAL_UART_IRQHandler+0xae>
 800a63a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a63e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a642:	2b00      	cmp	r3, #0
 800a644:	d005      	beq.n	800a652 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a64a:	f043 0201 	orr.w	r2, r3, #1
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a652:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a656:	f003 0304 	and.w	r3, r3, #4
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d00b      	beq.n	800a676 <HAL_UART_IRQHandler+0xd2>
 800a65e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a662:	f003 0301 	and.w	r3, r3, #1
 800a666:	2b00      	cmp	r3, #0
 800a668:	d005      	beq.n	800a676 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a66e:	f043 0202 	orr.w	r2, r3, #2
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a67a:	f003 0302 	and.w	r3, r3, #2
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d00b      	beq.n	800a69a <HAL_UART_IRQHandler+0xf6>
 800a682:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a686:	f003 0301 	and.w	r3, r3, #1
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d005      	beq.n	800a69a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a692:	f043 0204 	orr.w	r2, r3, #4
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a69a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a69e:	f003 0308 	and.w	r3, r3, #8
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d011      	beq.n	800a6ca <HAL_UART_IRQHandler+0x126>
 800a6a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a6aa:	f003 0320 	and.w	r3, r3, #32
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d105      	bne.n	800a6be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a6b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a6b6:	f003 0301 	and.w	r3, r3, #1
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d005      	beq.n	800a6ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6c2:	f043 0208 	orr.w	r2, r3, #8
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	f000 81f2 	beq.w	800aab8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a6d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6d8:	f003 0320 	and.w	r3, r3, #32
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d008      	beq.n	800a6f2 <HAL_UART_IRQHandler+0x14e>
 800a6e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a6e4:	f003 0320 	and.w	r3, r3, #32
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d002      	beq.n	800a6f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a6ec:	6878      	ldr	r0, [r7, #4]
 800a6ee:	f000 fc6e 	bl	800afce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	695b      	ldr	r3, [r3, #20]
 800a6f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6fc:	2b40      	cmp	r3, #64	; 0x40
 800a6fe:	bf0c      	ite	eq
 800a700:	2301      	moveq	r3, #1
 800a702:	2300      	movne	r3, #0
 800a704:	b2db      	uxtb	r3, r3
 800a706:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a70e:	f003 0308 	and.w	r3, r3, #8
 800a712:	2b00      	cmp	r3, #0
 800a714:	d103      	bne.n	800a71e <HAL_UART_IRQHandler+0x17a>
 800a716:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d051      	beq.n	800a7c2 <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a71e:	6878      	ldr	r0, [r7, #4]
 800a720:	f000 fb74 	bl	800ae0c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	695b      	ldr	r3, [r3, #20]
 800a72a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a72e:	2b40      	cmp	r3, #64	; 0x40
 800a730:	d142      	bne.n	800a7b8 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	3314      	adds	r3, #20
 800a738:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a73c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a740:	e853 3f00 	ldrex	r3, [r3]
 800a744:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a748:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a74c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a750:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	3314      	adds	r3, #20
 800a75a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a75e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a762:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a766:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a76a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a76e:	e841 2300 	strex	r3, r2, [r1]
 800a772:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a776:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d1d9      	bne.n	800a732 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a782:	2b00      	cmp	r3, #0
 800a784:	d013      	beq.n	800a7ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a78a:	4a7f      	ldr	r2, [pc, #508]	; (800a988 <HAL_UART_IRQHandler+0x3e4>)
 800a78c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a792:	4618      	mov	r0, r3
 800a794:	f7fa fff0 	bl	8005778 <HAL_DMA_Abort_IT>
 800a798:	4603      	mov	r3, r0
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d019      	beq.n	800a7d2 <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7a4:	687a      	ldr	r2, [r7, #4]
 800a7a6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a7a8:	4610      	mov	r0, r2
 800a7aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7ac:	e011      	b.n	800a7d2 <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7b2:	6878      	ldr	r0, [r7, #4]
 800a7b4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7b6:	e00c      	b.n	800a7d2 <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7bc:	6878      	ldr	r0, [r7, #4]
 800a7be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7c0:	e007      	b.n	800a7d2 <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a7d0:	e172      	b.n	800aab8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7d2:	bf00      	nop
    return;
 800a7d4:	e170      	b.n	800aab8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7da:	2b01      	cmp	r3, #1
 800a7dc:	f040 814c 	bne.w	800aa78 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a7e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a7e4:	f003 0310 	and.w	r3, r3, #16
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	f000 8145 	beq.w	800aa78 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a7ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a7f2:	f003 0310 	and.w	r3, r3, #16
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	f000 813e 	beq.w	800aa78 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	60bb      	str	r3, [r7, #8]
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	60bb      	str	r3, [r7, #8]
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	685b      	ldr	r3, [r3, #4]
 800a80e:	60bb      	str	r3, [r7, #8]
 800a810:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	695b      	ldr	r3, [r3, #20]
 800a818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a81c:	2b40      	cmp	r3, #64	; 0x40
 800a81e:	f040 80b5 	bne.w	800a98c <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	685b      	ldr	r3, [r3, #4]
 800a82a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a82e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a832:	2b00      	cmp	r3, #0
 800a834:	f000 8142 	beq.w	800aabc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a83c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a840:	429a      	cmp	r2, r3
 800a842:	f080 813b 	bcs.w	800aabc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a84c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a852:	69db      	ldr	r3, [r3, #28]
 800a854:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a858:	f000 8088 	beq.w	800a96c <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	330c      	adds	r3, #12
 800a862:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a866:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a86a:	e853 3f00 	ldrex	r3, [r3]
 800a86e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a872:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a876:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a87a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	330c      	adds	r3, #12
 800a884:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a888:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a88c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a890:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a894:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a898:	e841 2300 	strex	r3, r2, [r1]
 800a89c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a8a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d1d9      	bne.n	800a85c <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	3314      	adds	r3, #20
 800a8ae:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a8b2:	e853 3f00 	ldrex	r3, [r3]
 800a8b6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a8b8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a8ba:	f023 0301 	bic.w	r3, r3, #1
 800a8be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	3314      	adds	r3, #20
 800a8c8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a8cc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a8d0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8d2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a8d4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a8d8:	e841 2300 	strex	r3, r2, [r1]
 800a8dc:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a8de:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d1e1      	bne.n	800a8a8 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	3314      	adds	r3, #20
 800a8ea:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a8ee:	e853 3f00 	ldrex	r3, [r3]
 800a8f2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a8f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a8f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a8fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	3314      	adds	r3, #20
 800a904:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a908:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a90a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a90c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a90e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a910:	e841 2300 	strex	r3, r2, [r1]
 800a914:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a916:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d1e3      	bne.n	800a8e4 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2220      	movs	r2, #32
 800a920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	2200      	movs	r2, #0
 800a928:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	330c      	adds	r3, #12
 800a930:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a932:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a934:	e853 3f00 	ldrex	r3, [r3]
 800a938:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a93a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a93c:	f023 0310 	bic.w	r3, r3, #16
 800a940:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	330c      	adds	r3, #12
 800a94a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a94e:	65ba      	str	r2, [r7, #88]	; 0x58
 800a950:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a952:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a954:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a956:	e841 2300 	strex	r3, r2, [r1]
 800a95a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a95c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d1e3      	bne.n	800a92a <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a966:	4618      	mov	r0, r3
 800a968:	f7fa fe96 	bl	8005698 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a970:	687a      	ldr	r2, [r7, #4]
 800a972:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 800a974:	687a      	ldr	r2, [r7, #4]
 800a976:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 800a978:	b292      	uxth	r2, r2
 800a97a:	1a8a      	subs	r2, r1, r2
 800a97c:	b292      	uxth	r2, r2
 800a97e:	4611      	mov	r1, r2
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a984:	e09a      	b.n	800aabc <HAL_UART_IRQHandler+0x518>
 800a986:	bf00      	nop
 800a988:	0800aed3 	.word	0x0800aed3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a994:	b29b      	uxth	r3, r3
 800a996:	1ad3      	subs	r3, r2, r3
 800a998:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a9a0:	b29b      	uxth	r3, r3
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	f000 808c 	beq.w	800aac0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800a9a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	f000 8087 	beq.w	800aac0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	330c      	adds	r3, #12
 800a9b8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9bc:	e853 3f00 	ldrex	r3, [r3]
 800a9c0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a9c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a9c8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	330c      	adds	r3, #12
 800a9d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a9d6:	647a      	str	r2, [r7, #68]	; 0x44
 800a9d8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a9dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a9de:	e841 2300 	strex	r3, r2, [r1]
 800a9e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a9e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d1e3      	bne.n	800a9b2 <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	3314      	adds	r3, #20
 800a9f0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9f4:	e853 3f00 	ldrex	r3, [r3]
 800a9f8:	623b      	str	r3, [r7, #32]
   return(result);
 800a9fa:	6a3b      	ldr	r3, [r7, #32]
 800a9fc:	f023 0301 	bic.w	r3, r3, #1
 800aa00:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	3314      	adds	r3, #20
 800aa0a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800aa0e:	633a      	str	r2, [r7, #48]	; 0x30
 800aa10:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800aa14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aa16:	e841 2300 	strex	r3, r2, [r1]
 800aa1a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800aa1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d1e3      	bne.n	800a9ea <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2220      	movs	r2, #32
 800aa26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	330c      	adds	r3, #12
 800aa36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa38:	693b      	ldr	r3, [r7, #16]
 800aa3a:	e853 3f00 	ldrex	r3, [r3]
 800aa3e:	60fb      	str	r3, [r7, #12]
   return(result);
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	f023 0310 	bic.w	r3, r3, #16
 800aa46:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	330c      	adds	r3, #12
 800aa50:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800aa54:	61fa      	str	r2, [r7, #28]
 800aa56:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa58:	69b9      	ldr	r1, [r7, #24]
 800aa5a:	69fa      	ldr	r2, [r7, #28]
 800aa5c:	e841 2300 	strex	r3, r2, [r1]
 800aa60:	617b      	str	r3, [r7, #20]
   return(result);
 800aa62:	697b      	ldr	r3, [r7, #20]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d1e3      	bne.n	800aa30 <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aa6c:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 800aa70:	4611      	mov	r1, r2
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800aa76:	e023      	b.n	800aac0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800aa78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d009      	beq.n	800aa98 <HAL_UART_IRQHandler+0x4f4>
 800aa84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aa88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d003      	beq.n	800aa98 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800aa90:	6878      	ldr	r0, [r7, #4]
 800aa92:	f000 fa33 	bl	800aefc <UART_Transmit_IT>
    return;
 800aa96:	e014      	b.n	800aac2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800aa98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d00e      	beq.n	800aac2 <HAL_UART_IRQHandler+0x51e>
 800aaa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aaa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d008      	beq.n	800aac2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800aab0:	6878      	ldr	r0, [r7, #4]
 800aab2:	f000 fa73 	bl	800af9c <UART_EndTransmit_IT>
    return;
 800aab6:	e004      	b.n	800aac2 <HAL_UART_IRQHandler+0x51e>
    return;
 800aab8:	bf00      	nop
 800aaba:	e002      	b.n	800aac2 <HAL_UART_IRQHandler+0x51e>
      return;
 800aabc:	bf00      	nop
 800aabe:	e000      	b.n	800aac2 <HAL_UART_IRQHandler+0x51e>
      return;
 800aac0:	bf00      	nop
  }
}
 800aac2:	37e8      	adds	r7, #232	; 0xe8
 800aac4:	46bd      	mov	sp, r7
 800aac6:	bd80      	pop	{r7, pc}

0800aac8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800aac8:	b480      	push	{r7}
 800aaca:	b083      	sub	sp, #12
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800aad0:	bf00      	nop
 800aad2:	370c      	adds	r7, #12
 800aad4:	46bd      	mov	sp, r7
 800aad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aada:	4770      	bx	lr

0800aadc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800aadc:	b480      	push	{r7}
 800aade:	b083      	sub	sp, #12
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800aae4:	bf00      	nop
 800aae6:	370c      	adds	r7, #12
 800aae8:	46bd      	mov	sp, r7
 800aaea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaee:	4770      	bx	lr

0800aaf0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800aaf0:	b480      	push	{r7}
 800aaf2:	b083      	sub	sp, #12
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800aaf8:	bf00      	nop
 800aafa:	370c      	adds	r7, #12
 800aafc:	46bd      	mov	sp, r7
 800aafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab02:	4770      	bx	lr

0800ab04 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ab04:	b480      	push	{r7}
 800ab06:	b083      	sub	sp, #12
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800ab0c:	bf00      	nop
 800ab0e:	370c      	adds	r7, #12
 800ab10:	46bd      	mov	sp, r7
 800ab12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab16:	4770      	bx	lr

0800ab18 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ab18:	b480      	push	{r7}
 800ab1a:	b083      	sub	sp, #12
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ab20:	bf00      	nop
 800ab22:	370c      	adds	r7, #12
 800ab24:	46bd      	mov	sp, r7
 800ab26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2a:	4770      	bx	lr

0800ab2c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800ab2c:	b480      	push	{r7}
 800ab2e:	b083      	sub	sp, #12
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800ab34:	bf00      	nop
 800ab36:	370c      	adds	r7, #12
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3e:	4770      	bx	lr

0800ab40 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800ab40:	b480      	push	{r7}
 800ab42:	b083      	sub	sp, #12
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800ab48:	bf00      	nop
 800ab4a:	370c      	adds	r7, #12
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab52:	4770      	bx	lr

0800ab54 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800ab54:	b480      	push	{r7}
 800ab56:	b083      	sub	sp, #12
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800ab5c:	bf00      	nop
 800ab5e:	370c      	adds	r7, #12
 800ab60:	46bd      	mov	sp, r7
 800ab62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab66:	4770      	bx	lr

0800ab68 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ab68:	b480      	push	{r7}
 800ab6a:	b083      	sub	sp, #12
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
 800ab70:	460b      	mov	r3, r1
 800ab72:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ab74:	bf00      	nop
 800ab76:	370c      	adds	r7, #12
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7e:	4770      	bx	lr

0800ab80 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800ab80:	b480      	push	{r7}
 800ab82:	b083      	sub	sp, #12
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	4a10      	ldr	r2, [pc, #64]	; (800abcc <UART_InitCallbacksToDefault+0x4c>)
 800ab8c:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	4a0f      	ldr	r2, [pc, #60]	; (800abd0 <UART_InitCallbacksToDefault+0x50>)
 800ab92:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	4a0f      	ldr	r2, [pc, #60]	; (800abd4 <UART_InitCallbacksToDefault+0x54>)
 800ab98:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	4a0e      	ldr	r2, [pc, #56]	; (800abd8 <UART_InitCallbacksToDefault+0x58>)
 800ab9e:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	4a0e      	ldr	r2, [pc, #56]	; (800abdc <UART_InitCallbacksToDefault+0x5c>)
 800aba4:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	4a0d      	ldr	r2, [pc, #52]	; (800abe0 <UART_InitCallbacksToDefault+0x60>)
 800abaa:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	4a0d      	ldr	r2, [pc, #52]	; (800abe4 <UART_InitCallbacksToDefault+0x64>)
 800abb0:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	4a0c      	ldr	r2, [pc, #48]	; (800abe8 <UART_InitCallbacksToDefault+0x68>)
 800abb6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	4a0c      	ldr	r2, [pc, #48]	; (800abec <UART_InitCallbacksToDefault+0x6c>)
 800abbc:	669a      	str	r2, [r3, #104]	; 0x68

}
 800abbe:	bf00      	nop
 800abc0:	370c      	adds	r7, #12
 800abc2:	46bd      	mov	sp, r7
 800abc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc8:	4770      	bx	lr
 800abca:	bf00      	nop
 800abcc:	0800aadd 	.word	0x0800aadd
 800abd0:	0800aac9 	.word	0x0800aac9
 800abd4:	0800ab05 	.word	0x0800ab05
 800abd8:	0800aaf1 	.word	0x0800aaf1
 800abdc:	0800ab19 	.word	0x0800ab19
 800abe0:	0800ab2d 	.word	0x0800ab2d
 800abe4:	0800ab41 	.word	0x0800ab41
 800abe8:	0800ab55 	.word	0x0800ab55
 800abec:	0800ab69 	.word	0x0800ab69

0800abf0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b090      	sub	sp, #64	; 0x40
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abfc:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d137      	bne.n	800ac7c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800ac0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac0e:	2200      	movs	r2, #0
 800ac10:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ac12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	3314      	adds	r3, #20
 800ac18:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac1c:	e853 3f00 	ldrex	r3, [r3]
 800ac20:	623b      	str	r3, [r7, #32]
   return(result);
 800ac22:	6a3b      	ldr	r3, [r7, #32]
 800ac24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ac28:	63bb      	str	r3, [r7, #56]	; 0x38
 800ac2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	3314      	adds	r3, #20
 800ac30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ac32:	633a      	str	r2, [r7, #48]	; 0x30
 800ac34:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac36:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ac38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ac3a:	e841 2300 	strex	r3, r2, [r1]
 800ac3e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ac40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d1e5      	bne.n	800ac12 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ac46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	330c      	adds	r3, #12
 800ac4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac4e:	693b      	ldr	r3, [r7, #16]
 800ac50:	e853 3f00 	ldrex	r3, [r3]
 800ac54:	60fb      	str	r3, [r7, #12]
   return(result);
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac5c:	637b      	str	r3, [r7, #52]	; 0x34
 800ac5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	330c      	adds	r3, #12
 800ac64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ac66:	61fa      	str	r2, [r7, #28]
 800ac68:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac6a:	69b9      	ldr	r1, [r7, #24]
 800ac6c:	69fa      	ldr	r2, [r7, #28]
 800ac6e:	e841 2300 	strex	r3, r2, [r1]
 800ac72:	617b      	str	r3, [r7, #20]
   return(result);
 800ac74:	697b      	ldr	r3, [r7, #20]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d1e5      	bne.n	800ac46 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ac7a:	e003      	b.n	800ac84 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 800ac7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ac80:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800ac82:	4798      	blx	r3
}
 800ac84:	bf00      	nop
 800ac86:	3740      	adds	r7, #64	; 0x40
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	bd80      	pop	{r7, pc}

0800ac8c <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	b084      	sub	sp, #16
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac98:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac9e:	68f8      	ldr	r0, [r7, #12]
 800aca0:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aca2:	bf00      	nop
 800aca4:	3710      	adds	r7, #16
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}

0800acaa <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800acaa:	b580      	push	{r7, lr}
 800acac:	b084      	sub	sp, #16
 800acae:	af00      	add	r7, sp, #0
 800acb0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800acb2:	2300      	movs	r3, #0
 800acb4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acba:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800acbc:	68bb      	ldr	r3, [r7, #8]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	695b      	ldr	r3, [r3, #20]
 800acc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800acc6:	2b80      	cmp	r3, #128	; 0x80
 800acc8:	bf0c      	ite	eq
 800acca:	2301      	moveq	r3, #1
 800accc:	2300      	movne	r3, #0
 800acce:	b2db      	uxtb	r3, r3
 800acd0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800acd2:	68bb      	ldr	r3, [r7, #8]
 800acd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800acd8:	b2db      	uxtb	r3, r3
 800acda:	2b21      	cmp	r3, #33	; 0x21
 800acdc:	d108      	bne.n	800acf0 <UART_DMAError+0x46>
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d005      	beq.n	800acf0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	2200      	movs	r2, #0
 800ace8:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800acea:	68b8      	ldr	r0, [r7, #8]
 800acec:	f000 f866 	bl	800adbc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800acf0:	68bb      	ldr	r3, [r7, #8]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	695b      	ldr	r3, [r3, #20]
 800acf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800acfa:	2b40      	cmp	r3, #64	; 0x40
 800acfc:	bf0c      	ite	eq
 800acfe:	2301      	moveq	r3, #1
 800ad00:	2300      	movne	r3, #0
 800ad02:	b2db      	uxtb	r3, r3
 800ad04:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800ad06:	68bb      	ldr	r3, [r7, #8]
 800ad08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ad0c:	b2db      	uxtb	r3, r3
 800ad0e:	2b22      	cmp	r3, #34	; 0x22
 800ad10:	d108      	bne.n	800ad24 <UART_DMAError+0x7a>
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d005      	beq.n	800ad24 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800ad18:	68bb      	ldr	r3, [r7, #8]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800ad1e:	68b8      	ldr	r0, [r7, #8]
 800ad20:	f000 f874 	bl	800ae0c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ad24:	68bb      	ldr	r3, [r7, #8]
 800ad26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad28:	f043 0210 	orr.w	r2, r3, #16
 800ad2c:	68bb      	ldr	r3, [r7, #8]
 800ad2e:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800ad30:	68bb      	ldr	r3, [r7, #8]
 800ad32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad34:	68b8      	ldr	r0, [r7, #8]
 800ad36:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ad38:	bf00      	nop
 800ad3a:	3710      	adds	r7, #16
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	bd80      	pop	{r7, pc}

0800ad40 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ad40:	b480      	push	{r7}
 800ad42:	b085      	sub	sp, #20
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	60f8      	str	r0, [r7, #12]
 800ad48:	60b9      	str	r1, [r7, #8]
 800ad4a:	4613      	mov	r3, r2
 800ad4c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	68ba      	ldr	r2, [r7, #8]
 800ad52:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	88fa      	ldrh	r2, [r7, #6]
 800ad58:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	88fa      	ldrh	r2, [r7, #6]
 800ad5e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	2200      	movs	r2, #0
 800ad64:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	2222      	movs	r2, #34	; 0x22
 800ad6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	2200      	movs	r2, #0
 800ad72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	691b      	ldr	r3, [r3, #16]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d007      	beq.n	800ad8e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	68da      	ldr	r2, [r3, #12]
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ad8c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	695a      	ldr	r2, [r3, #20]
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	f042 0201 	orr.w	r2, r2, #1
 800ad9c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	68da      	ldr	r2, [r3, #12]
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	f042 0220 	orr.w	r2, r2, #32
 800adac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800adae:	2300      	movs	r3, #0
}
 800adb0:	4618      	mov	r0, r3
 800adb2:	3714      	adds	r7, #20
 800adb4:	46bd      	mov	sp, r7
 800adb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adba:	4770      	bx	lr

0800adbc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800adbc:	b480      	push	{r7}
 800adbe:	b089      	sub	sp, #36	; 0x24
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	330c      	adds	r3, #12
 800adca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	e853 3f00 	ldrex	r3, [r3]
 800add2:	60bb      	str	r3, [r7, #8]
   return(result);
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800adda:	61fb      	str	r3, [r7, #28]
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	330c      	adds	r3, #12
 800ade2:	69fa      	ldr	r2, [r7, #28]
 800ade4:	61ba      	str	r2, [r7, #24]
 800ade6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ade8:	6979      	ldr	r1, [r7, #20]
 800adea:	69ba      	ldr	r2, [r7, #24]
 800adec:	e841 2300 	strex	r3, r2, [r1]
 800adf0:	613b      	str	r3, [r7, #16]
   return(result);
 800adf2:	693b      	ldr	r3, [r7, #16]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d1e5      	bne.n	800adc4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2220      	movs	r2, #32
 800adfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800ae00:	bf00      	nop
 800ae02:	3724      	adds	r7, #36	; 0x24
 800ae04:	46bd      	mov	sp, r7
 800ae06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0a:	4770      	bx	lr

0800ae0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ae0c:	b480      	push	{r7}
 800ae0e:	b095      	sub	sp, #84	; 0x54
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	330c      	adds	r3, #12
 800ae1a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae1e:	e853 3f00 	ldrex	r3, [r3]
 800ae22:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ae24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae26:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ae2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	330c      	adds	r3, #12
 800ae32:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ae34:	643a      	str	r2, [r7, #64]	; 0x40
 800ae36:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae38:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ae3a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ae3c:	e841 2300 	strex	r3, r2, [r1]
 800ae40:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ae42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d1e5      	bne.n	800ae14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	3314      	adds	r3, #20
 800ae4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae50:	6a3b      	ldr	r3, [r7, #32]
 800ae52:	e853 3f00 	ldrex	r3, [r3]
 800ae56:	61fb      	str	r3, [r7, #28]
   return(result);
 800ae58:	69fb      	ldr	r3, [r7, #28]
 800ae5a:	f023 0301 	bic.w	r3, r3, #1
 800ae5e:	64bb      	str	r3, [r7, #72]	; 0x48
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	3314      	adds	r3, #20
 800ae66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ae68:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ae6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ae6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ae70:	e841 2300 	strex	r3, r2, [r1]
 800ae74:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ae76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d1e5      	bne.n	800ae48 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae80:	2b01      	cmp	r3, #1
 800ae82:	d119      	bne.n	800aeb8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	330c      	adds	r3, #12
 800ae8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	e853 3f00 	ldrex	r3, [r3]
 800ae92:	60bb      	str	r3, [r7, #8]
   return(result);
 800ae94:	68bb      	ldr	r3, [r7, #8]
 800ae96:	f023 0310 	bic.w	r3, r3, #16
 800ae9a:	647b      	str	r3, [r7, #68]	; 0x44
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	330c      	adds	r3, #12
 800aea2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800aea4:	61ba      	str	r2, [r7, #24]
 800aea6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aea8:	6979      	ldr	r1, [r7, #20]
 800aeaa:	69ba      	ldr	r2, [r7, #24]
 800aeac:	e841 2300 	strex	r3, r2, [r1]
 800aeb0:	613b      	str	r3, [r7, #16]
   return(result);
 800aeb2:	693b      	ldr	r3, [r7, #16]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d1e5      	bne.n	800ae84 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2220      	movs	r2, #32
 800aebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	2200      	movs	r2, #0
 800aec4:	631a      	str	r2, [r3, #48]	; 0x30
}
 800aec6:	bf00      	nop
 800aec8:	3754      	adds	r7, #84	; 0x54
 800aeca:	46bd      	mov	sp, r7
 800aecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed0:	4770      	bx	lr

0800aed2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aed2:	b580      	push	{r7, lr}
 800aed4:	b084      	sub	sp, #16
 800aed6:	af00      	add	r7, sp, #0
 800aed8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aede:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	2200      	movs	r2, #0
 800aee4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	2200      	movs	r2, #0
 800aeea:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aef0:	68f8      	ldr	r0, [r7, #12]
 800aef2:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aef4:	bf00      	nop
 800aef6:	3710      	adds	r7, #16
 800aef8:	46bd      	mov	sp, r7
 800aefa:	bd80      	pop	{r7, pc}

0800aefc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800aefc:	b480      	push	{r7}
 800aefe:	b085      	sub	sp, #20
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800af0a:	b2db      	uxtb	r3, r3
 800af0c:	2b21      	cmp	r3, #33	; 0x21
 800af0e:	d13e      	bne.n	800af8e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	689b      	ldr	r3, [r3, #8]
 800af14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af18:	d114      	bne.n	800af44 <UART_Transmit_IT+0x48>
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	691b      	ldr	r3, [r3, #16]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d110      	bne.n	800af44 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	6a1b      	ldr	r3, [r3, #32]
 800af26:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	881b      	ldrh	r3, [r3, #0]
 800af2c:	461a      	mov	r2, r3
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800af36:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	6a1b      	ldr	r3, [r3, #32]
 800af3c:	1c9a      	adds	r2, r3, #2
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	621a      	str	r2, [r3, #32]
 800af42:	e008      	b.n	800af56 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	6a1b      	ldr	r3, [r3, #32]
 800af48:	1c59      	adds	r1, r3, #1
 800af4a:	687a      	ldr	r2, [r7, #4]
 800af4c:	6211      	str	r1, [r2, #32]
 800af4e:	781a      	ldrb	r2, [r3, #0]
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800af5a:	b29b      	uxth	r3, r3
 800af5c:	3b01      	subs	r3, #1
 800af5e:	b29b      	uxth	r3, r3
 800af60:	687a      	ldr	r2, [r7, #4]
 800af62:	4619      	mov	r1, r3
 800af64:	84d1      	strh	r1, [r2, #38]	; 0x26
 800af66:	2b00      	cmp	r3, #0
 800af68:	d10f      	bne.n	800af8a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	68da      	ldr	r2, [r3, #12]
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800af78:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	68da      	ldr	r2, [r3, #12]
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800af88:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800af8a:	2300      	movs	r3, #0
 800af8c:	e000      	b.n	800af90 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800af8e:	2302      	movs	r3, #2
  }
}
 800af90:	4618      	mov	r0, r3
 800af92:	3714      	adds	r7, #20
 800af94:	46bd      	mov	sp, r7
 800af96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9a:	4770      	bx	lr

0800af9c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b082      	sub	sp, #8
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	68da      	ldr	r2, [r3, #12]
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800afb2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	2220      	movs	r2, #32
 800afb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800afc0:	6878      	ldr	r0, [r7, #4]
 800afc2:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800afc4:	2300      	movs	r3, #0
}
 800afc6:	4618      	mov	r0, r3
 800afc8:	3708      	adds	r7, #8
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}

0800afce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800afce:	b580      	push	{r7, lr}
 800afd0:	b08c      	sub	sp, #48	; 0x30
 800afd2:	af00      	add	r7, sp, #0
 800afd4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800afdc:	b2db      	uxtb	r3, r3
 800afde:	2b22      	cmp	r3, #34	; 0x22
 800afe0:	f040 80ad 	bne.w	800b13e <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	689b      	ldr	r3, [r3, #8]
 800afe8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800afec:	d117      	bne.n	800b01e <UART_Receive_IT+0x50>
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	691b      	ldr	r3, [r3, #16]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d113      	bne.n	800b01e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800aff6:	2300      	movs	r3, #0
 800aff8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800affe:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	685b      	ldr	r3, [r3, #4]
 800b006:	b29b      	uxth	r3, r3
 800b008:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b00c:	b29a      	uxth	r2, r3
 800b00e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b010:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b016:	1c9a      	adds	r2, r3, #2
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	629a      	str	r2, [r3, #40]	; 0x28
 800b01c:	e026      	b.n	800b06c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b022:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800b024:	2300      	movs	r3, #0
 800b026:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	689b      	ldr	r3, [r3, #8]
 800b02c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b030:	d007      	beq.n	800b042 <UART_Receive_IT+0x74>
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	689b      	ldr	r3, [r3, #8]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d10a      	bne.n	800b050 <UART_Receive_IT+0x82>
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	691b      	ldr	r3, [r3, #16]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d106      	bne.n	800b050 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	685b      	ldr	r3, [r3, #4]
 800b048:	b2da      	uxtb	r2, r3
 800b04a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b04c:	701a      	strb	r2, [r3, #0]
 800b04e:	e008      	b.n	800b062 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	685b      	ldr	r3, [r3, #4]
 800b056:	b2db      	uxtb	r3, r3
 800b058:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b05c:	b2da      	uxtb	r2, r3
 800b05e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b060:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b066:	1c5a      	adds	r2, r3, #1
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b070:	b29b      	uxth	r3, r3
 800b072:	3b01      	subs	r3, #1
 800b074:	b29b      	uxth	r3, r3
 800b076:	687a      	ldr	r2, [r7, #4]
 800b078:	4619      	mov	r1, r3
 800b07a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d15c      	bne.n	800b13a <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	68da      	ldr	r2, [r3, #12]
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	f022 0220 	bic.w	r2, r2, #32
 800b08e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	68da      	ldr	r2, [r3, #12]
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b09e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	695a      	ldr	r2, [r3, #20]
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	f022 0201 	bic.w	r2, r2, #1
 800b0ae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	2220      	movs	r2, #32
 800b0b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0bc:	2b01      	cmp	r3, #1
 800b0be:	d136      	bne.n	800b12e <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	330c      	adds	r3, #12
 800b0cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0ce:	697b      	ldr	r3, [r7, #20]
 800b0d0:	e853 3f00 	ldrex	r3, [r3]
 800b0d4:	613b      	str	r3, [r7, #16]
   return(result);
 800b0d6:	693b      	ldr	r3, [r7, #16]
 800b0d8:	f023 0310 	bic.w	r3, r3, #16
 800b0dc:	627b      	str	r3, [r7, #36]	; 0x24
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	330c      	adds	r3, #12
 800b0e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b0e6:	623a      	str	r2, [r7, #32]
 800b0e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ea:	69f9      	ldr	r1, [r7, #28]
 800b0ec:	6a3a      	ldr	r2, [r7, #32]
 800b0ee:	e841 2300 	strex	r3, r2, [r1]
 800b0f2:	61bb      	str	r3, [r7, #24]
   return(result);
 800b0f4:	69bb      	ldr	r3, [r7, #24]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d1e5      	bne.n	800b0c6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	f003 0310 	and.w	r3, r3, #16
 800b104:	2b10      	cmp	r3, #16
 800b106:	d10a      	bne.n	800b11e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b108:	2300      	movs	r3, #0
 800b10a:	60fb      	str	r3, [r7, #12]
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	60fb      	str	r3, [r7, #12]
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	685b      	ldr	r3, [r3, #4]
 800b11a:	60fb      	str	r3, [r7, #12]
 800b11c:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b122:	687a      	ldr	r2, [r7, #4]
 800b124:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800b126:	4611      	mov	r1, r2
 800b128:	6878      	ldr	r0, [r7, #4]
 800b12a:	4798      	blx	r3
 800b12c:	e003      	b.n	800b136 <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b132:	6878      	ldr	r0, [r7, #4]
 800b134:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b136:	2300      	movs	r3, #0
 800b138:	e002      	b.n	800b140 <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 800b13a:	2300      	movs	r3, #0
 800b13c:	e000      	b.n	800b140 <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 800b13e:	2302      	movs	r3, #2
  }
}
 800b140:	4618      	mov	r0, r3
 800b142:	3730      	adds	r7, #48	; 0x30
 800b144:	46bd      	mov	sp, r7
 800b146:	bd80      	pop	{r7, pc}

0800b148 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b148:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b14c:	b0c0      	sub	sp, #256	; 0x100
 800b14e:	af00      	add	r7, sp, #0
 800b150:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	691b      	ldr	r3, [r3, #16]
 800b15c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b164:	68d9      	ldr	r1, [r3, #12]
 800b166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b16a:	681a      	ldr	r2, [r3, #0]
 800b16c:	ea40 0301 	orr.w	r3, r0, r1
 800b170:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b176:	689a      	ldr	r2, [r3, #8]
 800b178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b17c:	691b      	ldr	r3, [r3, #16]
 800b17e:	431a      	orrs	r2, r3
 800b180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b184:	695b      	ldr	r3, [r3, #20]
 800b186:	431a      	orrs	r2, r3
 800b188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b18c:	69db      	ldr	r3, [r3, #28]
 800b18e:	4313      	orrs	r3, r2
 800b190:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	68db      	ldr	r3, [r3, #12]
 800b19c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b1a0:	f021 010c 	bic.w	r1, r1, #12
 800b1a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1a8:	681a      	ldr	r2, [r3, #0]
 800b1aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b1ae:	430b      	orrs	r3, r1
 800b1b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b1b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	695b      	ldr	r3, [r3, #20]
 800b1ba:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b1be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1c2:	6999      	ldr	r1, [r3, #24]
 800b1c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1c8:	681a      	ldr	r2, [r3, #0]
 800b1ca:	ea40 0301 	orr.w	r3, r0, r1
 800b1ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b1d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1d4:	681a      	ldr	r2, [r3, #0]
 800b1d6:	4b8f      	ldr	r3, [pc, #572]	; (800b414 <UART_SetConfig+0x2cc>)
 800b1d8:	429a      	cmp	r2, r3
 800b1da:	d005      	beq.n	800b1e8 <UART_SetConfig+0xa0>
 800b1dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1e0:	681a      	ldr	r2, [r3, #0]
 800b1e2:	4b8d      	ldr	r3, [pc, #564]	; (800b418 <UART_SetConfig+0x2d0>)
 800b1e4:	429a      	cmp	r2, r3
 800b1e6:	d104      	bne.n	800b1f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b1e8:	f7fd fa84 	bl	80086f4 <HAL_RCC_GetPCLK2Freq>
 800b1ec:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b1f0:	e003      	b.n	800b1fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b1f2:	f7fd fa6b 	bl	80086cc <HAL_RCC_GetPCLK1Freq>
 800b1f6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b1fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1fe:	69db      	ldr	r3, [r3, #28]
 800b200:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b204:	f040 810c 	bne.w	800b420 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b208:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b20c:	2200      	movs	r2, #0
 800b20e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b212:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b216:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b21a:	4622      	mov	r2, r4
 800b21c:	462b      	mov	r3, r5
 800b21e:	1891      	adds	r1, r2, r2
 800b220:	65b9      	str	r1, [r7, #88]	; 0x58
 800b222:	415b      	adcs	r3, r3
 800b224:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b226:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b22a:	4621      	mov	r1, r4
 800b22c:	eb12 0801 	adds.w	r8, r2, r1
 800b230:	4629      	mov	r1, r5
 800b232:	eb43 0901 	adc.w	r9, r3, r1
 800b236:	f04f 0200 	mov.w	r2, #0
 800b23a:	f04f 0300 	mov.w	r3, #0
 800b23e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b242:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b246:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b24a:	4690      	mov	r8, r2
 800b24c:	4699      	mov	r9, r3
 800b24e:	4623      	mov	r3, r4
 800b250:	eb18 0303 	adds.w	r3, r8, r3
 800b254:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b258:	462b      	mov	r3, r5
 800b25a:	eb49 0303 	adc.w	r3, r9, r3
 800b25e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b266:	685b      	ldr	r3, [r3, #4]
 800b268:	2200      	movs	r2, #0
 800b26a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b26e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800b272:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b276:	460b      	mov	r3, r1
 800b278:	18db      	adds	r3, r3, r3
 800b27a:	653b      	str	r3, [r7, #80]	; 0x50
 800b27c:	4613      	mov	r3, r2
 800b27e:	eb42 0303 	adc.w	r3, r2, r3
 800b282:	657b      	str	r3, [r7, #84]	; 0x54
 800b284:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b288:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800b28c:	f7f5 fd6e 	bl	8000d6c <__aeabi_uldivmod>
 800b290:	4602      	mov	r2, r0
 800b292:	460b      	mov	r3, r1
 800b294:	4b61      	ldr	r3, [pc, #388]	; (800b41c <UART_SetConfig+0x2d4>)
 800b296:	fba3 2302 	umull	r2, r3, r3, r2
 800b29a:	095b      	lsrs	r3, r3, #5
 800b29c:	011c      	lsls	r4, r3, #4
 800b29e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b2a8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b2ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800b2b0:	4642      	mov	r2, r8
 800b2b2:	464b      	mov	r3, r9
 800b2b4:	1891      	adds	r1, r2, r2
 800b2b6:	64b9      	str	r1, [r7, #72]	; 0x48
 800b2b8:	415b      	adcs	r3, r3
 800b2ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b2bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b2c0:	4641      	mov	r1, r8
 800b2c2:	eb12 0a01 	adds.w	sl, r2, r1
 800b2c6:	4649      	mov	r1, r9
 800b2c8:	eb43 0b01 	adc.w	fp, r3, r1
 800b2cc:	f04f 0200 	mov.w	r2, #0
 800b2d0:	f04f 0300 	mov.w	r3, #0
 800b2d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b2d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b2dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b2e0:	4692      	mov	sl, r2
 800b2e2:	469b      	mov	fp, r3
 800b2e4:	4643      	mov	r3, r8
 800b2e6:	eb1a 0303 	adds.w	r3, sl, r3
 800b2ea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b2ee:	464b      	mov	r3, r9
 800b2f0:	eb4b 0303 	adc.w	r3, fp, r3
 800b2f4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b2f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b2fc:	685b      	ldr	r3, [r3, #4]
 800b2fe:	2200      	movs	r2, #0
 800b300:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b304:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b308:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b30c:	460b      	mov	r3, r1
 800b30e:	18db      	adds	r3, r3, r3
 800b310:	643b      	str	r3, [r7, #64]	; 0x40
 800b312:	4613      	mov	r3, r2
 800b314:	eb42 0303 	adc.w	r3, r2, r3
 800b318:	647b      	str	r3, [r7, #68]	; 0x44
 800b31a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b31e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b322:	f7f5 fd23 	bl	8000d6c <__aeabi_uldivmod>
 800b326:	4602      	mov	r2, r0
 800b328:	460b      	mov	r3, r1
 800b32a:	4611      	mov	r1, r2
 800b32c:	4b3b      	ldr	r3, [pc, #236]	; (800b41c <UART_SetConfig+0x2d4>)
 800b32e:	fba3 2301 	umull	r2, r3, r3, r1
 800b332:	095b      	lsrs	r3, r3, #5
 800b334:	2264      	movs	r2, #100	; 0x64
 800b336:	fb02 f303 	mul.w	r3, r2, r3
 800b33a:	1acb      	subs	r3, r1, r3
 800b33c:	00db      	lsls	r3, r3, #3
 800b33e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b342:	4b36      	ldr	r3, [pc, #216]	; (800b41c <UART_SetConfig+0x2d4>)
 800b344:	fba3 2302 	umull	r2, r3, r3, r2
 800b348:	095b      	lsrs	r3, r3, #5
 800b34a:	005b      	lsls	r3, r3, #1
 800b34c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b350:	441c      	add	r4, r3
 800b352:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b356:	2200      	movs	r2, #0
 800b358:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b35c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b360:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b364:	4642      	mov	r2, r8
 800b366:	464b      	mov	r3, r9
 800b368:	1891      	adds	r1, r2, r2
 800b36a:	63b9      	str	r1, [r7, #56]	; 0x38
 800b36c:	415b      	adcs	r3, r3
 800b36e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b370:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b374:	4641      	mov	r1, r8
 800b376:	1851      	adds	r1, r2, r1
 800b378:	6339      	str	r1, [r7, #48]	; 0x30
 800b37a:	4649      	mov	r1, r9
 800b37c:	414b      	adcs	r3, r1
 800b37e:	637b      	str	r3, [r7, #52]	; 0x34
 800b380:	f04f 0200 	mov.w	r2, #0
 800b384:	f04f 0300 	mov.w	r3, #0
 800b388:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b38c:	4659      	mov	r1, fp
 800b38e:	00cb      	lsls	r3, r1, #3
 800b390:	4651      	mov	r1, sl
 800b392:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b396:	4651      	mov	r1, sl
 800b398:	00ca      	lsls	r2, r1, #3
 800b39a:	4610      	mov	r0, r2
 800b39c:	4619      	mov	r1, r3
 800b39e:	4603      	mov	r3, r0
 800b3a0:	4642      	mov	r2, r8
 800b3a2:	189b      	adds	r3, r3, r2
 800b3a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b3a8:	464b      	mov	r3, r9
 800b3aa:	460a      	mov	r2, r1
 800b3ac:	eb42 0303 	adc.w	r3, r2, r3
 800b3b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b3b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b3b8:	685b      	ldr	r3, [r3, #4]
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b3c0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b3c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b3c8:	460b      	mov	r3, r1
 800b3ca:	18db      	adds	r3, r3, r3
 800b3cc:	62bb      	str	r3, [r7, #40]	; 0x28
 800b3ce:	4613      	mov	r3, r2
 800b3d0:	eb42 0303 	adc.w	r3, r2, r3
 800b3d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b3d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b3da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b3de:	f7f5 fcc5 	bl	8000d6c <__aeabi_uldivmod>
 800b3e2:	4602      	mov	r2, r0
 800b3e4:	460b      	mov	r3, r1
 800b3e6:	4b0d      	ldr	r3, [pc, #52]	; (800b41c <UART_SetConfig+0x2d4>)
 800b3e8:	fba3 1302 	umull	r1, r3, r3, r2
 800b3ec:	095b      	lsrs	r3, r3, #5
 800b3ee:	2164      	movs	r1, #100	; 0x64
 800b3f0:	fb01 f303 	mul.w	r3, r1, r3
 800b3f4:	1ad3      	subs	r3, r2, r3
 800b3f6:	00db      	lsls	r3, r3, #3
 800b3f8:	3332      	adds	r3, #50	; 0x32
 800b3fa:	4a08      	ldr	r2, [pc, #32]	; (800b41c <UART_SetConfig+0x2d4>)
 800b3fc:	fba2 2303 	umull	r2, r3, r2, r3
 800b400:	095b      	lsrs	r3, r3, #5
 800b402:	f003 0207 	and.w	r2, r3, #7
 800b406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	4422      	add	r2, r4
 800b40e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b410:	e105      	b.n	800b61e <UART_SetConfig+0x4d6>
 800b412:	bf00      	nop
 800b414:	40011000 	.word	0x40011000
 800b418:	40011400 	.word	0x40011400
 800b41c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b420:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b424:	2200      	movs	r2, #0
 800b426:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b42a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b42e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b432:	4642      	mov	r2, r8
 800b434:	464b      	mov	r3, r9
 800b436:	1891      	adds	r1, r2, r2
 800b438:	6239      	str	r1, [r7, #32]
 800b43a:	415b      	adcs	r3, r3
 800b43c:	627b      	str	r3, [r7, #36]	; 0x24
 800b43e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b442:	4641      	mov	r1, r8
 800b444:	1854      	adds	r4, r2, r1
 800b446:	4649      	mov	r1, r9
 800b448:	eb43 0501 	adc.w	r5, r3, r1
 800b44c:	f04f 0200 	mov.w	r2, #0
 800b450:	f04f 0300 	mov.w	r3, #0
 800b454:	00eb      	lsls	r3, r5, #3
 800b456:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b45a:	00e2      	lsls	r2, r4, #3
 800b45c:	4614      	mov	r4, r2
 800b45e:	461d      	mov	r5, r3
 800b460:	4643      	mov	r3, r8
 800b462:	18e3      	adds	r3, r4, r3
 800b464:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b468:	464b      	mov	r3, r9
 800b46a:	eb45 0303 	adc.w	r3, r5, r3
 800b46e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b472:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b476:	685b      	ldr	r3, [r3, #4]
 800b478:	2200      	movs	r2, #0
 800b47a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b47e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b482:	f04f 0200 	mov.w	r2, #0
 800b486:	f04f 0300 	mov.w	r3, #0
 800b48a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b48e:	4629      	mov	r1, r5
 800b490:	008b      	lsls	r3, r1, #2
 800b492:	4621      	mov	r1, r4
 800b494:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b498:	4621      	mov	r1, r4
 800b49a:	008a      	lsls	r2, r1, #2
 800b49c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b4a0:	f7f5 fc64 	bl	8000d6c <__aeabi_uldivmod>
 800b4a4:	4602      	mov	r2, r0
 800b4a6:	460b      	mov	r3, r1
 800b4a8:	4b60      	ldr	r3, [pc, #384]	; (800b62c <UART_SetConfig+0x4e4>)
 800b4aa:	fba3 2302 	umull	r2, r3, r3, r2
 800b4ae:	095b      	lsrs	r3, r3, #5
 800b4b0:	011c      	lsls	r4, r3, #4
 800b4b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b4bc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b4c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b4c4:	4642      	mov	r2, r8
 800b4c6:	464b      	mov	r3, r9
 800b4c8:	1891      	adds	r1, r2, r2
 800b4ca:	61b9      	str	r1, [r7, #24]
 800b4cc:	415b      	adcs	r3, r3
 800b4ce:	61fb      	str	r3, [r7, #28]
 800b4d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b4d4:	4641      	mov	r1, r8
 800b4d6:	1851      	adds	r1, r2, r1
 800b4d8:	6139      	str	r1, [r7, #16]
 800b4da:	4649      	mov	r1, r9
 800b4dc:	414b      	adcs	r3, r1
 800b4de:	617b      	str	r3, [r7, #20]
 800b4e0:	f04f 0200 	mov.w	r2, #0
 800b4e4:	f04f 0300 	mov.w	r3, #0
 800b4e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b4ec:	4659      	mov	r1, fp
 800b4ee:	00cb      	lsls	r3, r1, #3
 800b4f0:	4651      	mov	r1, sl
 800b4f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b4f6:	4651      	mov	r1, sl
 800b4f8:	00ca      	lsls	r2, r1, #3
 800b4fa:	4610      	mov	r0, r2
 800b4fc:	4619      	mov	r1, r3
 800b4fe:	4603      	mov	r3, r0
 800b500:	4642      	mov	r2, r8
 800b502:	189b      	adds	r3, r3, r2
 800b504:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b508:	464b      	mov	r3, r9
 800b50a:	460a      	mov	r2, r1
 800b50c:	eb42 0303 	adc.w	r3, r2, r3
 800b510:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b518:	685b      	ldr	r3, [r3, #4]
 800b51a:	2200      	movs	r2, #0
 800b51c:	67bb      	str	r3, [r7, #120]	; 0x78
 800b51e:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b520:	f04f 0200 	mov.w	r2, #0
 800b524:	f04f 0300 	mov.w	r3, #0
 800b528:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b52c:	4649      	mov	r1, r9
 800b52e:	008b      	lsls	r3, r1, #2
 800b530:	4641      	mov	r1, r8
 800b532:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b536:	4641      	mov	r1, r8
 800b538:	008a      	lsls	r2, r1, #2
 800b53a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b53e:	f7f5 fc15 	bl	8000d6c <__aeabi_uldivmod>
 800b542:	4602      	mov	r2, r0
 800b544:	460b      	mov	r3, r1
 800b546:	4b39      	ldr	r3, [pc, #228]	; (800b62c <UART_SetConfig+0x4e4>)
 800b548:	fba3 1302 	umull	r1, r3, r3, r2
 800b54c:	095b      	lsrs	r3, r3, #5
 800b54e:	2164      	movs	r1, #100	; 0x64
 800b550:	fb01 f303 	mul.w	r3, r1, r3
 800b554:	1ad3      	subs	r3, r2, r3
 800b556:	011b      	lsls	r3, r3, #4
 800b558:	3332      	adds	r3, #50	; 0x32
 800b55a:	4a34      	ldr	r2, [pc, #208]	; (800b62c <UART_SetConfig+0x4e4>)
 800b55c:	fba2 2303 	umull	r2, r3, r2, r3
 800b560:	095b      	lsrs	r3, r3, #5
 800b562:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b566:	441c      	add	r4, r3
 800b568:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b56c:	2200      	movs	r2, #0
 800b56e:	673b      	str	r3, [r7, #112]	; 0x70
 800b570:	677a      	str	r2, [r7, #116]	; 0x74
 800b572:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b576:	4642      	mov	r2, r8
 800b578:	464b      	mov	r3, r9
 800b57a:	1891      	adds	r1, r2, r2
 800b57c:	60b9      	str	r1, [r7, #8]
 800b57e:	415b      	adcs	r3, r3
 800b580:	60fb      	str	r3, [r7, #12]
 800b582:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b586:	4641      	mov	r1, r8
 800b588:	1851      	adds	r1, r2, r1
 800b58a:	6039      	str	r1, [r7, #0]
 800b58c:	4649      	mov	r1, r9
 800b58e:	414b      	adcs	r3, r1
 800b590:	607b      	str	r3, [r7, #4]
 800b592:	f04f 0200 	mov.w	r2, #0
 800b596:	f04f 0300 	mov.w	r3, #0
 800b59a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b59e:	4659      	mov	r1, fp
 800b5a0:	00cb      	lsls	r3, r1, #3
 800b5a2:	4651      	mov	r1, sl
 800b5a4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b5a8:	4651      	mov	r1, sl
 800b5aa:	00ca      	lsls	r2, r1, #3
 800b5ac:	4610      	mov	r0, r2
 800b5ae:	4619      	mov	r1, r3
 800b5b0:	4603      	mov	r3, r0
 800b5b2:	4642      	mov	r2, r8
 800b5b4:	189b      	adds	r3, r3, r2
 800b5b6:	66bb      	str	r3, [r7, #104]	; 0x68
 800b5b8:	464b      	mov	r3, r9
 800b5ba:	460a      	mov	r2, r1
 800b5bc:	eb42 0303 	adc.w	r3, r2, r3
 800b5c0:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b5c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b5c6:	685b      	ldr	r3, [r3, #4]
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	663b      	str	r3, [r7, #96]	; 0x60
 800b5cc:	667a      	str	r2, [r7, #100]	; 0x64
 800b5ce:	f04f 0200 	mov.w	r2, #0
 800b5d2:	f04f 0300 	mov.w	r3, #0
 800b5d6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b5da:	4649      	mov	r1, r9
 800b5dc:	008b      	lsls	r3, r1, #2
 800b5de:	4641      	mov	r1, r8
 800b5e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b5e4:	4641      	mov	r1, r8
 800b5e6:	008a      	lsls	r2, r1, #2
 800b5e8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b5ec:	f7f5 fbbe 	bl	8000d6c <__aeabi_uldivmod>
 800b5f0:	4602      	mov	r2, r0
 800b5f2:	460b      	mov	r3, r1
 800b5f4:	4b0d      	ldr	r3, [pc, #52]	; (800b62c <UART_SetConfig+0x4e4>)
 800b5f6:	fba3 1302 	umull	r1, r3, r3, r2
 800b5fa:	095b      	lsrs	r3, r3, #5
 800b5fc:	2164      	movs	r1, #100	; 0x64
 800b5fe:	fb01 f303 	mul.w	r3, r1, r3
 800b602:	1ad3      	subs	r3, r2, r3
 800b604:	011b      	lsls	r3, r3, #4
 800b606:	3332      	adds	r3, #50	; 0x32
 800b608:	4a08      	ldr	r2, [pc, #32]	; (800b62c <UART_SetConfig+0x4e4>)
 800b60a:	fba2 2303 	umull	r2, r3, r2, r3
 800b60e:	095b      	lsrs	r3, r3, #5
 800b610:	f003 020f 	and.w	r2, r3, #15
 800b614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	4422      	add	r2, r4
 800b61c:	609a      	str	r2, [r3, #8]
}
 800b61e:	bf00      	nop
 800b620:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b624:	46bd      	mov	sp, r7
 800b626:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b62a:	bf00      	nop
 800b62c:	51eb851f 	.word	0x51eb851f

0800b630 <__errno>:
 800b630:	4b01      	ldr	r3, [pc, #4]	; (800b638 <__errno+0x8>)
 800b632:	6818      	ldr	r0, [r3, #0]
 800b634:	4770      	bx	lr
 800b636:	bf00      	nop
 800b638:	20000290 	.word	0x20000290

0800b63c <__libc_init_array>:
 800b63c:	b570      	push	{r4, r5, r6, lr}
 800b63e:	4d0d      	ldr	r5, [pc, #52]	; (800b674 <__libc_init_array+0x38>)
 800b640:	4c0d      	ldr	r4, [pc, #52]	; (800b678 <__libc_init_array+0x3c>)
 800b642:	1b64      	subs	r4, r4, r5
 800b644:	10a4      	asrs	r4, r4, #2
 800b646:	2600      	movs	r6, #0
 800b648:	42a6      	cmp	r6, r4
 800b64a:	d109      	bne.n	800b660 <__libc_init_array+0x24>
 800b64c:	4d0b      	ldr	r5, [pc, #44]	; (800b67c <__libc_init_array+0x40>)
 800b64e:	4c0c      	ldr	r4, [pc, #48]	; (800b680 <__libc_init_array+0x44>)
 800b650:	f001 f9e4 	bl	800ca1c <_init>
 800b654:	1b64      	subs	r4, r4, r5
 800b656:	10a4      	asrs	r4, r4, #2
 800b658:	2600      	movs	r6, #0
 800b65a:	42a6      	cmp	r6, r4
 800b65c:	d105      	bne.n	800b66a <__libc_init_array+0x2e>
 800b65e:	bd70      	pop	{r4, r5, r6, pc}
 800b660:	f855 3b04 	ldr.w	r3, [r5], #4
 800b664:	4798      	blx	r3
 800b666:	3601      	adds	r6, #1
 800b668:	e7ee      	b.n	800b648 <__libc_init_array+0xc>
 800b66a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b66e:	4798      	blx	r3
 800b670:	3601      	adds	r6, #1
 800b672:	e7f2      	b.n	800b65a <__libc_init_array+0x1e>
 800b674:	0800d308 	.word	0x0800d308
 800b678:	0800d308 	.word	0x0800d308
 800b67c:	0800d308 	.word	0x0800d308
 800b680:	0800d30c 	.word	0x0800d30c

0800b684 <memcpy>:
 800b684:	440a      	add	r2, r1
 800b686:	4291      	cmp	r1, r2
 800b688:	f100 33ff 	add.w	r3, r0, #4294967295
 800b68c:	d100      	bne.n	800b690 <memcpy+0xc>
 800b68e:	4770      	bx	lr
 800b690:	b510      	push	{r4, lr}
 800b692:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b696:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b69a:	4291      	cmp	r1, r2
 800b69c:	d1f9      	bne.n	800b692 <memcpy+0xe>
 800b69e:	bd10      	pop	{r4, pc}

0800b6a0 <memset>:
 800b6a0:	4402      	add	r2, r0
 800b6a2:	4603      	mov	r3, r0
 800b6a4:	4293      	cmp	r3, r2
 800b6a6:	d100      	bne.n	800b6aa <memset+0xa>
 800b6a8:	4770      	bx	lr
 800b6aa:	f803 1b01 	strb.w	r1, [r3], #1
 800b6ae:	e7f9      	b.n	800b6a4 <memset+0x4>

0800b6b0 <atan2>:
 800b6b0:	f000 b89e 	b.w	800b7f0 <__ieee754_atan2>

0800b6b4 <pow>:
 800b6b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6b6:	ed2d 8b02 	vpush	{d8}
 800b6ba:	eeb0 8a40 	vmov.f32	s16, s0
 800b6be:	eef0 8a60 	vmov.f32	s17, s1
 800b6c2:	ec55 4b11 	vmov	r4, r5, d1
 800b6c6:	f000 f95f 	bl	800b988 <__ieee754_pow>
 800b6ca:	4622      	mov	r2, r4
 800b6cc:	462b      	mov	r3, r5
 800b6ce:	4620      	mov	r0, r4
 800b6d0:	4629      	mov	r1, r5
 800b6d2:	ec57 6b10 	vmov	r6, r7, d0
 800b6d6:	f7f5 f9d5 	bl	8000a84 <__aeabi_dcmpun>
 800b6da:	2800      	cmp	r0, #0
 800b6dc:	d13b      	bne.n	800b756 <pow+0xa2>
 800b6de:	ec51 0b18 	vmov	r0, r1, d8
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	f7f5 f99b 	bl	8000a20 <__aeabi_dcmpeq>
 800b6ea:	b1b8      	cbz	r0, 800b71c <pow+0x68>
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	4620      	mov	r0, r4
 800b6f2:	4629      	mov	r1, r5
 800b6f4:	f7f5 f994 	bl	8000a20 <__aeabi_dcmpeq>
 800b6f8:	2800      	cmp	r0, #0
 800b6fa:	d146      	bne.n	800b78a <pow+0xd6>
 800b6fc:	ec45 4b10 	vmov	d0, r4, r5
 800b700:	f001 f8fb 	bl	800c8fa <finite>
 800b704:	b338      	cbz	r0, 800b756 <pow+0xa2>
 800b706:	2200      	movs	r2, #0
 800b708:	2300      	movs	r3, #0
 800b70a:	4620      	mov	r0, r4
 800b70c:	4629      	mov	r1, r5
 800b70e:	f7f5 f991 	bl	8000a34 <__aeabi_dcmplt>
 800b712:	b300      	cbz	r0, 800b756 <pow+0xa2>
 800b714:	f7ff ff8c 	bl	800b630 <__errno>
 800b718:	2322      	movs	r3, #34	; 0x22
 800b71a:	e01b      	b.n	800b754 <pow+0xa0>
 800b71c:	ec47 6b10 	vmov	d0, r6, r7
 800b720:	f001 f8eb 	bl	800c8fa <finite>
 800b724:	b9e0      	cbnz	r0, 800b760 <pow+0xac>
 800b726:	eeb0 0a48 	vmov.f32	s0, s16
 800b72a:	eef0 0a68 	vmov.f32	s1, s17
 800b72e:	f001 f8e4 	bl	800c8fa <finite>
 800b732:	b1a8      	cbz	r0, 800b760 <pow+0xac>
 800b734:	ec45 4b10 	vmov	d0, r4, r5
 800b738:	f001 f8df 	bl	800c8fa <finite>
 800b73c:	b180      	cbz	r0, 800b760 <pow+0xac>
 800b73e:	4632      	mov	r2, r6
 800b740:	463b      	mov	r3, r7
 800b742:	4630      	mov	r0, r6
 800b744:	4639      	mov	r1, r7
 800b746:	f7f5 f99d 	bl	8000a84 <__aeabi_dcmpun>
 800b74a:	2800      	cmp	r0, #0
 800b74c:	d0e2      	beq.n	800b714 <pow+0x60>
 800b74e:	f7ff ff6f 	bl	800b630 <__errno>
 800b752:	2321      	movs	r3, #33	; 0x21
 800b754:	6003      	str	r3, [r0, #0]
 800b756:	ecbd 8b02 	vpop	{d8}
 800b75a:	ec47 6b10 	vmov	d0, r6, r7
 800b75e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b760:	2200      	movs	r2, #0
 800b762:	2300      	movs	r3, #0
 800b764:	4630      	mov	r0, r6
 800b766:	4639      	mov	r1, r7
 800b768:	f7f5 f95a 	bl	8000a20 <__aeabi_dcmpeq>
 800b76c:	2800      	cmp	r0, #0
 800b76e:	d0f2      	beq.n	800b756 <pow+0xa2>
 800b770:	eeb0 0a48 	vmov.f32	s0, s16
 800b774:	eef0 0a68 	vmov.f32	s1, s17
 800b778:	f001 f8bf 	bl	800c8fa <finite>
 800b77c:	2800      	cmp	r0, #0
 800b77e:	d0ea      	beq.n	800b756 <pow+0xa2>
 800b780:	ec45 4b10 	vmov	d0, r4, r5
 800b784:	f001 f8b9 	bl	800c8fa <finite>
 800b788:	e7c3      	b.n	800b712 <pow+0x5e>
 800b78a:	4f01      	ldr	r7, [pc, #4]	; (800b790 <pow+0xdc>)
 800b78c:	2600      	movs	r6, #0
 800b78e:	e7e2      	b.n	800b756 <pow+0xa2>
 800b790:	3ff00000 	.word	0x3ff00000

0800b794 <sqrt>:
 800b794:	b538      	push	{r3, r4, r5, lr}
 800b796:	ed2d 8b02 	vpush	{d8}
 800b79a:	ec55 4b10 	vmov	r4, r5, d0
 800b79e:	f000 fe21 	bl	800c3e4 <__ieee754_sqrt>
 800b7a2:	4622      	mov	r2, r4
 800b7a4:	462b      	mov	r3, r5
 800b7a6:	4620      	mov	r0, r4
 800b7a8:	4629      	mov	r1, r5
 800b7aa:	eeb0 8a40 	vmov.f32	s16, s0
 800b7ae:	eef0 8a60 	vmov.f32	s17, s1
 800b7b2:	f7f5 f967 	bl	8000a84 <__aeabi_dcmpun>
 800b7b6:	b990      	cbnz	r0, 800b7de <sqrt+0x4a>
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	2300      	movs	r3, #0
 800b7bc:	4620      	mov	r0, r4
 800b7be:	4629      	mov	r1, r5
 800b7c0:	f7f5 f938 	bl	8000a34 <__aeabi_dcmplt>
 800b7c4:	b158      	cbz	r0, 800b7de <sqrt+0x4a>
 800b7c6:	f7ff ff33 	bl	800b630 <__errno>
 800b7ca:	2321      	movs	r3, #33	; 0x21
 800b7cc:	6003      	str	r3, [r0, #0]
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	4610      	mov	r0, r2
 800b7d4:	4619      	mov	r1, r3
 800b7d6:	f7f4 ffe5 	bl	80007a4 <__aeabi_ddiv>
 800b7da:	ec41 0b18 	vmov	d8, r0, r1
 800b7de:	eeb0 0a48 	vmov.f32	s0, s16
 800b7e2:	eef0 0a68 	vmov.f32	s1, s17
 800b7e6:	ecbd 8b02 	vpop	{d8}
 800b7ea:	bd38      	pop	{r3, r4, r5, pc}
 800b7ec:	0000      	movs	r0, r0
	...

0800b7f0 <__ieee754_atan2>:
 800b7f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7f4:	ec57 6b11 	vmov	r6, r7, d1
 800b7f8:	4273      	negs	r3, r6
 800b7fa:	f8df e184 	ldr.w	lr, [pc, #388]	; 800b980 <__ieee754_atan2+0x190>
 800b7fe:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800b802:	4333      	orrs	r3, r6
 800b804:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800b808:	4573      	cmp	r3, lr
 800b80a:	ec51 0b10 	vmov	r0, r1, d0
 800b80e:	ee11 8a10 	vmov	r8, s2
 800b812:	d80a      	bhi.n	800b82a <__ieee754_atan2+0x3a>
 800b814:	4244      	negs	r4, r0
 800b816:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b81a:	4304      	orrs	r4, r0
 800b81c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800b820:	4574      	cmp	r4, lr
 800b822:	ee10 9a10 	vmov	r9, s0
 800b826:	468c      	mov	ip, r1
 800b828:	d907      	bls.n	800b83a <__ieee754_atan2+0x4a>
 800b82a:	4632      	mov	r2, r6
 800b82c:	463b      	mov	r3, r7
 800b82e:	f7f4 fcd9 	bl	80001e4 <__adddf3>
 800b832:	ec41 0b10 	vmov	d0, r0, r1
 800b836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b83a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800b83e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b842:	4334      	orrs	r4, r6
 800b844:	d103      	bne.n	800b84e <__ieee754_atan2+0x5e>
 800b846:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b84a:	f000 bead 	b.w	800c5a8 <atan>
 800b84e:	17bc      	asrs	r4, r7, #30
 800b850:	f004 0402 	and.w	r4, r4, #2
 800b854:	ea53 0909 	orrs.w	r9, r3, r9
 800b858:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800b85c:	d107      	bne.n	800b86e <__ieee754_atan2+0x7e>
 800b85e:	2c02      	cmp	r4, #2
 800b860:	d060      	beq.n	800b924 <__ieee754_atan2+0x134>
 800b862:	2c03      	cmp	r4, #3
 800b864:	d1e5      	bne.n	800b832 <__ieee754_atan2+0x42>
 800b866:	a142      	add	r1, pc, #264	; (adr r1, 800b970 <__ieee754_atan2+0x180>)
 800b868:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b86c:	e7e1      	b.n	800b832 <__ieee754_atan2+0x42>
 800b86e:	ea52 0808 	orrs.w	r8, r2, r8
 800b872:	d106      	bne.n	800b882 <__ieee754_atan2+0x92>
 800b874:	f1bc 0f00 	cmp.w	ip, #0
 800b878:	da5f      	bge.n	800b93a <__ieee754_atan2+0x14a>
 800b87a:	a13f      	add	r1, pc, #252	; (adr r1, 800b978 <__ieee754_atan2+0x188>)
 800b87c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b880:	e7d7      	b.n	800b832 <__ieee754_atan2+0x42>
 800b882:	4572      	cmp	r2, lr
 800b884:	d10f      	bne.n	800b8a6 <__ieee754_atan2+0xb6>
 800b886:	4293      	cmp	r3, r2
 800b888:	f104 34ff 	add.w	r4, r4, #4294967295
 800b88c:	d107      	bne.n	800b89e <__ieee754_atan2+0xae>
 800b88e:	2c02      	cmp	r4, #2
 800b890:	d84c      	bhi.n	800b92c <__ieee754_atan2+0x13c>
 800b892:	4b35      	ldr	r3, [pc, #212]	; (800b968 <__ieee754_atan2+0x178>)
 800b894:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800b898:	e9d4 0100 	ldrd	r0, r1, [r4]
 800b89c:	e7c9      	b.n	800b832 <__ieee754_atan2+0x42>
 800b89e:	2c02      	cmp	r4, #2
 800b8a0:	d848      	bhi.n	800b934 <__ieee754_atan2+0x144>
 800b8a2:	4b32      	ldr	r3, [pc, #200]	; (800b96c <__ieee754_atan2+0x17c>)
 800b8a4:	e7f6      	b.n	800b894 <__ieee754_atan2+0xa4>
 800b8a6:	4573      	cmp	r3, lr
 800b8a8:	d0e4      	beq.n	800b874 <__ieee754_atan2+0x84>
 800b8aa:	1a9b      	subs	r3, r3, r2
 800b8ac:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800b8b0:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b8b4:	da1e      	bge.n	800b8f4 <__ieee754_atan2+0x104>
 800b8b6:	2f00      	cmp	r7, #0
 800b8b8:	da01      	bge.n	800b8be <__ieee754_atan2+0xce>
 800b8ba:	323c      	adds	r2, #60	; 0x3c
 800b8bc:	db1e      	blt.n	800b8fc <__ieee754_atan2+0x10c>
 800b8be:	4632      	mov	r2, r6
 800b8c0:	463b      	mov	r3, r7
 800b8c2:	f7f4 ff6f 	bl	80007a4 <__aeabi_ddiv>
 800b8c6:	ec41 0b10 	vmov	d0, r0, r1
 800b8ca:	f001 f80d 	bl	800c8e8 <fabs>
 800b8ce:	f000 fe6b 	bl	800c5a8 <atan>
 800b8d2:	ec51 0b10 	vmov	r0, r1, d0
 800b8d6:	2c01      	cmp	r4, #1
 800b8d8:	d013      	beq.n	800b902 <__ieee754_atan2+0x112>
 800b8da:	2c02      	cmp	r4, #2
 800b8dc:	d015      	beq.n	800b90a <__ieee754_atan2+0x11a>
 800b8de:	2c00      	cmp	r4, #0
 800b8e0:	d0a7      	beq.n	800b832 <__ieee754_atan2+0x42>
 800b8e2:	a319      	add	r3, pc, #100	; (adr r3, 800b948 <__ieee754_atan2+0x158>)
 800b8e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8e8:	f7f4 fc7a 	bl	80001e0 <__aeabi_dsub>
 800b8ec:	a318      	add	r3, pc, #96	; (adr r3, 800b950 <__ieee754_atan2+0x160>)
 800b8ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8f2:	e014      	b.n	800b91e <__ieee754_atan2+0x12e>
 800b8f4:	a118      	add	r1, pc, #96	; (adr r1, 800b958 <__ieee754_atan2+0x168>)
 800b8f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8fa:	e7ec      	b.n	800b8d6 <__ieee754_atan2+0xe6>
 800b8fc:	2000      	movs	r0, #0
 800b8fe:	2100      	movs	r1, #0
 800b900:	e7e9      	b.n	800b8d6 <__ieee754_atan2+0xe6>
 800b902:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b906:	4619      	mov	r1, r3
 800b908:	e793      	b.n	800b832 <__ieee754_atan2+0x42>
 800b90a:	a30f      	add	r3, pc, #60	; (adr r3, 800b948 <__ieee754_atan2+0x158>)
 800b90c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b910:	f7f4 fc66 	bl	80001e0 <__aeabi_dsub>
 800b914:	4602      	mov	r2, r0
 800b916:	460b      	mov	r3, r1
 800b918:	a10d      	add	r1, pc, #52	; (adr r1, 800b950 <__ieee754_atan2+0x160>)
 800b91a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b91e:	f7f4 fc5f 	bl	80001e0 <__aeabi_dsub>
 800b922:	e786      	b.n	800b832 <__ieee754_atan2+0x42>
 800b924:	a10a      	add	r1, pc, #40	; (adr r1, 800b950 <__ieee754_atan2+0x160>)
 800b926:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b92a:	e782      	b.n	800b832 <__ieee754_atan2+0x42>
 800b92c:	a10c      	add	r1, pc, #48	; (adr r1, 800b960 <__ieee754_atan2+0x170>)
 800b92e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b932:	e77e      	b.n	800b832 <__ieee754_atan2+0x42>
 800b934:	2000      	movs	r0, #0
 800b936:	2100      	movs	r1, #0
 800b938:	e77b      	b.n	800b832 <__ieee754_atan2+0x42>
 800b93a:	a107      	add	r1, pc, #28	; (adr r1, 800b958 <__ieee754_atan2+0x168>)
 800b93c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b940:	e777      	b.n	800b832 <__ieee754_atan2+0x42>
 800b942:	bf00      	nop
 800b944:	f3af 8000 	nop.w
 800b948:	33145c07 	.word	0x33145c07
 800b94c:	3ca1a626 	.word	0x3ca1a626
 800b950:	54442d18 	.word	0x54442d18
 800b954:	400921fb 	.word	0x400921fb
 800b958:	54442d18 	.word	0x54442d18
 800b95c:	3ff921fb 	.word	0x3ff921fb
 800b960:	54442d18 	.word	0x54442d18
 800b964:	3fe921fb 	.word	0x3fe921fb
 800b968:	0800d260 	.word	0x0800d260
 800b96c:	0800d278 	.word	0x0800d278
 800b970:	54442d18 	.word	0x54442d18
 800b974:	c00921fb 	.word	0xc00921fb
 800b978:	54442d18 	.word	0x54442d18
 800b97c:	bff921fb 	.word	0xbff921fb
 800b980:	7ff00000 	.word	0x7ff00000
 800b984:	00000000 	.word	0x00000000

0800b988 <__ieee754_pow>:
 800b988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b98c:	ed2d 8b06 	vpush	{d8-d10}
 800b990:	b089      	sub	sp, #36	; 0x24
 800b992:	ed8d 1b00 	vstr	d1, [sp]
 800b996:	e9dd 2900 	ldrd	r2, r9, [sp]
 800b99a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800b99e:	ea58 0102 	orrs.w	r1, r8, r2
 800b9a2:	ec57 6b10 	vmov	r6, r7, d0
 800b9a6:	d115      	bne.n	800b9d4 <__ieee754_pow+0x4c>
 800b9a8:	19b3      	adds	r3, r6, r6
 800b9aa:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800b9ae:	4152      	adcs	r2, r2
 800b9b0:	4299      	cmp	r1, r3
 800b9b2:	4b89      	ldr	r3, [pc, #548]	; (800bbd8 <__ieee754_pow+0x250>)
 800b9b4:	4193      	sbcs	r3, r2
 800b9b6:	f080 84d2 	bcs.w	800c35e <__ieee754_pow+0x9d6>
 800b9ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9be:	4630      	mov	r0, r6
 800b9c0:	4639      	mov	r1, r7
 800b9c2:	f7f4 fc0f 	bl	80001e4 <__adddf3>
 800b9c6:	ec41 0b10 	vmov	d0, r0, r1
 800b9ca:	b009      	add	sp, #36	; 0x24
 800b9cc:	ecbd 8b06 	vpop	{d8-d10}
 800b9d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9d4:	4b81      	ldr	r3, [pc, #516]	; (800bbdc <__ieee754_pow+0x254>)
 800b9d6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800b9da:	429c      	cmp	r4, r3
 800b9dc:	ee10 aa10 	vmov	sl, s0
 800b9e0:	463d      	mov	r5, r7
 800b9e2:	dc06      	bgt.n	800b9f2 <__ieee754_pow+0x6a>
 800b9e4:	d101      	bne.n	800b9ea <__ieee754_pow+0x62>
 800b9e6:	2e00      	cmp	r6, #0
 800b9e8:	d1e7      	bne.n	800b9ba <__ieee754_pow+0x32>
 800b9ea:	4598      	cmp	r8, r3
 800b9ec:	dc01      	bgt.n	800b9f2 <__ieee754_pow+0x6a>
 800b9ee:	d10f      	bne.n	800ba10 <__ieee754_pow+0x88>
 800b9f0:	b172      	cbz	r2, 800ba10 <__ieee754_pow+0x88>
 800b9f2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800b9f6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800b9fa:	ea55 050a 	orrs.w	r5, r5, sl
 800b9fe:	d1dc      	bne.n	800b9ba <__ieee754_pow+0x32>
 800ba00:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ba04:	18db      	adds	r3, r3, r3
 800ba06:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800ba0a:	4152      	adcs	r2, r2
 800ba0c:	429d      	cmp	r5, r3
 800ba0e:	e7d0      	b.n	800b9b2 <__ieee754_pow+0x2a>
 800ba10:	2d00      	cmp	r5, #0
 800ba12:	da3b      	bge.n	800ba8c <__ieee754_pow+0x104>
 800ba14:	4b72      	ldr	r3, [pc, #456]	; (800bbe0 <__ieee754_pow+0x258>)
 800ba16:	4598      	cmp	r8, r3
 800ba18:	dc51      	bgt.n	800babe <__ieee754_pow+0x136>
 800ba1a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800ba1e:	4598      	cmp	r8, r3
 800ba20:	f340 84ac 	ble.w	800c37c <__ieee754_pow+0x9f4>
 800ba24:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ba28:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ba2c:	2b14      	cmp	r3, #20
 800ba2e:	dd0f      	ble.n	800ba50 <__ieee754_pow+0xc8>
 800ba30:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800ba34:	fa22 f103 	lsr.w	r1, r2, r3
 800ba38:	fa01 f303 	lsl.w	r3, r1, r3
 800ba3c:	4293      	cmp	r3, r2
 800ba3e:	f040 849d 	bne.w	800c37c <__ieee754_pow+0x9f4>
 800ba42:	f001 0101 	and.w	r1, r1, #1
 800ba46:	f1c1 0302 	rsb	r3, r1, #2
 800ba4a:	9304      	str	r3, [sp, #16]
 800ba4c:	b182      	cbz	r2, 800ba70 <__ieee754_pow+0xe8>
 800ba4e:	e05f      	b.n	800bb10 <__ieee754_pow+0x188>
 800ba50:	2a00      	cmp	r2, #0
 800ba52:	d15b      	bne.n	800bb0c <__ieee754_pow+0x184>
 800ba54:	f1c3 0314 	rsb	r3, r3, #20
 800ba58:	fa48 f103 	asr.w	r1, r8, r3
 800ba5c:	fa01 f303 	lsl.w	r3, r1, r3
 800ba60:	4543      	cmp	r3, r8
 800ba62:	f040 8488 	bne.w	800c376 <__ieee754_pow+0x9ee>
 800ba66:	f001 0101 	and.w	r1, r1, #1
 800ba6a:	f1c1 0302 	rsb	r3, r1, #2
 800ba6e:	9304      	str	r3, [sp, #16]
 800ba70:	4b5c      	ldr	r3, [pc, #368]	; (800bbe4 <__ieee754_pow+0x25c>)
 800ba72:	4598      	cmp	r8, r3
 800ba74:	d132      	bne.n	800badc <__ieee754_pow+0x154>
 800ba76:	f1b9 0f00 	cmp.w	r9, #0
 800ba7a:	f280 8478 	bge.w	800c36e <__ieee754_pow+0x9e6>
 800ba7e:	4959      	ldr	r1, [pc, #356]	; (800bbe4 <__ieee754_pow+0x25c>)
 800ba80:	4632      	mov	r2, r6
 800ba82:	463b      	mov	r3, r7
 800ba84:	2000      	movs	r0, #0
 800ba86:	f7f4 fe8d 	bl	80007a4 <__aeabi_ddiv>
 800ba8a:	e79c      	b.n	800b9c6 <__ieee754_pow+0x3e>
 800ba8c:	2300      	movs	r3, #0
 800ba8e:	9304      	str	r3, [sp, #16]
 800ba90:	2a00      	cmp	r2, #0
 800ba92:	d13d      	bne.n	800bb10 <__ieee754_pow+0x188>
 800ba94:	4b51      	ldr	r3, [pc, #324]	; (800bbdc <__ieee754_pow+0x254>)
 800ba96:	4598      	cmp	r8, r3
 800ba98:	d1ea      	bne.n	800ba70 <__ieee754_pow+0xe8>
 800ba9a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800ba9e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800baa2:	ea53 030a 	orrs.w	r3, r3, sl
 800baa6:	f000 845a 	beq.w	800c35e <__ieee754_pow+0x9d6>
 800baaa:	4b4f      	ldr	r3, [pc, #316]	; (800bbe8 <__ieee754_pow+0x260>)
 800baac:	429c      	cmp	r4, r3
 800baae:	dd08      	ble.n	800bac2 <__ieee754_pow+0x13a>
 800bab0:	f1b9 0f00 	cmp.w	r9, #0
 800bab4:	f2c0 8457 	blt.w	800c366 <__ieee754_pow+0x9de>
 800bab8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800babc:	e783      	b.n	800b9c6 <__ieee754_pow+0x3e>
 800babe:	2302      	movs	r3, #2
 800bac0:	e7e5      	b.n	800ba8e <__ieee754_pow+0x106>
 800bac2:	f1b9 0f00 	cmp.w	r9, #0
 800bac6:	f04f 0000 	mov.w	r0, #0
 800baca:	f04f 0100 	mov.w	r1, #0
 800bace:	f6bf af7a 	bge.w	800b9c6 <__ieee754_pow+0x3e>
 800bad2:	e9dd 0300 	ldrd	r0, r3, [sp]
 800bad6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800bada:	e774      	b.n	800b9c6 <__ieee754_pow+0x3e>
 800badc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800bae0:	d106      	bne.n	800baf0 <__ieee754_pow+0x168>
 800bae2:	4632      	mov	r2, r6
 800bae4:	463b      	mov	r3, r7
 800bae6:	4630      	mov	r0, r6
 800bae8:	4639      	mov	r1, r7
 800baea:	f7f4 fd31 	bl	8000550 <__aeabi_dmul>
 800baee:	e76a      	b.n	800b9c6 <__ieee754_pow+0x3e>
 800baf0:	4b3e      	ldr	r3, [pc, #248]	; (800bbec <__ieee754_pow+0x264>)
 800baf2:	4599      	cmp	r9, r3
 800baf4:	d10c      	bne.n	800bb10 <__ieee754_pow+0x188>
 800baf6:	2d00      	cmp	r5, #0
 800baf8:	db0a      	blt.n	800bb10 <__ieee754_pow+0x188>
 800bafa:	ec47 6b10 	vmov	d0, r6, r7
 800bafe:	b009      	add	sp, #36	; 0x24
 800bb00:	ecbd 8b06 	vpop	{d8-d10}
 800bb04:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb08:	f000 bc6c 	b.w	800c3e4 <__ieee754_sqrt>
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	9304      	str	r3, [sp, #16]
 800bb10:	ec47 6b10 	vmov	d0, r6, r7
 800bb14:	f000 fee8 	bl	800c8e8 <fabs>
 800bb18:	ec51 0b10 	vmov	r0, r1, d0
 800bb1c:	f1ba 0f00 	cmp.w	sl, #0
 800bb20:	d129      	bne.n	800bb76 <__ieee754_pow+0x1ee>
 800bb22:	b124      	cbz	r4, 800bb2e <__ieee754_pow+0x1a6>
 800bb24:	4b2f      	ldr	r3, [pc, #188]	; (800bbe4 <__ieee754_pow+0x25c>)
 800bb26:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800bb2a:	429a      	cmp	r2, r3
 800bb2c:	d123      	bne.n	800bb76 <__ieee754_pow+0x1ee>
 800bb2e:	f1b9 0f00 	cmp.w	r9, #0
 800bb32:	da05      	bge.n	800bb40 <__ieee754_pow+0x1b8>
 800bb34:	4602      	mov	r2, r0
 800bb36:	460b      	mov	r3, r1
 800bb38:	2000      	movs	r0, #0
 800bb3a:	492a      	ldr	r1, [pc, #168]	; (800bbe4 <__ieee754_pow+0x25c>)
 800bb3c:	f7f4 fe32 	bl	80007a4 <__aeabi_ddiv>
 800bb40:	2d00      	cmp	r5, #0
 800bb42:	f6bf af40 	bge.w	800b9c6 <__ieee754_pow+0x3e>
 800bb46:	9b04      	ldr	r3, [sp, #16]
 800bb48:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800bb4c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800bb50:	4323      	orrs	r3, r4
 800bb52:	d108      	bne.n	800bb66 <__ieee754_pow+0x1de>
 800bb54:	4602      	mov	r2, r0
 800bb56:	460b      	mov	r3, r1
 800bb58:	4610      	mov	r0, r2
 800bb5a:	4619      	mov	r1, r3
 800bb5c:	f7f4 fb40 	bl	80001e0 <__aeabi_dsub>
 800bb60:	4602      	mov	r2, r0
 800bb62:	460b      	mov	r3, r1
 800bb64:	e78f      	b.n	800ba86 <__ieee754_pow+0xfe>
 800bb66:	9b04      	ldr	r3, [sp, #16]
 800bb68:	2b01      	cmp	r3, #1
 800bb6a:	f47f af2c 	bne.w	800b9c6 <__ieee754_pow+0x3e>
 800bb6e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bb72:	4619      	mov	r1, r3
 800bb74:	e727      	b.n	800b9c6 <__ieee754_pow+0x3e>
 800bb76:	0feb      	lsrs	r3, r5, #31
 800bb78:	3b01      	subs	r3, #1
 800bb7a:	9306      	str	r3, [sp, #24]
 800bb7c:	9a06      	ldr	r2, [sp, #24]
 800bb7e:	9b04      	ldr	r3, [sp, #16]
 800bb80:	4313      	orrs	r3, r2
 800bb82:	d102      	bne.n	800bb8a <__ieee754_pow+0x202>
 800bb84:	4632      	mov	r2, r6
 800bb86:	463b      	mov	r3, r7
 800bb88:	e7e6      	b.n	800bb58 <__ieee754_pow+0x1d0>
 800bb8a:	4b19      	ldr	r3, [pc, #100]	; (800bbf0 <__ieee754_pow+0x268>)
 800bb8c:	4598      	cmp	r8, r3
 800bb8e:	f340 80fb 	ble.w	800bd88 <__ieee754_pow+0x400>
 800bb92:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800bb96:	4598      	cmp	r8, r3
 800bb98:	4b13      	ldr	r3, [pc, #76]	; (800bbe8 <__ieee754_pow+0x260>)
 800bb9a:	dd0c      	ble.n	800bbb6 <__ieee754_pow+0x22e>
 800bb9c:	429c      	cmp	r4, r3
 800bb9e:	dc0f      	bgt.n	800bbc0 <__ieee754_pow+0x238>
 800bba0:	f1b9 0f00 	cmp.w	r9, #0
 800bba4:	da0f      	bge.n	800bbc6 <__ieee754_pow+0x23e>
 800bba6:	2000      	movs	r0, #0
 800bba8:	b009      	add	sp, #36	; 0x24
 800bbaa:	ecbd 8b06 	vpop	{d8-d10}
 800bbae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbb2:	f000 bcf0 	b.w	800c596 <__math_oflow>
 800bbb6:	429c      	cmp	r4, r3
 800bbb8:	dbf2      	blt.n	800bba0 <__ieee754_pow+0x218>
 800bbba:	4b0a      	ldr	r3, [pc, #40]	; (800bbe4 <__ieee754_pow+0x25c>)
 800bbbc:	429c      	cmp	r4, r3
 800bbbe:	dd19      	ble.n	800bbf4 <__ieee754_pow+0x26c>
 800bbc0:	f1b9 0f00 	cmp.w	r9, #0
 800bbc4:	dcef      	bgt.n	800bba6 <__ieee754_pow+0x21e>
 800bbc6:	2000      	movs	r0, #0
 800bbc8:	b009      	add	sp, #36	; 0x24
 800bbca:	ecbd 8b06 	vpop	{d8-d10}
 800bbce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbd2:	f000 bcd7 	b.w	800c584 <__math_uflow>
 800bbd6:	bf00      	nop
 800bbd8:	fff00000 	.word	0xfff00000
 800bbdc:	7ff00000 	.word	0x7ff00000
 800bbe0:	433fffff 	.word	0x433fffff
 800bbe4:	3ff00000 	.word	0x3ff00000
 800bbe8:	3fefffff 	.word	0x3fefffff
 800bbec:	3fe00000 	.word	0x3fe00000
 800bbf0:	41e00000 	.word	0x41e00000
 800bbf4:	4b60      	ldr	r3, [pc, #384]	; (800bd78 <__ieee754_pow+0x3f0>)
 800bbf6:	2200      	movs	r2, #0
 800bbf8:	f7f4 faf2 	bl	80001e0 <__aeabi_dsub>
 800bbfc:	a354      	add	r3, pc, #336	; (adr r3, 800bd50 <__ieee754_pow+0x3c8>)
 800bbfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc02:	4604      	mov	r4, r0
 800bc04:	460d      	mov	r5, r1
 800bc06:	f7f4 fca3 	bl	8000550 <__aeabi_dmul>
 800bc0a:	a353      	add	r3, pc, #332	; (adr r3, 800bd58 <__ieee754_pow+0x3d0>)
 800bc0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc10:	4606      	mov	r6, r0
 800bc12:	460f      	mov	r7, r1
 800bc14:	4620      	mov	r0, r4
 800bc16:	4629      	mov	r1, r5
 800bc18:	f7f4 fc9a 	bl	8000550 <__aeabi_dmul>
 800bc1c:	4b57      	ldr	r3, [pc, #348]	; (800bd7c <__ieee754_pow+0x3f4>)
 800bc1e:	4682      	mov	sl, r0
 800bc20:	468b      	mov	fp, r1
 800bc22:	2200      	movs	r2, #0
 800bc24:	4620      	mov	r0, r4
 800bc26:	4629      	mov	r1, r5
 800bc28:	f7f4 fc92 	bl	8000550 <__aeabi_dmul>
 800bc2c:	4602      	mov	r2, r0
 800bc2e:	460b      	mov	r3, r1
 800bc30:	a14b      	add	r1, pc, #300	; (adr r1, 800bd60 <__ieee754_pow+0x3d8>)
 800bc32:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc36:	f7f4 fad3 	bl	80001e0 <__aeabi_dsub>
 800bc3a:	4622      	mov	r2, r4
 800bc3c:	462b      	mov	r3, r5
 800bc3e:	f7f4 fc87 	bl	8000550 <__aeabi_dmul>
 800bc42:	4602      	mov	r2, r0
 800bc44:	460b      	mov	r3, r1
 800bc46:	2000      	movs	r0, #0
 800bc48:	494d      	ldr	r1, [pc, #308]	; (800bd80 <__ieee754_pow+0x3f8>)
 800bc4a:	f7f4 fac9 	bl	80001e0 <__aeabi_dsub>
 800bc4e:	4622      	mov	r2, r4
 800bc50:	4680      	mov	r8, r0
 800bc52:	4689      	mov	r9, r1
 800bc54:	462b      	mov	r3, r5
 800bc56:	4620      	mov	r0, r4
 800bc58:	4629      	mov	r1, r5
 800bc5a:	f7f4 fc79 	bl	8000550 <__aeabi_dmul>
 800bc5e:	4602      	mov	r2, r0
 800bc60:	460b      	mov	r3, r1
 800bc62:	4640      	mov	r0, r8
 800bc64:	4649      	mov	r1, r9
 800bc66:	f7f4 fc73 	bl	8000550 <__aeabi_dmul>
 800bc6a:	a33f      	add	r3, pc, #252	; (adr r3, 800bd68 <__ieee754_pow+0x3e0>)
 800bc6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc70:	f7f4 fc6e 	bl	8000550 <__aeabi_dmul>
 800bc74:	4602      	mov	r2, r0
 800bc76:	460b      	mov	r3, r1
 800bc78:	4650      	mov	r0, sl
 800bc7a:	4659      	mov	r1, fp
 800bc7c:	f7f4 fab0 	bl	80001e0 <__aeabi_dsub>
 800bc80:	4602      	mov	r2, r0
 800bc82:	460b      	mov	r3, r1
 800bc84:	4680      	mov	r8, r0
 800bc86:	4689      	mov	r9, r1
 800bc88:	4630      	mov	r0, r6
 800bc8a:	4639      	mov	r1, r7
 800bc8c:	f7f4 faaa 	bl	80001e4 <__adddf3>
 800bc90:	2000      	movs	r0, #0
 800bc92:	4632      	mov	r2, r6
 800bc94:	463b      	mov	r3, r7
 800bc96:	4604      	mov	r4, r0
 800bc98:	460d      	mov	r5, r1
 800bc9a:	f7f4 faa1 	bl	80001e0 <__aeabi_dsub>
 800bc9e:	4602      	mov	r2, r0
 800bca0:	460b      	mov	r3, r1
 800bca2:	4640      	mov	r0, r8
 800bca4:	4649      	mov	r1, r9
 800bca6:	f7f4 fa9b 	bl	80001e0 <__aeabi_dsub>
 800bcaa:	9b04      	ldr	r3, [sp, #16]
 800bcac:	9a06      	ldr	r2, [sp, #24]
 800bcae:	3b01      	subs	r3, #1
 800bcb0:	4313      	orrs	r3, r2
 800bcb2:	4682      	mov	sl, r0
 800bcb4:	468b      	mov	fp, r1
 800bcb6:	f040 81e7 	bne.w	800c088 <__ieee754_pow+0x700>
 800bcba:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800bd70 <__ieee754_pow+0x3e8>
 800bcbe:	eeb0 8a47 	vmov.f32	s16, s14
 800bcc2:	eef0 8a67 	vmov.f32	s17, s15
 800bcc6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800bcca:	2600      	movs	r6, #0
 800bccc:	4632      	mov	r2, r6
 800bcce:	463b      	mov	r3, r7
 800bcd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bcd4:	f7f4 fa84 	bl	80001e0 <__aeabi_dsub>
 800bcd8:	4622      	mov	r2, r4
 800bcda:	462b      	mov	r3, r5
 800bcdc:	f7f4 fc38 	bl	8000550 <__aeabi_dmul>
 800bce0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bce4:	4680      	mov	r8, r0
 800bce6:	4689      	mov	r9, r1
 800bce8:	4650      	mov	r0, sl
 800bcea:	4659      	mov	r1, fp
 800bcec:	f7f4 fc30 	bl	8000550 <__aeabi_dmul>
 800bcf0:	4602      	mov	r2, r0
 800bcf2:	460b      	mov	r3, r1
 800bcf4:	4640      	mov	r0, r8
 800bcf6:	4649      	mov	r1, r9
 800bcf8:	f7f4 fa74 	bl	80001e4 <__adddf3>
 800bcfc:	4632      	mov	r2, r6
 800bcfe:	463b      	mov	r3, r7
 800bd00:	4680      	mov	r8, r0
 800bd02:	4689      	mov	r9, r1
 800bd04:	4620      	mov	r0, r4
 800bd06:	4629      	mov	r1, r5
 800bd08:	f7f4 fc22 	bl	8000550 <__aeabi_dmul>
 800bd0c:	460b      	mov	r3, r1
 800bd0e:	4604      	mov	r4, r0
 800bd10:	460d      	mov	r5, r1
 800bd12:	4602      	mov	r2, r0
 800bd14:	4649      	mov	r1, r9
 800bd16:	4640      	mov	r0, r8
 800bd18:	f7f4 fa64 	bl	80001e4 <__adddf3>
 800bd1c:	4b19      	ldr	r3, [pc, #100]	; (800bd84 <__ieee754_pow+0x3fc>)
 800bd1e:	4299      	cmp	r1, r3
 800bd20:	ec45 4b19 	vmov	d9, r4, r5
 800bd24:	4606      	mov	r6, r0
 800bd26:	460f      	mov	r7, r1
 800bd28:	468b      	mov	fp, r1
 800bd2a:	f340 82f1 	ble.w	800c310 <__ieee754_pow+0x988>
 800bd2e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800bd32:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800bd36:	4303      	orrs	r3, r0
 800bd38:	f000 81e4 	beq.w	800c104 <__ieee754_pow+0x77c>
 800bd3c:	ec51 0b18 	vmov	r0, r1, d8
 800bd40:	2200      	movs	r2, #0
 800bd42:	2300      	movs	r3, #0
 800bd44:	f7f4 fe76 	bl	8000a34 <__aeabi_dcmplt>
 800bd48:	3800      	subs	r0, #0
 800bd4a:	bf18      	it	ne
 800bd4c:	2001      	movne	r0, #1
 800bd4e:	e72b      	b.n	800bba8 <__ieee754_pow+0x220>
 800bd50:	60000000 	.word	0x60000000
 800bd54:	3ff71547 	.word	0x3ff71547
 800bd58:	f85ddf44 	.word	0xf85ddf44
 800bd5c:	3e54ae0b 	.word	0x3e54ae0b
 800bd60:	55555555 	.word	0x55555555
 800bd64:	3fd55555 	.word	0x3fd55555
 800bd68:	652b82fe 	.word	0x652b82fe
 800bd6c:	3ff71547 	.word	0x3ff71547
 800bd70:	00000000 	.word	0x00000000
 800bd74:	bff00000 	.word	0xbff00000
 800bd78:	3ff00000 	.word	0x3ff00000
 800bd7c:	3fd00000 	.word	0x3fd00000
 800bd80:	3fe00000 	.word	0x3fe00000
 800bd84:	408fffff 	.word	0x408fffff
 800bd88:	4bd5      	ldr	r3, [pc, #852]	; (800c0e0 <__ieee754_pow+0x758>)
 800bd8a:	402b      	ands	r3, r5
 800bd8c:	2200      	movs	r2, #0
 800bd8e:	b92b      	cbnz	r3, 800bd9c <__ieee754_pow+0x414>
 800bd90:	4bd4      	ldr	r3, [pc, #848]	; (800c0e4 <__ieee754_pow+0x75c>)
 800bd92:	f7f4 fbdd 	bl	8000550 <__aeabi_dmul>
 800bd96:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800bd9a:	460c      	mov	r4, r1
 800bd9c:	1523      	asrs	r3, r4, #20
 800bd9e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bda2:	4413      	add	r3, r2
 800bda4:	9305      	str	r3, [sp, #20]
 800bda6:	4bd0      	ldr	r3, [pc, #832]	; (800c0e8 <__ieee754_pow+0x760>)
 800bda8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800bdac:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800bdb0:	429c      	cmp	r4, r3
 800bdb2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800bdb6:	dd08      	ble.n	800bdca <__ieee754_pow+0x442>
 800bdb8:	4bcc      	ldr	r3, [pc, #816]	; (800c0ec <__ieee754_pow+0x764>)
 800bdba:	429c      	cmp	r4, r3
 800bdbc:	f340 8162 	ble.w	800c084 <__ieee754_pow+0x6fc>
 800bdc0:	9b05      	ldr	r3, [sp, #20]
 800bdc2:	3301      	adds	r3, #1
 800bdc4:	9305      	str	r3, [sp, #20]
 800bdc6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800bdca:	2400      	movs	r4, #0
 800bdcc:	00e3      	lsls	r3, r4, #3
 800bdce:	9307      	str	r3, [sp, #28]
 800bdd0:	4bc7      	ldr	r3, [pc, #796]	; (800c0f0 <__ieee754_pow+0x768>)
 800bdd2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bdd6:	ed93 7b00 	vldr	d7, [r3]
 800bdda:	4629      	mov	r1, r5
 800bddc:	ec53 2b17 	vmov	r2, r3, d7
 800bde0:	eeb0 9a47 	vmov.f32	s18, s14
 800bde4:	eef0 9a67 	vmov.f32	s19, s15
 800bde8:	4682      	mov	sl, r0
 800bdea:	f7f4 f9f9 	bl	80001e0 <__aeabi_dsub>
 800bdee:	4652      	mov	r2, sl
 800bdf0:	4606      	mov	r6, r0
 800bdf2:	460f      	mov	r7, r1
 800bdf4:	462b      	mov	r3, r5
 800bdf6:	ec51 0b19 	vmov	r0, r1, d9
 800bdfa:	f7f4 f9f3 	bl	80001e4 <__adddf3>
 800bdfe:	4602      	mov	r2, r0
 800be00:	460b      	mov	r3, r1
 800be02:	2000      	movs	r0, #0
 800be04:	49bb      	ldr	r1, [pc, #748]	; (800c0f4 <__ieee754_pow+0x76c>)
 800be06:	f7f4 fccd 	bl	80007a4 <__aeabi_ddiv>
 800be0a:	ec41 0b1a 	vmov	d10, r0, r1
 800be0e:	4602      	mov	r2, r0
 800be10:	460b      	mov	r3, r1
 800be12:	4630      	mov	r0, r6
 800be14:	4639      	mov	r1, r7
 800be16:	f7f4 fb9b 	bl	8000550 <__aeabi_dmul>
 800be1a:	2300      	movs	r3, #0
 800be1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be20:	9302      	str	r3, [sp, #8]
 800be22:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800be26:	46ab      	mov	fp, r5
 800be28:	106d      	asrs	r5, r5, #1
 800be2a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800be2e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800be32:	ec41 0b18 	vmov	d8, r0, r1
 800be36:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800be3a:	2200      	movs	r2, #0
 800be3c:	4640      	mov	r0, r8
 800be3e:	4649      	mov	r1, r9
 800be40:	4614      	mov	r4, r2
 800be42:	461d      	mov	r5, r3
 800be44:	f7f4 fb84 	bl	8000550 <__aeabi_dmul>
 800be48:	4602      	mov	r2, r0
 800be4a:	460b      	mov	r3, r1
 800be4c:	4630      	mov	r0, r6
 800be4e:	4639      	mov	r1, r7
 800be50:	f7f4 f9c6 	bl	80001e0 <__aeabi_dsub>
 800be54:	ec53 2b19 	vmov	r2, r3, d9
 800be58:	4606      	mov	r6, r0
 800be5a:	460f      	mov	r7, r1
 800be5c:	4620      	mov	r0, r4
 800be5e:	4629      	mov	r1, r5
 800be60:	f7f4 f9be 	bl	80001e0 <__aeabi_dsub>
 800be64:	4602      	mov	r2, r0
 800be66:	460b      	mov	r3, r1
 800be68:	4650      	mov	r0, sl
 800be6a:	4659      	mov	r1, fp
 800be6c:	f7f4 f9b8 	bl	80001e0 <__aeabi_dsub>
 800be70:	4642      	mov	r2, r8
 800be72:	464b      	mov	r3, r9
 800be74:	f7f4 fb6c 	bl	8000550 <__aeabi_dmul>
 800be78:	4602      	mov	r2, r0
 800be7a:	460b      	mov	r3, r1
 800be7c:	4630      	mov	r0, r6
 800be7e:	4639      	mov	r1, r7
 800be80:	f7f4 f9ae 	bl	80001e0 <__aeabi_dsub>
 800be84:	ec53 2b1a 	vmov	r2, r3, d10
 800be88:	f7f4 fb62 	bl	8000550 <__aeabi_dmul>
 800be8c:	ec53 2b18 	vmov	r2, r3, d8
 800be90:	ec41 0b19 	vmov	d9, r0, r1
 800be94:	ec51 0b18 	vmov	r0, r1, d8
 800be98:	f7f4 fb5a 	bl	8000550 <__aeabi_dmul>
 800be9c:	a37c      	add	r3, pc, #496	; (adr r3, 800c090 <__ieee754_pow+0x708>)
 800be9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea2:	4604      	mov	r4, r0
 800bea4:	460d      	mov	r5, r1
 800bea6:	f7f4 fb53 	bl	8000550 <__aeabi_dmul>
 800beaa:	a37b      	add	r3, pc, #492	; (adr r3, 800c098 <__ieee754_pow+0x710>)
 800beac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb0:	f7f4 f998 	bl	80001e4 <__adddf3>
 800beb4:	4622      	mov	r2, r4
 800beb6:	462b      	mov	r3, r5
 800beb8:	f7f4 fb4a 	bl	8000550 <__aeabi_dmul>
 800bebc:	a378      	add	r3, pc, #480	; (adr r3, 800c0a0 <__ieee754_pow+0x718>)
 800bebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec2:	f7f4 f98f 	bl	80001e4 <__adddf3>
 800bec6:	4622      	mov	r2, r4
 800bec8:	462b      	mov	r3, r5
 800beca:	f7f4 fb41 	bl	8000550 <__aeabi_dmul>
 800bece:	a376      	add	r3, pc, #472	; (adr r3, 800c0a8 <__ieee754_pow+0x720>)
 800bed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bed4:	f7f4 f986 	bl	80001e4 <__adddf3>
 800bed8:	4622      	mov	r2, r4
 800beda:	462b      	mov	r3, r5
 800bedc:	f7f4 fb38 	bl	8000550 <__aeabi_dmul>
 800bee0:	a373      	add	r3, pc, #460	; (adr r3, 800c0b0 <__ieee754_pow+0x728>)
 800bee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bee6:	f7f4 f97d 	bl	80001e4 <__adddf3>
 800beea:	4622      	mov	r2, r4
 800beec:	462b      	mov	r3, r5
 800beee:	f7f4 fb2f 	bl	8000550 <__aeabi_dmul>
 800bef2:	a371      	add	r3, pc, #452	; (adr r3, 800c0b8 <__ieee754_pow+0x730>)
 800bef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef8:	f7f4 f974 	bl	80001e4 <__adddf3>
 800befc:	4622      	mov	r2, r4
 800befe:	4606      	mov	r6, r0
 800bf00:	460f      	mov	r7, r1
 800bf02:	462b      	mov	r3, r5
 800bf04:	4620      	mov	r0, r4
 800bf06:	4629      	mov	r1, r5
 800bf08:	f7f4 fb22 	bl	8000550 <__aeabi_dmul>
 800bf0c:	4602      	mov	r2, r0
 800bf0e:	460b      	mov	r3, r1
 800bf10:	4630      	mov	r0, r6
 800bf12:	4639      	mov	r1, r7
 800bf14:	f7f4 fb1c 	bl	8000550 <__aeabi_dmul>
 800bf18:	4642      	mov	r2, r8
 800bf1a:	4604      	mov	r4, r0
 800bf1c:	460d      	mov	r5, r1
 800bf1e:	464b      	mov	r3, r9
 800bf20:	ec51 0b18 	vmov	r0, r1, d8
 800bf24:	f7f4 f95e 	bl	80001e4 <__adddf3>
 800bf28:	ec53 2b19 	vmov	r2, r3, d9
 800bf2c:	f7f4 fb10 	bl	8000550 <__aeabi_dmul>
 800bf30:	4622      	mov	r2, r4
 800bf32:	462b      	mov	r3, r5
 800bf34:	f7f4 f956 	bl	80001e4 <__adddf3>
 800bf38:	4642      	mov	r2, r8
 800bf3a:	4682      	mov	sl, r0
 800bf3c:	468b      	mov	fp, r1
 800bf3e:	464b      	mov	r3, r9
 800bf40:	4640      	mov	r0, r8
 800bf42:	4649      	mov	r1, r9
 800bf44:	f7f4 fb04 	bl	8000550 <__aeabi_dmul>
 800bf48:	4b6b      	ldr	r3, [pc, #428]	; (800c0f8 <__ieee754_pow+0x770>)
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	4606      	mov	r6, r0
 800bf4e:	460f      	mov	r7, r1
 800bf50:	f7f4 f948 	bl	80001e4 <__adddf3>
 800bf54:	4652      	mov	r2, sl
 800bf56:	465b      	mov	r3, fp
 800bf58:	f7f4 f944 	bl	80001e4 <__adddf3>
 800bf5c:	2000      	movs	r0, #0
 800bf5e:	4604      	mov	r4, r0
 800bf60:	460d      	mov	r5, r1
 800bf62:	4602      	mov	r2, r0
 800bf64:	460b      	mov	r3, r1
 800bf66:	4640      	mov	r0, r8
 800bf68:	4649      	mov	r1, r9
 800bf6a:	f7f4 faf1 	bl	8000550 <__aeabi_dmul>
 800bf6e:	4b62      	ldr	r3, [pc, #392]	; (800c0f8 <__ieee754_pow+0x770>)
 800bf70:	4680      	mov	r8, r0
 800bf72:	4689      	mov	r9, r1
 800bf74:	2200      	movs	r2, #0
 800bf76:	4620      	mov	r0, r4
 800bf78:	4629      	mov	r1, r5
 800bf7a:	f7f4 f931 	bl	80001e0 <__aeabi_dsub>
 800bf7e:	4632      	mov	r2, r6
 800bf80:	463b      	mov	r3, r7
 800bf82:	f7f4 f92d 	bl	80001e0 <__aeabi_dsub>
 800bf86:	4602      	mov	r2, r0
 800bf88:	460b      	mov	r3, r1
 800bf8a:	4650      	mov	r0, sl
 800bf8c:	4659      	mov	r1, fp
 800bf8e:	f7f4 f927 	bl	80001e0 <__aeabi_dsub>
 800bf92:	ec53 2b18 	vmov	r2, r3, d8
 800bf96:	f7f4 fadb 	bl	8000550 <__aeabi_dmul>
 800bf9a:	4622      	mov	r2, r4
 800bf9c:	4606      	mov	r6, r0
 800bf9e:	460f      	mov	r7, r1
 800bfa0:	462b      	mov	r3, r5
 800bfa2:	ec51 0b19 	vmov	r0, r1, d9
 800bfa6:	f7f4 fad3 	bl	8000550 <__aeabi_dmul>
 800bfaa:	4602      	mov	r2, r0
 800bfac:	460b      	mov	r3, r1
 800bfae:	4630      	mov	r0, r6
 800bfb0:	4639      	mov	r1, r7
 800bfb2:	f7f4 f917 	bl	80001e4 <__adddf3>
 800bfb6:	4606      	mov	r6, r0
 800bfb8:	460f      	mov	r7, r1
 800bfba:	4602      	mov	r2, r0
 800bfbc:	460b      	mov	r3, r1
 800bfbe:	4640      	mov	r0, r8
 800bfc0:	4649      	mov	r1, r9
 800bfc2:	f7f4 f90f 	bl	80001e4 <__adddf3>
 800bfc6:	a33e      	add	r3, pc, #248	; (adr r3, 800c0c0 <__ieee754_pow+0x738>)
 800bfc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfcc:	2000      	movs	r0, #0
 800bfce:	4604      	mov	r4, r0
 800bfd0:	460d      	mov	r5, r1
 800bfd2:	f7f4 fabd 	bl	8000550 <__aeabi_dmul>
 800bfd6:	4642      	mov	r2, r8
 800bfd8:	ec41 0b18 	vmov	d8, r0, r1
 800bfdc:	464b      	mov	r3, r9
 800bfde:	4620      	mov	r0, r4
 800bfe0:	4629      	mov	r1, r5
 800bfe2:	f7f4 f8fd 	bl	80001e0 <__aeabi_dsub>
 800bfe6:	4602      	mov	r2, r0
 800bfe8:	460b      	mov	r3, r1
 800bfea:	4630      	mov	r0, r6
 800bfec:	4639      	mov	r1, r7
 800bfee:	f7f4 f8f7 	bl	80001e0 <__aeabi_dsub>
 800bff2:	a335      	add	r3, pc, #212	; (adr r3, 800c0c8 <__ieee754_pow+0x740>)
 800bff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bff8:	f7f4 faaa 	bl	8000550 <__aeabi_dmul>
 800bffc:	a334      	add	r3, pc, #208	; (adr r3, 800c0d0 <__ieee754_pow+0x748>)
 800bffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c002:	4606      	mov	r6, r0
 800c004:	460f      	mov	r7, r1
 800c006:	4620      	mov	r0, r4
 800c008:	4629      	mov	r1, r5
 800c00a:	f7f4 faa1 	bl	8000550 <__aeabi_dmul>
 800c00e:	4602      	mov	r2, r0
 800c010:	460b      	mov	r3, r1
 800c012:	4630      	mov	r0, r6
 800c014:	4639      	mov	r1, r7
 800c016:	f7f4 f8e5 	bl	80001e4 <__adddf3>
 800c01a:	9a07      	ldr	r2, [sp, #28]
 800c01c:	4b37      	ldr	r3, [pc, #220]	; (800c0fc <__ieee754_pow+0x774>)
 800c01e:	4413      	add	r3, r2
 800c020:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c024:	f7f4 f8de 	bl	80001e4 <__adddf3>
 800c028:	4682      	mov	sl, r0
 800c02a:	9805      	ldr	r0, [sp, #20]
 800c02c:	468b      	mov	fp, r1
 800c02e:	f7f4 fa25 	bl	800047c <__aeabi_i2d>
 800c032:	9a07      	ldr	r2, [sp, #28]
 800c034:	4b32      	ldr	r3, [pc, #200]	; (800c100 <__ieee754_pow+0x778>)
 800c036:	4413      	add	r3, r2
 800c038:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c03c:	4606      	mov	r6, r0
 800c03e:	460f      	mov	r7, r1
 800c040:	4652      	mov	r2, sl
 800c042:	465b      	mov	r3, fp
 800c044:	ec51 0b18 	vmov	r0, r1, d8
 800c048:	f7f4 f8cc 	bl	80001e4 <__adddf3>
 800c04c:	4642      	mov	r2, r8
 800c04e:	464b      	mov	r3, r9
 800c050:	f7f4 f8c8 	bl	80001e4 <__adddf3>
 800c054:	4632      	mov	r2, r6
 800c056:	463b      	mov	r3, r7
 800c058:	f7f4 f8c4 	bl	80001e4 <__adddf3>
 800c05c:	2000      	movs	r0, #0
 800c05e:	4632      	mov	r2, r6
 800c060:	463b      	mov	r3, r7
 800c062:	4604      	mov	r4, r0
 800c064:	460d      	mov	r5, r1
 800c066:	f7f4 f8bb 	bl	80001e0 <__aeabi_dsub>
 800c06a:	4642      	mov	r2, r8
 800c06c:	464b      	mov	r3, r9
 800c06e:	f7f4 f8b7 	bl	80001e0 <__aeabi_dsub>
 800c072:	ec53 2b18 	vmov	r2, r3, d8
 800c076:	f7f4 f8b3 	bl	80001e0 <__aeabi_dsub>
 800c07a:	4602      	mov	r2, r0
 800c07c:	460b      	mov	r3, r1
 800c07e:	4650      	mov	r0, sl
 800c080:	4659      	mov	r1, fp
 800c082:	e610      	b.n	800bca6 <__ieee754_pow+0x31e>
 800c084:	2401      	movs	r4, #1
 800c086:	e6a1      	b.n	800bdcc <__ieee754_pow+0x444>
 800c088:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800c0d8 <__ieee754_pow+0x750>
 800c08c:	e617      	b.n	800bcbe <__ieee754_pow+0x336>
 800c08e:	bf00      	nop
 800c090:	4a454eef 	.word	0x4a454eef
 800c094:	3fca7e28 	.word	0x3fca7e28
 800c098:	93c9db65 	.word	0x93c9db65
 800c09c:	3fcd864a 	.word	0x3fcd864a
 800c0a0:	a91d4101 	.word	0xa91d4101
 800c0a4:	3fd17460 	.word	0x3fd17460
 800c0a8:	518f264d 	.word	0x518f264d
 800c0ac:	3fd55555 	.word	0x3fd55555
 800c0b0:	db6fabff 	.word	0xdb6fabff
 800c0b4:	3fdb6db6 	.word	0x3fdb6db6
 800c0b8:	33333303 	.word	0x33333303
 800c0bc:	3fe33333 	.word	0x3fe33333
 800c0c0:	e0000000 	.word	0xe0000000
 800c0c4:	3feec709 	.word	0x3feec709
 800c0c8:	dc3a03fd 	.word	0xdc3a03fd
 800c0cc:	3feec709 	.word	0x3feec709
 800c0d0:	145b01f5 	.word	0x145b01f5
 800c0d4:	be3e2fe0 	.word	0xbe3e2fe0
 800c0d8:	00000000 	.word	0x00000000
 800c0dc:	3ff00000 	.word	0x3ff00000
 800c0e0:	7ff00000 	.word	0x7ff00000
 800c0e4:	43400000 	.word	0x43400000
 800c0e8:	0003988e 	.word	0x0003988e
 800c0ec:	000bb679 	.word	0x000bb679
 800c0f0:	0800d290 	.word	0x0800d290
 800c0f4:	3ff00000 	.word	0x3ff00000
 800c0f8:	40080000 	.word	0x40080000
 800c0fc:	0800d2b0 	.word	0x0800d2b0
 800c100:	0800d2a0 	.word	0x0800d2a0
 800c104:	a3b5      	add	r3, pc, #724	; (adr r3, 800c3dc <__ieee754_pow+0xa54>)
 800c106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c10a:	4640      	mov	r0, r8
 800c10c:	4649      	mov	r1, r9
 800c10e:	f7f4 f869 	bl	80001e4 <__adddf3>
 800c112:	4622      	mov	r2, r4
 800c114:	ec41 0b1a 	vmov	d10, r0, r1
 800c118:	462b      	mov	r3, r5
 800c11a:	4630      	mov	r0, r6
 800c11c:	4639      	mov	r1, r7
 800c11e:	f7f4 f85f 	bl	80001e0 <__aeabi_dsub>
 800c122:	4602      	mov	r2, r0
 800c124:	460b      	mov	r3, r1
 800c126:	ec51 0b1a 	vmov	r0, r1, d10
 800c12a:	f7f4 fca1 	bl	8000a70 <__aeabi_dcmpgt>
 800c12e:	2800      	cmp	r0, #0
 800c130:	f47f ae04 	bne.w	800bd3c <__ieee754_pow+0x3b4>
 800c134:	4aa4      	ldr	r2, [pc, #656]	; (800c3c8 <__ieee754_pow+0xa40>)
 800c136:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c13a:	4293      	cmp	r3, r2
 800c13c:	f340 8108 	ble.w	800c350 <__ieee754_pow+0x9c8>
 800c140:	151b      	asrs	r3, r3, #20
 800c142:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c146:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c14a:	fa4a f303 	asr.w	r3, sl, r3
 800c14e:	445b      	add	r3, fp
 800c150:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c154:	4e9d      	ldr	r6, [pc, #628]	; (800c3cc <__ieee754_pow+0xa44>)
 800c156:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c15a:	4116      	asrs	r6, r2
 800c15c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c160:	2000      	movs	r0, #0
 800c162:	ea23 0106 	bic.w	r1, r3, r6
 800c166:	f1c2 0214 	rsb	r2, r2, #20
 800c16a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c16e:	fa4a fa02 	asr.w	sl, sl, r2
 800c172:	f1bb 0f00 	cmp.w	fp, #0
 800c176:	4602      	mov	r2, r0
 800c178:	460b      	mov	r3, r1
 800c17a:	4620      	mov	r0, r4
 800c17c:	4629      	mov	r1, r5
 800c17e:	bfb8      	it	lt
 800c180:	f1ca 0a00 	rsblt	sl, sl, #0
 800c184:	f7f4 f82c 	bl	80001e0 <__aeabi_dsub>
 800c188:	ec41 0b19 	vmov	d9, r0, r1
 800c18c:	4642      	mov	r2, r8
 800c18e:	464b      	mov	r3, r9
 800c190:	ec51 0b19 	vmov	r0, r1, d9
 800c194:	f7f4 f826 	bl	80001e4 <__adddf3>
 800c198:	a37b      	add	r3, pc, #492	; (adr r3, 800c388 <__ieee754_pow+0xa00>)
 800c19a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c19e:	2000      	movs	r0, #0
 800c1a0:	4604      	mov	r4, r0
 800c1a2:	460d      	mov	r5, r1
 800c1a4:	f7f4 f9d4 	bl	8000550 <__aeabi_dmul>
 800c1a8:	ec53 2b19 	vmov	r2, r3, d9
 800c1ac:	4606      	mov	r6, r0
 800c1ae:	460f      	mov	r7, r1
 800c1b0:	4620      	mov	r0, r4
 800c1b2:	4629      	mov	r1, r5
 800c1b4:	f7f4 f814 	bl	80001e0 <__aeabi_dsub>
 800c1b8:	4602      	mov	r2, r0
 800c1ba:	460b      	mov	r3, r1
 800c1bc:	4640      	mov	r0, r8
 800c1be:	4649      	mov	r1, r9
 800c1c0:	f7f4 f80e 	bl	80001e0 <__aeabi_dsub>
 800c1c4:	a372      	add	r3, pc, #456	; (adr r3, 800c390 <__ieee754_pow+0xa08>)
 800c1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ca:	f7f4 f9c1 	bl	8000550 <__aeabi_dmul>
 800c1ce:	a372      	add	r3, pc, #456	; (adr r3, 800c398 <__ieee754_pow+0xa10>)
 800c1d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1d4:	4680      	mov	r8, r0
 800c1d6:	4689      	mov	r9, r1
 800c1d8:	4620      	mov	r0, r4
 800c1da:	4629      	mov	r1, r5
 800c1dc:	f7f4 f9b8 	bl	8000550 <__aeabi_dmul>
 800c1e0:	4602      	mov	r2, r0
 800c1e2:	460b      	mov	r3, r1
 800c1e4:	4640      	mov	r0, r8
 800c1e6:	4649      	mov	r1, r9
 800c1e8:	f7f3 fffc 	bl	80001e4 <__adddf3>
 800c1ec:	4604      	mov	r4, r0
 800c1ee:	460d      	mov	r5, r1
 800c1f0:	4602      	mov	r2, r0
 800c1f2:	460b      	mov	r3, r1
 800c1f4:	4630      	mov	r0, r6
 800c1f6:	4639      	mov	r1, r7
 800c1f8:	f7f3 fff4 	bl	80001e4 <__adddf3>
 800c1fc:	4632      	mov	r2, r6
 800c1fe:	463b      	mov	r3, r7
 800c200:	4680      	mov	r8, r0
 800c202:	4689      	mov	r9, r1
 800c204:	f7f3 ffec 	bl	80001e0 <__aeabi_dsub>
 800c208:	4602      	mov	r2, r0
 800c20a:	460b      	mov	r3, r1
 800c20c:	4620      	mov	r0, r4
 800c20e:	4629      	mov	r1, r5
 800c210:	f7f3 ffe6 	bl	80001e0 <__aeabi_dsub>
 800c214:	4642      	mov	r2, r8
 800c216:	4606      	mov	r6, r0
 800c218:	460f      	mov	r7, r1
 800c21a:	464b      	mov	r3, r9
 800c21c:	4640      	mov	r0, r8
 800c21e:	4649      	mov	r1, r9
 800c220:	f7f4 f996 	bl	8000550 <__aeabi_dmul>
 800c224:	a35e      	add	r3, pc, #376	; (adr r3, 800c3a0 <__ieee754_pow+0xa18>)
 800c226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c22a:	4604      	mov	r4, r0
 800c22c:	460d      	mov	r5, r1
 800c22e:	f7f4 f98f 	bl	8000550 <__aeabi_dmul>
 800c232:	a35d      	add	r3, pc, #372	; (adr r3, 800c3a8 <__ieee754_pow+0xa20>)
 800c234:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c238:	f7f3 ffd2 	bl	80001e0 <__aeabi_dsub>
 800c23c:	4622      	mov	r2, r4
 800c23e:	462b      	mov	r3, r5
 800c240:	f7f4 f986 	bl	8000550 <__aeabi_dmul>
 800c244:	a35a      	add	r3, pc, #360	; (adr r3, 800c3b0 <__ieee754_pow+0xa28>)
 800c246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c24a:	f7f3 ffcb 	bl	80001e4 <__adddf3>
 800c24e:	4622      	mov	r2, r4
 800c250:	462b      	mov	r3, r5
 800c252:	f7f4 f97d 	bl	8000550 <__aeabi_dmul>
 800c256:	a358      	add	r3, pc, #352	; (adr r3, 800c3b8 <__ieee754_pow+0xa30>)
 800c258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c25c:	f7f3 ffc0 	bl	80001e0 <__aeabi_dsub>
 800c260:	4622      	mov	r2, r4
 800c262:	462b      	mov	r3, r5
 800c264:	f7f4 f974 	bl	8000550 <__aeabi_dmul>
 800c268:	a355      	add	r3, pc, #340	; (adr r3, 800c3c0 <__ieee754_pow+0xa38>)
 800c26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c26e:	f7f3 ffb9 	bl	80001e4 <__adddf3>
 800c272:	4622      	mov	r2, r4
 800c274:	462b      	mov	r3, r5
 800c276:	f7f4 f96b 	bl	8000550 <__aeabi_dmul>
 800c27a:	4602      	mov	r2, r0
 800c27c:	460b      	mov	r3, r1
 800c27e:	4640      	mov	r0, r8
 800c280:	4649      	mov	r1, r9
 800c282:	f7f3 ffad 	bl	80001e0 <__aeabi_dsub>
 800c286:	4604      	mov	r4, r0
 800c288:	460d      	mov	r5, r1
 800c28a:	4602      	mov	r2, r0
 800c28c:	460b      	mov	r3, r1
 800c28e:	4640      	mov	r0, r8
 800c290:	4649      	mov	r1, r9
 800c292:	f7f4 f95d 	bl	8000550 <__aeabi_dmul>
 800c296:	2200      	movs	r2, #0
 800c298:	ec41 0b19 	vmov	d9, r0, r1
 800c29c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c2a0:	4620      	mov	r0, r4
 800c2a2:	4629      	mov	r1, r5
 800c2a4:	f7f3 ff9c 	bl	80001e0 <__aeabi_dsub>
 800c2a8:	4602      	mov	r2, r0
 800c2aa:	460b      	mov	r3, r1
 800c2ac:	ec51 0b19 	vmov	r0, r1, d9
 800c2b0:	f7f4 fa78 	bl	80007a4 <__aeabi_ddiv>
 800c2b4:	4632      	mov	r2, r6
 800c2b6:	4604      	mov	r4, r0
 800c2b8:	460d      	mov	r5, r1
 800c2ba:	463b      	mov	r3, r7
 800c2bc:	4640      	mov	r0, r8
 800c2be:	4649      	mov	r1, r9
 800c2c0:	f7f4 f946 	bl	8000550 <__aeabi_dmul>
 800c2c4:	4632      	mov	r2, r6
 800c2c6:	463b      	mov	r3, r7
 800c2c8:	f7f3 ff8c 	bl	80001e4 <__adddf3>
 800c2cc:	4602      	mov	r2, r0
 800c2ce:	460b      	mov	r3, r1
 800c2d0:	4620      	mov	r0, r4
 800c2d2:	4629      	mov	r1, r5
 800c2d4:	f7f3 ff84 	bl	80001e0 <__aeabi_dsub>
 800c2d8:	4642      	mov	r2, r8
 800c2da:	464b      	mov	r3, r9
 800c2dc:	f7f3 ff80 	bl	80001e0 <__aeabi_dsub>
 800c2e0:	460b      	mov	r3, r1
 800c2e2:	4602      	mov	r2, r0
 800c2e4:	493a      	ldr	r1, [pc, #232]	; (800c3d0 <__ieee754_pow+0xa48>)
 800c2e6:	2000      	movs	r0, #0
 800c2e8:	f7f3 ff7a 	bl	80001e0 <__aeabi_dsub>
 800c2ec:	ec41 0b10 	vmov	d0, r0, r1
 800c2f0:	ee10 3a90 	vmov	r3, s1
 800c2f4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c2f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c2fc:	da2b      	bge.n	800c356 <__ieee754_pow+0x9ce>
 800c2fe:	4650      	mov	r0, sl
 800c300:	f000 fb06 	bl	800c910 <scalbn>
 800c304:	ec51 0b10 	vmov	r0, r1, d0
 800c308:	ec53 2b18 	vmov	r2, r3, d8
 800c30c:	f7ff bbed 	b.w	800baea <__ieee754_pow+0x162>
 800c310:	4b30      	ldr	r3, [pc, #192]	; (800c3d4 <__ieee754_pow+0xa4c>)
 800c312:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c316:	429e      	cmp	r6, r3
 800c318:	f77f af0c 	ble.w	800c134 <__ieee754_pow+0x7ac>
 800c31c:	4b2e      	ldr	r3, [pc, #184]	; (800c3d8 <__ieee754_pow+0xa50>)
 800c31e:	440b      	add	r3, r1
 800c320:	4303      	orrs	r3, r0
 800c322:	d009      	beq.n	800c338 <__ieee754_pow+0x9b0>
 800c324:	ec51 0b18 	vmov	r0, r1, d8
 800c328:	2200      	movs	r2, #0
 800c32a:	2300      	movs	r3, #0
 800c32c:	f7f4 fb82 	bl	8000a34 <__aeabi_dcmplt>
 800c330:	3800      	subs	r0, #0
 800c332:	bf18      	it	ne
 800c334:	2001      	movne	r0, #1
 800c336:	e447      	b.n	800bbc8 <__ieee754_pow+0x240>
 800c338:	4622      	mov	r2, r4
 800c33a:	462b      	mov	r3, r5
 800c33c:	f7f3 ff50 	bl	80001e0 <__aeabi_dsub>
 800c340:	4642      	mov	r2, r8
 800c342:	464b      	mov	r3, r9
 800c344:	f7f4 fb8a 	bl	8000a5c <__aeabi_dcmpge>
 800c348:	2800      	cmp	r0, #0
 800c34a:	f43f aef3 	beq.w	800c134 <__ieee754_pow+0x7ac>
 800c34e:	e7e9      	b.n	800c324 <__ieee754_pow+0x99c>
 800c350:	f04f 0a00 	mov.w	sl, #0
 800c354:	e71a      	b.n	800c18c <__ieee754_pow+0x804>
 800c356:	ec51 0b10 	vmov	r0, r1, d0
 800c35a:	4619      	mov	r1, r3
 800c35c:	e7d4      	b.n	800c308 <__ieee754_pow+0x980>
 800c35e:	491c      	ldr	r1, [pc, #112]	; (800c3d0 <__ieee754_pow+0xa48>)
 800c360:	2000      	movs	r0, #0
 800c362:	f7ff bb30 	b.w	800b9c6 <__ieee754_pow+0x3e>
 800c366:	2000      	movs	r0, #0
 800c368:	2100      	movs	r1, #0
 800c36a:	f7ff bb2c 	b.w	800b9c6 <__ieee754_pow+0x3e>
 800c36e:	4630      	mov	r0, r6
 800c370:	4639      	mov	r1, r7
 800c372:	f7ff bb28 	b.w	800b9c6 <__ieee754_pow+0x3e>
 800c376:	9204      	str	r2, [sp, #16]
 800c378:	f7ff bb7a 	b.w	800ba70 <__ieee754_pow+0xe8>
 800c37c:	2300      	movs	r3, #0
 800c37e:	f7ff bb64 	b.w	800ba4a <__ieee754_pow+0xc2>
 800c382:	bf00      	nop
 800c384:	f3af 8000 	nop.w
 800c388:	00000000 	.word	0x00000000
 800c38c:	3fe62e43 	.word	0x3fe62e43
 800c390:	fefa39ef 	.word	0xfefa39ef
 800c394:	3fe62e42 	.word	0x3fe62e42
 800c398:	0ca86c39 	.word	0x0ca86c39
 800c39c:	be205c61 	.word	0xbe205c61
 800c3a0:	72bea4d0 	.word	0x72bea4d0
 800c3a4:	3e663769 	.word	0x3e663769
 800c3a8:	c5d26bf1 	.word	0xc5d26bf1
 800c3ac:	3ebbbd41 	.word	0x3ebbbd41
 800c3b0:	af25de2c 	.word	0xaf25de2c
 800c3b4:	3f11566a 	.word	0x3f11566a
 800c3b8:	16bebd93 	.word	0x16bebd93
 800c3bc:	3f66c16c 	.word	0x3f66c16c
 800c3c0:	5555553e 	.word	0x5555553e
 800c3c4:	3fc55555 	.word	0x3fc55555
 800c3c8:	3fe00000 	.word	0x3fe00000
 800c3cc:	000fffff 	.word	0x000fffff
 800c3d0:	3ff00000 	.word	0x3ff00000
 800c3d4:	4090cbff 	.word	0x4090cbff
 800c3d8:	3f6f3400 	.word	0x3f6f3400
 800c3dc:	652b82fe 	.word	0x652b82fe
 800c3e0:	3c971547 	.word	0x3c971547

0800c3e4 <__ieee754_sqrt>:
 800c3e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3e8:	ec55 4b10 	vmov	r4, r5, d0
 800c3ec:	4e55      	ldr	r6, [pc, #340]	; (800c544 <__ieee754_sqrt+0x160>)
 800c3ee:	43ae      	bics	r6, r5
 800c3f0:	ee10 0a10 	vmov	r0, s0
 800c3f4:	ee10 3a10 	vmov	r3, s0
 800c3f8:	462a      	mov	r2, r5
 800c3fa:	4629      	mov	r1, r5
 800c3fc:	d110      	bne.n	800c420 <__ieee754_sqrt+0x3c>
 800c3fe:	ee10 2a10 	vmov	r2, s0
 800c402:	462b      	mov	r3, r5
 800c404:	f7f4 f8a4 	bl	8000550 <__aeabi_dmul>
 800c408:	4602      	mov	r2, r0
 800c40a:	460b      	mov	r3, r1
 800c40c:	4620      	mov	r0, r4
 800c40e:	4629      	mov	r1, r5
 800c410:	f7f3 fee8 	bl	80001e4 <__adddf3>
 800c414:	4604      	mov	r4, r0
 800c416:	460d      	mov	r5, r1
 800c418:	ec45 4b10 	vmov	d0, r4, r5
 800c41c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c420:	2d00      	cmp	r5, #0
 800c422:	dc10      	bgt.n	800c446 <__ieee754_sqrt+0x62>
 800c424:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c428:	4330      	orrs	r0, r6
 800c42a:	d0f5      	beq.n	800c418 <__ieee754_sqrt+0x34>
 800c42c:	b15d      	cbz	r5, 800c446 <__ieee754_sqrt+0x62>
 800c42e:	ee10 2a10 	vmov	r2, s0
 800c432:	462b      	mov	r3, r5
 800c434:	ee10 0a10 	vmov	r0, s0
 800c438:	f7f3 fed2 	bl	80001e0 <__aeabi_dsub>
 800c43c:	4602      	mov	r2, r0
 800c43e:	460b      	mov	r3, r1
 800c440:	f7f4 f9b0 	bl	80007a4 <__aeabi_ddiv>
 800c444:	e7e6      	b.n	800c414 <__ieee754_sqrt+0x30>
 800c446:	1512      	asrs	r2, r2, #20
 800c448:	d074      	beq.n	800c534 <__ieee754_sqrt+0x150>
 800c44a:	07d4      	lsls	r4, r2, #31
 800c44c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c450:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800c454:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c458:	bf5e      	ittt	pl
 800c45a:	0fda      	lsrpl	r2, r3, #31
 800c45c:	005b      	lslpl	r3, r3, #1
 800c45e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800c462:	2400      	movs	r4, #0
 800c464:	0fda      	lsrs	r2, r3, #31
 800c466:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800c46a:	107f      	asrs	r7, r7, #1
 800c46c:	005b      	lsls	r3, r3, #1
 800c46e:	2516      	movs	r5, #22
 800c470:	4620      	mov	r0, r4
 800c472:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c476:	1886      	adds	r6, r0, r2
 800c478:	428e      	cmp	r6, r1
 800c47a:	bfde      	ittt	le
 800c47c:	1b89      	suble	r1, r1, r6
 800c47e:	18b0      	addle	r0, r6, r2
 800c480:	18a4      	addle	r4, r4, r2
 800c482:	0049      	lsls	r1, r1, #1
 800c484:	3d01      	subs	r5, #1
 800c486:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800c48a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800c48e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c492:	d1f0      	bne.n	800c476 <__ieee754_sqrt+0x92>
 800c494:	462a      	mov	r2, r5
 800c496:	f04f 0e20 	mov.w	lr, #32
 800c49a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800c49e:	4281      	cmp	r1, r0
 800c4a0:	eb06 0c05 	add.w	ip, r6, r5
 800c4a4:	dc02      	bgt.n	800c4ac <__ieee754_sqrt+0xc8>
 800c4a6:	d113      	bne.n	800c4d0 <__ieee754_sqrt+0xec>
 800c4a8:	459c      	cmp	ip, r3
 800c4aa:	d811      	bhi.n	800c4d0 <__ieee754_sqrt+0xec>
 800c4ac:	f1bc 0f00 	cmp.w	ip, #0
 800c4b0:	eb0c 0506 	add.w	r5, ip, r6
 800c4b4:	da43      	bge.n	800c53e <__ieee754_sqrt+0x15a>
 800c4b6:	2d00      	cmp	r5, #0
 800c4b8:	db41      	blt.n	800c53e <__ieee754_sqrt+0x15a>
 800c4ba:	f100 0801 	add.w	r8, r0, #1
 800c4be:	1a09      	subs	r1, r1, r0
 800c4c0:	459c      	cmp	ip, r3
 800c4c2:	bf88      	it	hi
 800c4c4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800c4c8:	eba3 030c 	sub.w	r3, r3, ip
 800c4cc:	4432      	add	r2, r6
 800c4ce:	4640      	mov	r0, r8
 800c4d0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800c4d4:	f1be 0e01 	subs.w	lr, lr, #1
 800c4d8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800c4dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c4e0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c4e4:	d1db      	bne.n	800c49e <__ieee754_sqrt+0xba>
 800c4e6:	430b      	orrs	r3, r1
 800c4e8:	d006      	beq.n	800c4f8 <__ieee754_sqrt+0x114>
 800c4ea:	1c50      	adds	r0, r2, #1
 800c4ec:	bf13      	iteet	ne
 800c4ee:	3201      	addne	r2, #1
 800c4f0:	3401      	addeq	r4, #1
 800c4f2:	4672      	moveq	r2, lr
 800c4f4:	f022 0201 	bicne.w	r2, r2, #1
 800c4f8:	1063      	asrs	r3, r4, #1
 800c4fa:	0852      	lsrs	r2, r2, #1
 800c4fc:	07e1      	lsls	r1, r4, #31
 800c4fe:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c502:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c506:	bf48      	it	mi
 800c508:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800c50c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800c510:	4614      	mov	r4, r2
 800c512:	e781      	b.n	800c418 <__ieee754_sqrt+0x34>
 800c514:	0ad9      	lsrs	r1, r3, #11
 800c516:	3815      	subs	r0, #21
 800c518:	055b      	lsls	r3, r3, #21
 800c51a:	2900      	cmp	r1, #0
 800c51c:	d0fa      	beq.n	800c514 <__ieee754_sqrt+0x130>
 800c51e:	02cd      	lsls	r5, r1, #11
 800c520:	d50a      	bpl.n	800c538 <__ieee754_sqrt+0x154>
 800c522:	f1c2 0420 	rsb	r4, r2, #32
 800c526:	fa23 f404 	lsr.w	r4, r3, r4
 800c52a:	1e55      	subs	r5, r2, #1
 800c52c:	4093      	lsls	r3, r2
 800c52e:	4321      	orrs	r1, r4
 800c530:	1b42      	subs	r2, r0, r5
 800c532:	e78a      	b.n	800c44a <__ieee754_sqrt+0x66>
 800c534:	4610      	mov	r0, r2
 800c536:	e7f0      	b.n	800c51a <__ieee754_sqrt+0x136>
 800c538:	0049      	lsls	r1, r1, #1
 800c53a:	3201      	adds	r2, #1
 800c53c:	e7ef      	b.n	800c51e <__ieee754_sqrt+0x13a>
 800c53e:	4680      	mov	r8, r0
 800c540:	e7bd      	b.n	800c4be <__ieee754_sqrt+0xda>
 800c542:	bf00      	nop
 800c544:	7ff00000 	.word	0x7ff00000

0800c548 <with_errno>:
 800c548:	b570      	push	{r4, r5, r6, lr}
 800c54a:	4604      	mov	r4, r0
 800c54c:	460d      	mov	r5, r1
 800c54e:	4616      	mov	r6, r2
 800c550:	f7ff f86e 	bl	800b630 <__errno>
 800c554:	4629      	mov	r1, r5
 800c556:	6006      	str	r6, [r0, #0]
 800c558:	4620      	mov	r0, r4
 800c55a:	bd70      	pop	{r4, r5, r6, pc}

0800c55c <xflow>:
 800c55c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c55e:	4614      	mov	r4, r2
 800c560:	461d      	mov	r5, r3
 800c562:	b108      	cbz	r0, 800c568 <xflow+0xc>
 800c564:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c568:	e9cd 2300 	strd	r2, r3, [sp]
 800c56c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c570:	4620      	mov	r0, r4
 800c572:	4629      	mov	r1, r5
 800c574:	f7f3 ffec 	bl	8000550 <__aeabi_dmul>
 800c578:	2222      	movs	r2, #34	; 0x22
 800c57a:	b003      	add	sp, #12
 800c57c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c580:	f7ff bfe2 	b.w	800c548 <with_errno>

0800c584 <__math_uflow>:
 800c584:	b508      	push	{r3, lr}
 800c586:	2200      	movs	r2, #0
 800c588:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c58c:	f7ff ffe6 	bl	800c55c <xflow>
 800c590:	ec41 0b10 	vmov	d0, r0, r1
 800c594:	bd08      	pop	{r3, pc}

0800c596 <__math_oflow>:
 800c596:	b508      	push	{r3, lr}
 800c598:	2200      	movs	r2, #0
 800c59a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800c59e:	f7ff ffdd 	bl	800c55c <xflow>
 800c5a2:	ec41 0b10 	vmov	d0, r0, r1
 800c5a6:	bd08      	pop	{r3, pc}

0800c5a8 <atan>:
 800c5a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5ac:	ec55 4b10 	vmov	r4, r5, d0
 800c5b0:	4bc3      	ldr	r3, [pc, #780]	; (800c8c0 <atan+0x318>)
 800c5b2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c5b6:	429e      	cmp	r6, r3
 800c5b8:	46ab      	mov	fp, r5
 800c5ba:	dd18      	ble.n	800c5ee <atan+0x46>
 800c5bc:	4bc1      	ldr	r3, [pc, #772]	; (800c8c4 <atan+0x31c>)
 800c5be:	429e      	cmp	r6, r3
 800c5c0:	dc01      	bgt.n	800c5c6 <atan+0x1e>
 800c5c2:	d109      	bne.n	800c5d8 <atan+0x30>
 800c5c4:	b144      	cbz	r4, 800c5d8 <atan+0x30>
 800c5c6:	4622      	mov	r2, r4
 800c5c8:	462b      	mov	r3, r5
 800c5ca:	4620      	mov	r0, r4
 800c5cc:	4629      	mov	r1, r5
 800c5ce:	f7f3 fe09 	bl	80001e4 <__adddf3>
 800c5d2:	4604      	mov	r4, r0
 800c5d4:	460d      	mov	r5, r1
 800c5d6:	e006      	b.n	800c5e6 <atan+0x3e>
 800c5d8:	f1bb 0f00 	cmp.w	fp, #0
 800c5dc:	f300 8131 	bgt.w	800c842 <atan+0x29a>
 800c5e0:	a59b      	add	r5, pc, #620	; (adr r5, 800c850 <atan+0x2a8>)
 800c5e2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c5e6:	ec45 4b10 	vmov	d0, r4, r5
 800c5ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5ee:	4bb6      	ldr	r3, [pc, #728]	; (800c8c8 <atan+0x320>)
 800c5f0:	429e      	cmp	r6, r3
 800c5f2:	dc14      	bgt.n	800c61e <atan+0x76>
 800c5f4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800c5f8:	429e      	cmp	r6, r3
 800c5fa:	dc0d      	bgt.n	800c618 <atan+0x70>
 800c5fc:	a396      	add	r3, pc, #600	; (adr r3, 800c858 <atan+0x2b0>)
 800c5fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c602:	ee10 0a10 	vmov	r0, s0
 800c606:	4629      	mov	r1, r5
 800c608:	f7f3 fdec 	bl	80001e4 <__adddf3>
 800c60c:	4baf      	ldr	r3, [pc, #700]	; (800c8cc <atan+0x324>)
 800c60e:	2200      	movs	r2, #0
 800c610:	f7f4 fa2e 	bl	8000a70 <__aeabi_dcmpgt>
 800c614:	2800      	cmp	r0, #0
 800c616:	d1e6      	bne.n	800c5e6 <atan+0x3e>
 800c618:	f04f 3aff 	mov.w	sl, #4294967295
 800c61c:	e02b      	b.n	800c676 <atan+0xce>
 800c61e:	f000 f963 	bl	800c8e8 <fabs>
 800c622:	4bab      	ldr	r3, [pc, #684]	; (800c8d0 <atan+0x328>)
 800c624:	429e      	cmp	r6, r3
 800c626:	ec55 4b10 	vmov	r4, r5, d0
 800c62a:	f300 80bf 	bgt.w	800c7ac <atan+0x204>
 800c62e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800c632:	429e      	cmp	r6, r3
 800c634:	f300 80a0 	bgt.w	800c778 <atan+0x1d0>
 800c638:	ee10 2a10 	vmov	r2, s0
 800c63c:	ee10 0a10 	vmov	r0, s0
 800c640:	462b      	mov	r3, r5
 800c642:	4629      	mov	r1, r5
 800c644:	f7f3 fdce 	bl	80001e4 <__adddf3>
 800c648:	4ba0      	ldr	r3, [pc, #640]	; (800c8cc <atan+0x324>)
 800c64a:	2200      	movs	r2, #0
 800c64c:	f7f3 fdc8 	bl	80001e0 <__aeabi_dsub>
 800c650:	2200      	movs	r2, #0
 800c652:	4606      	mov	r6, r0
 800c654:	460f      	mov	r7, r1
 800c656:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c65a:	4620      	mov	r0, r4
 800c65c:	4629      	mov	r1, r5
 800c65e:	f7f3 fdc1 	bl	80001e4 <__adddf3>
 800c662:	4602      	mov	r2, r0
 800c664:	460b      	mov	r3, r1
 800c666:	4630      	mov	r0, r6
 800c668:	4639      	mov	r1, r7
 800c66a:	f7f4 f89b 	bl	80007a4 <__aeabi_ddiv>
 800c66e:	f04f 0a00 	mov.w	sl, #0
 800c672:	4604      	mov	r4, r0
 800c674:	460d      	mov	r5, r1
 800c676:	4622      	mov	r2, r4
 800c678:	462b      	mov	r3, r5
 800c67a:	4620      	mov	r0, r4
 800c67c:	4629      	mov	r1, r5
 800c67e:	f7f3 ff67 	bl	8000550 <__aeabi_dmul>
 800c682:	4602      	mov	r2, r0
 800c684:	460b      	mov	r3, r1
 800c686:	4680      	mov	r8, r0
 800c688:	4689      	mov	r9, r1
 800c68a:	f7f3 ff61 	bl	8000550 <__aeabi_dmul>
 800c68e:	a374      	add	r3, pc, #464	; (adr r3, 800c860 <atan+0x2b8>)
 800c690:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c694:	4606      	mov	r6, r0
 800c696:	460f      	mov	r7, r1
 800c698:	f7f3 ff5a 	bl	8000550 <__aeabi_dmul>
 800c69c:	a372      	add	r3, pc, #456	; (adr r3, 800c868 <atan+0x2c0>)
 800c69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6a2:	f7f3 fd9f 	bl	80001e4 <__adddf3>
 800c6a6:	4632      	mov	r2, r6
 800c6a8:	463b      	mov	r3, r7
 800c6aa:	f7f3 ff51 	bl	8000550 <__aeabi_dmul>
 800c6ae:	a370      	add	r3, pc, #448	; (adr r3, 800c870 <atan+0x2c8>)
 800c6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b4:	f7f3 fd96 	bl	80001e4 <__adddf3>
 800c6b8:	4632      	mov	r2, r6
 800c6ba:	463b      	mov	r3, r7
 800c6bc:	f7f3 ff48 	bl	8000550 <__aeabi_dmul>
 800c6c0:	a36d      	add	r3, pc, #436	; (adr r3, 800c878 <atan+0x2d0>)
 800c6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6c6:	f7f3 fd8d 	bl	80001e4 <__adddf3>
 800c6ca:	4632      	mov	r2, r6
 800c6cc:	463b      	mov	r3, r7
 800c6ce:	f7f3 ff3f 	bl	8000550 <__aeabi_dmul>
 800c6d2:	a36b      	add	r3, pc, #428	; (adr r3, 800c880 <atan+0x2d8>)
 800c6d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d8:	f7f3 fd84 	bl	80001e4 <__adddf3>
 800c6dc:	4632      	mov	r2, r6
 800c6de:	463b      	mov	r3, r7
 800c6e0:	f7f3 ff36 	bl	8000550 <__aeabi_dmul>
 800c6e4:	a368      	add	r3, pc, #416	; (adr r3, 800c888 <atan+0x2e0>)
 800c6e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ea:	f7f3 fd7b 	bl	80001e4 <__adddf3>
 800c6ee:	4642      	mov	r2, r8
 800c6f0:	464b      	mov	r3, r9
 800c6f2:	f7f3 ff2d 	bl	8000550 <__aeabi_dmul>
 800c6f6:	a366      	add	r3, pc, #408	; (adr r3, 800c890 <atan+0x2e8>)
 800c6f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6fc:	4680      	mov	r8, r0
 800c6fe:	4689      	mov	r9, r1
 800c700:	4630      	mov	r0, r6
 800c702:	4639      	mov	r1, r7
 800c704:	f7f3 ff24 	bl	8000550 <__aeabi_dmul>
 800c708:	a363      	add	r3, pc, #396	; (adr r3, 800c898 <atan+0x2f0>)
 800c70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c70e:	f7f3 fd67 	bl	80001e0 <__aeabi_dsub>
 800c712:	4632      	mov	r2, r6
 800c714:	463b      	mov	r3, r7
 800c716:	f7f3 ff1b 	bl	8000550 <__aeabi_dmul>
 800c71a:	a361      	add	r3, pc, #388	; (adr r3, 800c8a0 <atan+0x2f8>)
 800c71c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c720:	f7f3 fd5e 	bl	80001e0 <__aeabi_dsub>
 800c724:	4632      	mov	r2, r6
 800c726:	463b      	mov	r3, r7
 800c728:	f7f3 ff12 	bl	8000550 <__aeabi_dmul>
 800c72c:	a35e      	add	r3, pc, #376	; (adr r3, 800c8a8 <atan+0x300>)
 800c72e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c732:	f7f3 fd55 	bl	80001e0 <__aeabi_dsub>
 800c736:	4632      	mov	r2, r6
 800c738:	463b      	mov	r3, r7
 800c73a:	f7f3 ff09 	bl	8000550 <__aeabi_dmul>
 800c73e:	a35c      	add	r3, pc, #368	; (adr r3, 800c8b0 <atan+0x308>)
 800c740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c744:	f7f3 fd4c 	bl	80001e0 <__aeabi_dsub>
 800c748:	4632      	mov	r2, r6
 800c74a:	463b      	mov	r3, r7
 800c74c:	f7f3 ff00 	bl	8000550 <__aeabi_dmul>
 800c750:	4602      	mov	r2, r0
 800c752:	460b      	mov	r3, r1
 800c754:	4640      	mov	r0, r8
 800c756:	4649      	mov	r1, r9
 800c758:	f7f3 fd44 	bl	80001e4 <__adddf3>
 800c75c:	4622      	mov	r2, r4
 800c75e:	462b      	mov	r3, r5
 800c760:	f7f3 fef6 	bl	8000550 <__aeabi_dmul>
 800c764:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c768:	4602      	mov	r2, r0
 800c76a:	460b      	mov	r3, r1
 800c76c:	d14b      	bne.n	800c806 <atan+0x25e>
 800c76e:	4620      	mov	r0, r4
 800c770:	4629      	mov	r1, r5
 800c772:	f7f3 fd35 	bl	80001e0 <__aeabi_dsub>
 800c776:	e72c      	b.n	800c5d2 <atan+0x2a>
 800c778:	ee10 0a10 	vmov	r0, s0
 800c77c:	4b53      	ldr	r3, [pc, #332]	; (800c8cc <atan+0x324>)
 800c77e:	2200      	movs	r2, #0
 800c780:	4629      	mov	r1, r5
 800c782:	f7f3 fd2d 	bl	80001e0 <__aeabi_dsub>
 800c786:	4b51      	ldr	r3, [pc, #324]	; (800c8cc <atan+0x324>)
 800c788:	4606      	mov	r6, r0
 800c78a:	460f      	mov	r7, r1
 800c78c:	2200      	movs	r2, #0
 800c78e:	4620      	mov	r0, r4
 800c790:	4629      	mov	r1, r5
 800c792:	f7f3 fd27 	bl	80001e4 <__adddf3>
 800c796:	4602      	mov	r2, r0
 800c798:	460b      	mov	r3, r1
 800c79a:	4630      	mov	r0, r6
 800c79c:	4639      	mov	r1, r7
 800c79e:	f7f4 f801 	bl	80007a4 <__aeabi_ddiv>
 800c7a2:	f04f 0a01 	mov.w	sl, #1
 800c7a6:	4604      	mov	r4, r0
 800c7a8:	460d      	mov	r5, r1
 800c7aa:	e764      	b.n	800c676 <atan+0xce>
 800c7ac:	4b49      	ldr	r3, [pc, #292]	; (800c8d4 <atan+0x32c>)
 800c7ae:	429e      	cmp	r6, r3
 800c7b0:	da1d      	bge.n	800c7ee <atan+0x246>
 800c7b2:	ee10 0a10 	vmov	r0, s0
 800c7b6:	4b48      	ldr	r3, [pc, #288]	; (800c8d8 <atan+0x330>)
 800c7b8:	2200      	movs	r2, #0
 800c7ba:	4629      	mov	r1, r5
 800c7bc:	f7f3 fd10 	bl	80001e0 <__aeabi_dsub>
 800c7c0:	4b45      	ldr	r3, [pc, #276]	; (800c8d8 <atan+0x330>)
 800c7c2:	4606      	mov	r6, r0
 800c7c4:	460f      	mov	r7, r1
 800c7c6:	2200      	movs	r2, #0
 800c7c8:	4620      	mov	r0, r4
 800c7ca:	4629      	mov	r1, r5
 800c7cc:	f7f3 fec0 	bl	8000550 <__aeabi_dmul>
 800c7d0:	4b3e      	ldr	r3, [pc, #248]	; (800c8cc <atan+0x324>)
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	f7f3 fd06 	bl	80001e4 <__adddf3>
 800c7d8:	4602      	mov	r2, r0
 800c7da:	460b      	mov	r3, r1
 800c7dc:	4630      	mov	r0, r6
 800c7de:	4639      	mov	r1, r7
 800c7e0:	f7f3 ffe0 	bl	80007a4 <__aeabi_ddiv>
 800c7e4:	f04f 0a02 	mov.w	sl, #2
 800c7e8:	4604      	mov	r4, r0
 800c7ea:	460d      	mov	r5, r1
 800c7ec:	e743      	b.n	800c676 <atan+0xce>
 800c7ee:	462b      	mov	r3, r5
 800c7f0:	ee10 2a10 	vmov	r2, s0
 800c7f4:	4939      	ldr	r1, [pc, #228]	; (800c8dc <atan+0x334>)
 800c7f6:	2000      	movs	r0, #0
 800c7f8:	f7f3 ffd4 	bl	80007a4 <__aeabi_ddiv>
 800c7fc:	f04f 0a03 	mov.w	sl, #3
 800c800:	4604      	mov	r4, r0
 800c802:	460d      	mov	r5, r1
 800c804:	e737      	b.n	800c676 <atan+0xce>
 800c806:	4b36      	ldr	r3, [pc, #216]	; (800c8e0 <atan+0x338>)
 800c808:	4e36      	ldr	r6, [pc, #216]	; (800c8e4 <atan+0x33c>)
 800c80a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c80e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800c812:	e9da 2300 	ldrd	r2, r3, [sl]
 800c816:	f7f3 fce3 	bl	80001e0 <__aeabi_dsub>
 800c81a:	4622      	mov	r2, r4
 800c81c:	462b      	mov	r3, r5
 800c81e:	f7f3 fcdf 	bl	80001e0 <__aeabi_dsub>
 800c822:	4602      	mov	r2, r0
 800c824:	460b      	mov	r3, r1
 800c826:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c82a:	f7f3 fcd9 	bl	80001e0 <__aeabi_dsub>
 800c82e:	f1bb 0f00 	cmp.w	fp, #0
 800c832:	4604      	mov	r4, r0
 800c834:	460d      	mov	r5, r1
 800c836:	f6bf aed6 	bge.w	800c5e6 <atan+0x3e>
 800c83a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c83e:	461d      	mov	r5, r3
 800c840:	e6d1      	b.n	800c5e6 <atan+0x3e>
 800c842:	a51d      	add	r5, pc, #116	; (adr r5, 800c8b8 <atan+0x310>)
 800c844:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c848:	e6cd      	b.n	800c5e6 <atan+0x3e>
 800c84a:	bf00      	nop
 800c84c:	f3af 8000 	nop.w
 800c850:	54442d18 	.word	0x54442d18
 800c854:	bff921fb 	.word	0xbff921fb
 800c858:	8800759c 	.word	0x8800759c
 800c85c:	7e37e43c 	.word	0x7e37e43c
 800c860:	e322da11 	.word	0xe322da11
 800c864:	3f90ad3a 	.word	0x3f90ad3a
 800c868:	24760deb 	.word	0x24760deb
 800c86c:	3fa97b4b 	.word	0x3fa97b4b
 800c870:	a0d03d51 	.word	0xa0d03d51
 800c874:	3fb10d66 	.word	0x3fb10d66
 800c878:	c54c206e 	.word	0xc54c206e
 800c87c:	3fb745cd 	.word	0x3fb745cd
 800c880:	920083ff 	.word	0x920083ff
 800c884:	3fc24924 	.word	0x3fc24924
 800c888:	5555550d 	.word	0x5555550d
 800c88c:	3fd55555 	.word	0x3fd55555
 800c890:	2c6a6c2f 	.word	0x2c6a6c2f
 800c894:	bfa2b444 	.word	0xbfa2b444
 800c898:	52defd9a 	.word	0x52defd9a
 800c89c:	3fadde2d 	.word	0x3fadde2d
 800c8a0:	af749a6d 	.word	0xaf749a6d
 800c8a4:	3fb3b0f2 	.word	0x3fb3b0f2
 800c8a8:	fe231671 	.word	0xfe231671
 800c8ac:	3fbc71c6 	.word	0x3fbc71c6
 800c8b0:	9998ebc4 	.word	0x9998ebc4
 800c8b4:	3fc99999 	.word	0x3fc99999
 800c8b8:	54442d18 	.word	0x54442d18
 800c8bc:	3ff921fb 	.word	0x3ff921fb
 800c8c0:	440fffff 	.word	0x440fffff
 800c8c4:	7ff00000 	.word	0x7ff00000
 800c8c8:	3fdbffff 	.word	0x3fdbffff
 800c8cc:	3ff00000 	.word	0x3ff00000
 800c8d0:	3ff2ffff 	.word	0x3ff2ffff
 800c8d4:	40038000 	.word	0x40038000
 800c8d8:	3ff80000 	.word	0x3ff80000
 800c8dc:	bff00000 	.word	0xbff00000
 800c8e0:	0800d2e0 	.word	0x0800d2e0
 800c8e4:	0800d2c0 	.word	0x0800d2c0

0800c8e8 <fabs>:
 800c8e8:	ec51 0b10 	vmov	r0, r1, d0
 800c8ec:	ee10 2a10 	vmov	r2, s0
 800c8f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c8f4:	ec43 2b10 	vmov	d0, r2, r3
 800c8f8:	4770      	bx	lr

0800c8fa <finite>:
 800c8fa:	b082      	sub	sp, #8
 800c8fc:	ed8d 0b00 	vstr	d0, [sp]
 800c900:	9801      	ldr	r0, [sp, #4]
 800c902:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800c906:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800c90a:	0fc0      	lsrs	r0, r0, #31
 800c90c:	b002      	add	sp, #8
 800c90e:	4770      	bx	lr

0800c910 <scalbn>:
 800c910:	b570      	push	{r4, r5, r6, lr}
 800c912:	ec55 4b10 	vmov	r4, r5, d0
 800c916:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c91a:	4606      	mov	r6, r0
 800c91c:	462b      	mov	r3, r5
 800c91e:	b99a      	cbnz	r2, 800c948 <scalbn+0x38>
 800c920:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c924:	4323      	orrs	r3, r4
 800c926:	d036      	beq.n	800c996 <scalbn+0x86>
 800c928:	4b39      	ldr	r3, [pc, #228]	; (800ca10 <scalbn+0x100>)
 800c92a:	4629      	mov	r1, r5
 800c92c:	ee10 0a10 	vmov	r0, s0
 800c930:	2200      	movs	r2, #0
 800c932:	f7f3 fe0d 	bl	8000550 <__aeabi_dmul>
 800c936:	4b37      	ldr	r3, [pc, #220]	; (800ca14 <scalbn+0x104>)
 800c938:	429e      	cmp	r6, r3
 800c93a:	4604      	mov	r4, r0
 800c93c:	460d      	mov	r5, r1
 800c93e:	da10      	bge.n	800c962 <scalbn+0x52>
 800c940:	a32b      	add	r3, pc, #172	; (adr r3, 800c9f0 <scalbn+0xe0>)
 800c942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c946:	e03a      	b.n	800c9be <scalbn+0xae>
 800c948:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c94c:	428a      	cmp	r2, r1
 800c94e:	d10c      	bne.n	800c96a <scalbn+0x5a>
 800c950:	ee10 2a10 	vmov	r2, s0
 800c954:	4620      	mov	r0, r4
 800c956:	4629      	mov	r1, r5
 800c958:	f7f3 fc44 	bl	80001e4 <__adddf3>
 800c95c:	4604      	mov	r4, r0
 800c95e:	460d      	mov	r5, r1
 800c960:	e019      	b.n	800c996 <scalbn+0x86>
 800c962:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c966:	460b      	mov	r3, r1
 800c968:	3a36      	subs	r2, #54	; 0x36
 800c96a:	4432      	add	r2, r6
 800c96c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c970:	428a      	cmp	r2, r1
 800c972:	dd08      	ble.n	800c986 <scalbn+0x76>
 800c974:	2d00      	cmp	r5, #0
 800c976:	a120      	add	r1, pc, #128	; (adr r1, 800c9f8 <scalbn+0xe8>)
 800c978:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c97c:	da1c      	bge.n	800c9b8 <scalbn+0xa8>
 800c97e:	a120      	add	r1, pc, #128	; (adr r1, 800ca00 <scalbn+0xf0>)
 800c980:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c984:	e018      	b.n	800c9b8 <scalbn+0xa8>
 800c986:	2a00      	cmp	r2, #0
 800c988:	dd08      	ble.n	800c99c <scalbn+0x8c>
 800c98a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c98e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c992:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c996:	ec45 4b10 	vmov	d0, r4, r5
 800c99a:	bd70      	pop	{r4, r5, r6, pc}
 800c99c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c9a0:	da19      	bge.n	800c9d6 <scalbn+0xc6>
 800c9a2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c9a6:	429e      	cmp	r6, r3
 800c9a8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800c9ac:	dd0a      	ble.n	800c9c4 <scalbn+0xb4>
 800c9ae:	a112      	add	r1, pc, #72	; (adr r1, 800c9f8 <scalbn+0xe8>)
 800c9b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d1e2      	bne.n	800c97e <scalbn+0x6e>
 800c9b8:	a30f      	add	r3, pc, #60	; (adr r3, 800c9f8 <scalbn+0xe8>)
 800c9ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9be:	f7f3 fdc7 	bl	8000550 <__aeabi_dmul>
 800c9c2:	e7cb      	b.n	800c95c <scalbn+0x4c>
 800c9c4:	a10a      	add	r1, pc, #40	; (adr r1, 800c9f0 <scalbn+0xe0>)
 800c9c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d0b8      	beq.n	800c940 <scalbn+0x30>
 800c9ce:	a10e      	add	r1, pc, #56	; (adr r1, 800ca08 <scalbn+0xf8>)
 800c9d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9d4:	e7b4      	b.n	800c940 <scalbn+0x30>
 800c9d6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c9da:	3236      	adds	r2, #54	; 0x36
 800c9dc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c9e0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800c9e4:	4620      	mov	r0, r4
 800c9e6:	4b0c      	ldr	r3, [pc, #48]	; (800ca18 <scalbn+0x108>)
 800c9e8:	2200      	movs	r2, #0
 800c9ea:	e7e8      	b.n	800c9be <scalbn+0xae>
 800c9ec:	f3af 8000 	nop.w
 800c9f0:	c2f8f359 	.word	0xc2f8f359
 800c9f4:	01a56e1f 	.word	0x01a56e1f
 800c9f8:	8800759c 	.word	0x8800759c
 800c9fc:	7e37e43c 	.word	0x7e37e43c
 800ca00:	8800759c 	.word	0x8800759c
 800ca04:	fe37e43c 	.word	0xfe37e43c
 800ca08:	c2f8f359 	.word	0xc2f8f359
 800ca0c:	81a56e1f 	.word	0x81a56e1f
 800ca10:	43500000 	.word	0x43500000
 800ca14:	ffff3cb0 	.word	0xffff3cb0
 800ca18:	3c900000 	.word	0x3c900000

0800ca1c <_init>:
 800ca1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca1e:	bf00      	nop
 800ca20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca22:	bc08      	pop	{r3}
 800ca24:	469e      	mov	lr, r3
 800ca26:	4770      	bx	lr

0800ca28 <_fini>:
 800ca28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca2a:	bf00      	nop
 800ca2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca2e:	bc08      	pop	{r3}
 800ca30:	469e      	mov	lr, r3
 800ca32:	4770      	bx	lr
