// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2011a.41 Production Release
//  HLS Date:       Thu Apr  7 20:28:55 PDT 2011
// 
//  Generated by:   ss@DESKTOP-UB05SU4
//  Generated date: Sat Apr 20 18:47:38 2019
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    Convolotion_core
// ------------------------------------------------------------------


module Convolotion_core (
  clk, rst, in_rsc_singleport_addr, in_rsc_singleport_re, in_rsc_singleport_data_out,
      out_rsc_singleport_data_in, out_rsc_singleport_addr, out_rsc_singleport_we
);
  input clk;
  input rst;
  output [17:0] in_rsc_singleport_addr;
  output in_rsc_singleport_re;
  input [7:0] in_rsc_singleport_data_out;
  output [7:0] out_rsc_singleport_data_in;
  output [17:0] out_rsc_singleport_addr;
  output out_rsc_singleport_we;


  // Interconnect Declarations
  reg in_rsc_singleport_re_reg;
  reg out_rsc_singleport_we_reg;
  reg [8:0] in_rsc_singleport_addr_reg_sg1;
  reg [8:0] in_rsc_singleport_addr_reg_1;
  reg out_rsc_singleport_data_in_reg_sg2;
  reg [5:0] out_rsc_singleport_data_in_reg_sg1;
  reg out_rsc_singleport_data_in_reg_1;
  reg [8:0] out_rsc_singleport_addr_reg_sg1;
  reg [8:0] out_rsc_singleport_addr_reg_1;

  always begin : core
    // Interconnect Declarations
    reg [7:0] for_for_for_for_else_ac_fixed_cctor_2_lpi_1;
    reg [7:0] for_for_for_for_else_ac_fixed_cctor_2_lpi_2;
    reg [7:0] for_for_for_for_else_ac_fixed_cctor_2_lpi_3;
    reg [5:0] Result_sg1_sva;
    reg Result_1_sva;
    reg Result_sg2_sva;
    reg [1:0] Kcolumn_1_sva;
    reg [10:0] conv1_1_sva;
    reg [9:0] for_for_for_for_1_acc_3_psp_sva;
    reg for_for_for_for_lor_7_lpi_3_dfm;
    reg [8:0] slc_sat_1_sva;
    reg [7:0] for_for_for_for_else_ac_fixed_cctor_1_sva;
    reg Result_sg2_sva_dfm;
    reg [5:0] Result_sg1_sva_dfm;
    reg Result_1_sva_dfm;
    reg [8:0] slc_sat_2_sva;
    reg [7:0] for_for_for_for_else_ac_fixed_cctor_2_sva;
    reg [7:0] for_for_for_for_else_ac_fixed_cctor_2_lpi_3_dfm;
    reg [9:0] for_for_for_for_3_acc_3_psp_sva;
    reg for_for_for_for_lor_lpi_3_dfm;
    reg [8:0] slc_sat_sva;
    reg [7:0] for_for_for_for_else_ac_fixed_cctor_sva;
    reg Result_sg2_sva_dfm_2;
    reg [5:0] Result_sg1_sva_dfm_2;
    reg Result_1_sva_dfm_2;
    reg [1:0] Kcolumn_1_sva_1;
    reg [9:0] Drow_1_sva_1;
    reg [9:0] Dcolumn_1_sva_1;
    reg for_for_for_for_lor_5_lpi_3_dfm_st;
    reg [8:0] for_for_for_for_1_else_acc_itm;
    reg [1:0] for_for_for_for_else_mux_itm;
    reg [8:0] for_for_for_for_acc_itm;
    reg for_for_for_for_else_or_itm;
    reg for_for_for_for_else_or_1_itm;
    reg [4:0] for_for_for_for_2_else_slc_for_for_for_for_else_mul_1_sdt_itm;
    reg [1:0] for_for_for_for_else_mux_1_itm;
    reg [4:0] for_for_for_for_3_else_slc_for_for_for_for_else_mul_1_sdt_itm;
    reg for_for_for_slc_itm;
    reg [8:0] Dcolumn_1_sva_2;
    reg [8:0] Drow_1_sva_2;
    reg for_for_for_for_else_and_1_cse;
    reg for_for_for_for_else_and_2_cse;
    reg for_for_for_for_else_nor_1_cse;
    reg [1:0] for_for_for_for_acc_7_cse;
    reg in_rsc_singleport_re_reg_var;
    reg out_rsc_singleport_we_reg_var;
    reg last_clk;
    reg [8:0] in_rsc_singleport_addr_reg_var_sg1;
    reg [8:0] in_rsc_singleport_addr_reg_var_1;
    reg out_rsc_singleport_data_in_reg_var_sg2;
    reg [5:0] out_rsc_singleport_data_in_reg_var_sg1;
    reg out_rsc_singleport_data_in_reg_var_1;
    reg [8:0] out_rsc_singleport_addr_reg_var_sg1;
    reg [8:0] out_rsc_singleport_addr_reg_var_1;

    reg[0:0] for_for_for_for_mux_7_nl;
    begin : mainExit
      forever begin : main
        // C-Step 0 of Loop 'main'
        for_for_for_for_else_ac_fixed_cctor_2_lpi_1 = for_for_for_for_else_ac_fixed_cctor_2_lpi_3_dfm;
        Dcolumn_1_sva_2 = 9'b0;
        in_rsc_singleport_addr_reg_1 <= 9'b0;
        in_rsc_singleport_addr_reg_sg1 <= 9'b0;
        in_rsc_singleport_re_reg <= 1'b1;
        out_rsc_singleport_data_in_reg_sg1 <= 6'b0;
        out_rsc_singleport_data_in_reg_1 <= 1'b0;
        out_rsc_singleport_data_in_reg_sg2 <= 1'b0;
        out_rsc_singleport_addr_reg_1 <= 9'b0;
        out_rsc_singleport_addr_reg_sg1 <= 9'b0;
        out_rsc_singleport_we_reg <= 1'b1;
        begin : waitLoop0Exit
          forever begin : waitLoop0
            @(posedge clk);
            if ( rst )
              disable mainExit;
            if ( clk )
              disable waitLoop0Exit;
          end
        end
        // C-Step 1 of Loop 'main'
        begin : for_0Exit
          forever begin : for_0
            // C-Step 0 of Loop 'for_0'
            for_for_for_for_else_ac_fixed_cctor_2_lpi_2 = for_for_for_for_else_ac_fixed_cctor_2_lpi_1;
            Drow_1_sva_2 = 9'b0;
            begin : for_forExit
              forever begin : for_for
                // C-Step 0 of Loop 'for_for'
                for_for_for_for_else_ac_fixed_cctor_2_lpi_3 = for_for_for_for_else_ac_fixed_cctor_2_lpi_2;
                Result_sg1_sva = 6'b0;
                Result_1_sva = 1'b0;
                Result_sg2_sva = 1'b0;
                Kcolumn_1_sva = 2'b0;
                begin : for_for_forExit
                  forever begin : for_for_for
                    // C-Step 0 of Loop 'for_for_for'
                    in_rsc_singleport_addr_reg_1 <= 9'b0;
                    in_rsc_singleport_addr_reg_sg1 <= 9'b0;
                    in_rsc_singleport_re_reg <= 1'b1;
                    out_rsc_singleport_data_in_reg_sg1 <= 6'b0;
                    out_rsc_singleport_data_in_reg_1 <= 1'b0;
                    out_rsc_singleport_data_in_reg_sg2 <= 1'b0;
                    out_rsc_singleport_addr_reg_1 <= 9'b0;
                    out_rsc_singleport_addr_reg_sg1 <= 9'b0;
                    out_rsc_singleport_we_reg <= 1'b1;
                    for_for_for_for_acc_7_cse = Kcolumn_1_sva + 2'b11;
                    conv1_1_sva = conv_s2s_2_11(for_for_for_for_acc_7_cse) + conv_u2s_9_11(Dcolumn_1_sva_2);
                    for_for_for_for_lor_7_lpi_3_dfm = (conv1_1_sva[9]) | (conv1_1_sva[10]);
                    for_for_for_for_3_acc_3_psp_sva = conv_u2u_9_10(Drow_1_sva_2)
                        + 10'b1;
                    for_for_for_for_lor_lpi_3_dfm = (for_for_for_for_3_acc_3_psp_sva[9])
                        | for_for_for_for_lor_7_lpi_3_dfm;
                    if ( for_for_for_for_lor_lpi_3_dfm ) begin
                    end
                    else begin
                      in_rsc_singleport_re_reg <= 1'b0;
                      in_rsc_singleport_addr_reg_1 <= conv1_1_sva[8:0];
                      in_rsc_singleport_addr_reg_sg1 <= (for_for_for_for_3_acc_3_psp_sva[8:0])
                          + conv_s2u_2_9(conv1_1_sva[10:9]);
                    end
                    begin : waitLoop1Exit
                      forever begin : waitLoop1
                        @(posedge clk);
                        if ( rst )
                          disable mainExit;
                        if ( clk )
                          disable waitLoop1Exit;
                      end
                    end
                    // C-Step 1 of Loop 'for_for_for'
                    for_for_for_for_1_acc_3_psp_sva = conv_u2s_9_10(Drow_1_sva_2)
                        + 10'b1111111111;
                    for_for_for_for_lor_5_lpi_3_dfm_st = (for_for_for_for_1_acc_3_psp_sva[9])
                        | for_for_for_for_lor_7_lpi_3_dfm;
                    if ( for_for_for_for_lor_5_lpi_3_dfm_st ) begin
                    end
                    else begin
                      for_for_for_for_1_else_acc_itm = (for_for_for_for_1_acc_3_psp_sva[8:0])
                          + conv_s2u_2_9(conv1_1_sva[10:9]);
                      for_for_for_for_else_mux_itm = MUX_v_2_4_2({2'b1 , 2'b10 ,
                          2'b1 , 2'b0}, Kcolumn_1_sva);
                    end
                    if ( for_for_for_for_lor_7_lpi_3_dfm ) begin
                    end
                    else begin
                      for_for_for_for_acc_itm = conv_s2u_2_9(conv1_1_sva[10:9]) +
                          Drow_1_sva_2;
                      for_for_for_for_else_and_1_cse = (for_for_for_for_acc_7_cse[0])
                          & (~ (for_for_for_for_acc_7_cse[1]));
                      for_for_for_for_else_and_2_cse = (for_for_for_for_acc_7_cse[1])
                          & (for_for_for_for_acc_7_cse[0]);
                      for_for_for_for_else_nor_1_cse = ~((for_for_for_for_acc_7_cse[1])
                          | (for_for_for_for_acc_7_cse[0]));
                      for_for_for_for_else_or_itm = (~ for_for_for_for_else_nor_1_cse)
                          | for_for_for_for_else_and_1_cse | for_for_for_for_else_and_2_cse;
                      for_for_for_for_else_or_1_itm = (~(for_for_for_for_else_and_1_cse
                          | for_for_for_for_else_and_2_cse)) | for_for_for_for_else_nor_1_cse;
                    end
                    if ( for_for_for_for_lor_lpi_3_dfm ) begin
                    end
                    else begin
                      for_for_for_for_else_mux_1_itm = MUX_v_2_4_2({2'b1 , 2'b0 ,
                          2'b1 , 2'b10}, {(~ (Kcolumn_1_sva[1])) , (Kcolumn_1_sva[0])});
                    end
                    Kcolumn_1_sva_1 = Kcolumn_1_sva + 2'b1;
                    for_for_for_slc_itm = readslicef_3_1_2((({1'b1 , Kcolumn_1_sva_1})
                        + 3'b1));
                    in_rsc_singleport_addr_reg_1 <= 9'b0;
                    in_rsc_singleport_addr_reg_sg1 <= 9'b0;
                    in_rsc_singleport_re_reg <= 1'b1;
                    out_rsc_singleport_data_in_reg_sg1 <= 6'b0;
                    out_rsc_singleport_data_in_reg_1 <= 1'b0;
                    out_rsc_singleport_data_in_reg_sg2 <= 1'b0;
                    out_rsc_singleport_addr_reg_1 <= 9'b0;
                    out_rsc_singleport_addr_reg_sg1 <= 9'b0;
                    out_rsc_singleport_we_reg <= 1'b1;
                    if ( for_for_for_for_lor_7_lpi_3_dfm ) begin
                    end
                    else begin
                      in_rsc_singleport_re_reg <= 1'b0;
                      in_rsc_singleport_addr_reg_1 <= conv1_1_sva[8:0];
                      in_rsc_singleport_addr_reg_sg1 <= for_for_for_for_acc_itm;
                    end
                    begin : waitLoop2Exit
                      forever begin : waitLoop2
                        @(posedge clk);
                        if ( rst )
                          disable mainExit;
                        if ( clk )
                          disable waitLoop2Exit;
                      end
                    end
                    // C-Step 2 of Loop 'for_for_for'
                    if ( for_for_for_for_lor_lpi_3_dfm ) begin
                    end
                    else begin
                      for_for_for_for_3_else_slc_for_for_for_for_else_mul_1_sdt_itm
                          = readslicef_9_5_4(conv_u2u_18_9(conv_u2u_8_9(in_rsc_singleport_data_out)
                          * conv_u2u_2_9(for_for_for_for_else_mux_1_itm)));
                    end
                    in_rsc_singleport_addr_reg_1 <= 9'b0;
                    in_rsc_singleport_addr_reg_sg1 <= 9'b0;
                    in_rsc_singleport_re_reg <= 1'b1;
                    out_rsc_singleport_data_in_reg_sg1 <= 6'b0;
                    out_rsc_singleport_data_in_reg_1 <= 1'b0;
                    out_rsc_singleport_data_in_reg_sg2 <= 1'b0;
                    out_rsc_singleport_addr_reg_1 <= 9'b0;
                    out_rsc_singleport_addr_reg_sg1 <= 9'b0;
                    out_rsc_singleport_we_reg <= 1'b1;
                    if ( for_for_for_for_lor_5_lpi_3_dfm_st ) begin
                    end
                    else begin
                      in_rsc_singleport_re_reg <= 1'b0;
                      in_rsc_singleport_addr_reg_1 <= conv1_1_sva[8:0];
                      in_rsc_singleport_addr_reg_sg1 <= for_for_for_for_1_else_acc_itm;
                    end
                    begin : waitLoop3Exit
                      forever begin : waitLoop3
                        @(posedge clk);
                        if ( rst )
                          disable mainExit;
                        if ( clk )
                          disable waitLoop3Exit;
                      end
                    end
                    // C-Step 3 of Loop 'for_for_for'
                    if ( for_for_for_for_lor_7_lpi_3_dfm ) begin
                    end
                    else begin
                      for_for_for_for_2_else_slc_for_for_for_for_else_mul_1_sdt_itm
                          = readslicef_12_5_7(conv_u2u_24_12(conv_u2u_8_12(in_rsc_singleport_data_out)
                          * conv_u2u_5_12({for_for_for_for_else_or_itm , 2'b0 , ({{1{for_for_for_for_else_or_1_itm}},
                          for_for_for_for_else_or_1_itm})})));
                    end
                    in_rsc_singleport_addr_reg_var_1 = in_rsc_singleport_addr_reg_1;
                    in_rsc_singleport_addr_reg_var_sg1 = in_rsc_singleport_addr_reg_sg1;
                    in_rsc_singleport_re_reg_var = in_rsc_singleport_re_reg;
                    out_rsc_singleport_data_in_reg_var_sg1 = out_rsc_singleport_data_in_reg_sg1;
                    out_rsc_singleport_data_in_reg_var_1 = out_rsc_singleport_data_in_reg_1;
                    out_rsc_singleport_data_in_reg_var_sg2 = out_rsc_singleport_data_in_reg_sg2;
                    out_rsc_singleport_addr_reg_var_1 = out_rsc_singleport_addr_reg_1;
                    out_rsc_singleport_addr_reg_var_sg1 = out_rsc_singleport_addr_reg_sg1;
                    out_rsc_singleport_we_reg_var = out_rsc_singleport_we_reg;
                    begin : unreg_outs_lp_4Exit
                      forever begin : unreg_outs_lp_4
                        // C-Step 0 of Loop 'unreg_outs_lp_4'
                        in_rsc_singleport_addr_reg_1 <= 9'b0;
                        in_rsc_singleport_addr_reg_sg1 <= 9'b0;
                        in_rsc_singleport_re_reg <= 1'b1;
                        out_rsc_singleport_data_in_reg_sg1 <= 6'b0;
                        out_rsc_singleport_data_in_reg_1 <= 1'b0;
                        out_rsc_singleport_data_in_reg_sg2 <= 1'b0;
                        out_rsc_singleport_addr_reg_1 <= 9'b0;
                        out_rsc_singleport_addr_reg_sg1 <= 9'b0;
                        out_rsc_singleport_we_reg <= 1'b1;
                        for_for_for_for_else_ac_fixed_cctor_sva = 8'b0;
                        for_for_for_for_else_ac_fixed_cctor_2_sva = 8'b0;
                        if ( for_for_for_for_lor_5_lpi_3_dfm_st ) begin
                          Result_sg2_sva_dfm = Result_sg2_sva;
                          Result_sg1_sva_dfm = Result_sg1_sva;
                          Result_1_sva_dfm = Result_1_sva;
                        end
                        else begin
                          slc_sat_1_sva = conv_u2u_8_9({Result_sg2_sva , Result_sg1_sva
                              , Result_1_sva}) + conv_u2u_5_9(readslicef_9_5_4(conv_u2u_18_9(conv_u2u_8_9(in_rsc_singleport_data_out)
                              * conv_u2u_2_9(for_for_for_for_else_mux_itm))));
                          for_for_for_for_else_ac_fixed_cctor_1_sva = (slc_sat_1_sva[7:0])
                              | (signext_8_1(slc_sat_1_sva[8]));
                          Result_sg2_sva_dfm = for_for_for_for_else_ac_fixed_cctor_1_sva[7];
                          Result_sg1_sva_dfm = for_for_for_for_else_ac_fixed_cctor_1_sva[6:1];
                          Result_1_sva_dfm = for_for_for_for_else_ac_fixed_cctor_1_sva[0];
                        end
                        if ( for_for_for_for_lor_7_lpi_3_dfm ) begin
                          for_for_for_for_else_ac_fixed_cctor_2_lpi_3_dfm = for_for_for_for_else_ac_fixed_cctor_2_lpi_3;
                        end
                        else begin
                          slc_sat_2_sva = conv_u2u_8_9({Result_sg2_sva_dfm , Result_sg1_sva_dfm
                              , Result_1_sva_dfm}) + conv_u2u_5_9(for_for_for_for_2_else_slc_for_for_for_for_else_mul_1_sdt_itm);
                          for_for_for_for_else_ac_fixed_cctor_2_sva = (slc_sat_2_sva[7:0])
                              | (signext_8_1(slc_sat_2_sva[8]));
                          for_for_for_for_else_ac_fixed_cctor_2_lpi_3_dfm = for_for_for_for_else_ac_fixed_cctor_2_sva;
                        end
                        if ( for_for_for_for_lor_lpi_3_dfm ) begin
                          Result_sg2_sva_dfm_2 = MUX_s_1_2_2({(for_for_for_for_else_ac_fixed_cctor_2_sva[7])
                              , Result_sg2_sva_dfm}, for_for_for_for_lor_7_lpi_3_dfm);
                        end
                        else begin
                          slc_sat_sva = conv_u2u_8_9(for_for_for_for_else_ac_fixed_cctor_2_lpi_3_dfm)
                              + conv_u2u_5_9(for_for_for_for_3_else_slc_for_for_for_for_else_mul_1_sdt_itm);
                          for_for_for_for_else_ac_fixed_cctor_sva = (slc_sat_sva[7:0])
                              | (signext_8_1(slc_sat_sva[8]));
                          Result_sg2_sva_dfm_2 = for_for_for_for_else_ac_fixed_cctor_sva[7];
                        end
                        Result_sg1_sva_dfm_2 = MUX1HOT_v_6_3_2({(for_for_for_for_else_ac_fixed_cctor_sva[6:1])
                            , (for_for_for_for_else_ac_fixed_cctor_2_sva[6:1]) ,
                            Result_sg1_sva_dfm}, {(~ for_for_for_for_lor_lpi_3_dfm)
                            , ((~ for_for_for_for_lor_7_lpi_3_dfm) & for_for_for_for_lor_lpi_3_dfm)
                            , (for_for_for_for_lor_7_lpi_3_dfm & for_for_for_for_lor_lpi_3_dfm)});
                        for_for_for_for_mux_7_nl = MUX_s_1_2_2({(for_for_for_for_else_ac_fixed_cctor_2_sva[0])
                            , Result_1_sva_dfm}, for_for_for_for_lor_7_lpi_3_dfm);
                        Result_1_sva_dfm_2 = MUX_s_1_2_2({(for_for_for_for_else_ac_fixed_cctor_sva[0])
                            , (for_for_for_for_mux_7_nl)}, for_for_for_for_lor_lpi_3_dfm);
                        if ( for_for_for_slc_itm ) begin
                        end
                        else begin
                          out_rsc_singleport_we_reg <= 1'b0;
                          out_rsc_singleport_addr_reg_1 <= Dcolumn_1_sva_2;
                          out_rsc_singleport_addr_reg_sg1 <= Drow_1_sva_2;
                          out_rsc_singleport_data_in_reg_sg1 <= Result_sg1_sva_dfm_2;
                          out_rsc_singleport_data_in_reg_1 <= Result_1_sva_dfm_2;
                          out_rsc_singleport_data_in_reg_sg2 <= Result_sg2_sva_dfm_2;
                        end
                        last_clk = clk;
                        @((clk) or (in_rsc_singleport_data_out));
                        // C-Step 0 of Loop 'unreg_outs_lp_4'
                        if ( (~ last_clk) & clk )
                          disable unreg_outs_lp_4Exit;
                        in_rsc_singleport_addr_reg_1 <= in_rsc_singleport_addr_reg_var_1;
                        in_rsc_singleport_addr_reg_sg1 <= in_rsc_singleport_addr_reg_var_sg1;
                        in_rsc_singleport_re_reg <= in_rsc_singleport_re_reg_var;
                        out_rsc_singleport_data_in_reg_sg1 <= out_rsc_singleport_data_in_reg_var_sg1;
                        out_rsc_singleport_data_in_reg_1 <= out_rsc_singleport_data_in_reg_var_1;
                        out_rsc_singleport_data_in_reg_sg2 <= out_rsc_singleport_data_in_reg_var_sg2;
                        out_rsc_singleport_addr_reg_1 <= out_rsc_singleport_addr_reg_var_1;
                        out_rsc_singleport_addr_reg_sg1 <= out_rsc_singleport_addr_reg_var_sg1;
                        out_rsc_singleport_we_reg <= out_rsc_singleport_we_reg_var;
                      end
                    end
                    if ( rst )
                      disable mainExit;
                    if ( ~ for_for_for_slc_itm )
                      disable for_for_forExit;
                    Result_sg2_sva = Result_sg2_sva_dfm_2;
                    Result_sg1_sva = Result_sg1_sva_dfm_2;
                    Result_1_sva = Result_1_sva_dfm_2;
                    Kcolumn_1_sva = Kcolumn_1_sva_1;
                    for_for_for_for_else_ac_fixed_cctor_2_lpi_3 = for_for_for_for_else_ac_fixed_cctor_2_lpi_3_dfm;
                  end
                end
                in_rsc_singleport_addr_reg_1 <= 9'b0;
                in_rsc_singleport_addr_reg_sg1 <= 9'b0;
                in_rsc_singleport_re_reg <= 1'b1;
                out_rsc_singleport_data_in_reg_sg1 <= 6'b0;
                out_rsc_singleport_data_in_reg_1 <= 1'b0;
                out_rsc_singleport_data_in_reg_sg2 <= 1'b0;
                out_rsc_singleport_addr_reg_1 <= 9'b0;
                out_rsc_singleport_addr_reg_sg1 <= 9'b0;
                out_rsc_singleport_we_reg <= 1'b1;
                begin : waitLoop4Exit
                  forever begin : waitLoop4
                    @(posedge clk);
                    if ( rst )
                      disable mainExit;
                    if ( clk )
                      disable waitLoop4Exit;
                  end
                end
                // C-Step 1 of Loop 'for_for'
                Drow_1_sva_1 = conv_u2u_9_10(Drow_1_sva_2) + 10'b1;
                if ( Drow_1_sva_1[9] )
                  disable for_forExit;
                Drow_1_sva_2 = Drow_1_sva_1[8:0];
                for_for_for_for_else_ac_fixed_cctor_2_lpi_2 = for_for_for_for_else_ac_fixed_cctor_2_lpi_3_dfm;
              end
            end
            in_rsc_singleport_addr_reg_1 <= 9'b0;
            in_rsc_singleport_addr_reg_sg1 <= 9'b0;
            in_rsc_singleport_re_reg <= 1'b1;
            out_rsc_singleport_data_in_reg_sg1 <= 6'b0;
            out_rsc_singleport_data_in_reg_1 <= 1'b0;
            out_rsc_singleport_data_in_reg_sg2 <= 1'b0;
            out_rsc_singleport_addr_reg_1 <= 9'b0;
            out_rsc_singleport_addr_reg_sg1 <= 9'b0;
            out_rsc_singleport_we_reg <= 1'b1;
            begin : waitLoop5Exit
              forever begin : waitLoop5
                @(posedge clk);
                if ( rst )
                  disable mainExit;
                if ( clk )
                  disable waitLoop5Exit;
              end
            end
            // C-Step 1 of Loop 'for_0'
            Dcolumn_1_sva_1 = conv_u2u_9_10(Dcolumn_1_sva_2) + 10'b1;
            if ( Dcolumn_1_sva_1[9] )
              disable for_0Exit;
            Dcolumn_1_sva_2 = Dcolumn_1_sva_1[8:0];
            for_for_for_for_else_ac_fixed_cctor_2_lpi_1 = for_for_for_for_else_ac_fixed_cctor_2_lpi_3_dfm;
          end
        end
      end
    end
    for_for_for_for_3_else_slc_for_for_for_for_else_mul_1_sdt_itm = 5'b0;
    for_for_for_for_else_mux_1_itm = 2'b0;
    for_for_for_for_2_else_slc_for_for_for_for_else_mul_1_sdt_itm = 5'b0;
    for_for_for_for_else_or_1_itm = 1'b0;
    for_for_for_for_else_or_itm = 1'b0;
    for_for_for_for_acc_itm = 9'b0;
    for_for_for_for_else_mux_itm = 2'b0;
    for_for_for_for_1_else_acc_itm = 9'b0;
    for_for_for_for_else_ac_fixed_cctor_2_lpi_3_dfm = 8'b0;
    out_rsc_singleport_we_reg <= 1'b0;
    out_rsc_singleport_addr_reg_1 <= 9'b0;
    out_rsc_singleport_addr_reg_sg1 <= 9'b0;
    out_rsc_singleport_data_in_reg_sg1 <= 6'b0;
    out_rsc_singleport_data_in_reg_1 <= 1'b0;
    out_rsc_singleport_data_in_reg_sg2 <= 1'b0;
    in_rsc_singleport_re_reg <= 1'b0;
    in_rsc_singleport_addr_reg_1 <= 9'b0;
    in_rsc_singleport_addr_reg_sg1 <= 9'b0;
    in_rsc_singleport_addr_reg_1 <= 9'b0;
    in_rsc_singleport_addr_reg_sg1 <= 9'b0;
    in_rsc_singleport_re_reg <= 1'b1;
    out_rsc_singleport_data_in_reg_sg1 <= 6'b0;
    out_rsc_singleport_data_in_reg_1 <= 1'b0;
    out_rsc_singleport_data_in_reg_sg2 <= 1'b0;
    out_rsc_singleport_addr_reg_1 <= 9'b0;
    out_rsc_singleport_addr_reg_sg1 <= 9'b0;
    out_rsc_singleport_we_reg <= 1'b1;
  end

  assign in_rsc_singleport_addr = {in_rsc_singleport_addr_reg_sg1 , in_rsc_singleport_addr_reg_1};
  assign in_rsc_singleport_re = in_rsc_singleport_re_reg;
  assign out_rsc_singleport_data_in = {out_rsc_singleport_data_in_reg_sg2 , out_rsc_singleport_data_in_reg_sg1
      , out_rsc_singleport_data_in_reg_1};
  assign out_rsc_singleport_addr = {out_rsc_singleport_addr_reg_sg1 , out_rsc_singleport_addr_reg_1};
  assign out_rsc_singleport_we = out_rsc_singleport_we_reg;

  function [1:0] MUX_v_2_4_2;
    input [7:0] inputs;
    input [1:0] sel;
    reg [1:0] result;
  begin
    case (sel)
      2'b00 : begin
        result = inputs[7:6];
      end
      2'b01 : begin
        result = inputs[5:4];
      end
      2'b10 : begin
        result = inputs[3:2];
      end
      2'b11 : begin
        result = inputs[1:0];
      end
      default : begin
        result = inputs[7:6];
      end
    endcase
    MUX_v_2_4_2 = result;
  end
  endfunction


  function [0:0] readslicef_3_1_2;
    input [2:0] vector;
    reg [2:0] tmp;
  begin
    tmp = vector >> 2;
    readslicef_3_1_2 = tmp[0:0];
  end
  endfunction


  function [4:0] readslicef_9_5_4;
    input [8:0] vector;
    reg [8:0] tmp;
  begin
    tmp = vector >> 4;
    readslicef_9_5_4 = tmp[4:0];
  end
  endfunction


  function [4:0] readslicef_12_5_7;
    input [11:0] vector;
    reg [11:0] tmp;
  begin
    tmp = vector >> 7;
    readslicef_12_5_7 = tmp[4:0];
  end
  endfunction


  function [7:0] signext_8_1;
    input [0:0] vector;
  begin
    signext_8_1= {{7{vector[0]}}, vector};
  end
  endfunction


  function [0:0] MUX_s_1_2_2;
    input [1:0] inputs;
    input [0:0] sel;
    reg [0:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[1:1];
      end
      1'b1 : begin
        result = inputs[0:0];
      end
      default : begin
        result = inputs[1:1];
      end
    endcase
    MUX_s_1_2_2 = result;
  end
  endfunction


  function [5:0] MUX1HOT_v_6_3_2;
    input [17:0] inputs;
    input [2:0] sel;
    reg [5:0] result;
    integer i;
  begin
    result = inputs[0+:6] & {6{sel[0]}};
    for( i = 1; i < 3; i = i + 1 )
      result = result | (inputs[i*6+:6] & {6{sel[i]}});
    MUX1HOT_v_6_3_2 = result;
  end
  endfunction


  function signed [10:0] conv_s2s_2_11 ;
    input signed [1:0]  vector ;
  begin
    conv_s2s_2_11 = {{9{vector[1]}}, vector};
  end
  endfunction


  function signed [10:0] conv_u2s_9_11 ;
    input [8:0]  vector ;
  begin
    conv_u2s_9_11 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [9:0] conv_u2u_9_10 ;
    input [8:0]  vector ;
  begin
    conv_u2u_9_10 = {1'b0, vector};
  end
  endfunction


  function  [8:0] conv_s2u_2_9 ;
    input signed [1:0]  vector ;
  begin
    conv_s2u_2_9 = {{7{vector[1]}}, vector};
  end
  endfunction


  function signed [9:0] conv_u2s_9_10 ;
    input [8:0]  vector ;
  begin
    conv_u2s_9_10 = {1'b0, vector};
  end
  endfunction


  function  [8:0] conv_u2u_18_9 ;
    input [17:0]  vector ;
  begin
    conv_u2u_18_9 = vector[8:0];
  end
  endfunction


  function  [8:0] conv_u2u_8_9 ;
    input [7:0]  vector ;
  begin
    conv_u2u_8_9 = {1'b0, vector};
  end
  endfunction


  function  [8:0] conv_u2u_2_9 ;
    input [1:0]  vector ;
  begin
    conv_u2u_2_9 = {{7{1'b0}}, vector};
  end
  endfunction


  function  [11:0] conv_u2u_24_12 ;
    input [23:0]  vector ;
  begin
    conv_u2u_24_12 = vector[11:0];
  end
  endfunction


  function  [11:0] conv_u2u_8_12 ;
    input [7:0]  vector ;
  begin
    conv_u2u_8_12 = {{4{1'b0}}, vector};
  end
  endfunction


  function  [11:0] conv_u2u_5_12 ;
    input [4:0]  vector ;
  begin
    conv_u2u_5_12 = {{7{1'b0}}, vector};
  end
  endfunction


  function  [8:0] conv_u2u_5_9 ;
    input [4:0]  vector ;
  begin
    conv_u2u_5_9 = {{4{1'b0}}, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    Convolotion
//  Generated from file(s):
//    2) $PROJECT_HOME/ESL_CA2.c
// ------------------------------------------------------------------


module Convolotion (
  clk, rst, in_rsc_singleport_data_in, in_rsc_singleport_addr, in_rsc_singleport_re,
      in_rsc_singleport_we, in_rsc_singleport_data_out, out_rsc_singleport_data_in,
      out_rsc_singleport_addr, out_rsc_singleport_re, out_rsc_singleport_we, out_rsc_singleport_data_out
);
  input clk;
  input rst;
  output [7:0] in_rsc_singleport_data_in;
  output [17:0] in_rsc_singleport_addr;
  output in_rsc_singleport_re;
  output in_rsc_singleport_we;
  input [7:0] in_rsc_singleport_data_out;
  output [7:0] out_rsc_singleport_data_in;
  output [17:0] out_rsc_singleport_addr;
  output out_rsc_singleport_re;
  output out_rsc_singleport_we;
  input [7:0] out_rsc_singleport_data_out;


  // Interconnect Declarations
  wire [17:0] in_rsc_singleport_addr_reg;
  wire in_rsc_singleport_re_reg;
  wire [7:0] out_rsc_singleport_data_in_reg;
  wire [17:0] out_rsc_singleport_addr_reg;
  wire out_rsc_singleport_we_reg;

  Convolotion_core Convolotion_core_inst (
      .clk(clk),
      .rst(rst),
      .in_rsc_singleport_addr(in_rsc_singleport_addr_reg),
      .in_rsc_singleport_re(in_rsc_singleport_re_reg),
      .in_rsc_singleport_data_out(in_rsc_singleport_data_out),
      .out_rsc_singleport_data_in(out_rsc_singleport_data_in_reg),
      .out_rsc_singleport_addr(out_rsc_singleport_addr_reg),
      .out_rsc_singleport_we(out_rsc_singleport_we_reg)
    );
  assign in_rsc_singleport_data_in = 8'b0;
  assign in_rsc_singleport_addr = in_rsc_singleport_addr_reg;
  assign in_rsc_singleport_re = in_rsc_singleport_re_reg;
  assign in_rsc_singleport_we = 1'b1;
  assign out_rsc_singleport_data_in = out_rsc_singleport_data_in_reg;
  assign out_rsc_singleport_addr = out_rsc_singleport_addr_reg;
  assign out_rsc_singleport_re = 1'b1;
  assign out_rsc_singleport_we = out_rsc_singleport_we_reg;
endmodule



