Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Nov 26 15:56:09 2023
| Host         : linus-systemproductname running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file i2s_playback_timing_summary_routed.rpt -pb i2s_playback_timing_summary_routed.pb -rpx i2s_playback_timing_summary_routed.rpx -warn_on_violation
| Design       : i2s_playback
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     72.592        0.000                      0                  989        0.067        0.000                      0                  989        3.000        0.000                       0                   551  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clock                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 44.286}     88.571          11.290          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       72.592        0.000                      0                  989        0.067        0.000                      0                  989       43.306        0.000                       0                   547  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  i2s_clock/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  i2s_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i2s_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i2s_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i2s_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i2s_clock/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       72.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       43.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.592ns  (required time - arrival time)
  Source:                 buffer_left/buffer_sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_left/average_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_0 rise@88.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.900ns  (logic 6.161ns (38.748%)  route 9.739ns (61.252%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 86.560 - 88.571 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.621    -2.398    buffer_left/clk_out1
    SLICE_X62Y64         FDCE                                         r  buffer_left/buffer_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDCE (Prop_fdce_C_Q)         0.456    -1.942 f  buffer_left/buffer_sum_reg[11]/Q
                         net (fo=30, routed)          2.327     0.385    buffer_left/buffer_sum_reg[11]
    SLICE_X62Y61         LUT3 (Prop_lut3_I0_O)        0.152     0.537 r  buffer_left/average0_carry__2_i_4/O
                         net (fo=2, routed)           0.648     1.185    buffer_left/average0_carry__2_i_4_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     1.919 r  buffer_left/average0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.919    buffer_left/average0_carry__2_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.232 r  buffer_left/average0_carry__3/O[3]
                         net (fo=3, routed)           0.799     3.032    buffer_left/average0_carry__3_n_4
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.332     3.364 r  buffer_left/average0__218_carry__2_i_10/O
                         net (fo=2, routed)           0.729     4.092    buffer_left/average0__218_carry__2_i_10_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.351     4.443 r  buffer_left/average0__218_carry__2_i_2/O
                         net (fo=2, routed)           1.444     5.888    buffer_left/average0__218_carry__2_i_2_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.332     6.220 r  buffer_left/average0__218_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.220    buffer_left/average0__218_carry__2_i_6_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.600 r  buffer_left/average0__218_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.600    buffer_left/average0__218_carry__2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.839 r  buffer_left/average0__218_carry__3/O[2]
                         net (fo=5, routed)           1.355     8.194    buffer_left/average0__218_carry__3_n_5
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.301     8.495 r  buffer_left/average0__308_carry_i_3/O
                         net (fo=1, routed)           0.000     8.495    buffer_left/average0__308_carry_i_3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.045 r  buffer_left/average0__308_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    buffer_left/average0__308_carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  buffer_left/average0__308_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    buffer_left/average0__308_carry__0_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.493 r  buffer_left/average0__308_carry__1/O[1]
                         net (fo=3, routed)           0.968    10.461    buffer_left/average0__308_carry__1_n_6
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.303    10.764 r  buffer_left/average0__367_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.764    buffer_left/average0__367_carry__1_i_6_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.162 r  buffer_left/average0__367_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.162    buffer_left/average0__367_carry__1_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  buffer_left/average0__367_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.276    buffer_left/average0__367_carry__2_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 r  buffer_left/average0__367_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.390    buffer_left/average0__367_carry__3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.661 r  buffer_left/average0__367_carry__4/CO[0]
                         net (fo=20, routed)          1.468    13.129    buffer_left/average0__367_carry__4_n_3
    SLICE_X64Y66         LUT5 (Prop_lut5_I1_O)        0.373    13.502 r  buffer_left/average[6]_i_1/O
                         net (fo=1, routed)           0.000    13.502    buffer_left/p_1_in[6]
    SLICE_X64Y66         FDRE                                         r  buffer_left/average_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    W5                                                0.000    88.571 r  clock (IN)
                         net (fo=0)                   0.000    88.571    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    89.959 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    91.140    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    83.391 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    84.967    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    85.058 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.502    86.560    buffer_left/clk_out1
    SLICE_X64Y66         FDRE                                         r  buffer_left/average_reg[6]/C
                         clock pessimism             -0.413    86.146    
                         clock uncertainty           -0.129    86.017    
    SLICE_X64Y66         FDRE (Setup_fdre_C_D)        0.077    86.094    buffer_left/average_reg[6]
  -------------------------------------------------------------------
                         required time                         86.094    
                         arrival time                         -13.502    
  -------------------------------------------------------------------
                         slack                                 72.592    

Slack (MET) :             72.606ns  (required time - arrival time)
  Source:                 buffer_left/buffer_sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_left/average_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_0 rise@88.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.890ns  (logic 6.161ns (38.772%)  route 9.729ns (61.228%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 86.560 - 88.571 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.621    -2.398    buffer_left/clk_out1
    SLICE_X62Y64         FDCE                                         r  buffer_left/buffer_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDCE (Prop_fdce_C_Q)         0.456    -1.942 f  buffer_left/buffer_sum_reg[11]/Q
                         net (fo=30, routed)          2.327     0.385    buffer_left/buffer_sum_reg[11]
    SLICE_X62Y61         LUT3 (Prop_lut3_I0_O)        0.152     0.537 r  buffer_left/average0_carry__2_i_4/O
                         net (fo=2, routed)           0.648     1.185    buffer_left/average0_carry__2_i_4_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     1.919 r  buffer_left/average0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.919    buffer_left/average0_carry__2_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.232 r  buffer_left/average0_carry__3/O[3]
                         net (fo=3, routed)           0.799     3.032    buffer_left/average0_carry__3_n_4
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.332     3.364 r  buffer_left/average0__218_carry__2_i_10/O
                         net (fo=2, routed)           0.729     4.092    buffer_left/average0__218_carry__2_i_10_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.351     4.443 r  buffer_left/average0__218_carry__2_i_2/O
                         net (fo=2, routed)           1.444     5.888    buffer_left/average0__218_carry__2_i_2_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.332     6.220 r  buffer_left/average0__218_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.220    buffer_left/average0__218_carry__2_i_6_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.600 r  buffer_left/average0__218_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.600    buffer_left/average0__218_carry__2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.839 r  buffer_left/average0__218_carry__3/O[2]
                         net (fo=5, routed)           1.355     8.194    buffer_left/average0__218_carry__3_n_5
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.301     8.495 r  buffer_left/average0__308_carry_i_3/O
                         net (fo=1, routed)           0.000     8.495    buffer_left/average0__308_carry_i_3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.045 r  buffer_left/average0__308_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    buffer_left/average0__308_carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  buffer_left/average0__308_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    buffer_left/average0__308_carry__0_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.493 r  buffer_left/average0__308_carry__1/O[1]
                         net (fo=3, routed)           0.968    10.461    buffer_left/average0__308_carry__1_n_6
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.303    10.764 r  buffer_left/average0__367_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.764    buffer_left/average0__367_carry__1_i_6_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.162 r  buffer_left/average0__367_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.162    buffer_left/average0__367_carry__1_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  buffer_left/average0__367_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.276    buffer_left/average0__367_carry__2_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 r  buffer_left/average0__367_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.390    buffer_left/average0__367_carry__3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.661 r  buffer_left/average0__367_carry__4/CO[0]
                         net (fo=20, routed)          1.458    13.119    buffer_left/average0__367_carry__4_n_3
    SLICE_X64Y66         LUT5 (Prop_lut5_I1_O)        0.373    13.492 r  buffer_left/average[7]_i_1/O
                         net (fo=1, routed)           0.000    13.492    buffer_left/p_1_in[7]
    SLICE_X64Y66         FDRE                                         r  buffer_left/average_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    W5                                                0.000    88.571 r  clock (IN)
                         net (fo=0)                   0.000    88.571    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    89.959 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    91.140    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    83.391 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    84.967    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    85.058 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.502    86.560    buffer_left/clk_out1
    SLICE_X64Y66         FDRE                                         r  buffer_left/average_reg[7]/C
                         clock pessimism             -0.413    86.146    
                         clock uncertainty           -0.129    86.017    
    SLICE_X64Y66         FDRE (Setup_fdre_C_D)        0.081    86.098    buffer_left/average_reg[7]
  -------------------------------------------------------------------
                         required time                         86.098    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                 72.606    

Slack (MET) :             72.806ns  (required time - arrival time)
  Source:                 buffer_left/buffer_sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_left/average_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_0 rise@88.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.691ns  (logic 6.161ns (39.265%)  route 9.530ns (60.735%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 86.561 - 88.571 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.621    -2.398    buffer_left/clk_out1
    SLICE_X62Y64         FDCE                                         r  buffer_left/buffer_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDCE (Prop_fdce_C_Q)         0.456    -1.942 f  buffer_left/buffer_sum_reg[11]/Q
                         net (fo=30, routed)          2.327     0.385    buffer_left/buffer_sum_reg[11]
    SLICE_X62Y61         LUT3 (Prop_lut3_I0_O)        0.152     0.537 r  buffer_left/average0_carry__2_i_4/O
                         net (fo=2, routed)           0.648     1.185    buffer_left/average0_carry__2_i_4_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     1.919 r  buffer_left/average0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.919    buffer_left/average0_carry__2_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.232 r  buffer_left/average0_carry__3/O[3]
                         net (fo=3, routed)           0.799     3.032    buffer_left/average0_carry__3_n_4
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.332     3.364 r  buffer_left/average0__218_carry__2_i_10/O
                         net (fo=2, routed)           0.729     4.092    buffer_left/average0__218_carry__2_i_10_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.351     4.443 r  buffer_left/average0__218_carry__2_i_2/O
                         net (fo=2, routed)           1.444     5.888    buffer_left/average0__218_carry__2_i_2_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.332     6.220 r  buffer_left/average0__218_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.220    buffer_left/average0__218_carry__2_i_6_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.600 r  buffer_left/average0__218_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.600    buffer_left/average0__218_carry__2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.839 r  buffer_left/average0__218_carry__3/O[2]
                         net (fo=5, routed)           1.355     8.194    buffer_left/average0__218_carry__3_n_5
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.301     8.495 r  buffer_left/average0__308_carry_i_3/O
                         net (fo=1, routed)           0.000     8.495    buffer_left/average0__308_carry_i_3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.045 r  buffer_left/average0__308_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    buffer_left/average0__308_carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  buffer_left/average0__308_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    buffer_left/average0__308_carry__0_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.493 r  buffer_left/average0__308_carry__1/O[1]
                         net (fo=3, routed)           0.968    10.461    buffer_left/average0__308_carry__1_n_6
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.303    10.764 r  buffer_left/average0__367_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.764    buffer_left/average0__367_carry__1_i_6_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.162 r  buffer_left/average0__367_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.162    buffer_left/average0__367_carry__1_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  buffer_left/average0__367_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.276    buffer_left/average0__367_carry__2_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 r  buffer_left/average0__367_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.390    buffer_left/average0__367_carry__3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.661 r  buffer_left/average0__367_carry__4/CO[0]
                         net (fo=20, routed)          1.259    12.920    buffer_left/average0__367_carry__4_n_3
    SLICE_X64Y65         LUT5 (Prop_lut5_I1_O)        0.373    13.293 r  buffer_left/average[4]_i_1/O
                         net (fo=1, routed)           0.000    13.293    buffer_left/p_1_in[4]
    SLICE_X64Y65         FDRE                                         r  buffer_left/average_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    W5                                                0.000    88.571 r  clock (IN)
                         net (fo=0)                   0.000    88.571    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    89.959 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    91.140    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    83.391 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    84.967    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    85.058 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.503    86.561    buffer_left/clk_out1
    SLICE_X64Y65         FDRE                                         r  buffer_left/average_reg[4]/C
                         clock pessimism             -0.413    86.147    
                         clock uncertainty           -0.129    86.018    
    SLICE_X64Y65         FDRE (Setup_fdre_C_D)        0.081    86.099    buffer_left/average_reg[4]
  -------------------------------------------------------------------
                         required time                         86.099    
                         arrival time                         -13.293    
  -------------------------------------------------------------------
                         slack                                 72.806    

Slack (MET) :             72.832ns  (required time - arrival time)
  Source:                 buffer_left/buffer_sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_left/average_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_0 rise@88.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.662ns  (logic 6.161ns (39.337%)  route 9.501ns (60.663%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 86.562 - 88.571 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.621    -2.398    buffer_left/clk_out1
    SLICE_X62Y64         FDCE                                         r  buffer_left/buffer_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDCE (Prop_fdce_C_Q)         0.456    -1.942 f  buffer_left/buffer_sum_reg[11]/Q
                         net (fo=30, routed)          2.327     0.385    buffer_left/buffer_sum_reg[11]
    SLICE_X62Y61         LUT3 (Prop_lut3_I0_O)        0.152     0.537 r  buffer_left/average0_carry__2_i_4/O
                         net (fo=2, routed)           0.648     1.185    buffer_left/average0_carry__2_i_4_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     1.919 r  buffer_left/average0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.919    buffer_left/average0_carry__2_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.232 r  buffer_left/average0_carry__3/O[3]
                         net (fo=3, routed)           0.799     3.032    buffer_left/average0_carry__3_n_4
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.332     3.364 r  buffer_left/average0__218_carry__2_i_10/O
                         net (fo=2, routed)           0.729     4.092    buffer_left/average0__218_carry__2_i_10_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.351     4.443 r  buffer_left/average0__218_carry__2_i_2/O
                         net (fo=2, routed)           1.444     5.888    buffer_left/average0__218_carry__2_i_2_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.332     6.220 r  buffer_left/average0__218_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.220    buffer_left/average0__218_carry__2_i_6_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.600 r  buffer_left/average0__218_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.600    buffer_left/average0__218_carry__2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.839 r  buffer_left/average0__218_carry__3/O[2]
                         net (fo=5, routed)           1.355     8.194    buffer_left/average0__218_carry__3_n_5
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.301     8.495 r  buffer_left/average0__308_carry_i_3/O
                         net (fo=1, routed)           0.000     8.495    buffer_left/average0__308_carry_i_3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.045 r  buffer_left/average0__308_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    buffer_left/average0__308_carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  buffer_left/average0__308_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    buffer_left/average0__308_carry__0_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.493 r  buffer_left/average0__308_carry__1/O[1]
                         net (fo=3, routed)           0.968    10.461    buffer_left/average0__308_carry__1_n_6
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.303    10.764 r  buffer_left/average0__367_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.764    buffer_left/average0__367_carry__1_i_6_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.162 r  buffer_left/average0__367_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.162    buffer_left/average0__367_carry__1_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  buffer_left/average0__367_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.276    buffer_left/average0__367_carry__2_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 r  buffer_left/average0__367_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.390    buffer_left/average0__367_carry__3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.661 r  buffer_left/average0__367_carry__4/CO[0]
                         net (fo=20, routed)          1.230    12.891    buffer_left/average0__367_carry__4_n_3
    SLICE_X64Y64         LUT5 (Prop_lut5_I1_O)        0.373    13.264 r  buffer_left/average[1]_i_1/O
                         net (fo=1, routed)           0.000    13.264    buffer_left/p_1_in[1]
    SLICE_X64Y64         FDRE                                         r  buffer_left/average_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    W5                                                0.000    88.571 r  clock (IN)
                         net (fo=0)                   0.000    88.571    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    89.959 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    91.140    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    83.391 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    84.967    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    85.058 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.504    86.562    buffer_left/clk_out1
    SLICE_X64Y64         FDRE                                         r  buffer_left/average_reg[1]/C
                         clock pessimism             -0.413    86.148    
                         clock uncertainty           -0.129    86.019    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)        0.077    86.096    buffer_left/average_reg[1]
  -------------------------------------------------------------------
                         required time                         86.096    
                         arrival time                         -13.264    
  -------------------------------------------------------------------
                         slack                                 72.832    

Slack (MET) :             72.846ns  (required time - arrival time)
  Source:                 buffer_left/buffer_sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_left/average_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_0 rise@88.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.652ns  (logic 6.161ns (39.362%)  route 9.491ns (60.638%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 86.562 - 88.571 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.621    -2.398    buffer_left/clk_out1
    SLICE_X62Y64         FDCE                                         r  buffer_left/buffer_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDCE (Prop_fdce_C_Q)         0.456    -1.942 f  buffer_left/buffer_sum_reg[11]/Q
                         net (fo=30, routed)          2.327     0.385    buffer_left/buffer_sum_reg[11]
    SLICE_X62Y61         LUT3 (Prop_lut3_I0_O)        0.152     0.537 r  buffer_left/average0_carry__2_i_4/O
                         net (fo=2, routed)           0.648     1.185    buffer_left/average0_carry__2_i_4_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     1.919 r  buffer_left/average0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.919    buffer_left/average0_carry__2_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.232 r  buffer_left/average0_carry__3/O[3]
                         net (fo=3, routed)           0.799     3.032    buffer_left/average0_carry__3_n_4
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.332     3.364 r  buffer_left/average0__218_carry__2_i_10/O
                         net (fo=2, routed)           0.729     4.092    buffer_left/average0__218_carry__2_i_10_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.351     4.443 r  buffer_left/average0__218_carry__2_i_2/O
                         net (fo=2, routed)           1.444     5.888    buffer_left/average0__218_carry__2_i_2_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.332     6.220 r  buffer_left/average0__218_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.220    buffer_left/average0__218_carry__2_i_6_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.600 r  buffer_left/average0__218_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.600    buffer_left/average0__218_carry__2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.839 r  buffer_left/average0__218_carry__3/O[2]
                         net (fo=5, routed)           1.355     8.194    buffer_left/average0__218_carry__3_n_5
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.301     8.495 r  buffer_left/average0__308_carry_i_3/O
                         net (fo=1, routed)           0.000     8.495    buffer_left/average0__308_carry_i_3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.045 r  buffer_left/average0__308_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    buffer_left/average0__308_carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  buffer_left/average0__308_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    buffer_left/average0__308_carry__0_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.493 r  buffer_left/average0__308_carry__1/O[1]
                         net (fo=3, routed)           0.968    10.461    buffer_left/average0__308_carry__1_n_6
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.303    10.764 r  buffer_left/average0__367_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.764    buffer_left/average0__367_carry__1_i_6_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.162 r  buffer_left/average0__367_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.162    buffer_left/average0__367_carry__1_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  buffer_left/average0__367_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.276    buffer_left/average0__367_carry__2_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 r  buffer_left/average0__367_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.390    buffer_left/average0__367_carry__3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.661 r  buffer_left/average0__367_carry__4/CO[0]
                         net (fo=20, routed)          1.220    12.881    buffer_left/average0__367_carry__4_n_3
    SLICE_X64Y64         LUT5 (Prop_lut5_I1_O)        0.373    13.254 r  buffer_left/average[2]_i_1/O
                         net (fo=1, routed)           0.000    13.254    buffer_left/p_1_in[2]
    SLICE_X64Y64         FDRE                                         r  buffer_left/average_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    W5                                                0.000    88.571 r  clock (IN)
                         net (fo=0)                   0.000    88.571    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    89.959 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    91.140    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    83.391 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    84.967    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    85.058 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.504    86.562    buffer_left/clk_out1
    SLICE_X64Y64         FDRE                                         r  buffer_left/average_reg[2]/C
                         clock pessimism             -0.413    86.148    
                         clock uncertainty           -0.129    86.019    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)        0.081    86.100    buffer_left/average_reg[2]
  -------------------------------------------------------------------
                         required time                         86.100    
                         arrival time                         -13.254    
  -------------------------------------------------------------------
                         slack                                 72.846    

Slack (MET) :             72.856ns  (required time - arrival time)
  Source:                 buffer_left/buffer_sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_left/average_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_0 rise@88.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.639ns  (logic 6.161ns (39.394%)  route 9.478ns (60.606%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 86.561 - 88.571 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.621    -2.398    buffer_left/clk_out1
    SLICE_X62Y64         FDCE                                         r  buffer_left/buffer_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDCE (Prop_fdce_C_Q)         0.456    -1.942 f  buffer_left/buffer_sum_reg[11]/Q
                         net (fo=30, routed)          2.327     0.385    buffer_left/buffer_sum_reg[11]
    SLICE_X62Y61         LUT3 (Prop_lut3_I0_O)        0.152     0.537 r  buffer_left/average0_carry__2_i_4/O
                         net (fo=2, routed)           0.648     1.185    buffer_left/average0_carry__2_i_4_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     1.919 r  buffer_left/average0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.919    buffer_left/average0_carry__2_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.232 r  buffer_left/average0_carry__3/O[3]
                         net (fo=3, routed)           0.799     3.032    buffer_left/average0_carry__3_n_4
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.332     3.364 r  buffer_left/average0__218_carry__2_i_10/O
                         net (fo=2, routed)           0.729     4.092    buffer_left/average0__218_carry__2_i_10_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.351     4.443 r  buffer_left/average0__218_carry__2_i_2/O
                         net (fo=2, routed)           1.444     5.888    buffer_left/average0__218_carry__2_i_2_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.332     6.220 r  buffer_left/average0__218_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.220    buffer_left/average0__218_carry__2_i_6_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.600 r  buffer_left/average0__218_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.600    buffer_left/average0__218_carry__2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.839 r  buffer_left/average0__218_carry__3/O[2]
                         net (fo=5, routed)           1.355     8.194    buffer_left/average0__218_carry__3_n_5
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.301     8.495 r  buffer_left/average0__308_carry_i_3/O
                         net (fo=1, routed)           0.000     8.495    buffer_left/average0__308_carry_i_3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.045 r  buffer_left/average0__308_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    buffer_left/average0__308_carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  buffer_left/average0__308_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    buffer_left/average0__308_carry__0_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.493 r  buffer_left/average0__308_carry__1/O[1]
                         net (fo=3, routed)           0.968    10.461    buffer_left/average0__308_carry__1_n_6
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.303    10.764 r  buffer_left/average0__367_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.764    buffer_left/average0__367_carry__1_i_6_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.162 r  buffer_left/average0__367_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.162    buffer_left/average0__367_carry__1_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  buffer_left/average0__367_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.276    buffer_left/average0__367_carry__2_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 r  buffer_left/average0__367_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.390    buffer_left/average0__367_carry__3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.661 r  buffer_left/average0__367_carry__4/CO[0]
                         net (fo=20, routed)          1.207    12.868    buffer_left/average0__367_carry__4_n_3
    SLICE_X64Y65         LUT5 (Prop_lut5_I1_O)        0.373    13.241 r  buffer_left/average[5]_i_1/O
                         net (fo=1, routed)           0.000    13.241    buffer_left/p_1_in[5]
    SLICE_X64Y65         FDRE                                         r  buffer_left/average_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    W5                                                0.000    88.571 r  clock (IN)
                         net (fo=0)                   0.000    88.571    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    89.959 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    91.140    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    83.391 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    84.967    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    85.058 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.503    86.561    buffer_left/clk_out1
    SLICE_X64Y65         FDRE                                         r  buffer_left/average_reg[5]/C
                         clock pessimism             -0.413    86.147    
                         clock uncertainty           -0.129    86.018    
    SLICE_X64Y65         FDRE (Setup_fdre_C_D)        0.079    86.097    buffer_left/average_reg[5]
  -------------------------------------------------------------------
                         required time                         86.097    
                         arrival time                         -13.241    
  -------------------------------------------------------------------
                         slack                                 72.856    

Slack (MET) :             72.988ns  (required time - arrival time)
  Source:                 buffer_left/buffer_sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_left/average_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_0 rise@88.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.508ns  (logic 6.161ns (39.727%)  route 9.347ns (60.273%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 86.562 - 88.571 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.621    -2.398    buffer_left/clk_out1
    SLICE_X62Y64         FDCE                                         r  buffer_left/buffer_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDCE (Prop_fdce_C_Q)         0.456    -1.942 f  buffer_left/buffer_sum_reg[11]/Q
                         net (fo=30, routed)          2.327     0.385    buffer_left/buffer_sum_reg[11]
    SLICE_X62Y61         LUT3 (Prop_lut3_I0_O)        0.152     0.537 r  buffer_left/average0_carry__2_i_4/O
                         net (fo=2, routed)           0.648     1.185    buffer_left/average0_carry__2_i_4_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     1.919 r  buffer_left/average0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.919    buffer_left/average0_carry__2_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.232 r  buffer_left/average0_carry__3/O[3]
                         net (fo=3, routed)           0.799     3.032    buffer_left/average0_carry__3_n_4
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.332     3.364 r  buffer_left/average0__218_carry__2_i_10/O
                         net (fo=2, routed)           0.729     4.092    buffer_left/average0__218_carry__2_i_10_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.351     4.443 r  buffer_left/average0__218_carry__2_i_2/O
                         net (fo=2, routed)           1.444     5.888    buffer_left/average0__218_carry__2_i_2_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.332     6.220 r  buffer_left/average0__218_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.220    buffer_left/average0__218_carry__2_i_6_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.600 r  buffer_left/average0__218_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.600    buffer_left/average0__218_carry__2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.839 r  buffer_left/average0__218_carry__3/O[2]
                         net (fo=5, routed)           1.355     8.194    buffer_left/average0__218_carry__3_n_5
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.301     8.495 r  buffer_left/average0__308_carry_i_3/O
                         net (fo=1, routed)           0.000     8.495    buffer_left/average0__308_carry_i_3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.045 r  buffer_left/average0__308_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    buffer_left/average0__308_carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  buffer_left/average0__308_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    buffer_left/average0__308_carry__0_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.493 r  buffer_left/average0__308_carry__1/O[1]
                         net (fo=3, routed)           0.968    10.461    buffer_left/average0__308_carry__1_n_6
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.303    10.764 r  buffer_left/average0__367_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.764    buffer_left/average0__367_carry__1_i_6_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.162 r  buffer_left/average0__367_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.162    buffer_left/average0__367_carry__1_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  buffer_left/average0__367_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.276    buffer_left/average0__367_carry__2_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 r  buffer_left/average0__367_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.390    buffer_left/average0__367_carry__3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.661 r  buffer_left/average0__367_carry__4/CO[0]
                         net (fo=20, routed)          1.076    12.737    buffer_left/average0__367_carry__4_n_3
    SLICE_X64Y64         LUT5 (Prop_lut5_I1_O)        0.373    13.110 r  buffer_left/average[0]_i_1/O
                         net (fo=1, routed)           0.000    13.110    buffer_left/p_1_in[0]
    SLICE_X64Y64         FDRE                                         r  buffer_left/average_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    W5                                                0.000    88.571 r  clock (IN)
                         net (fo=0)                   0.000    88.571    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    89.959 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    91.140    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    83.391 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    84.967    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    85.058 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.504    86.562    buffer_left/clk_out1
    SLICE_X64Y64         FDRE                                         r  buffer_left/average_reg[0]/C
                         clock pessimism             -0.413    86.148    
                         clock uncertainty           -0.129    86.019    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)        0.079    86.098    buffer_left/average_reg[0]
  -------------------------------------------------------------------
                         required time                         86.098    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                 72.988    

Slack (MET) :             73.067ns  (required time - arrival time)
  Source:                 buffer_left/buffer_sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_left/average_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_0 rise@88.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.376ns  (logic 6.161ns (40.068%)  route 9.215ns (59.932%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 86.557 - 88.571 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.621    -2.398    buffer_left/clk_out1
    SLICE_X62Y64         FDCE                                         r  buffer_left/buffer_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDCE (Prop_fdce_C_Q)         0.456    -1.942 f  buffer_left/buffer_sum_reg[11]/Q
                         net (fo=30, routed)          2.327     0.385    buffer_left/buffer_sum_reg[11]
    SLICE_X62Y61         LUT3 (Prop_lut3_I0_O)        0.152     0.537 r  buffer_left/average0_carry__2_i_4/O
                         net (fo=2, routed)           0.648     1.185    buffer_left/average0_carry__2_i_4_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     1.919 r  buffer_left/average0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.919    buffer_left/average0_carry__2_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.232 r  buffer_left/average0_carry__3/O[3]
                         net (fo=3, routed)           0.799     3.032    buffer_left/average0_carry__3_n_4
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.332     3.364 r  buffer_left/average0__218_carry__2_i_10/O
                         net (fo=2, routed)           0.729     4.092    buffer_left/average0__218_carry__2_i_10_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.351     4.443 r  buffer_left/average0__218_carry__2_i_2/O
                         net (fo=2, routed)           1.444     5.888    buffer_left/average0__218_carry__2_i_2_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.332     6.220 r  buffer_left/average0__218_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.220    buffer_left/average0__218_carry__2_i_6_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.600 r  buffer_left/average0__218_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.600    buffer_left/average0__218_carry__2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.839 r  buffer_left/average0__218_carry__3/O[2]
                         net (fo=5, routed)           1.355     8.194    buffer_left/average0__218_carry__3_n_5
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.301     8.495 r  buffer_left/average0__308_carry_i_3/O
                         net (fo=1, routed)           0.000     8.495    buffer_left/average0__308_carry_i_3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.045 r  buffer_left/average0__308_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    buffer_left/average0__308_carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  buffer_left/average0__308_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    buffer_left/average0__308_carry__0_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.493 r  buffer_left/average0__308_carry__1/O[1]
                         net (fo=3, routed)           0.968    10.461    buffer_left/average0__308_carry__1_n_6
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.303    10.764 r  buffer_left/average0__367_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.764    buffer_left/average0__367_carry__1_i_6_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.162 r  buffer_left/average0__367_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.162    buffer_left/average0__367_carry__1_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  buffer_left/average0__367_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.276    buffer_left/average0__367_carry__2_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 r  buffer_left/average0__367_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.390    buffer_left/average0__367_carry__3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.661 r  buffer_left/average0__367_carry__4/CO[0]
                         net (fo=20, routed)          0.944    12.605    buffer_left/average0__367_carry__4_n_3
    SLICE_X62Y68         LUT5 (Prop_lut5_I1_O)        0.373    12.978 r  buffer_left/average[8]_i_1/O
                         net (fo=1, routed)           0.000    12.978    buffer_left/p_1_in[8]
    SLICE_X62Y68         FDRE                                         r  buffer_left/average_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    W5                                                0.000    88.571 r  clock (IN)
                         net (fo=0)                   0.000    88.571    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    89.959 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    91.140    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    83.391 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    84.967    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    85.058 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.499    86.557    buffer_left/clk_out1
    SLICE_X62Y68         FDRE                                         r  buffer_left/average_reg[8]/C
                         clock pessimism             -0.413    86.144    
                         clock uncertainty           -0.129    86.014    
    SLICE_X62Y68         FDRE (Setup_fdre_C_D)        0.031    86.045    buffer_left/average_reg[8]
  -------------------------------------------------------------------
                         required time                         86.045    
                         arrival time                         -12.978    
  -------------------------------------------------------------------
                         slack                                 73.067    

Slack (MET) :             73.072ns  (required time - arrival time)
  Source:                 buffer_left/buffer_sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_left/average_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_0 rise@88.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.372ns  (logic 6.161ns (40.080%)  route 9.211ns (59.920%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 86.557 - 88.571 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.621    -2.398    buffer_left/clk_out1
    SLICE_X62Y64         FDCE                                         r  buffer_left/buffer_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDCE (Prop_fdce_C_Q)         0.456    -1.942 f  buffer_left/buffer_sum_reg[11]/Q
                         net (fo=30, routed)          2.327     0.385    buffer_left/buffer_sum_reg[11]
    SLICE_X62Y61         LUT3 (Prop_lut3_I0_O)        0.152     0.537 r  buffer_left/average0_carry__2_i_4/O
                         net (fo=2, routed)           0.648     1.185    buffer_left/average0_carry__2_i_4_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     1.919 r  buffer_left/average0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.919    buffer_left/average0_carry__2_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.232 r  buffer_left/average0_carry__3/O[3]
                         net (fo=3, routed)           0.799     3.032    buffer_left/average0_carry__3_n_4
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.332     3.364 r  buffer_left/average0__218_carry__2_i_10/O
                         net (fo=2, routed)           0.729     4.092    buffer_left/average0__218_carry__2_i_10_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.351     4.443 r  buffer_left/average0__218_carry__2_i_2/O
                         net (fo=2, routed)           1.444     5.888    buffer_left/average0__218_carry__2_i_2_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.332     6.220 r  buffer_left/average0__218_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.220    buffer_left/average0__218_carry__2_i_6_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.600 r  buffer_left/average0__218_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.600    buffer_left/average0__218_carry__2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.839 r  buffer_left/average0__218_carry__3/O[2]
                         net (fo=5, routed)           1.355     8.194    buffer_left/average0__218_carry__3_n_5
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.301     8.495 r  buffer_left/average0__308_carry_i_3/O
                         net (fo=1, routed)           0.000     8.495    buffer_left/average0__308_carry_i_3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.045 r  buffer_left/average0__308_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    buffer_left/average0__308_carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  buffer_left/average0__308_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    buffer_left/average0__308_carry__0_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.493 r  buffer_left/average0__308_carry__1/O[1]
                         net (fo=3, routed)           0.968    10.461    buffer_left/average0__308_carry__1_n_6
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.303    10.764 r  buffer_left/average0__367_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.764    buffer_left/average0__367_carry__1_i_6_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.162 r  buffer_left/average0__367_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.162    buffer_left/average0__367_carry__1_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  buffer_left/average0__367_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.276    buffer_left/average0__367_carry__2_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 r  buffer_left/average0__367_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.390    buffer_left/average0__367_carry__3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.661 r  buffer_left/average0__367_carry__4/CO[0]
                         net (fo=20, routed)          0.940    12.601    buffer_left/average0__367_carry__4_n_3
    SLICE_X62Y68         LUT5 (Prop_lut5_I1_O)        0.373    12.974 r  buffer_left/average[9]_i_1/O
                         net (fo=1, routed)           0.000    12.974    buffer_left/p_1_in[9]
    SLICE_X62Y68         FDRE                                         r  buffer_left/average_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    W5                                                0.000    88.571 r  clock (IN)
                         net (fo=0)                   0.000    88.571    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    89.959 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    91.140    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    83.391 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    84.967    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    85.058 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.499    86.557    buffer_left/clk_out1
    SLICE_X62Y68         FDRE                                         r  buffer_left/average_reg[9]/C
                         clock pessimism             -0.413    86.144    
                         clock uncertainty           -0.129    86.014    
    SLICE_X62Y68         FDRE (Setup_fdre_C_D)        0.032    86.046    buffer_left/average_reg[9]
  -------------------------------------------------------------------
                         required time                         86.046    
                         arrival time                         -12.974    
  -------------------------------------------------------------------
                         slack                                 73.072    

Slack (MET) :             73.080ns  (required time - arrival time)
  Source:                 buffer_left/buffer_sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_left/average_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_out1_clk_wiz_0 rise@88.571ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.362ns  (logic 6.161ns (40.106%)  route 9.201ns (59.894%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 86.556 - 88.571 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.621    -2.398    buffer_left/clk_out1
    SLICE_X62Y64         FDCE                                         r  buffer_left/buffer_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDCE (Prop_fdce_C_Q)         0.456    -1.942 f  buffer_left/buffer_sum_reg[11]/Q
                         net (fo=30, routed)          2.327     0.385    buffer_left/buffer_sum_reg[11]
    SLICE_X62Y61         LUT3 (Prop_lut3_I0_O)        0.152     0.537 r  buffer_left/average0_carry__2_i_4/O
                         net (fo=2, routed)           0.648     1.185    buffer_left/average0_carry__2_i_4_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     1.919 r  buffer_left/average0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.919    buffer_left/average0_carry__2_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.232 r  buffer_left/average0_carry__3/O[3]
                         net (fo=3, routed)           0.799     3.032    buffer_left/average0_carry__3_n_4
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.332     3.364 r  buffer_left/average0__218_carry__2_i_10/O
                         net (fo=2, routed)           0.729     4.092    buffer_left/average0__218_carry__2_i_10_n_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I1_O)        0.351     4.443 r  buffer_left/average0__218_carry__2_i_2/O
                         net (fo=2, routed)           1.444     5.888    buffer_left/average0__218_carry__2_i_2_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.332     6.220 r  buffer_left/average0__218_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.220    buffer_left/average0__218_carry__2_i_6_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.600 r  buffer_left/average0__218_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.600    buffer_left/average0__218_carry__2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.839 r  buffer_left/average0__218_carry__3/O[2]
                         net (fo=5, routed)           1.355     8.194    buffer_left/average0__218_carry__3_n_5
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.301     8.495 r  buffer_left/average0__308_carry_i_3/O
                         net (fo=1, routed)           0.000     8.495    buffer_left/average0__308_carry_i_3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.045 r  buffer_left/average0__308_carry/CO[3]
                         net (fo=1, routed)           0.000     9.045    buffer_left/average0__308_carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.159 r  buffer_left/average0__308_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.159    buffer_left/average0__308_carry__0_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.493 r  buffer_left/average0__308_carry__1/O[1]
                         net (fo=3, routed)           0.968    10.461    buffer_left/average0__308_carry__1_n_6
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.303    10.764 r  buffer_left/average0__367_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.764    buffer_left/average0__367_carry__1_i_6_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.162 r  buffer_left/average0__367_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.162    buffer_left/average0__367_carry__1_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  buffer_left/average0__367_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.276    buffer_left/average0__367_carry__2_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 r  buffer_left/average0__367_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.390    buffer_left/average0__367_carry__3_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.661 r  buffer_left/average0__367_carry__4/CO[0]
                         net (fo=20, routed)          0.930    12.591    buffer_left/average0__367_carry__4_n_3
    SLICE_X62Y69         LUT5 (Prop_lut5_I1_O)        0.373    12.964 r  buffer_left/average[16]_i_1/O
                         net (fo=1, routed)           0.000    12.964    buffer_left/p_1_in[16]
    SLICE_X62Y69         FDRE                                         r  buffer_left/average_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     88.571    88.571 r  
    W5                                                0.000    88.571 r  clock (IN)
                         net (fo=0)                   0.000    88.571    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    89.959 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    91.140    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    83.391 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    84.967    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    85.058 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.498    86.556    buffer_left/clk_out1
    SLICE_X62Y69         FDRE                                         r  buffer_left/average_reg[16]/C
                         clock pessimism             -0.413    86.143    
                         clock uncertainty           -0.129    86.013    
    SLICE_X62Y69         FDRE (Setup_fdre_C_D)        0.031    86.044    buffer_left/average_reg[16]
  -------------------------------------------------------------------
                         required time                         86.044    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                 73.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i2s_transceiver_0/l_data_rx_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_left/shiftRegister_reg[17][14]_srl18_buffer_left_shiftRegister_reg_c_16/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.583    -0.546    i2s_transceiver_0/clk_out1
    SLICE_X65Y72         FDCE                                         r  i2s_transceiver_0/l_data_rx_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  i2s_transceiver_0/l_data_rx_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.349    buffer_left/Q[14]
    SLICE_X64Y72         SRLC32E                                      r  buffer_left/shiftRegister_reg[17][14]_srl18_buffer_left_shiftRegister_reg_c_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.850    -0.318    buffer_left/clk_out1
    SLICE_X64Y72         SRLC32E                                      r  buffer_left/shiftRegister_reg[17][14]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
                         clock pessimism             -0.215    -0.533    
    SLICE_X64Y72         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.416    buffer_left/shiftRegister_reg[17][14]_srl18_buffer_left_shiftRegister_reg_c_16
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i2s_transceiver_0/r_data_rx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_right/shiftRegister_reg[17][7]_srl18_buffer_right_shiftRegister_reg_c_34/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.562    -0.567    i2s_transceiver_0/clk_out1
    SLICE_X56Y64         FDCE                                         r  i2s_transceiver_0/r_data_rx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  i2s_transceiver_0/r_data_rx_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.293    buffer_right/Q[7]
    SLICE_X56Y63         SRLC32E                                      r  buffer_right/shiftRegister_reg[17][7]_srl18_buffer_right_shiftRegister_reg_c_34/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.829    -0.339    buffer_right/clk_out1
    SLICE_X56Y63         SRLC32E                                      r  buffer_right/shiftRegister_reg[17][7]_srl18_buffer_right_shiftRegister_reg_c_34/CLK
                         clock pessimism             -0.213    -0.552    
    SLICE_X56Y63         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.369    buffer_right/shiftRegister_reg[17][7]_srl18_buffer_right_shiftRegister_reg_c_34
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i2s_transceiver_0/l_data_rx_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_left/shiftRegister_reg[17][23]_srl18_buffer_left_shiftRegister_reg_c_16/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.672%)  route 0.161ns (53.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.579    -0.550    i2s_transceiver_0/clk_out1
    SLICE_X59Y74         FDCE                                         r  i2s_transceiver_0/l_data_rx_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  i2s_transceiver_0/l_data_rx_reg[23]/Q
                         net (fo=1, routed)           0.161    -0.248    buffer_left/Q[23]
    SLICE_X64Y73         SRLC32E                                      r  buffer_left/shiftRegister_reg[17][23]_srl18_buffer_left_shiftRegister_reg_c_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.848    -0.320    buffer_left/clk_out1
    SLICE_X64Y73         SRLC32E                                      r  buffer_left/shiftRegister_reg[17][23]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
                         clock pessimism             -0.194    -0.514    
    SLICE_X64Y73         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.331    buffer_left/shiftRegister_reg[17][23]_srl18_buffer_left_shiftRegister_reg_c_16
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i2s_transceiver_0/r_data_rx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_right/shiftRegister_reg[17][0]_srl18_buffer_right_shiftRegister_reg_c_34/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.561    -0.568    i2s_transceiver_0/clk_out1
    SLICE_X53Y62         FDCE                                         r  i2s_transceiver_0/r_data_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  i2s_transceiver_0/r_data_rx_reg[0]/Q
                         net (fo=1, routed)           0.144    -0.283    buffer_right/Q[0]
    SLICE_X52Y62         SRLC32E                                      r  buffer_right/shiftRegister_reg[17][0]_srl18_buffer_right_shiftRegister_reg_c_34/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.830    -0.338    buffer_right/clk_out1
    SLICE_X52Y62         SRLC32E                                      r  buffer_right/shiftRegister_reg[17][0]_srl18_buffer_right_shiftRegister_reg_c_34/CLK
                         clock pessimism             -0.217    -0.555    
    SLICE_X52Y62         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.372    buffer_right/shiftRegister_reg[17][0]_srl18_buffer_right_shiftRegister_reg_c_34
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i2s_transceiver_0/r_data_rx_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_right/shiftRegister_reg[17][23]_srl18_buffer_right_shiftRegister_reg_c_34/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.554    -0.575    i2s_transceiver_0/clk_out1
    SLICE_X57Y73         FDCE                                         r  i2s_transceiver_0/r_data_rx_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDCE (Prop_fdce_C_Q)         0.128    -0.447 r  i2s_transceiver_0/r_data_rx_reg[23]/Q
                         net (fo=1, routed)           0.119    -0.328    buffer_right/Q[23]
    SLICE_X56Y73         SRLC32E                                      r  buffer_right/shiftRegister_reg[17][23]_srl18_buffer_right_shiftRegister_reg_c_34/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.819    -0.349    buffer_right/clk_out1
    SLICE_X56Y73         SRLC32E                                      r  buffer_right/shiftRegister_reg[17][23]_srl18_buffer_right_shiftRegister_reg_c_34/CLK
                         clock pessimism             -0.213    -0.562    
    SLICE_X56Y73         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129    -0.433    buffer_right/shiftRegister_reg[17][23]_srl18_buffer_right_shiftRegister_reg_c_34
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i2s_transceiver_0/l_data_rx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_left/shiftRegister_reg[17][0]_srl18_buffer_left_shiftRegister_reg_c_16/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.591    -0.538    i2s_transceiver_0/clk_out1
    SLICE_X65Y60         FDCE                                         r  i2s_transceiver_0/l_data_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  i2s_transceiver_0/l_data_rx_reg[0]/Q
                         net (fo=1, routed)           0.166    -0.231    buffer_left/Q[0]
    SLICE_X64Y61         SRLC32E                                      r  buffer_left/shiftRegister_reg[17][0]_srl18_buffer_left_shiftRegister_reg_c_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.861    -0.307    buffer_left/clk_out1
    SLICE_X64Y61         SRLC32E                                      r  buffer_left/shiftRegister_reg[17][0]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
                         clock pessimism             -0.215    -0.522    
    SLICE_X64Y61         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.339    buffer_left/shiftRegister_reg[17][0]_srl18_buffer_left_shiftRegister_reg_c_16
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i2s_transceiver_0/l_data_rx_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_left/shiftRegister_reg[17][10]_srl18_buffer_left_shiftRegister_reg_c_16/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.590    -0.539    i2s_transceiver_0/clk_out1
    SLICE_X65Y62         FDCE                                         r  i2s_transceiver_0/l_data_rx_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  i2s_transceiver_0/l_data_rx_reg[10]/Q
                         net (fo=1, routed)           0.110    -0.288    buffer_left/Q[10]
    SLICE_X64Y61         SRLC32E                                      r  buffer_left/shiftRegister_reg[17][10]_srl18_buffer_left_shiftRegister_reg_c_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.861    -0.307    buffer_left/clk_out1
    SLICE_X64Y61         SRLC32E                                      r  buffer_left/shiftRegister_reg[17][10]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
                         clock pessimism             -0.215    -0.522    
    SLICE_X64Y61         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.405    buffer_left/shiftRegister_reg[17][10]_srl18_buffer_left_shiftRegister_reg_c_16
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 i2s_transceiver_0/l_data_rx_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_left/shiftRegister_reg[17][11]_srl18_buffer_left_shiftRegister_reg_c_16/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.590    -0.539    i2s_transceiver_0/clk_out1
    SLICE_X65Y62         FDCE                                         r  i2s_transceiver_0/l_data_rx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  i2s_transceiver_0/l_data_rx_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.288    buffer_left/Q[11]
    SLICE_X64Y61         SRLC32E                                      r  buffer_left/shiftRegister_reg[17][11]_srl18_buffer_left_shiftRegister_reg_c_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.861    -0.307    buffer_left/clk_out1
    SLICE_X64Y61         SRLC32E                                      r  buffer_left/shiftRegister_reg[17][11]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
                         clock pessimism             -0.215    -0.522    
    SLICE_X64Y61         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.407    buffer_left/shiftRegister_reg[17][11]_srl18_buffer_left_shiftRegister_reg_c_16
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i2s_transceiver_0/r_data_rx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_right/shiftRegister_reg[17][9]_srl18_buffer_right_shiftRegister_reg_c_34/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.125%)  route 0.177ns (51.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.560    -0.569    i2s_transceiver_0/clk_out1
    SLICE_X56Y67         FDCE                                         r  i2s_transceiver_0/r_data_rx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  i2s_transceiver_0/r_data_rx_reg[9]/Q
                         net (fo=1, routed)           0.177    -0.228    buffer_right/Q[9]
    SLICE_X54Y67         SRLC32E                                      r  buffer_right/shiftRegister_reg[17][9]_srl18_buffer_right_shiftRegister_reg_c_34/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.826    -0.342    buffer_right/clk_out1
    SLICE_X54Y67         SRLC32E                                      r  buffer_right/shiftRegister_reg[17][9]_srl18_buffer_right_shiftRegister_reg_c_34/CLK
                         clock pessimism             -0.194    -0.536    
    SLICE_X54Y67         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.353    buffer_right/shiftRegister_reg[17][9]_srl18_buffer_right_shiftRegister_reg_c_34
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i2s_transceiver_0/l_data_rx_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            buffer_left/shiftRegister_reg[17][6]_srl18_buffer_left_shiftRegister_reg_c_16/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.564    -0.565    i2s_transceiver_0/clk_out1
    SLICE_X57Y61         FDCE                                         r  i2s_transceiver_0/l_data_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  i2s_transceiver_0/l_data_rx_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.314    buffer_left/Q[6]
    SLICE_X56Y61         SRLC32E                                      r  buffer_left/shiftRegister_reg[17][6]_srl18_buffer_left_shiftRegister_reg_c_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.832    -0.336    buffer_left/clk_out1
    SLICE_X56Y61         SRLC32E                                      r  buffer_left/shiftRegister_reg[17][6]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
                         clock pessimism             -0.216    -0.552    
    SLICE_X56Y61         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.443    buffer_left/shiftRegister_reg[17][6]_srl18_buffer_left_shiftRegister_reg_c_16
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 44.286 }
Period(ns):         88.571
Sources:            { i2s_clock/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         88.571      86.416     BUFGCTRL_X0Y0   i2s_clock/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         88.571      87.322     PLLE2_ADV_X1Y0  i2s_clock/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         88.571      87.571     SLICE_X64Y64    buffer_left/average_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         88.571      87.571     SLICE_X62Y68    buffer_left/average_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         88.571      87.571     SLICE_X62Y68    buffer_left/average_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         88.571      87.571     SLICE_X64Y69    buffer_left/average_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         88.571      87.571     SLICE_X64Y69    buffer_left/average_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         88.571      87.571     SLICE_X64Y69    buffer_left/average_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         88.571      87.571     SLICE_X62Y69    buffer_left/average_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         88.571      87.571     SLICE_X62Y69    buffer_left/average_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       88.571      71.429     PLLE2_ADV_X1Y0  i2s_clock/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y61    buffer_left/shiftRegister_reg[17][0]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y61    buffer_left/shiftRegister_reg[17][0]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y61    buffer_left/shiftRegister_reg[17][10]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y61    buffer_left/shiftRegister_reg[17][10]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y61    buffer_left/shiftRegister_reg[17][11]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y61    buffer_left/shiftRegister_reg[17][11]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y70    buffer_left/shiftRegister_reg[17][12]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y70    buffer_left/shiftRegister_reg[17][12]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y70    buffer_left/shiftRegister_reg[17][13]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y70    buffer_left/shiftRegister_reg[17][13]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y61    buffer_left/shiftRegister_reg[17][0]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y61    buffer_left/shiftRegister_reg[17][0]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y61    buffer_left/shiftRegister_reg[17][10]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y61    buffer_left/shiftRegister_reg[17][10]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y61    buffer_left/shiftRegister_reg[17][11]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y61    buffer_left/shiftRegister_reg[17][11]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y70    buffer_left/shiftRegister_reg[17][12]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y70    buffer_left/shiftRegister_reg[17][12]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y70    buffer_left/shiftRegister_reg[17][13]_srl18_buffer_left_shiftRegister_reg_c_16/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         44.286      43.306     SLICE_X64Y70    buffer_left/shiftRegister_reg[17][13]_srl18_buffer_left_shiftRegister_reg_c_16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i2s_clock/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   i2s_clock/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  i2s_clock/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  i2s_clock/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  i2s_clock/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  i2s_clock/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_clock/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            mclk[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.186ns  (logic 3.601ns (43.989%)  route 4.585ns (56.011%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     44.286    44.286 f  
    W5                                                0.000    44.286 f  clock (IN)
                         net (fo=0)                   0.000    44.286    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    45.744 f  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    46.997    i2s_clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    38.515 f  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    40.171    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.267 f  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         2.930    43.197    mclk_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505    46.702 f  mclk_OBUF[1]_inst/O
                         net (fo=0)                   0.000    46.702    mclk[1]
    J1                                                                f  mclk[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_clock/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            mclk[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.186ns  (logic 3.601ns (43.985%)  route 4.585ns (56.014%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     44.286    44.286 f  
    W5                                                0.000    44.286 f  clock (IN)
                         net (fo=0)                   0.000    44.286    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    45.744 f  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    46.997    i2s_clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    38.515 f  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    40.171    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.267 f  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         2.930    43.197    mclk_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         3.505    46.701 f  mclk_OBUF[0]_inst/O
                         net (fo=0)                   0.000    46.701    mclk[0]
    H1                                                                f  mclk[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_transceiver_0/sclk_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            sclk[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.922ns  (logic 4.027ns (58.173%)  route 2.895ns (41.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.541    -2.478    i2s_transceiver_0/clk_out1
    SLICE_X54Y76         FDCE                                         r  i2s_transceiver_0/sclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDCE (Prop_fdce_C_Q)         0.518    -1.960 r  i2s_transceiver_0/sclk_int_reg/Q
                         net (fo=8, routed)           2.895     0.935    sclk_OBUF[0]
    H2                   OBUF (Prop_obuf_I_O)         3.509     4.444 r  sclk_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.444    sclk[0]
    H2                                                                r  sclk[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_transceiver_0/sclk_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            sclk[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.775ns  (logic 4.026ns (59.428%)  route 2.749ns (40.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.541    -2.478    i2s_transceiver_0/clk_out1
    SLICE_X54Y76         FDCE                                         r  i2s_transceiver_0/sclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDCE (Prop_fdce_C_Q)         0.518    -1.960 r  i2s_transceiver_0/sclk_int_reg/Q
                         net (fo=8, routed)           2.749     0.789    sclk_OBUF[0]
    J2                   OBUF (Prop_obuf_I_O)         3.508     4.297 r  sclk_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.297    sclk[1]
    J2                                                                r  sclk[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_transceiver_0/sd_tx_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            sd_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.385ns  (logic 3.946ns (61.795%)  route 2.440ns (38.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.608    -2.411    i2s_transceiver_0/clk_out1
    SLICE_X62Y76         FDCE                                         r  i2s_transceiver_0/sd_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456    -1.955 r  i2s_transceiver_0/sd_tx_reg/Q
                         net (fo=1, routed)           2.440     0.485    sd_tx_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     3.975 r  sd_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.975    sd_tx
    G2                                                                r  sd_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_transceiver_0/ws_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            ws[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.244ns  (logic 3.963ns (63.464%)  route 2.281ns (36.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.608    -2.411    i2s_transceiver_0/clk_out1
    SLICE_X59Y77         FDCE                                         r  i2s_transceiver_0/ws_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDCE (Prop_fdce_C_Q)         0.456    -1.955 r  i2s_transceiver_0/ws_int_reg/Q
                         net (fo=8, routed)           2.281     0.326    ws_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         3.507     3.833 r  ws_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.833    ws[0]
    K2                                                                r  ws[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_transceiver_0/ws_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            ws[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.111ns  (logic 3.972ns (64.993%)  route 2.139ns (35.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.608    -2.411    i2s_transceiver_0/clk_out1
    SLICE_X59Y77         FDCE                                         r  i2s_transceiver_0/ws_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDCE (Prop_fdce_C_Q)         0.456    -1.955 r  i2s_transceiver_0/ws_int_reg/Q
                         net (fo=8, routed)           2.139     0.184    ws_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         3.516     3.700 r  ws_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.700    ws[1]
    L2                                                                r  ws[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_clock/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            mclk[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.232ns (49.643%)  route 1.249ns (50.357%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2s_clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.748    -0.380    mclk_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         1.206     0.825 r  mclk_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.825    mclk[0]
    H1                                                                r  mclk[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_clock/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            mclk[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.232ns (49.652%)  route 1.249ns (50.348%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2s_clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.748    -0.380    mclk_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.826 r  mclk_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.826    mclk[1]
    J1                                                                r  mclk[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_transceiver_0/ws_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            ws[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.358ns (70.789%)  route 0.560ns (29.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.582    -0.547    i2s_transceiver_0/clk_out1
    SLICE_X59Y77         FDCE                                         r  i2s_transceiver_0/ws_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  i2s_transceiver_0/ws_int_reg/Q
                         net (fo=8, routed)           0.560     0.154    ws_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         1.217     1.371 r  ws_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.371    ws[1]
    L2                                                                r  ws[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_transceiver_0/ws_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            ws[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.349ns (68.638%)  route 0.616ns (31.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.582    -0.547    i2s_transceiver_0/clk_out1
    SLICE_X59Y77         FDCE                                         r  i2s_transceiver_0/ws_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  i2s_transceiver_0/ws_int_reg/Q
                         net (fo=8, routed)           0.616     0.210    ws_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         1.208     1.418 r  ws_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.418    ws[0]
    K2                                                                r  ws[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_transceiver_0/sd_tx_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            sd_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.332ns (66.985%)  route 0.657ns (33.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.581    -0.548    i2s_transceiver_0/clk_out1
    SLICE_X62Y76         FDCE                                         r  i2s_transceiver_0/sd_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  i2s_transceiver_0/sd_tx_reg/Q
                         net (fo=1, routed)           0.657     0.249    sd_tx_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.191     1.441 r  sd_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.441    sd_tx
    G2                                                                r  sd_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_transceiver_0/sclk_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            sclk[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.373ns (61.090%)  route 0.875ns (38.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.552    -0.577    i2s_transceiver_0/clk_out1
    SLICE_X54Y76         FDCE                                         r  i2s_transceiver_0/sclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  i2s_transceiver_0/sclk_int_reg/Q
                         net (fo=8, routed)           0.875     0.461    sclk_OBUF[0]
    J2                   OBUF (Prop_obuf_I_O)         1.209     1.671 r  sclk_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.671    sclk[1]
    J2                                                                r  sclk[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_transceiver_0/sclk_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Destination:            sclk[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.374ns (59.624%)  route 0.930ns (40.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.552    -0.577    i2s_transceiver_0/clk_out1
    SLICE_X54Y76         FDCE                                         r  i2s_transceiver_0/sclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  i2s_transceiver_0/sclk_int_reg/Q
                         net (fo=8, routed)           0.930     0.517    sclk_OBUF[0]
    H2                   OBUF (Prop_obuf_I_O)         1.210     1.727 r  sclk_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.727    sclk[0]
    H2                                                                r  sclk[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_clock/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_clock/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clock (IN)
                         net (fo=0)                   0.000    10.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.895    i2s_clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     8.257 f  i2s_clock/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.803    i2s_clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.832 f  i2s_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     9.653    i2s_clock/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  i2s_clock/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_clock/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2s_clock/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    i2s_clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  i2s_clock/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    i2s_clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    i2s_clock/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  i2s_clock/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           499 Endpoints
Min Delay           499 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_transceiver_0/l_data_rx_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.824ns  (logic 1.603ns (12.499%)  route 11.221ns (87.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           4.444     5.896    i2s_transceiver_0/reset_n_IBUF
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.150     6.046 f  i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=409, routed)         6.778    12.824    i2s_transceiver_0/reset_n
    SLICE_X58Y61         FDCE                                         f  i2s_transceiver_0/l_data_rx_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.505    -2.009    i2s_transceiver_0/clk_out1
    SLICE_X58Y61         FDCE                                         r  i2s_transceiver_0/l_data_rx_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_transceiver_0/l_data_rx_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.824ns  (logic 1.603ns (12.499%)  route 11.221ns (87.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           4.444     5.896    i2s_transceiver_0/reset_n_IBUF
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.150     6.046 f  i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=409, routed)         6.778    12.824    i2s_transceiver_0/reset_n
    SLICE_X58Y61         FDCE                                         f  i2s_transceiver_0/l_data_rx_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.505    -2.009    i2s_transceiver_0/clk_out1
    SLICE_X58Y61         FDCE                                         r  i2s_transceiver_0/l_data_rx_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_transceiver_0/l_data_rx_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.686ns  (logic 1.603ns (12.635%)  route 11.083ns (87.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           4.444     5.896    i2s_transceiver_0/reset_n_IBUF
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.150     6.046 f  i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=409, routed)         6.639    12.686    i2s_transceiver_0/reset_n
    SLICE_X58Y60         FDCE                                         f  i2s_transceiver_0/l_data_rx_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.506    -2.008    i2s_transceiver_0/clk_out1
    SLICE_X58Y60         FDCE                                         r  i2s_transceiver_0/l_data_rx_int_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_transceiver_0/l_data_rx_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.686ns  (logic 1.603ns (12.635%)  route 11.083ns (87.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           4.444     5.896    i2s_transceiver_0/reset_n_IBUF
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.150     6.046 f  i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=409, routed)         6.639    12.686    i2s_transceiver_0/reset_n
    SLICE_X58Y60         FDCE                                         f  i2s_transceiver_0/l_data_rx_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.506    -2.008    i2s_transceiver_0/clk_out1
    SLICE_X58Y60         FDCE                                         r  i2s_transceiver_0/l_data_rx_int_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_transceiver_0/l_data_rx_int_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.686ns  (logic 1.603ns (12.635%)  route 11.083ns (87.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           4.444     5.896    i2s_transceiver_0/reset_n_IBUF
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.150     6.046 f  i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=409, routed)         6.639    12.686    i2s_transceiver_0/reset_n
    SLICE_X58Y60         FDCE                                         f  i2s_transceiver_0/l_data_rx_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.506    -2.008    i2s_transceiver_0/clk_out1
    SLICE_X58Y60         FDCE                                         r  i2s_transceiver_0/l_data_rx_int_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_transceiver_0/l_data_rx_int_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.686ns  (logic 1.603ns (12.635%)  route 11.083ns (87.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           4.444     5.896    i2s_transceiver_0/reset_n_IBUF
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.150     6.046 f  i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=409, routed)         6.639    12.686    i2s_transceiver_0/reset_n
    SLICE_X58Y60         FDCE                                         f  i2s_transceiver_0/l_data_rx_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.506    -2.008    i2s_transceiver_0/clk_out1
    SLICE_X58Y60         FDCE                                         r  i2s_transceiver_0/l_data_rx_int_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_transceiver_0/l_data_rx_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.629ns  (logic 1.603ns (12.691%)  route 11.026ns (87.309%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           4.444     5.896    i2s_transceiver_0/reset_n_IBUF
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.150     6.046 f  i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=409, routed)         6.583    12.629    i2s_transceiver_0/reset_n
    SLICE_X60Y60         FDCE                                         f  i2s_transceiver_0/l_data_rx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.506    -2.008    i2s_transceiver_0/clk_out1
    SLICE_X60Y60         FDCE                                         r  i2s_transceiver_0/l_data_rx_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_transceiver_0/l_data_rx_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.450ns  (logic 1.603ns (12.875%)  route 10.847ns (87.125%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           4.444     5.896    i2s_transceiver_0/reset_n_IBUF
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.150     6.046 f  i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=409, routed)         6.403    12.450    i2s_transceiver_0/reset_n
    SLICE_X57Y61         FDCE                                         f  i2s_transceiver_0/l_data_rx_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.440    -2.074    i2s_transceiver_0/clk_out1
    SLICE_X57Y61         FDCE                                         r  i2s_transceiver_0/l_data_rx_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_transceiver_0/r_data_rx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.388ns  (logic 1.603ns (12.939%)  route 10.785ns (87.061%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           4.444     5.896    i2s_transceiver_0/reset_n_IBUF
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.150     6.046 f  i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=409, routed)         6.341    12.388    i2s_transceiver_0/reset_n
    SLICE_X53Y62         FDCE                                         f  i2s_transceiver_0/r_data_rx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.438    -2.076    i2s_transceiver_0/clk_out1
    SLICE_X53Y62         FDCE                                         r  i2s_transceiver_0/r_data_rx_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_transceiver_0/r_data_rx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.388ns  (logic 1.603ns (12.939%)  route 10.785ns (87.061%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           4.444     5.896    i2s_transceiver_0/reset_n_IBUF
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.150     6.046 f  i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=409, routed)         6.341    12.388    i2s_transceiver_0/reset_n
    SLICE_X53Y62         FDCE                                         f  i2s_transceiver_0/r_data_rx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         1.438    -2.076    i2s_transceiver_0/clk_out1
    SLICE_X53Y62         FDCE                                         r  i2s_transceiver_0/r_data_rx_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd_rx
                            (input port)
  Destination:            i2s_transceiver_0/l_data_rx_int_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.220ns (20.490%)  route 0.855ns (79.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  sd_rx (IN)
                         net (fo=0)                   0.000     0.000    sd_rx
    G3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sd_rx_IBUF_inst/O
                         net (fo=2, routed)           0.855     1.076    i2s_transceiver_0/D[0]
    SLICE_X64Y62         FDCE                                         r  i2s_transceiver_0/l_data_rx_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.859    -0.309    i2s_transceiver_0/clk_out1
    SLICE_X64Y62         FDCE                                         r  i2s_transceiver_0/l_data_rx_int_reg[0]/C

Slack:                    inf
  Source:                 sd_rx
                            (input port)
  Destination:            i2s_transceiver_0/r_data_rx_int_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.365ns  (logic 0.220ns (16.143%)  route 1.145ns (83.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  sd_rx (IN)
                         net (fo=0)                   0.000     0.000    sd_rx
    G3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sd_rx_IBUF_inst/O
                         net (fo=2, routed)           1.145     1.365    i2s_transceiver_0/D[0]
    SLICE_X53Y63         FDCE                                         r  i2s_transceiver_0/r_data_rx_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.829    -0.339    i2s_transceiver_0/clk_out1
    SLICE_X53Y63         FDCE                                         r  i2s_transceiver_0/r_data_rx_int_reg[0]/C

Slack:                    inf
  Source:                 filter_on_n
                            (input port)
  Destination:            i2s_transceiver_0/r_data_tx_int_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.999ns  (logic 0.274ns (13.721%)  route 1.725ns (86.279%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  filter_on_n (IN)
                         net (fo=0)                   0.000     0.000    filter_on_n
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  filter_on_n_IBUF_inst/O
                         net (fo=48, routed)          1.725     1.954    i2s_transceiver_0/filter_on_n_IBUF
    SLICE_X54Y66         LUT5 (Prop_lut5_I3_O)        0.045     1.999 r  i2s_transceiver_0/r_data_tx_int[5]_i_1/O
                         net (fo=1, routed)           0.000     1.999    i2s_transceiver_0/r_data_tx_int[5]_i_1_n_0
    SLICE_X54Y66         FDCE                                         r  i2s_transceiver_0/r_data_tx_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.827    -0.341    i2s_transceiver_0/clk_out1
    SLICE_X54Y66         FDCE                                         r  i2s_transceiver_0/r_data_tx_int_reg[5]/C

Slack:                    inf
  Source:                 filter_on_n
                            (input port)
  Destination:            i2s_transceiver_0/r_data_tx_int_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.003ns  (logic 0.274ns (13.694%)  route 1.729ns (86.306%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  filter_on_n (IN)
                         net (fo=0)                   0.000     0.000    filter_on_n
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  filter_on_n_IBUF_inst/O
                         net (fo=48, routed)          1.729     1.958    i2s_transceiver_0/filter_on_n_IBUF
    SLICE_X54Y66         LUT5 (Prop_lut5_I3_O)        0.045     2.003 r  i2s_transceiver_0/r_data_tx_int[2]_i_1/O
                         net (fo=1, routed)           0.000     2.003    i2s_transceiver_0/r_data_tx_int[2]_i_1_n_0
    SLICE_X54Y66         FDCE                                         r  i2s_transceiver_0/r_data_tx_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.827    -0.341    i2s_transceiver_0/clk_out1
    SLICE_X54Y66         FDCE                                         r  i2s_transceiver_0/r_data_tx_int_reg[2]/C

Slack:                    inf
  Source:                 filter_on_n
                            (input port)
  Destination:            i2s_transceiver_0/r_data_tx_int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.085ns  (logic 0.274ns (13.156%)  route 1.811ns (86.844%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  filter_on_n (IN)
                         net (fo=0)                   0.000     0.000    filter_on_n
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  filter_on_n_IBUF_inst/O
                         net (fo=48, routed)          1.811     2.040    i2s_transceiver_0/filter_on_n_IBUF
    SLICE_X54Y66         LUT5 (Prop_lut5_I3_O)        0.045     2.085 r  i2s_transceiver_0/r_data_tx_int[4]_i_1/O
                         net (fo=1, routed)           0.000     2.085    i2s_transceiver_0/r_data_tx_int[4]_i_1_n_0
    SLICE_X54Y66         FDCE                                         r  i2s_transceiver_0/r_data_tx_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.827    -0.341    i2s_transceiver_0/clk_out1
    SLICE_X54Y66         FDCE                                         r  i2s_transceiver_0/r_data_tx_int_reg[4]/C

Slack:                    inf
  Source:                 filter_on_n
                            (input port)
  Destination:            i2s_transceiver_0/r_data_tx_int_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.167ns  (logic 0.274ns (12.658%)  route 1.893ns (87.342%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  filter_on_n (IN)
                         net (fo=0)                   0.000     0.000    filter_on_n
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  filter_on_n_IBUF_inst/O
                         net (fo=48, routed)          1.893     2.122    buffer_right/filter_on_n_IBUF
    SLICE_X55Y66         LUT4 (Prop_lut4_I1_O)        0.045     2.167 r  buffer_right/r_data_tx_int[0]_i_1/O
                         net (fo=1, routed)           0.000     2.167    i2s_transceiver_0/r_data_tx_int_reg[0]_0[0]
    SLICE_X55Y66         FDCE                                         r  i2s_transceiver_0/r_data_tx_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.827    -0.341    i2s_transceiver_0/clk_out1
    SLICE_X55Y66         FDCE                                         r  i2s_transceiver_0/r_data_tx_int_reg[0]/C

Slack:                    inf
  Source:                 filter_on_n
                            (input port)
  Destination:            i2s_transceiver_0/r_data_tx_int_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.170ns  (logic 0.274ns (12.645%)  route 1.895ns (87.355%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  filter_on_n (IN)
                         net (fo=0)                   0.000     0.000    filter_on_n
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  filter_on_n_IBUF_inst/O
                         net (fo=48, routed)          1.895     2.125    i2s_transceiver_0/filter_on_n_IBUF
    SLICE_X57Y68         LUT5 (Prop_lut5_I3_O)        0.045     2.170 r  i2s_transceiver_0/r_data_tx_int[7]_i_1/O
                         net (fo=1, routed)           0.000     2.170    i2s_transceiver_0/r_data_tx_int[7]_i_1_n_0
    SLICE_X57Y68         FDCE                                         r  i2s_transceiver_0/r_data_tx_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.825    -0.343    i2s_transceiver_0/clk_out1
    SLICE_X57Y68         FDCE                                         r  i2s_transceiver_0/r_data_tx_int_reg[7]/C

Slack:                    inf
  Source:                 filter_on_n
                            (input port)
  Destination:            i2s_transceiver_0/r_data_tx_int_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.171ns  (logic 0.274ns (12.639%)  route 1.896ns (87.361%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  filter_on_n (IN)
                         net (fo=0)                   0.000     0.000    filter_on_n
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  filter_on_n_IBUF_inst/O
                         net (fo=48, routed)          1.896     2.126    i2s_transceiver_0/filter_on_n_IBUF
    SLICE_X57Y68         LUT5 (Prop_lut5_I3_O)        0.045     2.171 r  i2s_transceiver_0/r_data_tx_int[8]_i_1/O
                         net (fo=1, routed)           0.000     2.171    i2s_transceiver_0/r_data_tx_int[8]_i_1_n_0
    SLICE_X57Y68         FDCE                                         r  i2s_transceiver_0/r_data_tx_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.825    -0.343    i2s_transceiver_0/clk_out1
    SLICE_X57Y68         FDCE                                         r  i2s_transceiver_0/r_data_tx_int_reg[8]/C

Slack:                    inf
  Source:                 filter_on_n
                            (input port)
  Destination:            i2s_transceiver_0/r_data_tx_int_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.250ns  (logic 0.274ns (12.195%)  route 1.975ns (87.805%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  filter_on_n (IN)
                         net (fo=0)                   0.000     0.000    filter_on_n
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  filter_on_n_IBUF_inst/O
                         net (fo=48, routed)          1.975     2.205    i2s_transceiver_0/filter_on_n_IBUF
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.045     2.250 r  i2s_transceiver_0/r_data_tx_int[1]_i_1/O
                         net (fo=1, routed)           0.000     2.250    i2s_transceiver_0/r_data_tx_int[1]_i_1_n_0
    SLICE_X55Y66         FDCE                                         r  i2s_transceiver_0/r_data_tx_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.827    -0.341    i2s_transceiver_0/clk_out1
    SLICE_X55Y66         FDCE                                         r  i2s_transceiver_0/r_data_tx_int_reg[1]/C

Slack:                    inf
  Source:                 filter_on_n
                            (input port)
  Destination:            i2s_transceiver_0/r_data_tx_int_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@44.286ns period=88.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.250ns  (logic 0.274ns (12.195%)  route 1.975ns (87.805%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  filter_on_n (IN)
                         net (fo=0)                   0.000     0.000    filter_on_n
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  filter_on_n_IBUF_inst/O
                         net (fo=48, routed)          1.975     2.205    i2s_transceiver_0/filter_on_n_IBUF
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.045     2.250 r  i2s_transceiver_0/r_data_tx_int[6]_i_1/O
                         net (fo=1, routed)           0.000     2.250    i2s_transceiver_0/r_data_tx_int[6]_i_1_n_0
    SLICE_X55Y66         FDCE                                         r  i2s_transceiver_0/r_data_tx_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    i2s_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2s_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i2s_clock/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_clock/inst/clkout1_buf/O
                         net (fo=547, routed)         0.827    -0.341    i2s_transceiver_0/clk_out1
    SLICE_X55Y66         FDCE                                         r  i2s_transceiver_0/r_data_tx_int_reg[6]/C





