{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 12:48:19 2017 " "Info: Processing started: Thu Mar 30 12:48:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~latch " "Warning: Node \"VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~latch\" is a latch" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~latch " "Warning: Node \"VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~latch\" is a latch" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[2\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[2\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[1\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[1\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[5\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[5\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[6\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[6\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[4\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[4\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[3\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[3\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[0\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[0\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[7\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[7\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[1\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[1\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[7\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[7\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[6\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[6\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[4\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[4\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[5\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[5\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[2\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[2\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[3\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[3\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[15\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[15\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[8\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[8\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[9\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[9\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 864 -32 136 880 "SW\[15..0\]" "" } { 296 128 296 312 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 832 192 288 848 "SW\[15..0\]" "" } { 288 296 351 304 "SW\[17..16\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_DACLR " "Info: Assuming node \"AUD_DACLR\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_BCLK " "Info: Assuming node \"AUD_BCLK\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "95 " "Warning: Found 95 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst70 " "Info: Detected gated clock \"inst70\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst71 " "Info: Detected gated clock \"inst71\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 928 768 832 976 "inst71" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst68 " "Info: Detected gated clock \"inst68\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 1352 760 824 1400 "inst68" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst73 " "Info: Detected gated clock \"inst73\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 1048 776 840 1096 "inst73" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst74 " "Info: Detected gated clock \"inst74\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 1176 776 840 1224 "inst74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "oneshot_i2c:inst18\|i2c_master:inst\|data_clk " "Info: Detected ripple clock \"oneshot_i2c:inst18\|i2c_master:inst\|data_clk\" as buffer" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/i2c_master.vhd" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "oneshot_i2c:inst18\|i2c_master:inst\|data_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DAC_BEEP:inst35\|step\[0\]~19 " "Info: Detected gated clock \"DAC_BEEP:inst35\|step\[0\]~19\" as buffer" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DAC_BEEP:inst35\|step\[0\]~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DAC_BEEP:inst35\|step\[0\]~20 " "Info: Detected gated clock \"DAC_BEEP:inst35\|step\[0\]~20\" as buffer" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DAC_BEEP:inst35\|step\[0\]~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst13 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst13\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 24 304 368 72 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst5 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst5\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/UART_INTERFACE.bdf" { { -24 424 488 24 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt\" as buffer" {  } { { "UART_LIMITER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/UART_LIMITER.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst70~0 " "Info: Detected gated clock \"inst70~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst70~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH~0 " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH~0\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH~1 " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH~1\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|inst1 " "Info: Detected ripple clock \"IR_RCVR:inst44\|inst1\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IR_RCVR.bdf" { { -72 224 288 8 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|inst5 " "Info: Detected ripple clock \"IR_RCVR:inst44\|inst5\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IR_RCVR.bdf" { { -72 344 408 8 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst51\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst51\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst12 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst12\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { -40 304 368 8 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VEL_CONTROL:inst52\|I_WARN_INT " "Info: Detected ripple clock \"VEL_CONTROL:inst52\|I_WARN_INT\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|I_WARN_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VEL_CONTROL:inst51\|I_WARN_INT " "Info: Detected ripple clock \"VEL_CONTROL:inst51\|I_WARN_INT\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|I_WARN_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst20 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst20\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/UART_INTERFACE.bdf" { { 144 784 848 192 "inst20" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SONAR:inst54\|SONAR_INT " "Info: Detected ripple clock \"SONAR:inst54\|SONAR_INT\" as buffer" {  } { { "SONAR.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SONAR.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|SONAR_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst7 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst7\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IR_RCVR.bdf" { { -64 456 520 -16 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst17~0 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst17~0\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IR_RCVR.bdf" { { 592 728 792 704 "inst17" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_7ij.tdf" 72 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 2224 1280 1344 2272 "inst15" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTIMER:inst21\|INT " "Info: Detected ripple clock \"CTIMER:inst21\|INT\" as buffer" {  } { { "CTIMER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/CTIMER.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CTIMER:inst21\|INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst17 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst17\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IR_RCVR.bdf" { { 592 728 792 704 "inst17" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb\" as buffer" {  } { { "uart.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/uart.vhd" 320 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst6 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst6\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 88 304 368 136 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk " "Info: Detected ripple clock \"I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk\" as buffer" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/i2c_master.vhd" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb\" as buffer" {  } { { "db/dcfifo_31m1.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/dcfifo_31m1.tdf" 76 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb\" as buffer" {  } { { "db/dcfifo_31m1.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/dcfifo_31m1.tdf" 72 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -336 424 488 -256 "inst23" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -336 424 488 -256 "inst23" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_12500KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_12500KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_12500KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal27~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal27~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 89 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal27~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_32Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_32Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_32Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_400KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_400KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_400KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal24 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal24\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 86 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_100Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_100Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst3~0 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst3~0\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst6 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst6\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/UART_INTERFACE.bdf" { { 24 424 488 72 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst76 " "Info: Detected gated clock \"inst76\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 936 128 192 984 "inst76" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 616 88 152 664 "inst48" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst45 " "Info: Detected gated clock \"inst45\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 696 88 152 744 "inst45" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal19~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal19~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 80 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal13~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal13~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal18~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal18~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal18~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal18~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal12~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal12~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst3 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst3\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal17~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal17~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 78 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77 " "Info: Detected gated clock \"inst77\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77~0 " "Info: Detected gated clock \"inst77~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst77~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal21~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal21~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[7\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[7\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SCOMP.vhd" 146 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_IN " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_IN\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SCOMP.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_IN" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_OUT2 " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_OUT2\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SCOMP.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_OUT2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[2\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[2\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SCOMP.vhd" 146 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[3\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[3\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SCOMP.vhd" 146 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal24~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal24~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 86 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[5\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[5\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SCOMP.vhd" 146 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[6\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[6\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SCOMP.vhd" 146 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[1\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[1\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SCOMP.vhd" 146 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[0\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[0\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SCOMP.vhd" 146 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal11~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal11~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[4\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[4\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SCOMP.vhd" 146 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~2 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~2\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IO_WRITE_INT " "Info: Detected ripple clock \"SCOMP:inst8\|IO_WRITE_INT\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SCOMP.vhd" 70 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IO_WRITE_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|LATCH " "Info: Detected gated clock \"SONAR:inst54\|LATCH\" as buffer" {  } { { "SONAR.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SONAR.vhd" 56 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_170KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_170KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_170KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 memory UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4 register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[4\] 63.7 ns " "Info: Slack time is 63.7 ns for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source memory \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "235.07 MHz " "Info: Fmax is restricted to 235.07 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "67.641 ns + Largest memory register " "Info: + Largest memory to register requirement is 67.641 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "67.901 ns + " "Info: + Setup relationship between source and destination is 67.901 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 67.901 ns " "Info: + Latch edge is 67.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.087 ns + Largest " "Info: + Largest clock skew is -0.087 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.640 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.640 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[4\] 3 REG LCFF_X25_Y20_N15 1 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X25_Y20_N15; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.34 % ) " "Info: Total cell delay = 0.537 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 79.66 % ) " "Info: Total interconnect delay = 2.103 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.727 ns - Longest memory " "Info: - Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source memory is 2.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.689 ns) 2.727 ns UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4 3 MEM M4K_X26_Y20 8 " "Info: 3: + IC(0.963 ns) + CELL(0.689 ns) = 2.727 ns; Loc. = M4K_X26_Y20; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_9hu.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/altsyncram_9hu.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.689 ns ( 25.27 % ) " "Info: Total cell delay = 0.689 ns ( 25.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.038 ns ( 74.73 % ) " "Info: Total interconnect delay = 2.038 ns ( 74.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_9hu.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/altsyncram_9hu.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "uart.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.941 ns - Longest memory register " "Info: - Longest memory to register delay is 3.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4 1 MEM M4K_X26_Y20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y20; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_9hu.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/altsyncram_9hu.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|q_b\[4\] 2 MEM M4K_X26_Y20 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y20; Fanout = 1; MEM Node = 'UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|q_b\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[4] } "NODE_NAME" } } { "db/altsyncram_9hu.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/altsyncram_9hu.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.438 ns) 3.857 ns UART_INTERFACE:inst1\|UART:inst2\|Selector2~0 3 COMB LCCOMB_X25_Y20_N14 1 " "Info: 3: + IC(0.428 ns) + CELL(0.438 ns) = 3.857 ns; Loc. = LCCOMB_X25_Y20_N14; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|Selector2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[4] UART_INTERFACE:inst1|UART:inst2|Selector2~0 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/uart.vhd" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.941 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[4\] 4 REG LCFF_X25_Y20_N15 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.941 ns; Loc. = LCFF_X25_Y20_N15; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|UART:inst2|Selector2~0 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.513 ns ( 89.14 % ) " "Info: Total cell delay = 3.513 ns ( 89.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.428 ns ( 10.86 % ) " "Info: Total interconnect delay = 0.428 ns ( 10.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[4] UART_INTERFACE:inst1|UART:inst2|Selector2~0 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.941 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[4] {} UART_INTERFACE:inst1|UART:inst2|Selector2~0 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4] {} } { 0.000ns 0.000ns 0.428ns 0.000ns } { 0.000ns 2.991ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} } { 0.000ns 1.075ns 0.963ns } { 0.000ns 0.000ns 0.689ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[4] UART_INTERFACE:inst1|UART:inst2|Selector2~0 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.941 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[4] {} UART_INTERFACE:inst1|UART:inst2|Selector2~0 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4] {} } { 0.000ns 0.000ns 0.428ns 0.000ns } { 0.000ns 2.991ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll1:inst11\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll1:inst11\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register TIMER:inst20\|COUNT\[9\] register DAC_BEEP:inst35\|timer\[9\]~latch 11.404 ns " "Info: Slack time is 11.404 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"TIMER:inst20\|COUNT\[9\]\" and destination register \"DAC_BEEP:inst35\|timer\[9\]~latch\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "18.845 ns + Largest register register " "Info: + Largest register to register requirement is 18.845 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 40.000 ns inverted 50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.230 ns + Largest " "Info: + Largest clock skew is -0.230 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.667 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.667 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 580 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 580; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.787 ns) 0.529 ns SCOMP:inst8\|IR\[1\] 3 REG LCFF_X35_Y15_N29 65 " "Info: 3: + IC(1.009 ns) + CELL(0.787 ns) = 0.529 ns; Loc. = LCFF_X35_Y15_N29; Fanout = 65; REG Node = 'SCOMP:inst8\|IR\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[1] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SCOMP.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.852 ns DAC_BEEP:inst35\|step\[0\]~20 4 COMB LCCOMB_X35_Y15_N28 43 " "Info: 4: + IC(0.000 ns) + CELL(0.323 ns) = 0.852 ns; Loc. = LCCOMB_X35_Y15_N28; Fanout = 43; COMB Node = 'DAC_BEEP:inst35\|step\[0\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { SCOMP:inst8|IR[1] DAC_BEEP:inst35|step[0]~20 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.275 ns) 2.667 ns DAC_BEEP:inst35\|timer\[9\]~latch 5 REG LCCOMB_X34_Y19_N26 2 " "Info: 5: + IC(1.540 ns) + CELL(0.275 ns) = 2.667 ns; Loc. = LCCOMB_X34_Y19_N26; Fanout = 2; REG Node = 'DAC_BEEP:inst35\|timer\[9\]~latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { DAC_BEEP:inst35|step[0]~20 DAC_BEEP:inst35|timer[9]~latch } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 27.56 % ) " "Info: Total cell delay = 1.385 ns ( 27.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.640 ns ( 72.44 % ) " "Info: Total interconnect delay = 3.640 ns ( 72.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[1] DAC_BEEP:inst35|step[0]~20 DAC_BEEP:inst35|timer[9]~latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[1] {} DAC_BEEP:inst35|step[0]~20 {} DAC_BEEP:inst35|timer[9]~latch {} } { 0.000ns 1.091ns 1.009ns 0.000ns 1.540ns } { 0.000ns 0.000ns 0.787ns 0.323ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 2.897 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 2.897 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.787 ns) 0.562 ns ACC_CLK_GEN:inst60\|clock_10Hz 3 REG LCFF_X31_Y33_N17 2 " "Info: 3: + IC(1.042 ns) + CELL(0.787 ns) = 0.562 ns; Loc. = LCFF_X31_Y33_N17; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_10Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.000 ns) 1.355 ns ACC_CLK_GEN:inst60\|clock_10Hz~clkctrl 4 COMB CLKCTRL_G9 124 " "Info: 4: + IC(0.793 ns) + CELL(0.000 ns) = 1.355 ns; Loc. = CLKCTRL_G9; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60\|clock_10Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.897 ns TIMER:inst20\|COUNT\[9\] 5 REG LCFF_X30_Y11_N19 3 " "Info: 5: + IC(1.005 ns) + CELL(0.537 ns) = 2.897 ns; Loc. = LCFF_X30_Y11_N19; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[9] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.20 % ) " "Info: Total cell delay = 1.324 ns ( 25.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.931 ns ( 74.80 % ) " "Info: Total interconnect delay = 3.931 ns ( 74.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.897 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[9] {} } { 0.000ns 1.091ns 1.042ns 0.793ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[1] DAC_BEEP:inst35|step[0]~20 DAC_BEEP:inst35|timer[9]~latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[1] {} DAC_BEEP:inst35|step[0]~20 {} DAC_BEEP:inst35|timer[9]~latch {} } { 0.000ns 1.091ns 1.009ns 0.000ns 1.540ns } { 0.000ns 0.000ns 0.787ns 0.323ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.897 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[9] {} } { 0.000ns 1.091ns 1.042ns 0.793ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "TIMER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/TIMER.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.675 ns - " "Info: - Micro setup delay of destination is 0.675 ns" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[1] DAC_BEEP:inst35|step[0]~20 DAC_BEEP:inst35|timer[9]~latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[1] {} DAC_BEEP:inst35|step[0]~20 {} DAC_BEEP:inst35|timer[9]~latch {} } { 0.000ns 1.091ns 1.009ns 0.000ns 1.540ns } { 0.000ns 0.000ns 0.787ns 0.323ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.897 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[9] {} } { 0.000ns 1.091ns 1.042ns 0.793ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.441 ns - Longest register register " "Info: - Longest register to register delay is 7.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TIMER:inst20\|COUNT\[9\] 1 REG LCFF_X30_Y11_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y11_N19; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TIMER:inst20|COUNT[9] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.438 ns) 1.464 ns I2C_INTERFACE:inst16\|inst1\[9\]~3 2 COMB LCCOMB_X31_Y12_N20 1 " "Info: 2: + IC(1.026 ns) + CELL(0.438 ns) = 1.464 ns; Loc. = LCCOMB_X31_Y12_N20; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[9\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { TIMER:inst20|COUNT[9] I2C_INTERFACE:inst16|inst1[9]~3 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.438 ns) 2.352 ns I2C_INTERFACE:inst16\|inst1\[9\]~4 3 COMB LCCOMB_X32_Y12_N20 1 " "Info: 3: + IC(0.450 ns) + CELL(0.438 ns) = 2.352 ns; Loc. = LCCOMB_X32_Y12_N20; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[9\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { I2C_INTERFACE:inst16|inst1[9]~3 I2C_INTERFACE:inst16|inst1[9]~4 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.275 ns) 3.321 ns I2C_INTERFACE:inst16\|inst1\[9\]~16 4 COMB LCCOMB_X36_Y12_N30 15 " "Info: 4: + IC(0.694 ns) + CELL(0.275 ns) = 3.321 ns; Loc. = LCCOMB_X36_Y12_N30; Fanout = 15; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[9\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { I2C_INTERFACE:inst16|inst1[9]~4 I2C_INTERFACE:inst16|inst1[9]~16 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.654 ns) + CELL(0.393 ns) 5.368 ns DAC_BEEP:inst35\|Add1~3 5 COMB LCCOMB_X33_Y18_N8 2 " "Info: 5: + IC(1.654 ns) + CELL(0.393 ns) = 5.368 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'DAC_BEEP:inst35\|Add1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { I2C_INTERFACE:inst16|inst1[9]~16 DAC_BEEP:inst35|Add1~3 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.439 ns DAC_BEEP:inst35\|Add1~5 6 COMB LCCOMB_X33_Y18_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.439 ns; Loc. = LCCOMB_X33_Y18_N10; Fanout = 2; COMB Node = 'DAC_BEEP:inst35\|Add1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DAC_BEEP:inst35|Add1~3 DAC_BEEP:inst35|Add1~5 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.510 ns DAC_BEEP:inst35\|Add1~7 7 COMB LCCOMB_X33_Y18_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.510 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 2; COMB Node = 'DAC_BEEP:inst35\|Add1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DAC_BEEP:inst35|Add1~5 DAC_BEEP:inst35|Add1~7 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.669 ns DAC_BEEP:inst35\|Add1~9 8 COMB LCCOMB_X33_Y18_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 5.669 ns; Loc. = LCCOMB_X33_Y18_N14; Fanout = 2; COMB Node = 'DAC_BEEP:inst35\|Add1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { DAC_BEEP:inst35|Add1~7 DAC_BEEP:inst35|Add1~9 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.740 ns DAC_BEEP:inst35\|Add1~11 9 COMB LCCOMB_X33_Y18_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.740 ns; Loc. = LCCOMB_X33_Y18_N16; Fanout = 2; COMB Node = 'DAC_BEEP:inst35\|Add1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DAC_BEEP:inst35|Add1~9 DAC_BEEP:inst35|Add1~11 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.811 ns DAC_BEEP:inst35\|Add1~13 10 COMB LCCOMB_X33_Y18_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.811 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 2; COMB Node = 'DAC_BEEP:inst35\|Add1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DAC_BEEP:inst35|Add1~11 DAC_BEEP:inst35|Add1~13 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.221 ns DAC_BEEP:inst35\|Add1~14 11 COMB LCCOMB_X33_Y18_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 6.221 ns; Loc. = LCCOMB_X33_Y18_N20; Fanout = 2; COMB Node = 'DAC_BEEP:inst35\|Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DAC_BEEP:inst35|Add1~13 DAC_BEEP:inst35|Add1~14 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.438 ns) 7.441 ns DAC_BEEP:inst35\|timer\[9\]~latch 12 REG LCCOMB_X34_Y19_N26 2 " "Info: 12: + IC(0.782 ns) + CELL(0.438 ns) = 7.441 ns; Loc. = LCCOMB_X34_Y19_N26; Fanout = 2; REG Node = 'DAC_BEEP:inst35\|timer\[9\]~latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { DAC_BEEP:inst35|Add1~14 DAC_BEEP:inst35|timer[9]~latch } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.835 ns ( 38.10 % ) " "Info: Total cell delay = 2.835 ns ( 38.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.606 ns ( 61.90 % ) " "Info: Total interconnect delay = 4.606 ns ( 61.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.441 ns" { TIMER:inst20|COUNT[9] I2C_INTERFACE:inst16|inst1[9]~3 I2C_INTERFACE:inst16|inst1[9]~4 I2C_INTERFACE:inst16|inst1[9]~16 DAC_BEEP:inst35|Add1~3 DAC_BEEP:inst35|Add1~5 DAC_BEEP:inst35|Add1~7 DAC_BEEP:inst35|Add1~9 DAC_BEEP:inst35|Add1~11 DAC_BEEP:inst35|Add1~13 DAC_BEEP:inst35|Add1~14 DAC_BEEP:inst35|timer[9]~latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.441 ns" { TIMER:inst20|COUNT[9] {} I2C_INTERFACE:inst16|inst1[9]~3 {} I2C_INTERFACE:inst16|inst1[9]~4 {} I2C_INTERFACE:inst16|inst1[9]~16 {} DAC_BEEP:inst35|Add1~3 {} DAC_BEEP:inst35|Add1~5 {} DAC_BEEP:inst35|Add1~7 {} DAC_BEEP:inst35|Add1~9 {} DAC_BEEP:inst35|Add1~11 {} DAC_BEEP:inst35|Add1~13 {} DAC_BEEP:inst35|Add1~14 {} DAC_BEEP:inst35|timer[9]~latch {} } { 0.000ns 1.026ns 0.450ns 0.694ns 1.654ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.782ns } { 0.000ns 0.438ns 0.438ns 0.275ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[1] DAC_BEEP:inst35|step[0]~20 DAC_BEEP:inst35|timer[9]~latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[1] {} DAC_BEEP:inst35|step[0]~20 {} DAC_BEEP:inst35|timer[9]~latch {} } { 0.000ns 1.091ns 1.009ns 0.000ns 1.540ns } { 0.000ns 0.000ns 0.787ns 0.323ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.897 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[9] {} } { 0.000ns 1.091ns 1.042ns 0.793ns 1.005ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.441 ns" { TIMER:inst20|COUNT[9] I2C_INTERFACE:inst16|inst1[9]~3 I2C_INTERFACE:inst16|inst1[9]~4 I2C_INTERFACE:inst16|inst1[9]~16 DAC_BEEP:inst35|Add1~3 DAC_BEEP:inst35|Add1~5 DAC_BEEP:inst35|Add1~7 DAC_BEEP:inst35|Add1~9 DAC_BEEP:inst35|Add1~11 DAC_BEEP:inst35|Add1~13 DAC_BEEP:inst35|Add1~14 DAC_BEEP:inst35|timer[9]~latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.441 ns" { TIMER:inst20|COUNT[9] {} I2C_INTERFACE:inst16|inst1[9]~3 {} I2C_INTERFACE:inst16|inst1[9]~4 {} I2C_INTERFACE:inst16|inst1[9]~16 {} DAC_BEEP:inst35|Add1~3 {} DAC_BEEP:inst35|Add1~5 {} DAC_BEEP:inst35|Add1~7 {} DAC_BEEP:inst35|Add1~9 {} DAC_BEEP:inst35|Add1~11 {} DAC_BEEP:inst35|Add1~13 {} DAC_BEEP:inst35|Add1~14 {} DAC_BEEP:inst35|timer[9]~latch {} } { 0.000ns 1.026ns 0.450ns 0.694ns 1.654ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.782ns } { 0.000ns 0.438ns 0.438ns 0.275ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.438ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register VEL_CONTROL:inst52\|POSITION_INT\[1\] register VEL_CONTROL:inst52\|MOTOR_CMD\[22\] -6.976 ns " "Info: Slack time is -6.976 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"VEL_CONTROL:inst52\|POSITION_INT\[1\]\" and destination register \"VEL_CONTROL:inst52\|MOTOR_CMD\[22\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "18.53 MHz 53.952 ns " "Info: Fmax is 18.53 MHz (period= 53.952 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.775 ns + Largest register register " "Info: + Largest register to register requirement is 19.775 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns + Largest " "Info: + Largest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.050 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 2.902 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X41_Y21_N25 4 " "Info: 3: + IC(1.024 ns) + CELL(0.787 ns) = 2.902 ns; Loc. = LCFF_X41_Y21_N25; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.000 ns) 4.500 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G5 410 " "Info: 4: + IC(1.598 ns) + CELL(0.000 ns) = 4.500 ns; Loc. = CLKCTRL_G5; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 6.050 ns VEL_CONTROL:inst52\|MOTOR_CMD\[22\] 5 REG LCFF_X42_Y21_N9 3 " "Info: 5: + IC(1.013 ns) + CELL(0.537 ns) = 6.050 ns; Loc. = LCFF_X42_Y21_N9; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[22] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.88 % ) " "Info: Total cell delay = 1.324 ns ( 21.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.726 ns ( 78.12 % ) " "Info: Total interconnect delay = 4.726 ns ( 78.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.050 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.050 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[22] {} } { 0.000ns 1.091ns 1.024ns 1.598ns 1.013ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 6.061 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 6.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 2.902 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X41_Y21_N25 4 " "Info: 3: + IC(1.024 ns) + CELL(0.787 ns) = 2.902 ns; Loc. = LCFF_X41_Y21_N25; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.000 ns) 4.500 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G5 410 " "Info: 4: + IC(1.598 ns) + CELL(0.000 ns) = 4.500 ns; Loc. = CLKCTRL_G5; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 6.061 ns VEL_CONTROL:inst52\|POSITION_INT\[1\] 5 REG LCFF_X38_Y15_N11 3 " "Info: 5: + IC(1.024 ns) + CELL(0.537 ns) = 6.061 ns; Loc. = LCFF_X38_Y15_N11; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|POSITION_INT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[1] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.84 % ) " "Info: Total cell delay = 1.324 ns ( 21.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.737 ns ( 78.16 % ) " "Info: Total interconnect delay = 4.737 ns ( 78.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.061 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.061 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|POSITION_INT[1] {} } { 0.000ns 1.091ns 1.024ns 1.598ns 1.024ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.050 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.050 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[22] {} } { 0.000ns 1.091ns 1.024ns 1.598ns 1.013ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.061 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.061 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|POSITION_INT[1] {} } { 0.000ns 1.091ns 1.024ns 1.598ns 1.024ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.050 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.050 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[22] {} } { 0.000ns 1.091ns 1.024ns 1.598ns 1.013ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.061 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.061 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|POSITION_INT[1] {} } { 0.000ns 1.091ns 1.024ns 1.598ns 1.024ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.751 ns - Longest register register " "Info: - Longest register to register delay is 26.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst52\|POSITION_INT\[1\] 1 REG LCFF_X38_Y15_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y15_N11; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|POSITION_INT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|POSITION_INT[1] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.393 ns) 1.205 ns VEL_CONTROL:inst52\|Add3~3 2 COMB LCCOMB_X38_Y18_N2 2 " "Info: 2: + IC(0.812 ns) + CELL(0.393 ns) = 1.205 ns; Loc. = LCCOMB_X38_Y18_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { VEL_CONTROL:inst52|POSITION_INT[1] VEL_CONTROL:inst52|Add3~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.276 ns VEL_CONTROL:inst52\|Add3~5 3 COMB LCCOMB_X38_Y18_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.276 ns; Loc. = LCCOMB_X38_Y18_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~3 VEL_CONTROL:inst52|Add3~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.347 ns VEL_CONTROL:inst52\|Add3~7 4 COMB LCCOMB_X38_Y18_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.347 ns; Loc. = LCCOMB_X38_Y18_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~5 VEL_CONTROL:inst52|Add3~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.418 ns VEL_CONTROL:inst52\|Add3~9 5 COMB LCCOMB_X38_Y18_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.418 ns; Loc. = LCCOMB_X38_Y18_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~7 VEL_CONTROL:inst52|Add3~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.489 ns VEL_CONTROL:inst52\|Add3~11 6 COMB LCCOMB_X38_Y18_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.489 ns; Loc. = LCCOMB_X38_Y18_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~9 VEL_CONTROL:inst52|Add3~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.560 ns VEL_CONTROL:inst52\|Add3~13 7 COMB LCCOMB_X38_Y18_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.560 ns; Loc. = LCCOMB_X38_Y18_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~11 VEL_CONTROL:inst52|Add3~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.719 ns VEL_CONTROL:inst52\|Add3~15 8 COMB LCCOMB_X38_Y18_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.719 ns; Loc. = LCCOMB_X38_Y18_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add3~13 VEL_CONTROL:inst52|Add3~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.790 ns VEL_CONTROL:inst52\|Add3~17 9 COMB LCCOMB_X38_Y18_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.790 ns; Loc. = LCCOMB_X38_Y18_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~15 VEL_CONTROL:inst52|Add3~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.861 ns VEL_CONTROL:inst52\|Add3~19 10 COMB LCCOMB_X38_Y18_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.861 ns; Loc. = LCCOMB_X38_Y18_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add3~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add3~17 VEL_CONTROL:inst52|Add3~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.271 ns VEL_CONTROL:inst52\|Add3~20 11 COMB LCCOMB_X38_Y18_N20 6 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 2.271 ns; Loc. = LCCOMB_X38_Y18_N20; Fanout = 6; COMB Node = 'VEL_CONTROL:inst52\|Add3~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add3~19 VEL_CONTROL:inst52|Add3~20 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.414 ns) 3.368 ns VEL_CONTROL:inst52\|Add4~21 12 COMB LCCOMB_X37_Y18_N20 2 " "Info: 12: + IC(0.683 ns) + CELL(0.414 ns) = 3.368 ns; Loc. = LCCOMB_X37_Y18_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { VEL_CONTROL:inst52|Add3~20 VEL_CONTROL:inst52|Add4~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.439 ns VEL_CONTROL:inst52\|Add4~23 13 COMB LCCOMB_X37_Y18_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.439 ns; Loc. = LCCOMB_X37_Y18_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~21 VEL_CONTROL:inst52|Add4~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.510 ns VEL_CONTROL:inst52\|Add4~25 14 COMB LCCOMB_X37_Y18_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.510 ns; Loc. = LCCOMB_X37_Y18_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~23 VEL_CONTROL:inst52|Add4~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.581 ns VEL_CONTROL:inst52\|Add4~27 15 COMB LCCOMB_X37_Y18_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.581 ns; Loc. = LCCOMB_X37_Y18_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~25 VEL_CONTROL:inst52|Add4~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.652 ns VEL_CONTROL:inst52\|Add4~29 16 COMB LCCOMB_X37_Y18_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.652 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~27 VEL_CONTROL:inst52|Add4~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 3.798 ns VEL_CONTROL:inst52\|Add4~31 17 COMB LCCOMB_X37_Y18_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 3.798 ns; Loc. = LCCOMB_X37_Y18_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst52|Add4~29 VEL_CONTROL:inst52|Add4~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.869 ns VEL_CONTROL:inst52\|Add4~33 18 COMB LCCOMB_X37_Y17_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.869 ns; Loc. = LCCOMB_X37_Y17_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~31 VEL_CONTROL:inst52|Add4~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.940 ns VEL_CONTROL:inst52\|Add4~35 19 COMB LCCOMB_X37_Y17_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.940 ns; Loc. = LCCOMB_X37_Y17_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~33 VEL_CONTROL:inst52|Add4~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.011 ns VEL_CONTROL:inst52\|Add4~37 20 COMB LCCOMB_X37_Y17_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.011 ns; Loc. = LCCOMB_X37_Y17_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~35 VEL_CONTROL:inst52|Add4~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.082 ns VEL_CONTROL:inst52\|Add4~39 21 COMB LCCOMB_X37_Y17_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.082 ns; Loc. = LCCOMB_X37_Y17_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~37 VEL_CONTROL:inst52|Add4~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.153 ns VEL_CONTROL:inst52\|Add4~41 22 COMB LCCOMB_X37_Y17_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.153 ns; Loc. = LCCOMB_X37_Y17_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add4~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add4~39 VEL_CONTROL:inst52|Add4~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.563 ns VEL_CONTROL:inst52\|Add4~42 23 COMB LCCOMB_X37_Y17_N10 25 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 4.563 ns; Loc. = LCCOMB_X37_Y17_N10; Fanout = 25; COMB Node = 'VEL_CONTROL:inst52\|Add4~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add4~41 VEL_CONTROL:inst52|Add4~42 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.410 ns) 5.687 ns VEL_CONTROL:inst52\|VEL_ERR~4 24 COMB LCCOMB_X36_Y17_N16 1 " "Info: 24: + IC(0.714 ns) + CELL(0.410 ns) = 5.687 ns; Loc. = LCCOMB_X36_Y17_N16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { VEL_CONTROL:inst52|Add4~42 VEL_CONTROL:inst52|VEL_ERR~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 6.216 ns VEL_CONTROL:inst52\|VEL_ERR~8 25 COMB LCCOMB_X36_Y17_N8 1 " "Info: 25: + IC(0.254 ns) + CELL(0.275 ns) = 6.216 ns; Loc. = LCCOMB_X36_Y17_N8; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { VEL_CONTROL:inst52|VEL_ERR~4 VEL_CONTROL:inst52|VEL_ERR~8 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 6.745 ns VEL_CONTROL:inst52\|VEL_ERR~9 26 COMB LCCOMB_X36_Y17_N6 29 " "Info: 26: + IC(0.254 ns) + CELL(0.275 ns) = 6.745 ns; Loc. = LCCOMB_X36_Y17_N6; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { VEL_CONTROL:inst52|VEL_ERR~8 VEL_CONTROL:inst52|VEL_ERR~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.275 ns) 7.816 ns VEL_CONTROL:inst52\|VEL_ERR~31 27 COMB LCCOMB_X37_Y20_N30 2 " "Info: 27: + IC(0.796 ns) + CELL(0.275 ns) = 7.816 ns; Loc. = LCCOMB_X37_Y20_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|VEL_ERR~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { VEL_CONTROL:inst52|VEL_ERR~9 VEL_CONTROL:inst52|VEL_ERR~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.393 ns) 8.612 ns VEL_CONTROL:inst52\|Add6~1 28 COMB LCCOMB_X36_Y20_N0 2 " "Info: 28: + IC(0.403 ns) + CELL(0.393 ns) = 8.612 ns; Loc. = LCCOMB_X36_Y20_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { VEL_CONTROL:inst52|VEL_ERR~31 VEL_CONTROL:inst52|Add6~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.683 ns VEL_CONTROL:inst52\|Add6~3 29 COMB LCCOMB_X36_Y20_N2 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 8.683 ns; Loc. = LCCOMB_X36_Y20_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~1 VEL_CONTROL:inst52|Add6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.754 ns VEL_CONTROL:inst52\|Add6~5 30 COMB LCCOMB_X36_Y20_N4 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 8.754 ns; Loc. = LCCOMB_X36_Y20_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.825 ns VEL_CONTROL:inst52\|Add6~7 31 COMB LCCOMB_X36_Y20_N6 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 8.825 ns; Loc. = LCCOMB_X36_Y20_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.896 ns VEL_CONTROL:inst52\|Add6~9 32 COMB LCCOMB_X36_Y20_N8 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 8.896 ns; Loc. = LCCOMB_X36_Y20_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.967 ns VEL_CONTROL:inst52\|Add6~11 33 COMB LCCOMB_X36_Y20_N10 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 8.967 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.038 ns VEL_CONTROL:inst52\|Add6~13 34 COMB LCCOMB_X36_Y20_N12 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 9.038 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.197 ns VEL_CONTROL:inst52\|Add6~15 35 COMB LCCOMB_X36_Y20_N14 2 " "Info: 35: + IC(0.000 ns) + CELL(0.159 ns) = 9.197 ns; Loc. = LCCOMB_X36_Y20_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.268 ns VEL_CONTROL:inst52\|Add6~17 36 COMB LCCOMB_X36_Y20_N16 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 9.268 ns; Loc. = LCCOMB_X36_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.339 ns VEL_CONTROL:inst52\|Add6~19 37 COMB LCCOMB_X36_Y20_N18 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 9.339 ns; Loc. = LCCOMB_X36_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.410 ns VEL_CONTROL:inst52\|Add6~21 38 COMB LCCOMB_X36_Y20_N20 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 9.410 ns; Loc. = LCCOMB_X36_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.481 ns VEL_CONTROL:inst52\|Add6~23 39 COMB LCCOMB_X36_Y20_N22 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 9.481 ns; Loc. = LCCOMB_X36_Y20_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.552 ns VEL_CONTROL:inst52\|Add6~25 40 COMB LCCOMB_X36_Y20_N24 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 9.552 ns; Loc. = LCCOMB_X36_Y20_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.623 ns VEL_CONTROL:inst52\|Add6~27 41 COMB LCCOMB_X36_Y20_N26 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 9.623 ns; Loc. = LCCOMB_X36_Y20_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.694 ns VEL_CONTROL:inst52\|Add6~29 42 COMB LCCOMB_X36_Y20_N28 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 9.694 ns; Loc. = LCCOMB_X36_Y20_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 9.840 ns VEL_CONTROL:inst52\|Add6~31 43 COMB LCCOMB_X36_Y20_N30 2 " "Info: 43: + IC(0.000 ns) + CELL(0.146 ns) = 9.840 ns; Loc. = LCCOMB_X36_Y20_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.911 ns VEL_CONTROL:inst52\|Add6~33 44 COMB LCCOMB_X36_Y19_N0 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 9.911 ns; Loc. = LCCOMB_X36_Y19_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.982 ns VEL_CONTROL:inst52\|Add6~35 45 COMB LCCOMB_X36_Y19_N2 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 9.982 ns; Loc. = LCCOMB_X36_Y19_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.053 ns VEL_CONTROL:inst52\|Add6~37 46 COMB LCCOMB_X36_Y19_N4 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 10.053 ns; Loc. = LCCOMB_X36_Y19_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.124 ns VEL_CONTROL:inst52\|Add6~39 47 COMB LCCOMB_X36_Y19_N6 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 10.124 ns; Loc. = LCCOMB_X36_Y19_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.195 ns VEL_CONTROL:inst52\|Add6~41 48 COMB LCCOMB_X36_Y19_N8 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 10.195 ns; Loc. = LCCOMB_X36_Y19_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.266 ns VEL_CONTROL:inst52\|Add6~43 49 COMB LCCOMB_X36_Y19_N10 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 10.266 ns; Loc. = LCCOMB_X36_Y19_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.337 ns VEL_CONTROL:inst52\|Add6~45 50 COMB LCCOMB_X36_Y19_N12 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 10.337 ns; Loc. = LCCOMB_X36_Y19_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.496 ns VEL_CONTROL:inst52\|Add6~47 51 COMB LCCOMB_X36_Y19_N14 2 " "Info: 51: + IC(0.000 ns) + CELL(0.159 ns) = 10.496 ns; Loc. = LCCOMB_X36_Y19_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.567 ns VEL_CONTROL:inst52\|Add6~49 52 COMB LCCOMB_X36_Y19_N16 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 10.567 ns; Loc. = LCCOMB_X36_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.638 ns VEL_CONTROL:inst52\|Add6~51 53 COMB LCCOMB_X36_Y19_N18 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 10.638 ns; Loc. = LCCOMB_X36_Y19_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.709 ns VEL_CONTROL:inst52\|Add6~53 54 COMB LCCOMB_X36_Y19_N20 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 10.709 ns; Loc. = LCCOMB_X36_Y19_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add6~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.119 ns VEL_CONTROL:inst52\|Add6~54 55 COMB LCCOMB_X36_Y19_N22 3 " "Info: 55: + IC(0.000 ns) + CELL(0.410 ns) = 11.119 ns; Loc. = LCCOMB_X36_Y19_N22; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|Add6~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add6~53 VEL_CONTROL:inst52|Add6~54 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.438 ns) 12.269 ns VEL_CONTROL:inst52\|LessThan6~4 56 COMB LCCOMB_X37_Y19_N10 1 " "Info: 56: + IC(0.712 ns) + CELL(0.438 ns) = 12.269 ns; Loc. = LCCOMB_X37_Y19_N10; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|LessThan6~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { VEL_CONTROL:inst52|Add6~54 VEL_CONTROL:inst52|LessThan6~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 12.665 ns VEL_CONTROL:inst52\|LessThan6~5 57 COMB LCCOMB_X37_Y19_N8 18 " "Info: 57: + IC(0.246 ns) + CELL(0.150 ns) = 12.665 ns; Loc. = LCCOMB_X37_Y19_N8; Fanout = 18; COMB Node = 'VEL_CONTROL:inst52\|LessThan6~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { VEL_CONTROL:inst52|LessThan6~4 VEL_CONTROL:inst52|LessThan6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.245 ns) 13.188 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~30 58 COMB LCCOMB_X37_Y19_N30 16 " "Info: 58: + IC(0.278 ns) + CELL(0.245 ns) = 13.188 ns; Loc. = LCCOMB_X37_Y19_N30; Fanout = 16; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~30 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.275 ns) 13.981 ns VEL_CONTROL:inst52\|CUM_VEL_ERR~32 59 COMB LCCOMB_X38_Y19_N10 17 " "Info: 59: + IC(0.518 ns) + CELL(0.275 ns) = 13.981 ns; Loc. = LCCOMB_X38_Y19_N10; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52\|CUM_VEL_ERR~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~32 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(2.663 ns) 17.084 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6 60 COMB DSPMULT_X39_Y19_N0 1 " "Info: 60: + IC(0.440 ns) + CELL(2.663 ns) = 17.084 ns; Loc. = DSPMULT_X39_Y19_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { VEL_CONTROL:inst52|CUM_VEL_ERR~32 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/mult_q3t.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 17.308 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6 61 COMB DSPOUT_X39_Y19_N2 2 " "Info: 61: + IC(0.000 ns) + CELL(0.224 ns) = 17.308 ns; Loc. = DSPOUT_X39_Y19_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/mult_q3t.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.393 ns) 18.637 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1 62 COMB LCCOMB_X38_Y22_N6 2 " "Info: 62: + IC(0.936 ns) + CELL(0.393 ns) = 18.637 ns; Loc. = LCCOMB_X38_Y22_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.047 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2 63 COMB LCCOMB_X38_Y22_N8 2 " "Info: 63: + IC(0.000 ns) + CELL(0.410 ns) = 19.047 ns; Loc. = LCCOMB_X38_Y22_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.414 ns) 20.145 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15 64 COMB LCCOMB_X40_Y22_N16 2 " "Info: 64: + IC(0.684 ns) + CELL(0.414 ns) = 20.145 ns; Loc. = LCCOMB_X40_Y22_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.555 ns VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16 65 COMB LCCOMB_X40_Y22_N18 2 " "Info: 65: + IC(0.000 ns) + CELL(0.410 ns) = 20.555 ns; Loc. = LCCOMB_X40_Y22_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.393 ns) 21.709 ns VEL_CONTROL:inst52\|Add10~49 66 COMB LCCOMB_X40_Y19_N18 2 " "Info: 66: + IC(0.761 ns) + CELL(0.393 ns) = 21.709 ns; Loc. = LCCOMB_X40_Y19_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 22.119 ns VEL_CONTROL:inst52\|Add10~50 67 COMB LCCOMB_X40_Y19_N20 2 " "Info: 67: + IC(0.000 ns) + CELL(0.410 ns) = 22.119 ns; Loc. = LCCOMB_X40_Y19_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add10~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 22.988 ns VEL_CONTROL:inst52\|Add11~51 68 COMB LCCOMB_X41_Y19_N20 2 " "Info: 68: + IC(0.455 ns) + CELL(0.414 ns) = 22.988 ns; Loc. = LCCOMB_X41_Y19_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.059 ns VEL_CONTROL:inst52\|Add11~53 69 COMB LCCOMB_X41_Y19_N22 2 " "Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 23.059 ns; Loc. = LCCOMB_X41_Y19_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add11~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 23.469 ns VEL_CONTROL:inst52\|Add11~54 70 COMB LCCOMB_X41_Y19_N24 3 " "Info: 70: + IC(0.000 ns) + CELL(0.410 ns) = 23.469 ns; Loc. = LCCOMB_X41_Y19_N24; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52\|Add11~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~54 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.275 ns) 24.432 ns VEL_CONTROL:inst52\|MOTOR_CMD\[3\]~25 71 COMB LCCOMB_X42_Y19_N14 1 " "Info: 71: + IC(0.688 ns) + CELL(0.275 ns) = 24.432 ns; Loc. = LCCOMB_X42_Y19_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[3\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { VEL_CONTROL:inst52|Add11~54 VEL_CONTROL:inst52|MOTOR_CMD[3]~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 24.964 ns VEL_CONTROL:inst52\|MOTOR_CMD\[3\]~26 72 COMB LCCOMB_X42_Y19_N16 9 " "Info: 72: + IC(0.257 ns) + CELL(0.275 ns) = 24.964 ns; Loc. = LCCOMB_X42_Y19_N16; Fanout = 9; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[3\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { VEL_CONTROL:inst52|MOTOR_CMD[3]~25 VEL_CONTROL:inst52|MOTOR_CMD[3]~26 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 25.502 ns VEL_CONTROL:inst52\|MOTOR_CMD\[3\]~27 73 COMB LCCOMB_X42_Y19_N26 17 " "Info: 73: + IC(0.263 ns) + CELL(0.275 ns) = 25.502 ns; Loc. = LCCOMB_X42_Y19_N26; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[3\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { VEL_CONTROL:inst52|MOTOR_CMD[3]~26 VEL_CONTROL:inst52|MOTOR_CMD[3]~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.420 ns) 26.667 ns VEL_CONTROL:inst52\|MOTOR_CMD\[22\]~2 74 COMB LCCOMB_X42_Y21_N8 1 " "Info: 74: + IC(0.745 ns) + CELL(0.420 ns) = 26.667 ns; Loc. = LCCOMB_X42_Y21_N8; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[22\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { VEL_CONTROL:inst52|MOTOR_CMD[3]~27 VEL_CONTROL:inst52|MOTOR_CMD[22]~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 26.751 ns VEL_CONTROL:inst52\|MOTOR_CMD\[22\] 75 REG LCFF_X42_Y21_N9 3 " "Info: 75: + IC(0.000 ns) + CELL(0.084 ns) = 26.751 ns; Loc. = LCFF_X42_Y21_N9; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|MOTOR_CMD[22]~2 VEL_CONTROL:inst52|MOTOR_CMD[22] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.852 ns ( 59.26 % ) " "Info: Total cell delay = 15.852 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.899 ns ( 40.74 % ) " "Info: Total interconnect delay = 10.899 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.751 ns" { VEL_CONTROL:inst52|POSITION_INT[1] VEL_CONTROL:inst52|Add3~3 VEL_CONTROL:inst52|Add3~5 VEL_CONTROL:inst52|Add3~7 VEL_CONTROL:inst52|Add3~9 VEL_CONTROL:inst52|Add3~11 VEL_CONTROL:inst52|Add3~13 VEL_CONTROL:inst52|Add3~15 VEL_CONTROL:inst52|Add3~17 VEL_CONTROL:inst52|Add3~19 VEL_CONTROL:inst52|Add3~20 VEL_CONTROL:inst52|Add4~21 VEL_CONTROL:inst52|Add4~23 VEL_CONTROL:inst52|Add4~25 VEL_CONTROL:inst52|Add4~27 VEL_CONTROL:inst52|Add4~29 VEL_CONTROL:inst52|Add4~31 VEL_CONTROL:inst52|Add4~33 VEL_CONTROL:inst52|Add4~35 VEL_CONTROL:inst52|Add4~37 VEL_CONTROL:inst52|Add4~39 VEL_CONTROL:inst52|Add4~41 VEL_CONTROL:inst52|Add4~42 VEL_CONTROL:inst52|VEL_ERR~4 VEL_CONTROL:inst52|VEL_ERR~8 VEL_CONTROL:inst52|VEL_ERR~9 VEL_CONTROL:inst52|VEL_ERR~31 VEL_CONTROL:inst52|Add6~1 VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~53 VEL_CONTROL:inst52|Add6~54 VEL_CONTROL:inst52|LessThan6~4 VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~32 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~54 VEL_CONTROL:inst52|MOTOR_CMD[3]~25 VEL_CONTROL:inst52|MOTOR_CMD[3]~26 VEL_CONTROL:inst52|MOTOR_CMD[3]~27 VEL_CONTROL:inst52|MOTOR_CMD[22]~2 VEL_CONTROL:inst52|MOTOR_CMD[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "26.751 ns" { VEL_CONTROL:inst52|POSITION_INT[1] {} VEL_CONTROL:inst52|Add3~3 {} VEL_CONTROL:inst52|Add3~5 {} VEL_CONTROL:inst52|Add3~7 {} VEL_CONTROL:inst52|Add3~9 {} VEL_CONTROL:inst52|Add3~11 {} VEL_CONTROL:inst52|Add3~13 {} VEL_CONTROL:inst52|Add3~15 {} VEL_CONTROL:inst52|Add3~17 {} VEL_CONTROL:inst52|Add3~19 {} VEL_CONTROL:inst52|Add3~20 {} VEL_CONTROL:inst52|Add4~21 {} VEL_CONTROL:inst52|Add4~23 {} VEL_CONTROL:inst52|Add4~25 {} VEL_CONTROL:inst52|Add4~27 {} VEL_CONTROL:inst52|Add4~29 {} VEL_CONTROL:inst52|Add4~31 {} VEL_CONTROL:inst52|Add4~33 {} VEL_CONTROL:inst52|Add4~35 {} VEL_CONTROL:inst52|Add4~37 {} VEL_CONTROL:inst52|Add4~39 {} VEL_CONTROL:inst52|Add4~41 {} VEL_CONTROL:inst52|Add4~42 {} VEL_CONTROL:inst52|VEL_ERR~4 {} VEL_CONTROL:inst52|VEL_ERR~8 {} VEL_CONTROL:inst52|VEL_ERR~9 {} VEL_CONTROL:inst52|VEL_ERR~31 {} VEL_CONTROL:inst52|Add6~1 {} VEL_CONTROL:inst52|Add6~3 {} VEL_CONTROL:inst52|Add6~5 {} VEL_CONTROL:inst52|Add6~7 {} VEL_CONTROL:inst52|Add6~9 {} VEL_CONTROL:inst52|Add6~11 {} VEL_CONTROL:inst52|Add6~13 {} VEL_CONTROL:inst52|Add6~15 {} VEL_CONTROL:inst52|Add6~17 {} VEL_CONTROL:inst52|Add6~19 {} VEL_CONTROL:inst52|Add6~21 {} VEL_CONTROL:inst52|Add6~23 {} VEL_CONTROL:inst52|Add6~25 {} VEL_CONTROL:inst52|Add6~27 {} VEL_CONTROL:inst52|Add6~29 {} VEL_CONTROL:inst52|Add6~31 {} VEL_CONTROL:inst52|Add6~33 {} VEL_CONTROL:inst52|Add6~35 {} VEL_CONTROL:inst52|Add6~37 {} VEL_CONTROL:inst52|Add6~39 {} VEL_CONTROL:inst52|Add6~41 {} VEL_CONTROL:inst52|Add6~43 {} VEL_CONTROL:inst52|Add6~45 {} VEL_CONTROL:inst52|Add6~47 {} VEL_CONTROL:inst52|Add6~49 {} VEL_CONTROL:inst52|Add6~51 {} VEL_CONTROL:inst52|Add6~53 {} VEL_CONTROL:inst52|Add6~54 {} VEL_CONTROL:inst52|LessThan6~4 {} VEL_CONTROL:inst52|LessThan6~5 {} VEL_CONTROL:inst52|CUM_VEL_ERR~30 {} VEL_CONTROL:inst52|CUM_VEL_ERR~32 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst52|Add10~49 {} VEL_CONTROL:inst52|Add10~50 {} VEL_CONTROL:inst52|Add11~51 {} VEL_CONTROL:inst52|Add11~53 {} VEL_CONTROL:inst52|Add11~54 {} VEL_CONTROL:inst52|MOTOR_CMD[3]~25 {} VEL_CONTROL:inst52|MOTOR_CMD[3]~26 {} VEL_CONTROL:inst52|MOTOR_CMD[3]~27 {} VEL_CONTROL:inst52|MOTOR_CMD[22]~2 {} VEL_CONTROL:inst52|MOTOR_CMD[22] {} } { 0.000ns 0.812ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.683ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.714ns 0.254ns 0.254ns 0.796ns 0.403ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.712ns 0.246ns 0.278ns 0.518ns 0.440ns 0.000ns 0.936ns 0.000ns 0.684ns 0.000ns 0.761ns 0.000ns 0.455ns 0.000ns 0.000ns 0.688ns 0.257ns 0.263ns 0.745ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.410ns 0.275ns 0.275ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.245ns 0.275ns 2.663ns 0.224ns 0.393ns 0.410ns 0.414ns 0.410ns 0.393ns 0.410ns 0.414ns 0.071ns 0.410ns 0.275ns 0.275ns 0.275ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.050 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.050 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[22] {} } { 0.000ns 1.091ns 1.024ns 1.598ns 1.013ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.061 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|POSITION_INT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.061 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|POSITION_INT[1] {} } { 0.000ns 1.091ns 1.024ns 1.598ns 1.024ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.751 ns" { VEL_CONTROL:inst52|POSITION_INT[1] VEL_CONTROL:inst52|Add3~3 VEL_CONTROL:inst52|Add3~5 VEL_CONTROL:inst52|Add3~7 VEL_CONTROL:inst52|Add3~9 VEL_CONTROL:inst52|Add3~11 VEL_CONTROL:inst52|Add3~13 VEL_CONTROL:inst52|Add3~15 VEL_CONTROL:inst52|Add3~17 VEL_CONTROL:inst52|Add3~19 VEL_CONTROL:inst52|Add3~20 VEL_CONTROL:inst52|Add4~21 VEL_CONTROL:inst52|Add4~23 VEL_CONTROL:inst52|Add4~25 VEL_CONTROL:inst52|Add4~27 VEL_CONTROL:inst52|Add4~29 VEL_CONTROL:inst52|Add4~31 VEL_CONTROL:inst52|Add4~33 VEL_CONTROL:inst52|Add4~35 VEL_CONTROL:inst52|Add4~37 VEL_CONTROL:inst52|Add4~39 VEL_CONTROL:inst52|Add4~41 VEL_CONTROL:inst52|Add4~42 VEL_CONTROL:inst52|VEL_ERR~4 VEL_CONTROL:inst52|VEL_ERR~8 VEL_CONTROL:inst52|VEL_ERR~9 VEL_CONTROL:inst52|VEL_ERR~31 VEL_CONTROL:inst52|Add6~1 VEL_CONTROL:inst52|Add6~3 VEL_CONTROL:inst52|Add6~5 VEL_CONTROL:inst52|Add6~7 VEL_CONTROL:inst52|Add6~9 VEL_CONTROL:inst52|Add6~11 VEL_CONTROL:inst52|Add6~13 VEL_CONTROL:inst52|Add6~15 VEL_CONTROL:inst52|Add6~17 VEL_CONTROL:inst52|Add6~19 VEL_CONTROL:inst52|Add6~21 VEL_CONTROL:inst52|Add6~23 VEL_CONTROL:inst52|Add6~25 VEL_CONTROL:inst52|Add6~27 VEL_CONTROL:inst52|Add6~29 VEL_CONTROL:inst52|Add6~31 VEL_CONTROL:inst52|Add6~33 VEL_CONTROL:inst52|Add6~35 VEL_CONTROL:inst52|Add6~37 VEL_CONTROL:inst52|Add6~39 VEL_CONTROL:inst52|Add6~41 VEL_CONTROL:inst52|Add6~43 VEL_CONTROL:inst52|Add6~45 VEL_CONTROL:inst52|Add6~47 VEL_CONTROL:inst52|Add6~49 VEL_CONTROL:inst52|Add6~51 VEL_CONTROL:inst52|Add6~53 VEL_CONTROL:inst52|Add6~54 VEL_CONTROL:inst52|LessThan6~4 VEL_CONTROL:inst52|LessThan6~5 VEL_CONTROL:inst52|CUM_VEL_ERR~30 VEL_CONTROL:inst52|CUM_VEL_ERR~32 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst52|Add10~49 VEL_CONTROL:inst52|Add10~50 VEL_CONTROL:inst52|Add11~51 VEL_CONTROL:inst52|Add11~53 VEL_CONTROL:inst52|Add11~54 VEL_CONTROL:inst52|MOTOR_CMD[3]~25 VEL_CONTROL:inst52|MOTOR_CMD[3]~26 VEL_CONTROL:inst52|MOTOR_CMD[3]~27 VEL_CONTROL:inst52|MOTOR_CMD[22]~2 VEL_CONTROL:inst52|MOTOR_CMD[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "26.751 ns" { VEL_CONTROL:inst52|POSITION_INT[1] {} VEL_CONTROL:inst52|Add3~3 {} VEL_CONTROL:inst52|Add3~5 {} VEL_CONTROL:inst52|Add3~7 {} VEL_CONTROL:inst52|Add3~9 {} VEL_CONTROL:inst52|Add3~11 {} VEL_CONTROL:inst52|Add3~13 {} VEL_CONTROL:inst52|Add3~15 {} VEL_CONTROL:inst52|Add3~17 {} VEL_CONTROL:inst52|Add3~19 {} VEL_CONTROL:inst52|Add3~20 {} VEL_CONTROL:inst52|Add4~21 {} VEL_CONTROL:inst52|Add4~23 {} VEL_CONTROL:inst52|Add4~25 {} VEL_CONTROL:inst52|Add4~27 {} VEL_CONTROL:inst52|Add4~29 {} VEL_CONTROL:inst52|Add4~31 {} VEL_CONTROL:inst52|Add4~33 {} VEL_CONTROL:inst52|Add4~35 {} VEL_CONTROL:inst52|Add4~37 {} VEL_CONTROL:inst52|Add4~39 {} VEL_CONTROL:inst52|Add4~41 {} VEL_CONTROL:inst52|Add4~42 {} VEL_CONTROL:inst52|VEL_ERR~4 {} VEL_CONTROL:inst52|VEL_ERR~8 {} VEL_CONTROL:inst52|VEL_ERR~9 {} VEL_CONTROL:inst52|VEL_ERR~31 {} VEL_CONTROL:inst52|Add6~1 {} VEL_CONTROL:inst52|Add6~3 {} VEL_CONTROL:inst52|Add6~5 {} VEL_CONTROL:inst52|Add6~7 {} VEL_CONTROL:inst52|Add6~9 {} VEL_CONTROL:inst52|Add6~11 {} VEL_CONTROL:inst52|Add6~13 {} VEL_CONTROL:inst52|Add6~15 {} VEL_CONTROL:inst52|Add6~17 {} VEL_CONTROL:inst52|Add6~19 {} VEL_CONTROL:inst52|Add6~21 {} VEL_CONTROL:inst52|Add6~23 {} VEL_CONTROL:inst52|Add6~25 {} VEL_CONTROL:inst52|Add6~27 {} VEL_CONTROL:inst52|Add6~29 {} VEL_CONTROL:inst52|Add6~31 {} VEL_CONTROL:inst52|Add6~33 {} VEL_CONTROL:inst52|Add6~35 {} VEL_CONTROL:inst52|Add6~37 {} VEL_CONTROL:inst52|Add6~39 {} VEL_CONTROL:inst52|Add6~41 {} VEL_CONTROL:inst52|Add6~43 {} VEL_CONTROL:inst52|Add6~45 {} VEL_CONTROL:inst52|Add6~47 {} VEL_CONTROL:inst52|Add6~49 {} VEL_CONTROL:inst52|Add6~51 {} VEL_CONTROL:inst52|Add6~53 {} VEL_CONTROL:inst52|Add6~54 {} VEL_CONTROL:inst52|LessThan6~4 {} VEL_CONTROL:inst52|LessThan6~5 {} VEL_CONTROL:inst52|CUM_VEL_ERR~30 {} VEL_CONTROL:inst52|CUM_VEL_ERR~32 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst52|Add10~49 {} VEL_CONTROL:inst52|Add10~50 {} VEL_CONTROL:inst52|Add11~51 {} VEL_CONTROL:inst52|Add11~53 {} VEL_CONTROL:inst52|Add11~54 {} VEL_CONTROL:inst52|MOTOR_CMD[3]~25 {} VEL_CONTROL:inst52|MOTOR_CMD[3]~26 {} VEL_CONTROL:inst52|MOTOR_CMD[3]~27 {} VEL_CONTROL:inst52|MOTOR_CMD[22]~2 {} VEL_CONTROL:inst52|MOTOR_CMD[22] {} } { 0.000ns 0.812ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.683ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.714ns 0.254ns 0.254ns 0.796ns 0.403ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.712ns 0.246ns 0.278ns 0.518ns 0.440ns 0.000ns 0.936ns 0.000ns 0.684ns 0.000ns 0.761ns 0.000ns 0.455ns 0.000ns 0.000ns 0.688ns 0.257ns 0.263ns 0.745ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.410ns 0.275ns 0.275ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.245ns 0.275ns 2.663ns 0.224ns 0.393ns 0.410ns 0.414ns 0.410ns 0.393ns 0.410ns 0.414ns 0.071ns 0.410ns 0.275ns 0.275ns 0.275ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk1' 1662 " "Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk1' along 1662 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst52\|MOTOR_CMD\[12\] register VEL_CONTROL:inst52\|MOTOR_PHASE 415 ps " "Info: Slack time is 415 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst52\|MOTOR_CMD\[12\]\" and destination register \"VEL_CONTROL:inst52\|MOTOR_PHASE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.368 ns + Largest register register " "Info: + Largest register to register requirement is 6.368 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.418 ns + Largest " "Info: + Largest clock skew is -3.418 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 0.295 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 0.295 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 0.295 ns VEL_CONTROL:inst52\|MOTOR_PHASE 3 REG LCFF_X43_Y22_N29 1 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 0.295 ns; Loc. = LCFF_X43_Y22_N29; Fanout = 1; REG Node = 'VEL_CONTROL:inst52\|MOTOR_PHASE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.24 % ) " "Info: Total cell delay = 0.537 ns ( 20.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.116 ns ( 79.76 % ) " "Info: Total interconnect delay = 2.116 ns ( 79.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.295 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.295 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 3.713 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 3.713 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 0.544 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X41_Y21_N25 4 " "Info: 3: + IC(1.024 ns) + CELL(0.787 ns) = 0.544 ns; Loc. = LCFF_X41_Y21_N25; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.000 ns) 2.142 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G5 410 " "Info: 4: + IC(1.598 ns) + CELL(0.000 ns) = 2.142 ns; Loc. = CLKCTRL_G5; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 3.713 ns VEL_CONTROL:inst52\|MOTOR_CMD\[12\] 5 REG LCFF_X41_Y17_N17 2 " "Info: 5: + IC(1.034 ns) + CELL(0.537 ns) = 3.713 ns; Loc. = LCFF_X41_Y17_N17; Fanout = 2; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[12] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.81 % ) " "Info: Total cell delay = 1.324 ns ( 21.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.747 ns ( 78.19 % ) " "Info: Total interconnect delay = 4.747 ns ( 78.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.713 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.024ns 1.598ns 1.034ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.295 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.295 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.713 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.024ns 1.598ns 1.034ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.295 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.295 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.713 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.024ns 1.598ns 1.034ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.953 ns - Longest register register " "Info: - Longest register to register delay is 5.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst52\|MOTOR_CMD\[12\] 1 REG LCFF_X41_Y17_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y17_N17; Fanout = 2; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|MOTOR_CMD[12] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.438 ns) 0.769 ns VEL_CONTROL:inst52\|WideOr0~2 2 COMB LCCOMB_X41_Y17_N26 1 " "Info: 2: + IC(0.331 ns) + CELL(0.438 ns) = 0.769 ns; Loc. = LCCOMB_X41_Y17_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|WideOr0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { VEL_CONTROL:inst52|MOTOR_CMD[12] VEL_CONTROL:inst52|WideOr0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.242 ns) 2.046 ns VEL_CONTROL:inst52\|WideOr0~3 3 COMB LCCOMB_X42_Y22_N0 1 " "Info: 3: + IC(1.035 ns) + CELL(0.242 ns) = 2.046 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|WideOr0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { VEL_CONTROL:inst52|WideOr0~2 VEL_CONTROL:inst52|WideOr0~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.393 ns) 2.687 ns VEL_CONTROL:inst52\|Add12~1 4 COMB LCCOMB_X42_Y22_N6 2 " "Info: 4: + IC(0.248 ns) + CELL(0.393 ns) = 2.687 ns; Loc. = LCCOMB_X42_Y22_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { VEL_CONTROL:inst52|WideOr0~3 VEL_CONTROL:inst52|Add12~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.758 ns VEL_CONTROL:inst52\|Add12~3 5 COMB LCCOMB_X42_Y22_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.758 ns; Loc. = LCCOMB_X42_Y22_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~1 VEL_CONTROL:inst52|Add12~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.829 ns VEL_CONTROL:inst52\|Add12~5 6 COMB LCCOMB_X42_Y22_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.829 ns; Loc. = LCCOMB_X42_Y22_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~3 VEL_CONTROL:inst52|Add12~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.900 ns VEL_CONTROL:inst52\|Add12~7 7 COMB LCCOMB_X42_Y22_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.900 ns; Loc. = LCCOMB_X42_Y22_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~5 VEL_CONTROL:inst52|Add12~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.059 ns VEL_CONTROL:inst52\|Add12~9 8 COMB LCCOMB_X42_Y22_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 3.059 ns; Loc. = LCCOMB_X42_Y22_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add12~7 VEL_CONTROL:inst52|Add12~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.469 ns VEL_CONTROL:inst52\|Add12~10 9 COMB LCCOMB_X42_Y22_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 3.469 ns; Loc. = LCCOMB_X42_Y22_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add12~9 VEL_CONTROL:inst52|Add12~10 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.415 ns) 4.334 ns VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~3 10 COMB LCCOMB_X43_Y22_N0 1 " "Info: 10: + IC(0.450 ns) + CELL(0.415 ns) = 4.334 ns; Loc. = LCCOMB_X43_Y22_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { VEL_CONTROL:inst52|Add12~10 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~3 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.410 ns) 5.204 ns VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4 11 COMB LCCOMB_X43_Y22_N2 1 " "Info: 11: + IC(0.460 ns) + CELL(0.410 ns) = 5.204 ns; Loc. = LCCOMB_X43_Y22_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~3 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.419 ns) 5.869 ns VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb 12 COMB LCCOMB_X43_Y22_N28 1 " "Info: 12: + IC(0.246 ns) + CELL(0.419 ns) = 5.869 ns; Loc. = LCCOMB_X43_Y22_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cmpr_a2i.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.953 ns VEL_CONTROL:inst52\|MOTOR_PHASE 13 REG LCFF_X43_Y22_N29 1 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 5.953 ns; Loc. = LCFF_X43_Y22_N29; Fanout = 1; REG Node = 'VEL_CONTROL:inst52\|MOTOR_PHASE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.183 ns ( 53.47 % ) " "Info: Total cell delay = 3.183 ns ( 53.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.770 ns ( 46.53 % ) " "Info: Total interconnect delay = 2.770 ns ( 46.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.953 ns" { VEL_CONTROL:inst52|MOTOR_CMD[12] VEL_CONTROL:inst52|WideOr0~2 VEL_CONTROL:inst52|WideOr0~3 VEL_CONTROL:inst52|Add12~1 VEL_CONTROL:inst52|Add12~3 VEL_CONTROL:inst52|Add12~5 VEL_CONTROL:inst52|Add12~7 VEL_CONTROL:inst52|Add12~9 VEL_CONTROL:inst52|Add12~10 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~3 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.953 ns" { VEL_CONTROL:inst52|MOTOR_CMD[12] {} VEL_CONTROL:inst52|WideOr0~2 {} VEL_CONTROL:inst52|WideOr0~3 {} VEL_CONTROL:inst52|Add12~1 {} VEL_CONTROL:inst52|Add12~3 {} VEL_CONTROL:inst52|Add12~5 {} VEL_CONTROL:inst52|Add12~7 {} VEL_CONTROL:inst52|Add12~9 {} VEL_CONTROL:inst52|Add12~10 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~3 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 0.331ns 1.035ns 0.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.450ns 0.460ns 0.246ns 0.000ns } { 0.000ns 0.438ns 0.242ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.415ns 0.410ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.295 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.295 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.713 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[12] {} } { 0.000ns 1.091ns 1.024ns 1.598ns 1.034ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.953 ns" { VEL_CONTROL:inst52|MOTOR_CMD[12] VEL_CONTROL:inst52|WideOr0~2 VEL_CONTROL:inst52|WideOr0~3 VEL_CONTROL:inst52|Add12~1 VEL_CONTROL:inst52|Add12~3 VEL_CONTROL:inst52|Add12~5 VEL_CONTROL:inst52|Add12~7 VEL_CONTROL:inst52|Add12~9 VEL_CONTROL:inst52|Add12~10 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~3 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.953 ns" { VEL_CONTROL:inst52|MOTOR_CMD[12] {} VEL_CONTROL:inst52|WideOr0~2 {} VEL_CONTROL:inst52|WideOr0~3 {} VEL_CONTROL:inst52|Add12~1 {} VEL_CONTROL:inst52|Add12~3 {} VEL_CONTROL:inst52|Add12~5 {} VEL_CONTROL:inst52|Add12~7 {} VEL_CONTROL:inst52|Add12~9 {} VEL_CONTROL:inst52|Add12~10 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~3 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 0.331ns 1.035ns 0.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.450ns 0.460ns 0.246ns 0.000ns } { 0.000ns 0.438ns 0.242ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.415ns 0.410ns 0.419ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW\[17\] " "Info: No valid register-to-register data paths exist for clock \"SW\[17\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_DACLR register memory DAC_BEEP:inst35\|phase\[7\] DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg5 260.01 MHz Internal " "Info: Clock \"AUD_DACLR\" Internal fmax is restricted to 260.01 MHz between source register \"DAC_BEEP:inst35\|phase\[7\]\" and destination memory \"DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg5\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.923 ns 1.923 ns 3.846 ns " "Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.240 ns + Longest register memory " "Info: + Longest register to memory delay is 2.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst35\|phase\[7\] 1 REG LCFF_X2_Y34_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y34_N21; Fanout = 4; REG Node = 'DAC_BEEP:inst35\|phase\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|phase[7] } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.098 ns) + CELL(0.142 ns) 2.240 ns DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg5 2 MEM M4K_X13_Y34 9 " "Info: 2: + IC(2.098 ns) + CELL(0.142 ns) = 2.240 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.240 ns" { DAC_BEEP:inst35|phase[7] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_pmk3.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 6.34 % ) " "Info: Total cell delay = 0.142 ns ( 6.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 93.66 % ) " "Info: Total interconnect delay = 2.098 ns ( 93.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.240 ns" { DAC_BEEP:inst35|phase[7] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.240 ns" { DAC_BEEP:inst35|phase[7] {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 {} } { 0.000ns 2.098ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.926 ns - Smallest " "Info: - Smallest clock skew is 0.926 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR destination 3.298 ns + Shortest memory " "Info: + Shortest clock path from clock \"AUD_DACLR\" to destination memory is 3.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.777 ns) + CELL(0.661 ns) 3.298 ns DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg5 2 MEM M4K_X13_Y34 9 " "Info: 2: + IC(1.777 ns) + CELL(0.661 ns) = 3.298 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.438 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_pmk3.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 46.12 % ) " "Info: Total cell delay = 1.521 ns ( 46.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.777 ns ( 53.88 % ) " "Info: Total interconnect delay = 1.777 ns ( 53.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.298 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.298 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 {} } { 0.000ns 0.000ns 1.777ns } { 0.000ns 0.860ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR source 2.372 ns - Longest register " "Info: - Longest clock path from clock \"AUD_DACLR\" to source register is 2.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.537 ns) 2.372 ns DAC_BEEP:inst35\|phase\[7\] 2 REG LCFF_X2_Y34_N21 4 " "Info: 2: + IC(0.975 ns) + CELL(0.537 ns) = 2.372 ns; Loc. = LCFF_X2_Y34_N21; Fanout = 4; REG Node = 'DAC_BEEP:inst35\|phase\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { AUD_DACLR DAC_BEEP:inst35|phase[7] } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 58.90 % ) " "Info: Total cell delay = 1.397 ns ( 58.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 41.10 % ) " "Info: Total interconnect delay = 0.975 ns ( 41.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { AUD_DACLR DAC_BEEP:inst35|phase[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.372 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[7] {} } { 0.000ns 0.000ns 0.975ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.298 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.298 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 {} } { 0.000ns 0.000ns 1.777ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { AUD_DACLR DAC_BEEP:inst35|phase[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.372 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[7] {} } { 0.000ns 0.000ns 0.975ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_pmk3.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 71 -1 0 } } { "db/altsyncram_pmk3.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.240 ns" { DAC_BEEP:inst35|phase[7] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.240 ns" { DAC_BEEP:inst35|phase[7] {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 {} } { 0.000ns 2.098ns } { 0.000ns 0.142ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.298 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.298 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 {} } { 0.000ns 0.000ns 1.777ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { AUD_DACLR DAC_BEEP:inst35|phase[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.372 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[7] {} } { 0.000ns 0.000ns 0.975ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 {} } {  } {  } "" } } { "db/altsyncram_pmk3.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_BCLK register register DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[28\] DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[29\] 450.05 MHz Internal " "Info: Clock \"AUD_BCLK\" Internal fmax is restricted to 450.05 MHz between source register \"DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[28\]\" and destination register \"DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[29\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.645 ns + Longest register register " "Info: + Longest register to register delay is 1.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[28\] 1 REG LCFF_X1_Y34_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N21; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.275 ns) 0.592 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|_~2 2 COMB LCCOMB_X1_Y34_N2 1 " "Info: 2: + IC(0.317 ns) + CELL(0.275 ns) = 0.592 ns; Loc. = LCCOMB_X1_Y34_N2; Fanout = 1; COMB Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|_~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~2 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DAC_BEEP.vhd" 56 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.366 ns) 1.645 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[29\] 3 REG LCFF_X2_Y35_N25 1 " "Info: 3: + IC(0.687 ns) + CELL(0.366 ns) = 1.645 ns; Loc. = LCFF_X2_Y35_N25; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~2 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.641 ns ( 38.97 % ) " "Info: Total cell delay = 0.641 ns ( 38.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 61.03 % ) " "Info: Total interconnect delay = 1.004 ns ( 61.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~2 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.645 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~2 {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] {} } { 0.000ns 0.317ns 0.687ns } { 0.000ns 0.275ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.015 ns - Smallest " "Info: - Smallest clock skew is -0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK destination 2.373 ns + Shortest register " "Info: + Shortest clock path from clock \"AUD_BCLK\" to destination register is 2.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 32 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.537 ns) 2.373 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[29\] 2 REG LCFF_X2_Y35_N25 1 " "Info: 2: + IC(0.966 ns) + CELL(0.537 ns) = 2.373 ns; Loc. = LCFF_X2_Y35_N25; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 59.29 % ) " "Info: Total cell delay = 1.407 ns ( 59.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 40.71 % ) " "Info: Total interconnect delay = 0.966 ns ( 40.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.373 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] {} } { 0.000ns 0.000ns 0.966ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK source 2.388 ns - Longest register " "Info: - Longest clock path from clock \"AUD_BCLK\" to source register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 32 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.537 ns) 2.388 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[28\] 2 REG LCFF_X1_Y34_N21 1 " "Info: 2: + IC(0.981 ns) + CELL(0.537 ns) = 2.388 ns; Loc. = LCFF_X1_Y34_N21; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 58.92 % ) " "Info: Total cell delay = 1.407 ns ( 58.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 41.08 % ) " "Info: Total interconnect delay = 0.981 ns ( 41.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] {} } { 0.000ns 0.000ns 0.981ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.373 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] {} } { 0.000ns 0.000ns 0.966ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] {} } { 0.000ns 0.000ns 0.981ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~2 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.645 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~2 {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] {} } { 0.000ns 0.317ns 0.687ns } { 0.000ns 0.275ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.373 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] {} } { 0.000ns 0.000ns 0.966ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] {} } { 0.000ns 0.000ns 0.981ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 1 REG LCFF_X27_Y20_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y20_N27; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2 2 COMB LCCOMB_X27_Y20_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X27_Y20_N26; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X27_Y20_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X27_Y20_N27; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.643 ns + Longest register " "Info: + Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.643 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X27_Y20_N27 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X27_Y20_N27; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.32 % ) " "Info: Total cell delay = 0.537 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 79.68 % ) " "Info: Total interconnect delay = 2.106 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.643 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.643 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X27_Y20_N27 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X27_Y20_N27; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.32 % ) " "Info: Total cell delay = 0.537 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 79.68 % ) " "Info: Total interconnect delay = 2.106 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "uart.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] register UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] -1.903 ns " "Info: Minimum slack time is -1.903 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]\" and destination register \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.511 ns + Shortest register register " "Info: + Shortest register to register delay is 1.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] 1 REG LCFF_X30_Y19_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y19_N3; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "db/dffpipe_adc.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.150 ns) 1.427 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]~16 2 COMB LCCOMB_X34_Y16_N12 1 " "Info: 2: + IC(1.277 ns) + CELL(0.150 ns) = 1.427 ns; Loc. = LCCOMB_X34_Y16_N12; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.511 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X34_Y16_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.511 ns; Loc. = LCFF_X34_Y16_N13; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 15.49 % ) " "Info: Total cell delay = 0.234 ns ( 15.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.277 ns ( 84.51 % ) " "Info: Total interconnect delay = 1.277 ns ( 84.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.511 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.277ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.414 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.414 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.398 ns + Smallest " "Info: + Smallest clock skew is 3.398 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 6.069 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 6.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 580 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 580; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.787 ns) 2.885 ns SCOMP:inst8\|STATE.EX_OUT2 3 REG LCFF_X34_Y15_N15 2 " "Info: 3: + IC(1.007 ns) + CELL(0.787 ns) = 2.885 ns; Loc. = LCFF_X34_Y15_N15; Fanout = 2; REG Node = 'SCOMP:inst8\|STATE.EX_OUT2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_OUT2 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SCOMP.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.393 ns) 3.608 ns IO_DECODER:inst24\|SONAR_EN~1 4 COMB LCCOMB_X34_Y15_N16 4 " "Info: 4: + IC(0.330 ns) + CELL(0.393 ns) = 3.608 ns; Loc. = LCCOMB_X34_Y15_N16; Fanout = 4; COMB Node = 'IO_DECODER:inst24\|SONAR_EN~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { SCOMP:inst8|STATE.EX_OUT2 IO_DECODER:inst24|SONAR_EN~1 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.438 ns) 4.340 ns IO_DECODER:inst24\|Equal17~0 5 COMB LCCOMB_X34_Y15_N8 16 " "Info: 5: + IC(0.294 ns) + CELL(0.438 ns) = 4.340 ns; Loc. = LCCOMB_X34_Y15_N8; Fanout = 16; COMB Node = 'IO_DECODER:inst24\|Equal17~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { IO_DECODER:inst24|SONAR_EN~1 IO_DECODER:inst24|Equal17~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.150 ns) 5.239 ns UART_INTERFACE:inst1\|inst3 6 COMB LCCOMB_X34_Y16_N0 18 " "Info: 6: + IC(0.749 ns) + CELL(0.150 ns) = 5.239 ns; Loc. = LCCOMB_X34_Y16_N0; Fanout = 18; COMB Node = 'UART_INTERFACE:inst1\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 } "NODE_NAME" } } { "UART_INTERFACE.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.537 ns) 6.069 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] 7 REG LCFF_X34_Y16_N13 1 " "Info: 7: + IC(0.293 ns) + CELL(0.537 ns) = 6.069 ns; Loc. = LCFF_X34_Y16_N13; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.305 ns ( 37.98 % ) " "Info: Total cell delay = 2.305 ns ( 37.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.764 ns ( 62.02 % ) " "Info: Total interconnect delay = 3.764 ns ( 62.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.069 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_OUT2 IO_DECODER:inst24|SONAR_EN~1 IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.069 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_OUT2 {} IO_DECODER:inst24|SONAR_EN~1 {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.007ns 0.330ns 0.294ns 0.749ns 0.293ns } { 0.000ns 0.000ns 0.787ns 0.393ns 0.438ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.671 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 580 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 580; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.671 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] 3 REG LCFF_X30_Y19_N3 1 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X30_Y19_N3; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "db/dffpipe_adc.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.10 % ) " "Info: Total cell delay = 0.537 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.134 ns ( 79.90 % ) " "Info: Total interconnect delay = 2.134 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.069 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_OUT2 IO_DECODER:inst24|SONAR_EN~1 IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.069 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_OUT2 {} IO_DECODER:inst24|SONAR_EN~1 {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.007ns 0.330ns 0.294ns 0.749ns 0.293ns } { 0.000ns 0.000ns 0.787ns 0.393ns 0.438ns 0.150ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_adc.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.069 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_OUT2 IO_DECODER:inst24|SONAR_EN~1 IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.069 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_OUT2 {} IO_DECODER:inst24|SONAR_EN~1 {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.007ns 0.330ns 0.294ns 0.749ns 0.293ns } { 0.000ns 0.000ns 0.787ns 0.393ns 0.438ns 0.150ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.511 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.277ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.069 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_OUT2 IO_DECODER:inst24|SONAR_EN~1 IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.069 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_OUT2 {} IO_DECODER:inst24|SONAR_EN~1 {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.007ns 0.330ns 0.294ns 0.749ns 0.293ns } { 0.000ns 0.000ns 0.787ns 0.393ns 0.438ns 0.150ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk0 51 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk0 along 51 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[3\] register oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[3\] -3.006 ns " "Info: Minimum slack time is -3.006 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[3\]\" and destination register \"oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.116 ns + Shortest register register " "Info: + Shortest register to register delay is 1.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[3\] 1 REG LCFF_X11_Y22_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y22_N11; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3] } "NODE_NAME" } } { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.366 ns) 1.116 ns oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[3\] 2 REG LCFF_X15_Y22_N29 2 " "Info: 2: + IC(0.750 ns) + CELL(0.366 ns) = 1.116 ns; Loc. = LCFF_X15_Y22_N29; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3] oneshot_i2c:inst18|i2c_master:inst|data_tx[3] } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 32.80 % ) " "Info: Total cell delay = 0.366 ns ( 32.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.750 ns ( 67.20 % ) " "Info: Total interconnect delay = 0.750 ns ( 67.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3] oneshot_i2c:inst18|i2c_master:inst|data_tx[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.116 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3] {} oneshot_i2c:inst18|i2c_master:inst|data_tx[3] {} } { 0.000ns 0.750ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.122 ns - Smallest register register " "Info: - Smallest register to register requirement is 4.122 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.106 ns + Smallest " "Info: + Smallest clock skew is 4.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 9.384 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 9.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 2.898 ns ACC_CLK_GEN:inst60\|clock_400KHz 3 REG LCFF_X34_Y4_N5 3 " "Info: 3: + IC(1.020 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X34_Y4_N5; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_400KHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.089 ns) + CELL(0.787 ns) 5.774 ns oneshot_i2c:inst18\|i2c_master:inst\|data_clk 4 REG LCFF_X15_Y22_N31 23 " "Info: 4: + IC(2.089 ns) + CELL(0.787 ns) = 5.774 ns; Loc. = LCFF_X15_Y22_N31; Fanout = 23; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/i2c_master.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.073 ns) + CELL(0.537 ns) 9.384 ns oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[3\] 5 REG LCFF_X15_Y22_N29 2 " "Info: 5: + IC(3.073 ns) + CELL(0.537 ns) = 9.384 ns; Loc. = LCFF_X15_Y22_N29; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_master:inst\|data_tx\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.610 ns" { oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[3] } "NODE_NAME" } } { "i2c_master.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 22.50 % ) " "Info: Total cell delay = 2.111 ns ( 22.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.273 ns ( 77.50 % ) " "Info: Total interconnect delay = 7.273 ns ( 77.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.384 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.384 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[3] {} } { 0.000ns 1.091ns 1.020ns 2.089ns 3.073ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 5.278 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 5.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 2.898 ns ACC_CLK_GEN:inst60\|clock_400KHz 3 REG LCFF_X34_Y4_N5 3 " "Info: 3: + IC(1.020 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X34_Y4_N5; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_400KHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.000 ns) 3.732 ns ACC_CLK_GEN:inst60\|clock_400KHz~clkctrl 4 COMB CLKCTRL_G15 68 " "Info: 4: + IC(0.834 ns) + CELL(0.000 ns) = 3.732 ns; Loc. = CLKCTRL_G15; Fanout = 68; COMB Node = 'ACC_CLK_GEN:inst60\|clock_400KHz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 5.278 ns oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[3\] 5 REG LCFF_X11_Y22_N11 2 " "Info: 5: + IC(1.009 ns) + CELL(0.537 ns) = 5.278 ns; Loc. = LCFF_X11_Y22_N11; Fanout = 2; REG Node = 'oneshot_i2c:inst18\|i2c_oneshot_ctrl:inst3\|tx_byte\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3] } "NODE_NAME" } } { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.09 % ) " "Info: Total cell delay = 1.324 ns ( 25.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.954 ns ( 74.91 % ) " "Info: Total interconnect delay = 3.954 ns ( 74.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.278 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.278 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3] {} } { 0.000ns 1.091ns 1.020ns 0.834ns 1.009ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.384 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.384 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[3] {} } { 0.000ns 1.091ns 1.020ns 2.089ns 3.073ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.278 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.278 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3] {} } { 0.000ns 1.091ns 1.020ns 0.834ns 1.009ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/i2c_master.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.384 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.384 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[3] {} } { 0.000ns 1.091ns 1.020ns 2.089ns 3.073ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.278 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.278 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3] {} } { 0.000ns 1.091ns 1.020ns 0.834ns 1.009ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3] oneshot_i2c:inst18|i2c_master:inst|data_tx[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.116 ns" { oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3] {} oneshot_i2c:inst18|i2c_master:inst|data_tx[3] {} } { 0.000ns 0.750ns } { 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.384 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz oneshot_i2c:inst18|i2c_master:inst|data_clk oneshot_i2c:inst18|i2c_master:inst|data_tx[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.384 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} oneshot_i2c:inst18|i2c_master:inst|data_clk {} oneshot_i2c:inst18|i2c_master:inst|data_tx[3] {} } { 0.000ns 1.091ns 1.020ns 2.089ns 3.073ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.278 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_400KHz ACC_CLK_GEN:inst60|clock_400KHz~clkctrl oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.278 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_400KHz {} ACC_CLK_GEN:inst60|clock_400KHz~clkctrl {} oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3] {} } { 0.000ns 1.091ns 1.020ns 0.834ns 1.009ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk1 96 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk1 along 96 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] register VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 527 ps " "Info: Minimum slack time is 527 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\" and destination register \"VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.543 ns + Shortest register register " "Info: + Shortest register to register delay is 0.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 1 REG LCFF_X44_Y22_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y22_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.150 ns) 0.459 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11 2 COMB LCCOMB_X44_Y22_N28 1 " "Info: 2: + IC(0.309 ns) + CELL(0.150 ns) = 0.459 ns; Loc. = LCCOMB_X44_Y22_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_gkj.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.543 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X44_Y22_N29 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.543 ns; Loc. = LCFF_X44_Y22_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.09 % ) " "Info: Total cell delay = 0.234 ns ( 43.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.309 ns ( 56.91 % ) " "Info: Total interconnect delay = 0.309 ns ( 56.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.543 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.309ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 2.652 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.652 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X44_Y22_N29 3 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X44_Y22_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.25 % ) " "Info: Total cell delay = 0.537 ns ( 20.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.115 ns ( 79.75 % ) " "Info: Total interconnect delay = 2.115 ns ( 79.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 source 2.652 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to source register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.652 ns VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X44_Y22_N29 3 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X44_Y22_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst52\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.25 % ) " "Info: Total cell delay = 0.537 ns ( 20.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.115 ns ( 79.75 % ) " "Info: Total interconnect delay = 2.115 ns ( 79.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.543 ns" { VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.309ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VEL_CONTROL:inst51\|MOTOR_CMD\[16\] KEY\[0\] CLOCK_50 36.297 ns register " "Info: tsu for register \"VEL_CONTROL:inst51\|MOTOR_CMD\[16\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 36.297 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "39.993 ns + Longest pin register " "Info: + Longest pin to register delay is 39.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 272 128 296 288 "KEY\[3..0\]" "" } { 376 896 944 392 "KEY\[0\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 264 296 352 280 "KEY\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.440 ns) + CELL(0.150 ns) 7.452 ns I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4 2 COMB LCCOMB_X33_Y9_N24 790 " "Info: 2: + IC(6.440 ns) + CELL(0.150 ns) = 7.452 ns; Loc. = LCCOMB_X33_Y9_N24; Fanout = 790; COMB Node = 'I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.590 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/i2c_ctrl.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.293 ns) + CELL(0.378 ns) 11.123 ns VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~head_lut 3 COMB LCCOMB_X42_Y29_N0 3 " "Info: 3: + IC(3.293 ns) + CELL(0.378 ns) = 11.123 ns; Loc. = LCCOMB_X42_Y29_N0; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.671 ns" { I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 11.519 ns VEL_CONTROL:inst51\|Mux0~2 4 COMB LCCOMB_X42_Y29_N8 22 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 11.519 ns; Loc. = LCCOMB_X42_Y29_N8; Fanout = 22; COMB Node = 'VEL_CONTROL:inst51\|Mux0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst51|Mux0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.275 ns) 13.001 ns VEL_CONTROL:inst51\|Add0~2 5 COMB LCCOMB_X46_Y31_N2 47 " "Info: 5: + IC(1.207 ns) + CELL(0.275 ns) = 13.001 ns; Loc. = LCCOMB_X46_Y31_N2; Fanout = 47; COMB Node = 'VEL_CONTROL:inst51\|Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { VEL_CONTROL:inst51|Mux0~2 VEL_CONTROL:inst51|Add0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.393 ns) 13.697 ns VEL_CONTROL:inst51\|Add0~6 6 COMB LCCOMB_X46_Y31_N10 2 " "Info: 6: + IC(0.303 ns) + CELL(0.393 ns) = 13.697 ns; Loc. = LCCOMB_X46_Y31_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { VEL_CONTROL:inst51|Add0~2 VEL_CONTROL:inst51|Add0~6 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.768 ns VEL_CONTROL:inst51\|Add0~8 7 COMB LCCOMB_X46_Y31_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 13.768 ns; Loc. = LCCOMB_X46_Y31_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~6 VEL_CONTROL:inst51|Add0~8 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 13.927 ns VEL_CONTROL:inst51\|Add0~10 8 COMB LCCOMB_X46_Y31_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 13.927 ns; Loc. = LCCOMB_X46_Y31_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add0~8 VEL_CONTROL:inst51|Add0~10 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.998 ns VEL_CONTROL:inst51\|Add0~12 9 COMB LCCOMB_X46_Y31_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 13.998 ns; Loc. = LCCOMB_X46_Y31_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~10 VEL_CONTROL:inst51|Add0~12 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.069 ns VEL_CONTROL:inst51\|Add0~14 10 COMB LCCOMB_X46_Y31_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 14.069 ns; Loc. = LCCOMB_X46_Y31_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~12 VEL_CONTROL:inst51|Add0~14 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.140 ns VEL_CONTROL:inst51\|Add0~16 11 COMB LCCOMB_X46_Y31_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 14.140 ns; Loc. = LCCOMB_X46_Y31_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~14 VEL_CONTROL:inst51|Add0~16 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.211 ns VEL_CONTROL:inst51\|Add0~18 12 COMB LCCOMB_X46_Y31_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 14.211 ns; Loc. = LCCOMB_X46_Y31_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~16 VEL_CONTROL:inst51|Add0~18 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.282 ns VEL_CONTROL:inst51\|Add0~20 13 COMB LCCOMB_X46_Y31_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 14.282 ns; Loc. = LCCOMB_X46_Y31_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~18 VEL_CONTROL:inst51|Add0~20 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.353 ns VEL_CONTROL:inst51\|Add0~22 14 COMB LCCOMB_X46_Y31_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 14.353 ns; Loc. = LCCOMB_X46_Y31_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~20 VEL_CONTROL:inst51|Add0~22 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.424 ns VEL_CONTROL:inst51\|Add0~24 15 COMB LCCOMB_X46_Y31_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 14.424 ns; Loc. = LCCOMB_X46_Y31_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~22 VEL_CONTROL:inst51|Add0~24 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 14.570 ns VEL_CONTROL:inst51\|Add0~26 16 COMB LCCOMB_X46_Y31_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 14.570 ns; Loc. = LCCOMB_X46_Y31_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst51|Add0~24 VEL_CONTROL:inst51|Add0~26 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.641 ns VEL_CONTROL:inst51\|Add0~28 17 COMB LCCOMB_X46_Y30_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 14.641 ns; Loc. = LCCOMB_X46_Y30_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~26 VEL_CONTROL:inst51|Add0~28 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.712 ns VEL_CONTROL:inst51\|Add0~30 18 COMB LCCOMB_X46_Y30_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 14.712 ns; Loc. = LCCOMB_X46_Y30_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~28 VEL_CONTROL:inst51|Add0~30 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.783 ns VEL_CONTROL:inst51\|Add0~32 19 COMB LCCOMB_X46_Y30_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 14.783 ns; Loc. = LCCOMB_X46_Y30_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~30 VEL_CONTROL:inst51|Add0~32 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.854 ns VEL_CONTROL:inst51\|Add0~34 20 COMB LCCOMB_X46_Y30_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 14.854 ns; Loc. = LCCOMB_X46_Y30_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~32 VEL_CONTROL:inst51|Add0~34 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.925 ns VEL_CONTROL:inst51\|Add0~36 21 COMB LCCOMB_X46_Y30_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 14.925 ns; Loc. = LCCOMB_X46_Y30_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~34 VEL_CONTROL:inst51|Add0~36 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.996 ns VEL_CONTROL:inst51\|Add0~38 22 COMB LCCOMB_X46_Y30_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 14.996 ns; Loc. = LCCOMB_X46_Y30_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~36 VEL_CONTROL:inst51|Add0~38 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.067 ns VEL_CONTROL:inst51\|Add0~40 23 COMB LCCOMB_X46_Y30_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 15.067 ns; Loc. = LCCOMB_X46_Y30_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~38 VEL_CONTROL:inst51|Add0~40 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 15.226 ns VEL_CONTROL:inst51\|Add0~42 24 COMB LCCOMB_X46_Y30_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 15.226 ns; Loc. = LCCOMB_X46_Y30_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add0~40 VEL_CONTROL:inst51|Add0~42 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.297 ns VEL_CONTROL:inst51\|Add0~44 25 COMB LCCOMB_X46_Y30_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 15.297 ns; Loc. = LCCOMB_X46_Y30_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~42 VEL_CONTROL:inst51|Add0~44 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.368 ns VEL_CONTROL:inst51\|Add0~46 26 COMB LCCOMB_X46_Y30_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 15.368 ns; Loc. = LCCOMB_X46_Y30_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~44 VEL_CONTROL:inst51|Add0~46 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.439 ns VEL_CONTROL:inst51\|Add0~48 27 COMB LCCOMB_X46_Y30_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 15.439 ns; Loc. = LCCOMB_X46_Y30_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add0~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add0~46 VEL_CONTROL:inst51|Add0~48 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.849 ns VEL_CONTROL:inst51\|Add0~49 28 COMB LCCOMB_X46_Y30_N22 1 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 15.849 ns; Loc. = LCCOMB_X46_Y30_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|Add0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add0~48 VEL_CONTROL:inst51|Add0~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.420 ns) 16.926 ns VEL_CONTROL:inst51\|CMD_VEL\[30\]~1 29 COMB LCCOMB_X45_Y30_N18 12 " "Info: 29: + IC(0.657 ns) + CELL(0.420 ns) = 16.926 ns; Loc. = LCCOMB_X45_Y30_N18; Fanout = 12; COMB Node = 'VEL_CONTROL:inst51\|CMD_VEL\[30\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { VEL_CONTROL:inst51|Add0~49 VEL_CONTROL:inst51|CMD_VEL[30]~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.591 ns) + CELL(0.414 ns) 18.931 ns VEL_CONTROL:inst51\|Add4~61 30 COMB LCCOMB_X44_Y26_N28 1 " "Info: 30: + IC(1.591 ns) + CELL(0.414 ns) = 18.931 ns; Loc. = LCCOMB_X44_Y26_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|Add4~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.005 ns" { VEL_CONTROL:inst51|CMD_VEL[30]~1 VEL_CONTROL:inst51|Add4~61 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.341 ns VEL_CONTROL:inst51\|Add4~62 31 COMB LCCOMB_X44_Y26_N30 47 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 19.341 ns; Loc. = LCCOMB_X44_Y26_N30; Fanout = 47; COMB Node = 'VEL_CONTROL:inst51\|Add4~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add4~61 VEL_CONTROL:inst51|Add4~62 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.150 ns) 20.205 ns VEL_CONTROL:inst51\|VEL_ERR~8 32 COMB LCCOMB_X43_Y26_N12 1 " "Info: 32: + IC(0.714 ns) + CELL(0.150 ns) = 20.205 ns; Loc. = LCCOMB_X43_Y26_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { VEL_CONTROL:inst51|Add4~62 VEL_CONTROL:inst51|VEL_ERR~8 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 20.603 ns VEL_CONTROL:inst51\|VEL_ERR~9 33 COMB LCCOMB_X43_Y26_N18 29 " "Info: 33: + IC(0.248 ns) + CELL(0.150 ns) = 20.603 ns; Loc. = LCCOMB_X43_Y26_N18; Fanout = 29; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { VEL_CONTROL:inst51|VEL_ERR~8 VEL_CONTROL:inst51|VEL_ERR~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.275 ns) 21.705 ns VEL_CONTROL:inst51\|VEL_ERR~29 34 COMB LCCOMB_X43_Y28_N6 2 " "Info: 34: + IC(0.827 ns) + CELL(0.275 ns) = 21.705 ns; Loc. = LCCOMB_X43_Y28_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.414 ns) 22.575 ns VEL_CONTROL:inst51\|Add6~5 35 COMB LCCOMB_X42_Y28_N4 2 " "Info: 35: + IC(0.456 ns) + CELL(0.414 ns) = 22.575 ns; Loc. = LCCOMB_X42_Y28_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { VEL_CONTROL:inst51|VEL_ERR~29 VEL_CONTROL:inst51|Add6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.646 ns VEL_CONTROL:inst51\|Add6~7 36 COMB LCCOMB_X42_Y28_N6 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 22.646 ns; Loc. = LCCOMB_X42_Y28_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.717 ns VEL_CONTROL:inst51\|Add6~9 37 COMB LCCOMB_X42_Y28_N8 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 22.717 ns; Loc. = LCCOMB_X42_Y28_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.788 ns VEL_CONTROL:inst51\|Add6~11 38 COMB LCCOMB_X42_Y28_N10 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 22.788 ns; Loc. = LCCOMB_X42_Y28_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.859 ns VEL_CONTROL:inst51\|Add6~13 39 COMB LCCOMB_X42_Y28_N12 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 22.859 ns; Loc. = LCCOMB_X42_Y28_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 23.018 ns VEL_CONTROL:inst51\|Add6~15 40 COMB LCCOMB_X42_Y28_N14 2 " "Info: 40: + IC(0.000 ns) + CELL(0.159 ns) = 23.018 ns; Loc. = LCCOMB_X42_Y28_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.089 ns VEL_CONTROL:inst51\|Add6~17 41 COMB LCCOMB_X42_Y28_N16 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 23.089 ns; Loc. = LCCOMB_X42_Y28_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.160 ns VEL_CONTROL:inst51\|Add6~19 42 COMB LCCOMB_X42_Y28_N18 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 23.160 ns; Loc. = LCCOMB_X42_Y28_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.231 ns VEL_CONTROL:inst51\|Add6~21 43 COMB LCCOMB_X42_Y28_N20 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 23.231 ns; Loc. = LCCOMB_X42_Y28_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.302 ns VEL_CONTROL:inst51\|Add6~23 44 COMB LCCOMB_X42_Y28_N22 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 23.302 ns; Loc. = LCCOMB_X42_Y28_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.373 ns VEL_CONTROL:inst51\|Add6~25 45 COMB LCCOMB_X42_Y28_N24 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 23.373 ns; Loc. = LCCOMB_X42_Y28_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.444 ns VEL_CONTROL:inst51\|Add6~27 46 COMB LCCOMB_X42_Y28_N26 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 23.444 ns; Loc. = LCCOMB_X42_Y28_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.515 ns VEL_CONTROL:inst51\|Add6~29 47 COMB LCCOMB_X42_Y28_N28 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 23.515 ns; Loc. = LCCOMB_X42_Y28_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 23.661 ns VEL_CONTROL:inst51\|Add6~31 48 COMB LCCOMB_X42_Y28_N30 2 " "Info: 48: + IC(0.000 ns) + CELL(0.146 ns) = 23.661 ns; Loc. = LCCOMB_X42_Y28_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.732 ns VEL_CONTROL:inst51\|Add6~33 49 COMB LCCOMB_X42_Y27_N0 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 23.732 ns; Loc. = LCCOMB_X42_Y27_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.803 ns VEL_CONTROL:inst51\|Add6~35 50 COMB LCCOMB_X42_Y27_N2 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 23.803 ns; Loc. = LCCOMB_X42_Y27_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.874 ns VEL_CONTROL:inst51\|Add6~37 51 COMB LCCOMB_X42_Y27_N4 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 23.874 ns; Loc. = LCCOMB_X42_Y27_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.945 ns VEL_CONTROL:inst51\|Add6~39 52 COMB LCCOMB_X42_Y27_N6 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 23.945 ns; Loc. = LCCOMB_X42_Y27_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.016 ns VEL_CONTROL:inst51\|Add6~41 53 COMB LCCOMB_X42_Y27_N8 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 24.016 ns; Loc. = LCCOMB_X42_Y27_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.087 ns VEL_CONTROL:inst51\|Add6~43 54 COMB LCCOMB_X42_Y27_N10 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 24.087 ns; Loc. = LCCOMB_X42_Y27_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.158 ns VEL_CONTROL:inst51\|Add6~45 55 COMB LCCOMB_X42_Y27_N12 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 24.158 ns; Loc. = LCCOMB_X42_Y27_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 24.317 ns VEL_CONTROL:inst51\|Add6~47 56 COMB LCCOMB_X42_Y27_N14 2 " "Info: 56: + IC(0.000 ns) + CELL(0.159 ns) = 24.317 ns; Loc. = LCCOMB_X42_Y27_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.388 ns VEL_CONTROL:inst51\|Add6~49 57 COMB LCCOMB_X42_Y27_N16 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 24.388 ns; Loc. = LCCOMB_X42_Y27_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.459 ns VEL_CONTROL:inst51\|Add6~51 58 COMB LCCOMB_X42_Y27_N18 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 24.459 ns; Loc. = LCCOMB_X42_Y27_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.530 ns VEL_CONTROL:inst51\|Add6~53 59 COMB LCCOMB_X42_Y27_N20 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 24.530 ns; Loc. = LCCOMB_X42_Y27_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.601 ns VEL_CONTROL:inst51\|Add6~55 60 COMB LCCOMB_X42_Y27_N22 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 24.601 ns; Loc. = LCCOMB_X42_Y27_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~53 VEL_CONTROL:inst51|Add6~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.672 ns VEL_CONTROL:inst51\|Add6~57 61 COMB LCCOMB_X42_Y27_N24 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 24.672 ns; Loc. = LCCOMB_X42_Y27_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~55 VEL_CONTROL:inst51|Add6~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 25.082 ns VEL_CONTROL:inst51\|Add6~58 62 COMB LCCOMB_X42_Y27_N26 3 " "Info: 62: + IC(0.000 ns) + CELL(0.410 ns) = 25.082 ns; Loc. = LCCOMB_X42_Y27_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|Add6~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add6~57 VEL_CONTROL:inst51|Add6~58 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(0.438 ns) 26.003 ns VEL_CONTROL:inst51\|LessThan6~4 63 COMB LCCOMB_X41_Y27_N18 1 " "Info: 63: + IC(0.483 ns) + CELL(0.438 ns) = 26.003 ns; Loc. = LCCOMB_X41_Y27_N18; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan6~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { VEL_CONTROL:inst51|Add6~58 VEL_CONTROL:inst51|LessThan6~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 26.400 ns VEL_CONTROL:inst51\|LessThan6~5 64 COMB LCCOMB_X41_Y27_N28 18 " "Info: 64: + IC(0.247 ns) + CELL(0.150 ns) = 26.400 ns; Loc. = LCCOMB_X41_Y27_N28; Fanout = 18; COMB Node = 'VEL_CONTROL:inst51\|LessThan6~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { VEL_CONTROL:inst51|LessThan6~4 VEL_CONTROL:inst51|LessThan6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.420 ns) 27.096 ns VEL_CONTROL:inst51\|CUM_VEL_ERR~30 65 COMB LCCOMB_X41_Y27_N26 16 " "Info: 65: + IC(0.276 ns) + CELL(0.420 ns) = 27.096 ns; Loc. = LCCOMB_X41_Y27_N26; Fanout = 16; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~30 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.275 ns) 27.979 ns VEL_CONTROL:inst51\|CUM_VEL_ERR~32 66 COMB LCCOMB_X40_Y27_N2 17 " "Info: 66: + IC(0.608 ns) + CELL(0.275 ns) = 27.979 ns; Loc. = LCCOMB_X40_Y27_N2; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR~30 VEL_CONTROL:inst51|CUM_VEL_ERR~32 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(2.663 ns) 31.084 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6 67 COMB DSPMULT_X39_Y27_N0 1 " "Info: 67: + IC(0.442 ns) + CELL(2.663 ns) = 31.084 ns; Loc. = DSPMULT_X39_Y27_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.105 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR~32 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/mult_q3t.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 31.308 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6 68 COMB DSPOUT_X39_Y27_N2 2 " "Info: 68: + IC(0.000 ns) + CELL(0.224 ns) = 31.308 ns; Loc. = DSPOUT_X39_Y27_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/db/mult_q3t.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.393 ns) 32.328 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1 69 COMB LCCOMB_X38_Y27_N4 2 " "Info: 69: + IC(0.627 ns) + CELL(0.393 ns) = 32.328 ns; Loc. = LCCOMB_X38_Y27_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.399 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~3 70 COMB LCCOMB_X38_Y27_N6 2 " "Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 32.399 ns; Loc. = LCCOMB_X38_Y27_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 32.809 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~4 71 COMB LCCOMB_X38_Y27_N8 2 " "Info: 71: + IC(0.000 ns) + CELL(0.410 ns) = 32.809 ns; Loc. = LCCOMB_X38_Y27_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.393 ns) 33.945 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~17 72 COMB LCCOMB_X38_Y24_N20 2 " "Info: 72: + IC(0.743 ns) + CELL(0.393 ns) = 33.945 ns; Loc. = LCCOMB_X38_Y24_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 34.355 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~18 73 COMB LCCOMB_X38_Y24_N22 2 " "Info: 73: + IC(0.000 ns) + CELL(0.410 ns) = 34.355 ns; Loc. = LCCOMB_X38_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.393 ns) 35.418 ns VEL_CONTROL:inst51\|Add10~51 74 COMB LCCOMB_X37_Y24_N20 2 " "Info: 74: + IC(0.670 ns) + CELL(0.393 ns) = 35.418 ns; Loc. = LCCOMB_X37_Y24_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 VEL_CONTROL:inst51|Add10~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 35.828 ns VEL_CONTROL:inst51\|Add10~52 75 COMB LCCOMB_X37_Y24_N22 2 " "Info: 75: + IC(0.000 ns) + CELL(0.410 ns) = 35.828 ns; Loc. = LCCOMB_X37_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add10~51 VEL_CONTROL:inst51|Add10~52 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.393 ns) 36.663 ns VEL_CONTROL:inst51\|Add11~53 76 COMB LCCOMB_X36_Y24_N22 2 " "Info: 76: + IC(0.442 ns) + CELL(0.393 ns) = 36.663 ns; Loc. = LCCOMB_X36_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add11~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { VEL_CONTROL:inst51|Add10~52 VEL_CONTROL:inst51|Add11~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.734 ns VEL_CONTROL:inst51\|Add11~55 77 COMB LCCOMB_X36_Y24_N24 2 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 36.734 ns; Loc. = LCCOMB_X36_Y24_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add11~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add11~53 VEL_CONTROL:inst51|Add11~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 37.144 ns VEL_CONTROL:inst51\|Add11~56 78 COMB LCCOMB_X36_Y24_N26 3 " "Info: 78: + IC(0.000 ns) + CELL(0.410 ns) = 37.144 ns; Loc. = LCCOMB_X36_Y24_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|Add11~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add11~55 VEL_CONTROL:inst51|Add11~56 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.410 ns) 38.048 ns VEL_CONTROL:inst51\|MOTOR_CMD\[14\]~25 79 COMB LCCOMB_X35_Y24_N20 1 " "Info: 79: + IC(0.494 ns) + CELL(0.410 ns) = 38.048 ns; Loc. = LCCOMB_X35_Y24_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[14\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { VEL_CONTROL:inst51|Add11~56 VEL_CONTROL:inst51|MOTOR_CMD[14]~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 38.581 ns VEL_CONTROL:inst51\|MOTOR_CMD\[14\]~26 80 COMB LCCOMB_X35_Y24_N22 9 " "Info: 80: + IC(0.258 ns) + CELL(0.275 ns) = 38.581 ns; Loc. = LCCOMB_X35_Y24_N22; Fanout = 9; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[14\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { VEL_CONTROL:inst51|MOTOR_CMD[14]~25 VEL_CONTROL:inst51|MOTOR_CMD[14]~26 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 38.979 ns VEL_CONTROL:inst51\|MOTOR_CMD\[14\]~27 81 COMB LCCOMB_X35_Y24_N0 17 " "Info: 81: + IC(0.248 ns) + CELL(0.150 ns) = 38.979 ns; Loc. = LCCOMB_X35_Y24_N0; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[14\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { VEL_CONTROL:inst51|MOTOR_CMD[14]~26 VEL_CONTROL:inst51|MOTOR_CMD[14]~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.420 ns) 39.909 ns VEL_CONTROL:inst51\|MOTOR_CMD\[16\]~8 82 COMB LCCOMB_X35_Y25_N0 1 " "Info: 82: + IC(0.510 ns) + CELL(0.420 ns) = 39.909 ns; Loc. = LCCOMB_X35_Y25_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[16\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { VEL_CONTROL:inst51|MOTOR_CMD[14]~27 VEL_CONTROL:inst51|MOTOR_CMD[16]~8 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 39.993 ns VEL_CONTROL:inst51\|MOTOR_CMD\[16\] 83 REG LCFF_X35_Y25_N1 3 " "Info: 83: + IC(0.000 ns) + CELL(0.084 ns) = 39.993 ns; Loc. = LCFF_X35_Y25_N1; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|MOTOR_CMD[16]~8 VEL_CONTROL:inst51|MOTOR_CMD[16] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.963 ns ( 44.92 % ) " "Info: Total cell delay = 17.963 ns ( 44.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.030 ns ( 55.08 % ) " "Info: Total interconnect delay = 22.030 ns ( 55.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.993 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst51|Mux0~2 VEL_CONTROL:inst51|Add0~2 VEL_CONTROL:inst51|Add0~6 VEL_CONTROL:inst51|Add0~8 VEL_CONTROL:inst51|Add0~10 VEL_CONTROL:inst51|Add0~12 VEL_CONTROL:inst51|Add0~14 VEL_CONTROL:inst51|Add0~16 VEL_CONTROL:inst51|Add0~18 VEL_CONTROL:inst51|Add0~20 VEL_CONTROL:inst51|Add0~22 VEL_CONTROL:inst51|Add0~24 VEL_CONTROL:inst51|Add0~26 VEL_CONTROL:inst51|Add0~28 VEL_CONTROL:inst51|Add0~30 VEL_CONTROL:inst51|Add0~32 VEL_CONTROL:inst51|Add0~34 VEL_CONTROL:inst51|Add0~36 VEL_CONTROL:inst51|Add0~38 VEL_CONTROL:inst51|Add0~40 VEL_CONTROL:inst51|Add0~42 VEL_CONTROL:inst51|Add0~44 VEL_CONTROL:inst51|Add0~46 VEL_CONTROL:inst51|Add0~48 VEL_CONTROL:inst51|Add0~49 VEL_CONTROL:inst51|CMD_VEL[30]~1 VEL_CONTROL:inst51|Add4~61 VEL_CONTROL:inst51|Add4~62 VEL_CONTROL:inst51|VEL_ERR~8 VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~29 VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~53 VEL_CONTROL:inst51|Add6~55 VEL_CONTROL:inst51|Add6~57 VEL_CONTROL:inst51|Add6~58 VEL_CONTROL:inst51|LessThan6~4 VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~30 VEL_CONTROL:inst51|CUM_VEL_ERR~32 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 VEL_CONTROL:inst51|Add10~51 VEL_CONTROL:inst51|Add10~52 VEL_CONTROL:inst51|Add11~53 VEL_CONTROL:inst51|Add11~55 VEL_CONTROL:inst51|Add11~56 VEL_CONTROL:inst51|MOTOR_CMD[14]~25 VEL_CONTROL:inst51|MOTOR_CMD[14]~26 VEL_CONTROL:inst51|MOTOR_CMD[14]~27 VEL_CONTROL:inst51|MOTOR_CMD[16]~8 VEL_CONTROL:inst51|MOTOR_CMD[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.993 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst51|Mux0~2 {} VEL_CONTROL:inst51|Add0~2 {} VEL_CONTROL:inst51|Add0~6 {} VEL_CONTROL:inst51|Add0~8 {} VEL_CONTROL:inst51|Add0~10 {} VEL_CONTROL:inst51|Add0~12 {} VEL_CONTROL:inst51|Add0~14 {} VEL_CONTROL:inst51|Add0~16 {} VEL_CONTROL:inst51|Add0~18 {} VEL_CONTROL:inst51|Add0~20 {} VEL_CONTROL:inst51|Add0~22 {} VEL_CONTROL:inst51|Add0~24 {} VEL_CONTROL:inst51|Add0~26 {} VEL_CONTROL:inst51|Add0~28 {} VEL_CONTROL:inst51|Add0~30 {} VEL_CONTROL:inst51|Add0~32 {} VEL_CONTROL:inst51|Add0~34 {} VEL_CONTROL:inst51|Add0~36 {} VEL_CONTROL:inst51|Add0~38 {} VEL_CONTROL:inst51|Add0~40 {} VEL_CONTROL:inst51|Add0~42 {} VEL_CONTROL:inst51|Add0~44 {} VEL_CONTROL:inst51|Add0~46 {} VEL_CONTROL:inst51|Add0~48 {} VEL_CONTROL:inst51|Add0~49 {} VEL_CONTROL:inst51|CMD_VEL[30]~1 {} VEL_CONTROL:inst51|Add4~61 {} VEL_CONTROL:inst51|Add4~62 {} VEL_CONTROL:inst51|VEL_ERR~8 {} VEL_CONTROL:inst51|VEL_ERR~9 {} VEL_CONTROL:inst51|VEL_ERR~29 {} VEL_CONTROL:inst51|Add6~5 {} VEL_CONTROL:inst51|Add6~7 {} VEL_CONTROL:inst51|Add6~9 {} VEL_CONTROL:inst51|Add6~11 {} VEL_CONTROL:inst51|Add6~13 {} VEL_CONTROL:inst51|Add6~15 {} VEL_CONTROL:inst51|Add6~17 {} VEL_CONTROL:inst51|Add6~19 {} VEL_CONTROL:inst51|Add6~21 {} VEL_CONTROL:inst51|Add6~23 {} VEL_CONTROL:inst51|Add6~25 {} VEL_CONTROL:inst51|Add6~27 {} VEL_CONTROL:inst51|Add6~29 {} VEL_CONTROL:inst51|Add6~31 {} VEL_CONTROL:inst51|Add6~33 {} VEL_CONTROL:inst51|Add6~35 {} VEL_CONTROL:inst51|Add6~37 {} VEL_CONTROL:inst51|Add6~39 {} VEL_CONTROL:inst51|Add6~41 {} VEL_CONTROL:inst51|Add6~43 {} VEL_CONTROL:inst51|Add6~45 {} VEL_CONTROL:inst51|Add6~47 {} VEL_CONTROL:inst51|Add6~49 {} VEL_CONTROL:inst51|Add6~51 {} VEL_CONTROL:inst51|Add6~53 {} VEL_CONTROL:inst51|Add6~55 {} VEL_CONTROL:inst51|Add6~57 {} VEL_CONTROL:inst51|Add6~58 {} VEL_CONTROL:inst51|LessThan6~4 {} VEL_CONTROL:inst51|LessThan6~5 {} VEL_CONTROL:inst51|CUM_VEL_ERR~30 {} VEL_CONTROL:inst51|CUM_VEL_ERR~32 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 {} VEL_CONTROL:inst51|Add10~51 {} VEL_CONTROL:inst51|Add10~52 {} VEL_CONTROL:inst51|Add11~53 {} VEL_CONTROL:inst51|Add11~55 {} VEL_CONTROL:inst51|Add11~56 {} VEL_CONTROL:inst51|MOTOR_CMD[14]~25 {} VEL_CONTROL:inst51|MOTOR_CMD[14]~26 {} VEL_CONTROL:inst51|MOTOR_CMD[14]~27 {} VEL_CONTROL:inst51|MOTOR_CMD[16]~8 {} VEL_CONTROL:inst51|MOTOR_CMD[16] {} } { 0.000ns 0.000ns 6.440ns 3.293ns 0.246ns 1.207ns 0.303ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.657ns 1.591ns 0.000ns 0.714ns 0.248ns 0.827ns 0.456ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.483ns 0.247ns 0.276ns 0.608ns 0.442ns 0.000ns 0.627ns 0.000ns 0.000ns 0.743ns 0.000ns 0.670ns 0.000ns 0.442ns 0.000ns 0.000ns 0.494ns 0.258ns 0.248ns 0.510ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.378ns 0.150ns 0.275ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.414ns 0.410ns 0.150ns 0.150ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.420ns 0.275ns 2.663ns 0.224ns 0.393ns 0.071ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.071ns 0.410ns 0.410ns 0.275ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.018 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 2.902 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X41_Y21_N25 4 " "Info: 3: + IC(1.024 ns) + CELL(0.787 ns) = 2.902 ns; Loc. = LCFF_X41_Y21_N25; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.000 ns) 4.500 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G5 410 " "Info: 4: + IC(1.598 ns) + CELL(0.000 ns) = 4.500 ns; Loc. = CLKCTRL_G5; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.537 ns) 6.018 ns VEL_CONTROL:inst51\|MOTOR_CMD\[16\] 5 REG LCFF_X35_Y25_N1 3 " "Info: 5: + IC(0.981 ns) + CELL(0.537 ns) = 6.018 ns; Loc. = LCFF_X35_Y25_N1; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[16] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 22.00 % ) " "Info: Total cell delay = 1.324 ns ( 22.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.694 ns ( 78.00 % ) " "Info: Total interconnect delay = 4.694 ns ( 78.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.018 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.018 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[16] {} } { 0.000ns 1.091ns 1.024ns 1.598ns 0.981ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.993 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst51|Mux0~2 VEL_CONTROL:inst51|Add0~2 VEL_CONTROL:inst51|Add0~6 VEL_CONTROL:inst51|Add0~8 VEL_CONTROL:inst51|Add0~10 VEL_CONTROL:inst51|Add0~12 VEL_CONTROL:inst51|Add0~14 VEL_CONTROL:inst51|Add0~16 VEL_CONTROL:inst51|Add0~18 VEL_CONTROL:inst51|Add0~20 VEL_CONTROL:inst51|Add0~22 VEL_CONTROL:inst51|Add0~24 VEL_CONTROL:inst51|Add0~26 VEL_CONTROL:inst51|Add0~28 VEL_CONTROL:inst51|Add0~30 VEL_CONTROL:inst51|Add0~32 VEL_CONTROL:inst51|Add0~34 VEL_CONTROL:inst51|Add0~36 VEL_CONTROL:inst51|Add0~38 VEL_CONTROL:inst51|Add0~40 VEL_CONTROL:inst51|Add0~42 VEL_CONTROL:inst51|Add0~44 VEL_CONTROL:inst51|Add0~46 VEL_CONTROL:inst51|Add0~48 VEL_CONTROL:inst51|Add0~49 VEL_CONTROL:inst51|CMD_VEL[30]~1 VEL_CONTROL:inst51|Add4~61 VEL_CONTROL:inst51|Add4~62 VEL_CONTROL:inst51|VEL_ERR~8 VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~29 VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~53 VEL_CONTROL:inst51|Add6~55 VEL_CONTROL:inst51|Add6~57 VEL_CONTROL:inst51|Add6~58 VEL_CONTROL:inst51|LessThan6~4 VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~30 VEL_CONTROL:inst51|CUM_VEL_ERR~32 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 VEL_CONTROL:inst51|Add10~51 VEL_CONTROL:inst51|Add10~52 VEL_CONTROL:inst51|Add11~53 VEL_CONTROL:inst51|Add11~55 VEL_CONTROL:inst51|Add11~56 VEL_CONTROL:inst51|MOTOR_CMD[14]~25 VEL_CONTROL:inst51|MOTOR_CMD[14]~26 VEL_CONTROL:inst51|MOTOR_CMD[14]~27 VEL_CONTROL:inst51|MOTOR_CMD[16]~8 VEL_CONTROL:inst51|MOTOR_CMD[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.993 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst51|Mux0~2 {} VEL_CONTROL:inst51|Add0~2 {} VEL_CONTROL:inst51|Add0~6 {} VEL_CONTROL:inst51|Add0~8 {} VEL_CONTROL:inst51|Add0~10 {} VEL_CONTROL:inst51|Add0~12 {} VEL_CONTROL:inst51|Add0~14 {} VEL_CONTROL:inst51|Add0~16 {} VEL_CONTROL:inst51|Add0~18 {} VEL_CONTROL:inst51|Add0~20 {} VEL_CONTROL:inst51|Add0~22 {} VEL_CONTROL:inst51|Add0~24 {} VEL_CONTROL:inst51|Add0~26 {} VEL_CONTROL:inst51|Add0~28 {} VEL_CONTROL:inst51|Add0~30 {} VEL_CONTROL:inst51|Add0~32 {} VEL_CONTROL:inst51|Add0~34 {} VEL_CONTROL:inst51|Add0~36 {} VEL_CONTROL:inst51|Add0~38 {} VEL_CONTROL:inst51|Add0~40 {} VEL_CONTROL:inst51|Add0~42 {} VEL_CONTROL:inst51|Add0~44 {} VEL_CONTROL:inst51|Add0~46 {} VEL_CONTROL:inst51|Add0~48 {} VEL_CONTROL:inst51|Add0~49 {} VEL_CONTROL:inst51|CMD_VEL[30]~1 {} VEL_CONTROL:inst51|Add4~61 {} VEL_CONTROL:inst51|Add4~62 {} VEL_CONTROL:inst51|VEL_ERR~8 {} VEL_CONTROL:inst51|VEL_ERR~9 {} VEL_CONTROL:inst51|VEL_ERR~29 {} VEL_CONTROL:inst51|Add6~5 {} VEL_CONTROL:inst51|Add6~7 {} VEL_CONTROL:inst51|Add6~9 {} VEL_CONTROL:inst51|Add6~11 {} VEL_CONTROL:inst51|Add6~13 {} VEL_CONTROL:inst51|Add6~15 {} VEL_CONTROL:inst51|Add6~17 {} VEL_CONTROL:inst51|Add6~19 {} VEL_CONTROL:inst51|Add6~21 {} VEL_CONTROL:inst51|Add6~23 {} VEL_CONTROL:inst51|Add6~25 {} VEL_CONTROL:inst51|Add6~27 {} VEL_CONTROL:inst51|Add6~29 {} VEL_CONTROL:inst51|Add6~31 {} VEL_CONTROL:inst51|Add6~33 {} VEL_CONTROL:inst51|Add6~35 {} VEL_CONTROL:inst51|Add6~37 {} VEL_CONTROL:inst51|Add6~39 {} VEL_CONTROL:inst51|Add6~41 {} VEL_CONTROL:inst51|Add6~43 {} VEL_CONTROL:inst51|Add6~45 {} VEL_CONTROL:inst51|Add6~47 {} VEL_CONTROL:inst51|Add6~49 {} VEL_CONTROL:inst51|Add6~51 {} VEL_CONTROL:inst51|Add6~53 {} VEL_CONTROL:inst51|Add6~55 {} VEL_CONTROL:inst51|Add6~57 {} VEL_CONTROL:inst51|Add6~58 {} VEL_CONTROL:inst51|LessThan6~4 {} VEL_CONTROL:inst51|LessThan6~5 {} VEL_CONTROL:inst51|CUM_VEL_ERR~30 {} VEL_CONTROL:inst51|CUM_VEL_ERR~32 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~3 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~4 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18 {} VEL_CONTROL:inst51|Add10~51 {} VEL_CONTROL:inst51|Add10~52 {} VEL_CONTROL:inst51|Add11~53 {} VEL_CONTROL:inst51|Add11~55 {} VEL_CONTROL:inst51|Add11~56 {} VEL_CONTROL:inst51|MOTOR_CMD[14]~25 {} VEL_CONTROL:inst51|MOTOR_CMD[14]~26 {} VEL_CONTROL:inst51|MOTOR_CMD[14]~27 {} VEL_CONTROL:inst51|MOTOR_CMD[16]~8 {} VEL_CONTROL:inst51|MOTOR_CMD[16] {} } { 0.000ns 0.000ns 6.440ns 3.293ns 0.246ns 1.207ns 0.303ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.657ns 1.591ns 0.000ns 0.714ns 0.248ns 0.827ns 0.456ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.483ns 0.247ns 0.276ns 0.608ns 0.442ns 0.000ns 0.627ns 0.000ns 0.000ns 0.743ns 0.000ns 0.670ns 0.000ns 0.442ns 0.000ns 0.000ns 0.494ns 0.258ns 0.248ns 0.510ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.378ns 0.150ns 0.275ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.414ns 0.410ns 0.150ns 0.150ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.420ns 0.275ns 2.663ns 0.224ns 0.393ns 0.071ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.071ns 0.410ns 0.410ns 0.275ns 0.150ns 0.420ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.018 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.018 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[16] {} } { 0.000ns 1.091ns 1.024ns 1.598ns 0.981ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[0\] QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[1\] 13.048 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[0\]\" through register \"QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[1\]\" is 13.048 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 7.677 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 7.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 580 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 580; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.787 ns) 2.885 ns SCOMP:inst8\|IR\[6\] 3 REG LCFF_X34_Y15_N13 9 " "Info: 3: + IC(1.007 ns) + CELL(0.787 ns) = 2.885 ns; Loc. = LCFF_X34_Y15_N13; Fanout = 9; REG Node = 'SCOMP:inst8\|IR\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SCOMP.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.398 ns) 4.039 ns IO_DECODER:inst24\|Equal2~0 4 COMB LCCOMB_X34_Y15_N20 2 " "Info: 4: + IC(0.756 ns) + CELL(0.398 ns) = 4.039 ns; Loc. = LCCOMB_X34_Y15_N20; Fanout = 2; COMB Node = 'IO_DECODER:inst24\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { SCOMP:inst8|IR[6] IO_DECODER:inst24|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.436 ns) 4.761 ns inst70~0 5 COMB LCCOMB_X34_Y15_N6 6 " "Info: 5: + IC(0.286 ns) + CELL(0.436 ns) = 4.761 ns; Loc. = LCCOMB_X34_Y15_N6; Fanout = 6; COMB Node = 'inst70~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { IO_DECODER:inst24|Equal2~0 inst70~0 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.150 ns) 6.138 ns inst74 6 COMB LCCOMB_X35_Y12_N14 16 " "Info: 6: + IC(1.227 ns) + CELL(0.150 ns) = 6.138 ns; Loc. = LCCOMB_X35_Y12_N14; Fanout = 16; COMB Node = 'inst74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { inst70~0 inst74 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 1176 776 840 1224 "inst74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 7.677 ns QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[1\] 7 REG LCFF_X35_Y12_N3 7 " "Info: 7: + IC(1.002 ns) + CELL(0.537 ns) = 7.677 ns; Loc. = LCFF_X35_Y12_N3; Fanout = 7; REG Node = 'QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { inst74 QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.308 ns ( 30.06 % ) " "Info: Total cell delay = 2.308 ns ( 30.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.369 ns ( 69.94 % ) " "Info: Total interconnect delay = 5.369 ns ( 69.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.677 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst24|Equal2~0 inst70~0 inst74 QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.677 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst24|Equal2~0 {} inst70~0 {} inst74 {} QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] {} } { 0.000ns 1.091ns 1.007ns 0.756ns 0.286ns 1.227ns 1.002ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.436ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.479 ns + Longest register pin " "Info: + Longest register to pin delay is 7.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[1\] 1 REG LCFF_X35_Y12_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y12_N3; Fanout = 7; REG Node = 'QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.413 ns) 1.019 ns QUAD_HEX:inst57\|HEX_DISP:inst22\|Mux6~0 2 COMB LCCOMB_X36_Y12_N8 1 " "Info: 2: + IC(0.606 ns) + CELL(0.413 ns) = 1.019 ns; Loc. = LCCOMB_X36_Y12_N8; Fanout = 1; COMB Node = 'QUAD_HEX:inst57\|HEX_DISP:inst22\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] QUAD_HEX:inst57|HEX_DISP:inst22|Mux6~0 } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/HEX_DISP.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.643 ns) + CELL(2.817 ns) 7.479 ns HEX1\[0\] 3 PIN PIN_V20 0 " "Info: 3: + IC(3.643 ns) + CELL(2.817 ns) = 7.479 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'HEX1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.460 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|Mux6~0 HEX1[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 1208 1136 1312 1224 "HEX1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.230 ns ( 43.19 % ) " "Info: Total cell delay = 3.230 ns ( 43.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.249 ns ( 56.81 % ) " "Info: Total interconnect delay = 4.249 ns ( 56.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.479 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] QUAD_HEX:inst57|HEX_DISP:inst22|Mux6~0 HEX1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.479 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] {} QUAD_HEX:inst57|HEX_DISP:inst22|Mux6~0 {} HEX1[0] {} } { 0.000ns 0.606ns 3.643ns } { 0.000ns 0.413ns 2.817ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.677 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst24|Equal2~0 inst70~0 inst74 QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.677 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst24|Equal2~0 {} inst70~0 {} inst74 {} QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] {} } { 0.000ns 1.091ns 1.007ns 0.756ns 0.286ns 1.227ns 1.002ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.436ns 0.150ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.479 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] QUAD_HEX:inst57|HEX_DISP:inst22|Mux6~0 HEX1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.479 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] {} QUAD_HEX:inst57|HEX_DISP:inst22|Mux6~0 {} HEX1[0] {} } { 0.000ns 0.606ns 3.643ns } { 0.000ns 0.413ns 2.817ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[0\] WATCH_ST 17.958 ns Longest " "Info: Longest tpd from source pin \"KEY\[0\]\" to destination pin \"WATCH_ST\" is 17.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 272 128 296 288 "KEY\[3..0\]" "" } { 376 896 944 392 "KEY\[0\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 264 296 352 280 "KEY\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.440 ns) + CELL(0.150 ns) 7.452 ns I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4 2 COMB LCCOMB_X33_Y9_N24 790 " "Info: 2: + IC(6.440 ns) + CELL(0.150 ns) = 7.452 ns; Loc. = LCCOMB_X33_Y9_N24; Fanout = 790; COMB Node = 'I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.590 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/i2c_ctrl.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.293 ns) + CELL(0.378 ns) 11.123 ns VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~head_lut 3 COMB LCCOMB_X42_Y29_N0 3 " "Info: 3: + IC(3.293 ns) + CELL(0.378 ns) = 11.123 ns; Loc. = LCCOMB_X42_Y29_N0; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.671 ns" { I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 11.519 ns VEL_CONTROL:inst51\|Mux0~2 4 COMB LCCOMB_X42_Y29_N8 22 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 11.519 ns; Loc. = LCCOMB_X42_Y29_N8; Fanout = 22; COMB Node = 'VEL_CONTROL:inst51\|Mux0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst51|Mux0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/VEL_CONTROL.vhd" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.275 ns) 13.115 ns inst7~0 5 COMB LCCOMB_X41_Y21_N18 1 " "Info: 5: + IC(1.321 ns) + CELL(0.275 ns) = 13.115 ns; Loc. = LCCOMB_X41_Y21_N18; Fanout = 1; COMB Node = 'inst7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { VEL_CONTROL:inst51|Mux0~2 inst7~0 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 2528 1040 1104 2576 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.193 ns) + CELL(2.650 ns) 17.958 ns WATCH_ST 6 PIN PIN_M22 0 " "Info: 6: + IC(2.193 ns) + CELL(2.650 ns) = 17.958 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'WATCH_ST'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.843 ns" { inst7~0 WATCH_ST } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 2544 1112 1288 2560 "WATCH_ST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.465 ns ( 24.86 % ) " "Info: Total cell delay = 4.465 ns ( 24.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.493 ns ( 75.14 % ) " "Info: Total interconnect delay = 13.493 ns ( 75.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.958 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst51|Mux0~2 inst7~0 WATCH_ST } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.958 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst51|Mux0~2 {} inst7~0 {} WATCH_ST {} } { 0.000ns 0.000ns 6.440ns 3.293ns 0.246ns 1.321ns 2.193ns } { 0.000ns 0.862ns 0.150ns 0.378ns 0.150ns 0.275ns 2.650ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DIG_IN:inst5\|B_DI\[3\] SW\[3\] CLOCK_50 2.354 ns register " "Info: th for register \"DIG_IN:inst5\|B_DI\[3\]\" (data pin = \"SW\[3\]\", clock pin = \"CLOCK_50\") is 2.354 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 6.900 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 580 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 580; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.787 ns) 2.885 ns SCOMP:inst8\|IR\[6\] 3 REG LCFF_X34_Y15_N13 9 " "Info: 3: + IC(1.007 ns) + CELL(0.787 ns) = 2.885 ns; Loc. = LCFF_X34_Y15_N13; Fanout = 9; REG Node = 'SCOMP:inst8\|IR\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/SCOMP.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.398 ns) 4.039 ns IO_DECODER:inst24\|Equal2~0 4 COMB LCCOMB_X34_Y15_N20 2 " "Info: 4: + IC(0.756 ns) + CELL(0.398 ns) = 4.039 ns; Loc. = LCCOMB_X34_Y15_N20; Fanout = 2; COMB Node = 'IO_DECODER:inst24\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { SCOMP:inst8|IR[6] IO_DECODER:inst24|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.275 ns) 4.589 ns IO_DECODER:inst24\|Equal2~1 5 COMB LCCOMB_X34_Y15_N2 5 " "Info: 5: + IC(0.275 ns) + CELL(0.275 ns) = 4.589 ns; Loc. = LCCOMB_X34_Y15_N2; Fanout = 5; COMB Node = 'IO_DECODER:inst24\|Equal2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~1 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/IO_DECODER.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.419 ns) 5.688 ns inst77 6 COMB LCCOMB_X36_Y15_N0 33 " "Info: 6: + IC(0.680 ns) + CELL(0.419 ns) = 5.688 ns; Loc. = LCCOMB_X36_Y15_N0; Fanout = 33; COMB Node = 'inst77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { IO_DECODER:inst24|Equal2~1 inst77 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.537 ns) 6.900 ns DIG_IN:inst5\|B_DI\[3\] 7 REG LCFF_X35_Y16_N31 1 " "Info: 7: + IC(0.675 ns) + CELL(0.537 ns) = 6.900 ns; Loc. = LCFF_X35_Y16_N31; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { inst77 DIG_IN:inst5|B_DI[3] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.416 ns ( 35.01 % ) " "Info: Total cell delay = 2.416 ns ( 35.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.484 ns ( 64.99 % ) " "Info: Total interconnect delay = 4.484 ns ( 64.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~1 inst77 DIG_IN:inst5|B_DI[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~1 {} inst77 {} DIG_IN:inst5|B_DI[3] {} } { 0.000ns 1.091ns 1.007ns 0.756ns 0.275ns 0.680ns 0.675ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.419ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.454 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 PIN PIN_AE14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; PIN Node = 'SW\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DE2bot.bdf" { { 864 -32 136 880 "SW\[15..0\]" "" } { 296 128 296 312 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 832 192 288 848 "SW\[15..0\]" "" } { 288 296 351 304 "SW\[17..16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.366 ns) 2.454 ns DIG_IN:inst5\|B_DI\[3\] 2 REG LCFF_X35_Y16_N31 1 " "Info: 2: + IC(1.089 ns) + CELL(0.366 ns) = 2.454 ns; Loc. = LCFF_X35_Y16_N31; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { SW[3] DIG_IN:inst5|B_DI[3] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/Users/Brand/Documents/Georgia Tech/Spring 2017/ECE 2031/Project/Implementation/Parking101/DE2Bot_Spr17/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 55.62 % ) " "Info: Total cell delay = 1.365 ns ( 55.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.089 ns ( 44.38 % ) " "Info: Total interconnect delay = 1.089 ns ( 44.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { SW[3] DIG_IN:inst5|B_DI[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.454 ns" { SW[3] {} SW[3]~combout {} DIG_IN:inst5|B_DI[3] {} } { 0.000ns 0.000ns 1.089ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~1 inst77 DIG_IN:inst5|B_DI[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~1 {} inst77 {} DIG_IN:inst5|B_DI[3] {} } { 0.000ns 1.091ns 1.007ns 0.756ns 0.275ns 0.680ns 0.675ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.419ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { SW[3] DIG_IN:inst5|B_DI[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.454 ns" { SW[3] {} SW[3]~combout {} DIG_IN:inst5|B_DI[3] {} } { 0.000ns 0.000ns 1.089ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 27 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 12:48:23 2017 " "Info: Processing ended: Thu Mar 30 12:48:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
