Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Reading design: TopLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopLevel.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopLevel"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : TopLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\mccre\OneDrive\Documents\2016\Uni\ADS\Project\usb_smeech\Switching_Comp.vhd" into library work
Parsing entity <Monitoring_Comp>.
Parsing architecture <Behavioral> of entity <monitoring_comp>.
Parsing package <Switching_Package>.
Parsing VHDL file "C:\Users\mccre\OneDrive\Documents\2016\Uni\ADS\Project\usb_smeech\Sum_Monitoring.vhd" into library work
Parsing entity <Sum_Monitoring>.
Parsing architecture <Behavioral> of entity <sum_monitoring>.
Parsing package <Sum_Package>.
Parsing VHDL file "C:\Users\mccre\OneDrive\Documents\2016\Uni\ADS\Project\usb_smeech\SSD.vhd" into library work
Parsing entity <BCD_to_SSD>.
Parsing architecture <Behavioral> of entity <bcd_to_ssd>.
Parsing package <SSD_Package>.
Parsing VHDL file "C:\Users\mccre\OneDrive\Documents\2016\Uni\ADS\Project\usb_smeech\SampleInputs_usingClk.vhd" into library work
Parsing entity <SampleInputs_usingclk>.
Parsing architecture <Behavioral> of entity <sampleinputs_usingclk>.
Parsing package <SampleInputs_UsingClock_Package>.
Parsing VHDL file "C:\Users\mccre\OneDrive\Documents\2016\Uni\ADS\Project\usb_smeech\LED_Display.vhd" into library work
Parsing entity <LED_Display>.
Parsing architecture <Behavioral> of entity <led_display>.
Parsing package <LED_Package>.
Parsing VHDL file "C:\Users\mccre\OneDrive\Documents\2016\Uni\ADS\Project\usb_smeech\clockdivide.vhd" into library work
Parsing entity <clockdivide>.
Parsing architecture <Behavioral> of entity <clockdivide>.
Parsing package <clockdivide_package>.
Parsing VHDL file "C:\Users\mccre\OneDrive\Documents\2016\Uni\ADS\Project\usb_smeech\TopLevel.vhd" into library work
Parsing entity <TopLevel>.
Parsing architecture <Behavioral> of entity <toplevel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TopLevel> (architecture <Behavioral>) from library <work>.

Elaborating entity <clockdivide> (architecture <Behavioral>) from library <work>.

Elaborating entity <SampleInputs_usingclk> (architecture <Behavioral>) from library <work>.

Elaborating entity <Monitoring_Comp> (architecture <Behavioral>) from library <work>.

Elaborating entity <Sum_Monitoring> (architecture <Behavioral>) from library <work>.

Elaborating entity <BCD_to_SSD> (architecture <Behavioral>) from library <work>.

Elaborating entity <LED_Display> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopLevel>.
    Related source file is "C:\Users\mccre\OneDrive\Documents\2016\Uni\ADS\Project\usb_smeech\TopLevel.vhd".
INFO:Xst:3210 - "C:\Users\mccre\OneDrive\Documents\2016\Uni\ADS\Project\usb_smeech\TopLevel.vhd" line 55: Output port <CLK_div> of the instance <clock0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TopLevel> synthesized.

Synthesizing Unit <clockdivide>.
    Related source file is "C:\Users\mccre\OneDrive\Documents\2016\Uni\ADS\Project\usb_smeech\clockdivide.vhd".
    Found 1-bit register for signal <CLK_div>.
    Found 27-bit register for signal <half_sec>.
    Found 1-bit register for signal <CLK_halfsec>.
    Found 1-bit register for signal <CLK_SSD>.
    Found 27-bit register for signal <div_ssd>.
    Found 27-bit register for signal <div>.
    Found 27-bit adder for signal <div[26]_GND_13_o_add_3_OUT> created at line 53.
    Found 27-bit adder for signal <half_sec[26]_GND_13_o_add_10_OUT> created at line 70.
    Found 27-bit adder for signal <div_ssd[26]_GND_13_o_add_17_OUT> created at line 86.
    Found 27-bit comparator lessequal for signal <n0001> created at line 48
    Found 27-bit comparator lessequal for signal <n0010> created at line 65
    Found 27-bit comparator lessequal for signal <n0019> created at line 81
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  84 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <clockdivide> synthesized.

Synthesizing Unit <SampleInputs_usingclk>.
    Related source file is "C:\Users\mccre\OneDrive\Documents\2016\Uni\ADS\Project\usb_smeech\SampleInputs_usingClk.vhd".
    Found 11-bit register for signal <consumption_in>.
    Found 32-bit register for signal <counter_solar>.
    Found 10-bit register for signal <solar_in>.
    Found 32-bit register for signal <counter_consumption>.
    Found 32-bit adder for signal <counter_consumption[31]_GND_14_o_add_1_OUT> created at line 129.
    Found 32-bit adder for signal <counter_solar[31]_GND_14_o_add_7_OUT> created at line 142.
    Found 64x11-bit Read Only RAM for signal <counter_consumption[5]_X_14_o_wide_mux_3_OUT>
    Found 64x10-bit Read Only RAM for signal <counter_solar[5]_X_14_o_wide_mux_9_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  85 D-type flip-flop(s).
Unit <SampleInputs_usingclk> synthesized.

Synthesizing Unit <Monitoring_Comp>.
    Related source file is "C:\Users\mccre\OneDrive\Documents\2016\Uni\ADS\Project\usb_smeech\Switching_Comp.vhd".
    Found 2-bit register for signal <current_source>.
    Found 11-bit comparator greater for signal <n0000> created at line 31
    Found 11-bit comparator lessequal for signal <n0002> created at line 35
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Monitoring_Comp> synthesized.

Synthesizing Unit <Sum_Monitoring>.
    Related source file is "C:\Users\mccre\OneDrive\Documents\2016\Uni\ADS\Project\usb_smeech\Sum_Monitoring.vhd".
    Found 12-bit register for signal <solar_sum>.
    Found 13-bit register for signal <daily_generated>.
    Found 13-bit register for signal <consumption_sum>.
    Found 11-bit register for signal <battery_sum>.
    Found 10-bit register for signal <total_samples>.
    Found 10-bit adder for signal <total_samples[9]_GND_16_o_add_1_OUT> created at line 1241.
    Found 13-bit adder for signal <consumption_sum[12]_GND_16_o_add_3_OUT> created at line 57.
    Found 11-bit adder for signal <GND_16_o_GND_16_o_add_8_OUT> created at line 67.
    Found 13-bit adder for signal <daily_generated[12]_GND_16_o_add_9_OUT> created at line 68.
    Found 11-bit adder for signal <GND_16_o_GND_16_o_add_13_OUT> created at line 73.
    Found 12-bit adder for signal <solar_sum[11]_GND_16_o_add_15_OUT> created at line 74.
    Found 13-bit adder for signal <daily_generated[12]_GND_16_o_add_17_OUT> created at line 75.
    Found 11-bit subtractor for signal <n0077> created at line 0.
    Found 12x7-bit multiplier for signal <solar_sum[11]_PWR_16_o_MuLt_32_OUT> created at line 1399.
    Found 11x7-bit multiplier for signal <battery_sum[10]_PWR_16_o_MuLt_35_OUT> created at line 1399.
    Found 11-bit 3-to-1 multiplexer for signal <current_source[1]_GND_16_o_wide_mux_18_OUT> created at line 59.
    Summary:
	inferred   2 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Sum_Monitoring> synthesized.

Synthesizing Unit <div_13u_6u>.
    Related source file is "".
    Found 19-bit adder for signal <GND_17_o_b[5]_add_1_OUT> created at line 0.
    Found 18-bit adder for signal <GND_17_o_b[5]_add_3_OUT> created at line 0.
    Found 17-bit adder for signal <GND_17_o_b[5]_add_5_OUT> created at line 0.
    Found 16-bit adder for signal <GND_17_o_b[5]_add_7_OUT> created at line 0.
    Found 15-bit adder for signal <GND_17_o_b[5]_add_9_OUT> created at line 0.
    Found 14-bit adder for signal <GND_17_o_b[5]_add_11_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_b[5]_add_13_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_17_o_add_15_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_17_o_add_17_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_17_o_add_19_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_17_o_add_21_OUT[12:0]> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_17_o_add_23_OUT[12:0]> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_17_o_add_25_OUT[12:0]> created at line 0.
    Found 19-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0014> created at line 0
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred  14 Comparator(s).
	inferred 133 Multiplexer(s).
Unit <div_13u_6u> synthesized.

Synthesizing Unit <div_12u_6u>.
    Related source file is "".
    Found 18-bit adder for signal <GND_18_o_b[5]_add_1_OUT> created at line 0.
    Found 17-bit adder for signal <GND_18_o_b[5]_add_3_OUT> created at line 0.
    Found 16-bit adder for signal <GND_18_o_b[5]_add_5_OUT> created at line 0.
    Found 15-bit adder for signal <GND_18_o_b[5]_add_7_OUT> created at line 0.
    Found 14-bit adder for signal <GND_18_o_b[5]_add_9_OUT> created at line 0.
    Found 13-bit adder for signal <GND_18_o_b[5]_add_11_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_b[5]_add_13_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_18_o_add_15_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_18_o_add_17_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_18_o_add_19_OUT[11:0]> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_18_o_add_21_OUT[11:0]> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_18_o_add_23_OUT[11:0]> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0013> created at line 0
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred 111 Multiplexer(s).
Unit <div_12u_6u> synthesized.

Synthesizing Unit <div_24u_13u>.
    Related source file is "".
    Found 37-bit adder for signal <n1587> created at line 0.
    Found 37-bit adder for signal <GND_20_o_b[12]_add_1_OUT> created at line 0.
    Found 36-bit adder for signal <n1591> created at line 0.
    Found 36-bit adder for signal <GND_20_o_b[12]_add_3_OUT> created at line 0.
    Found 35-bit adder for signal <n1595> created at line 0.
    Found 35-bit adder for signal <GND_20_o_b[12]_add_5_OUT> created at line 0.
    Found 34-bit adder for signal <n1599> created at line 0.
    Found 34-bit adder for signal <GND_20_o_b[12]_add_7_OUT> created at line 0.
    Found 33-bit adder for signal <n1603> created at line 0.
    Found 33-bit adder for signal <GND_20_o_b[12]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <n1607> created at line 0.
    Found 32-bit adder for signal <GND_20_o_b[12]_add_11_OUT> created at line 0.
    Found 31-bit adder for signal <n1611> created at line 0.
    Found 31-bit adder for signal <GND_20_o_b[12]_add_13_OUT> created at line 0.
    Found 30-bit adder for signal <n1615> created at line 0.
    Found 30-bit adder for signal <GND_20_o_b[12]_add_15_OUT> created at line 0.
    Found 29-bit adder for signal <n1619> created at line 0.
    Found 29-bit adder for signal <GND_20_o_b[12]_add_17_OUT> created at line 0.
    Found 28-bit adder for signal <n1623> created at line 0.
    Found 28-bit adder for signal <GND_20_o_b[12]_add_19_OUT> created at line 0.
    Found 27-bit adder for signal <n1627> created at line 0.
    Found 27-bit adder for signal <GND_20_o_b[12]_add_21_OUT> created at line 0.
    Found 26-bit adder for signal <n1631> created at line 0.
    Found 26-bit adder for signal <GND_20_o_b[12]_add_23_OUT> created at line 0.
    Found 25-bit adder for signal <n1635> created at line 0.
    Found 25-bit adder for signal <GND_20_o_b[12]_add_25_OUT> created at line 0.
    Found 24-bit adder for signal <n1639> created at line 0.
    Found 24-bit adder for signal <a[23]_b[12]_add_27_OUT> created at line 0.
    Found 24-bit adder for signal <n1643> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_20_o_add_29_OUT> created at line 0.
    Found 24-bit adder for signal <n1647> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_20_o_add_31_OUT> created at line 0.
    Found 24-bit adder for signal <n1651> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_20_o_add_33_OUT> created at line 0.
    Found 24-bit adder for signal <n1655> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_20_o_add_35_OUT> created at line 0.
    Found 24-bit adder for signal <n1659> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_20_o_add_37_OUT> created at line 0.
    Found 24-bit adder for signal <n1663> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_20_o_add_39_OUT> created at line 0.
    Found 24-bit adder for signal <n1667> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_20_o_add_41_OUT> created at line 0.
    Found 24-bit adder for signal <n1671> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_20_o_add_43_OUT[23:0]> created at line 0.
    Found 24-bit adder for signal <n1675> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_20_o_add_45_OUT[23:0]> created at line 0.
    Found 24-bit adder for signal <n1679> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_20_o_add_47_OUT[23:0]> created at line 0.
    Found 37-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0025> created at line 0
    Summary:
	inferred  48 Adder/Subtractor(s).
	inferred  25 Comparator(s).
	inferred 507 Multiplexer(s).
Unit <div_24u_13u> synthesized.

Synthesizing Unit <div_22u_11u>.
    Related source file is "".
    Found 33-bit adder for signal <GND_22_o_b[10]_add_1_OUT> created at line 0.
    Found 32-bit adder for signal <GND_22_o_b[10]_add_3_OUT> created at line 0.
    Found 31-bit adder for signal <GND_22_o_b[10]_add_5_OUT> created at line 0.
    Found 30-bit adder for signal <GND_22_o_b[10]_add_7_OUT> created at line 0.
    Found 29-bit adder for signal <GND_22_o_b[10]_add_9_OUT> created at line 0.
    Found 28-bit adder for signal <GND_22_o_b[10]_add_11_OUT> created at line 0.
    Found 27-bit adder for signal <GND_22_o_b[10]_add_13_OUT> created at line 0.
    Found 26-bit adder for signal <GND_22_o_b[10]_add_15_OUT> created at line 0.
    Found 25-bit adder for signal <GND_22_o_b[10]_add_17_OUT> created at line 0.
    Found 24-bit adder for signal <GND_22_o_b[10]_add_19_OUT> created at line 0.
    Found 23-bit adder for signal <GND_22_o_b[10]_add_21_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_b[10]_add_23_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_22_o_add_25_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_22_o_add_27_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_22_o_add_29_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_22_o_add_31_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_22_o_add_33_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_22_o_add_35_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_22_o_add_37_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_22_o_add_39_OUT[21:0]> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_22_o_add_41_OUT[21:0]> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_22_o_add_43_OUT[21:0]> created at line 0.
    Found 33-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0023> created at line 0
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred  23 Comparator(s).
	inferred 421 Multiplexer(s).
Unit <div_22u_11u> synthesized.

Synthesizing Unit <BCD_to_SSD>.
    Related source file is "C:\Users\mccre\OneDrive\Documents\2016\Uni\ADS\Project\usb_smeech\SSD.vhd".
    Found 4-bit register for signal <SSEGD1>.
    Found 4-bit register for signal <SSEGD2>.
    Found 4-bit register for signal <SSEGD3>.
    Found 9-bit register for signal <SSEGHex>.
    Found 4-bit register for signal <display>.
    Found 4-bit register for signal <SSEGD0>.
    Found finite state machine <FSM_0> for signal <display>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 16                                             |
    | Inputs             | 0                                              |
    | Outputs            | 20                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | dp0dg1                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_1_OUT> created at line 74.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_4_OUT> created at line 78.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_6_OUT> created at line 82.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_8_OUT> created at line 74.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_10_OUT> created at line 78.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_12_OUT> created at line 82.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_14_OUT> created at line 74.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_16_OUT> created at line 78.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_18_OUT> created at line 82.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_20_OUT> created at line 74.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_22_OUT> created at line 78.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_24_OUT> created at line 82.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_26_OUT> created at line 99.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_29_OUT> created at line 103.
    Found 4-bit adder for signal <n0566> created at line 107.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_33_OUT> created at line 99.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_35_OUT> created at line 103.
    Found 4-bit adder for signal <n0569> created at line 107.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_39_OUT> created at line 99.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_41_OUT> created at line 103.
    Found 4-bit adder for signal <n0572> created at line 107.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_45_OUT> created at line 99.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_47_OUT> created at line 103.
    Found 4-bit adder for signal <n0575> created at line 107.
    Found 4-bit adder for signal <total_generated[9]_GND_23_o_add_51_OUT> created at line 99.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_53_OUT> created at line 103.
    Found 4-bit adder for signal <n0578> created at line 107.
    Found 4-bit adder for signal <total_generated[8]_GND_23_o_add_57_OUT> created at line 99.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_59_OUT> created at line 103.
    Found 4-bit adder for signal <n0581> created at line 107.
    Found 4-bit adder for signal <total_generated[7]_GND_23_o_add_63_OUT> created at line 99.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_65_OUT> created at line 103.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_67_OUT> created at line 107.
    Found 4-bit adder for signal <total_generated[6]_GND_23_o_add_69_OUT> created at line 99.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_71_OUT> created at line 103.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_73_OUT> created at line 107.
    Found 4-bit adder for signal <total_generated[5]_GND_23_o_add_75_OUT> created at line 99.
    Found 4-bit adder for signal <total_generated[9]_GND_23_o_add_77_OUT> created at line 103.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_79_OUT> created at line 107.
    Found 4-bit adder for signal <total_generated[4]_GND_23_o_add_81_OUT> created at line 99.
    Found 4-bit adder for signal <total_generated[8]_GND_23_o_add_83_OUT> created at line 103.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_85_OUT> created at line 107.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_87_OUT> created at line 123.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_90_OUT> created at line 127.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_92_OUT> created at line 131.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_94_OUT> created at line 123.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_96_OUT> created at line 127.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_98_OUT> created at line 131.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_100_OUT> created at line 123.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_102_OUT> created at line 127.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_104_OUT> created at line 131.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_106_OUT> created at line 123.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_108_OUT> created at line 127.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_110_OUT> created at line 131.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_112_OUT> created at line 146.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_115_OUT> created at line 150.
    Found 4-bit adder for signal <n0610> created at line 154.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_119_OUT> created at line 146.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_121_OUT> created at line 150.
    Found 4-bit adder for signal <n0613> created at line 154.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_125_OUT> created at line 146.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_127_OUT> created at line 150.
    Found 4-bit adder for signal <n0616> created at line 154.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_131_OUT> created at line 146.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_133_OUT> created at line 150.
    Found 4-bit adder for signal <n0619> created at line 154.
    Found 4-bit adder for signal <total_consumption[9]_GND_23_o_add_137_OUT> created at line 146.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_139_OUT> created at line 150.
    Found 4-bit adder for signal <n0622> created at line 154.
    Found 4-bit adder for signal <total_consumption[8]_GND_23_o_add_143_OUT> created at line 146.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_145_OUT> created at line 150.
    Found 4-bit adder for signal <n0625> created at line 154.
    Found 4-bit adder for signal <total_consumption[7]_GND_23_o_add_149_OUT> created at line 146.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_151_OUT> created at line 150.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_153_OUT> created at line 154.
    Found 4-bit adder for signal <total_consumption[6]_GND_23_o_add_155_OUT> created at line 146.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_157_OUT> created at line 150.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_159_OUT> created at line 154.
    Found 4-bit adder for signal <total_consumption[5]_GND_23_o_add_161_OUT> created at line 146.
    Found 4-bit adder for signal <total_consumption[9]_GND_23_o_add_163_OUT> created at line 150.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_165_OUT> created at line 154.
    Found 4-bit adder for signal <total_consumption[4]_GND_23_o_add_167_OUT> created at line 146.
    Found 4-bit adder for signal <total_consumption[8]_GND_23_o_add_169_OUT> created at line 150.
    Found 4-bit adder for signal <GND_23_o_GND_23_o_add_171_OUT> created at line 154.
    Found 9-bit 16-to-1 multiplexer for signal <display[3]_consumption_dig[8]_wide_mux_195_OUT> created at line 331.
    Found 3-bit comparator greater for signal <PWR_22_o_percent_battery[6]_LessThan_1_o> created at line 73
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_4_o> created at line 77
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_6_o> created at line 81
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_8_o> created at line 73
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_10_o> created at line 77
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_12_o> created at line 81
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_14_o> created at line 73
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_16_o> created at line 77
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_18_o> created at line 81
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_20_o> created at line 73
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_22_o> created at line 77
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_24_o> created at line 81
    Found 3-bit comparator greater for signal <PWR_22_o_total_generated[12]_LessThan_26_o> created at line 98
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_29_o> created at line 102
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_31_o> created at line 106
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_33_o> created at line 98
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_35_o> created at line 102
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_37_o> created at line 106
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_39_o> created at line 98
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_41_o> created at line 102
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_43_o> created at line 106
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_45_o> created at line 98
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_47_o> created at line 102
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_49_o> created at line 106
    Found 4-bit comparator greater for signal <GND_23_o_total_generated[9]_LessThan_51_o> created at line 98
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_53_o> created at line 102
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_55_o> created at line 106
    Found 4-bit comparator greater for signal <GND_23_o_total_generated[8]_LessThan_57_o> created at line 98
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_59_o> created at line 102
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_61_o> created at line 106
    Found 4-bit comparator greater for signal <GND_23_o_total_generated[7]_LessThan_63_o> created at line 98
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_65_o> created at line 102
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_67_o> created at line 106
    Found 4-bit comparator greater for signal <GND_23_o_total_generated[6]_LessThan_69_o> created at line 98
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_71_o> created at line 102
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_73_o> created at line 106
    Found 4-bit comparator greater for signal <GND_23_o_total_generated[5]_LessThan_75_o> created at line 98
    Found 4-bit comparator greater for signal <GND_23_o_total_generated[9]_LessThan_77_o> created at line 102
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_79_o> created at line 106
    Found 4-bit comparator greater for signal <GND_23_o_total_generated[4]_LessThan_81_o> created at line 98
    Found 4-bit comparator greater for signal <GND_23_o_total_generated[8]_LessThan_83_o> created at line 102
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_85_o> created at line 106
    Found 3-bit comparator greater for signal <PWR_22_o_percent_solar[6]_LessThan_87_o> created at line 122
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_90_o> created at line 126
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_92_o> created at line 130
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_94_o> created at line 122
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_96_o> created at line 126
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_98_o> created at line 130
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_100_o> created at line 122
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_102_o> created at line 126
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_104_o> created at line 130
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_106_o> created at line 122
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_108_o> created at line 126
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_110_o> created at line 130
    Found 3-bit comparator greater for signal <PWR_22_o_total_consumption[12]_LessThan_112_o> created at line 145
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_115_o> created at line 149
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_117_o> created at line 153
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_119_o> created at line 145
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_121_o> created at line 149
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_123_o> created at line 153
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_125_o> created at line 145
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_127_o> created at line 149
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_129_o> created at line 153
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_131_o> created at line 145
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_133_o> created at line 149
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_135_o> created at line 153
    Found 4-bit comparator greater for signal <GND_23_o_total_consumption[9]_LessThan_137_o> created at line 145
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_139_o> created at line 149
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_141_o> created at line 153
    Found 4-bit comparator greater for signal <GND_23_o_total_consumption[8]_LessThan_143_o> created at line 145
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_145_o> created at line 149
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_147_o> created at line 153
    Found 4-bit comparator greater for signal <GND_23_o_total_consumption[7]_LessThan_149_o> created at line 145
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_151_o> created at line 149
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_153_o> created at line 153
    Found 4-bit comparator greater for signal <GND_23_o_total_consumption[6]_LessThan_155_o> created at line 145
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_157_o> created at line 149
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_159_o> created at line 153
    Found 4-bit comparator greater for signal <GND_23_o_total_consumption[5]_LessThan_161_o> created at line 145
    Found 4-bit comparator greater for signal <GND_23_o_total_consumption[9]_LessThan_163_o> created at line 149
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_165_o> created at line 153
    Found 4-bit comparator greater for signal <GND_23_o_total_consumption[4]_LessThan_167_o> created at line 145
    Found 4-bit comparator greater for signal <GND_23_o_total_consumption[8]_LessThan_169_o> created at line 149
    Found 4-bit comparator greater for signal <GND_23_o_GND_23_o_LessThan_171_o> created at line 153
    WARNING:Xst:2404 -  FFs/Latches <SSEGCL<1:4>> (without init value) have a constant value of 1 in block <BCD_to_SSD>.
    Summary:
	inferred  84 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred  84 Comparator(s).
	inferred 313 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BCD_to_SSD> synthesized.

Synthesizing Unit <LED_Display>.
    Related source file is "C:\Users\mccre\OneDrive\Documents\2016\Uni\ADS\Project\usb_smeech\LED_Display.vhd".
    Found 4x1-bit Read Only RAM for signal <GreenLed>
    Found 4x1-bit Read Only RAM for signal <RedLed>
    Summary:
	inferred   2 RAM(s).
Unit <LED_Display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 4x1-bit single-port Read Only RAM                     : 2
 64x10-bit single-port Read Only RAM                   : 1
 64x11-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 2
 11x7-bit multiplier                                   : 1
 12x7-bit multiplier                                   : 1
# Adders/Subtractors                                   : 191
 10-bit adder                                          : 1
 11-bit adder                                          : 2
 11-bit subtractor                                     : 1
 12-bit adder                                          : 7
 13-bit adder                                          : 10
 14-bit adder                                          : 2
 15-bit adder                                          : 2
 16-bit adder                                          : 2
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 19-bit adder                                          : 1
 22-bit adder                                          : 11
 23-bit adder                                          : 1
 24-bit adder                                          : 23
 25-bit adder                                          : 3
 26-bit adder                                          : 3
 27-bit adder                                          : 6
 28-bit adder                                          : 3
 29-bit adder                                          : 3
 30-bit adder                                          : 3
 31-bit adder                                          : 3
 32-bit adder                                          : 5
 33-bit adder                                          : 3
 34-bit adder                                          : 2
 35-bit adder                                          : 2
 36-bit adder                                          : 2
 37-bit adder                                          : 2
 4-bit adder                                           : 84
# Registers                                            : 21
 1-bit register                                        : 3
 10-bit register                                       : 2
 11-bit register                                       : 2
 12-bit register                                       : 1
 13-bit register                                       : 2
 2-bit register                                        : 1
 27-bit register                                       : 3
 32-bit register                                       : 2
 4-bit register                                        : 4
 9-bit register                                        : 1
# Comparators                                          : 164
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 7
 13-bit comparator lessequal                           : 9
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 12
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 13
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 5
 28-bit comparator lessequal                           : 2
 29-bit comparator lessequal                           : 2
 3-bit comparator greater                              : 4
 30-bit comparator lessequal                           : 2
 31-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 80
# Multiplexers                                         : 1489
 1-bit 2-to-1 multiplexer                              : 1468
 11-bit 3-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 3
 13-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 1
 22-bit 2-to-1 multiplexer                             : 3
 24-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 1
 9-bit 16-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <LED_Display>.
INFO:Xst:3231 - The small RAM <Mram_GreenLed> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <current_source> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <GreenLed>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RedLed> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <current_source> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <RedLed>        |          |
    -----------------------------------------------------------------------
Unit <LED_Display> synthesized (advanced).

Synthesizing (advanced) Unit <SampleInputs_usingclk>.
The following registers are absorbed into counter <counter_solar>: 1 register on signal <counter_solar>.
The following registers are absorbed into counter <counter_consumption>: 1 register on signal <counter_consumption>.
INFO:Xst:3231 - The small RAM <Mram_counter_solar[5]_X_14_o_wide_mux_9_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter_solar<5:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_counter_consumption[5]_X_14_o_wide_mux_3_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 11-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter_consumption<5:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SampleInputs_usingclk> synthesized (advanced).

Synthesizing (advanced) Unit <Sum_Monitoring>.
The following registers are absorbed into accumulator <daily_generated>: 1 register on signal <daily_generated>.
The following registers are absorbed into accumulator <consumption_sum>: 1 register on signal <consumption_sum>.
The following registers are absorbed into accumulator <solar_sum>: 1 register on signal <solar_sum>.
The following registers are absorbed into counter <total_samples>: 1 register on signal <total_samples>.
Unit <Sum_Monitoring> synthesized (advanced).

Synthesizing (advanced) Unit <clockdivide>.
The following registers are absorbed into counter <half_sec>: 1 register on signal <half_sec>.
The following registers are absorbed into counter <div_ssd>: 1 register on signal <div_ssd>.
The following registers are absorbed into counter <div>: 1 register on signal <div>.
Unit <clockdivide> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 4x1-bit single-port distributed Read Only RAM         : 2
 64x10-bit single-port distributed Read Only RAM       : 1
 64x11-bit single-port distributed Read Only RAM       : 1
# Multipliers                                          : 2
 11x7-bit multiplier                                   : 1
 12x7-bit multiplier                                   : 1
# Adders/Subtractors                                   : 158
 11-bit adder                                          : 2
 11-bit subtractor                                     : 1
 12-bit adder                                          : 12
 13-bit adder                                          : 13
 22-bit adder                                          : 22
 24-bit adder carry in                                 : 24
 3-bit adder                                           : 12
 4-bit adder                                           : 72
# Counters                                             : 6
 10-bit up counter                                     : 1
 27-bit up counter                                     : 3
 32-bit up counter                                     : 2
# Accumulators                                         : 3
 12-bit up accumulator                                 : 1
 13-bit up accumulator                                 : 2
# Registers                                            : 62
 Flip-Flops                                            : 62
# Comparators                                          : 164
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 7
 13-bit comparator lessequal                           : 9
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 12
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 13
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 5
 28-bit comparator lessequal                           : 2
 29-bit comparator lessequal                           : 2
 3-bit comparator greater                              : 4
 30-bit comparator lessequal                           : 2
 31-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 80
# Multiplexers                                         : 1488
 1-bit 2-to-1 multiplexer                              : 1468
 11-bit 3-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 3
 13-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 4
 22-bit 2-to-1 multiplexer                             : 3
 24-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 1
 9-bit 16-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ssd0/FSM_0> on signal <display[1:16]> with one-hot encoding.
----------------------------
 State  | Encoding
----------------------------
 dp0dg0 | 1000000000000000
 dp0dg1 | 0000000000000001
 dp0dg2 | 0000000000000010
 dp0dg3 | 0000000000000100
 dp1dg0 | 0000000000001000
 dp1dg1 | 0000000000010000
 dp1dg2 | 0000000000100000
 dp1dg3 | 0000000001000000
 dp2dg0 | 0000000010000000
 dp2dg1 | 0000000100000000
 dp2dg2 | 0000001000000000
 dp2dg3 | 0000010000000000
 dp3dg0 | 0000100000000000
 dp3dg1 | 0001000000000000
 dp3dg2 | 0010000000000000
 dp3dg3 | 0100000000000000
----------------------------
WARNING:Xst:1710 - FF/Latch <consumption_in_10> (without init value) has a constant value of 0 in block <SampleInputs_usingclk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SSEGHex_7> (without init value) has a constant value of 0 in block <BCD_to_SSD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSEGHex_8> (without init value) has a constant value of 0 in block <BCD_to_SSD>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <TopLevel> ...

Optimizing unit <clockdivide> ...

Optimizing unit <SampleInputs_usingclk> ...

Optimizing unit <Monitoring_Comp> ...

Optimizing unit <BCD_to_SSD> ...

Optimizing unit <Sum_Monitoring> ...

Optimizing unit <div_13u_6u> ...

Optimizing unit <div_12u_6u> ...

Optimizing unit <div_24u_13u> ...

Optimizing unit <div_22u_11u> ...
WARNING:Xst:2677 - Node <clock0/div_26> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_25> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_24> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_23> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_22> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_21> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_20> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_19> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_18> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_17> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_16> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_15> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_14> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_13> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_12> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_11> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_10> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_9> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_8> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_7> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_6> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_5> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_4> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_3> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_2> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_1> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/div_0> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <clock0/CLK_div> of sequential type is unconnected in block <TopLevel>.
WARNING:Xst:2677 - Node <sampleInputs0/consumption_in_0> of sequential type is unconnected in block <TopLevel>.
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_0> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_0> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_1> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_1> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_2> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_2> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_3> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_3> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_4> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_4> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_5> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_5> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_6> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_6> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_7> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_7> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_8> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_8> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_9> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_9> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_10> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_10> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_11> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_11> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_12> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_12> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_13> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_13> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_14> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_14> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_20> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_20> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_15> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_15> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_21> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_21> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_16> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_16> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_22> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_22> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_17> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_17> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_23> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_23> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_18> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_18> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_24> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_24> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_19> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_19> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_30> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_30> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_25> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_25> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_31> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_31> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_26> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_26> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_27> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_27> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_28> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_28> 
INFO:Xst:2261 - The FF/Latch <sampleInputs0/counter_consumption_29> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <sampleInputs0/counter_solar_29> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopLevel, actual ratio is 25.
