#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_00000188092d72a0 .scope module, "skid_buffer_tb" "skid_buffer_tb" 2 1;
 .timescale 0 0;
v0000018809337e70_0 .var "clk", 0 0;
v0000018809336e30_0 .var "data", 7 0;
v0000018809337970_0 .net "data_o", 7 0, v00000188092cd0a0_0;  1 drivers
v00000188093367f0_0 .var "ready", 0 0;
v00000188093366b0_0 .net "ready_o", 0 0, v00000188092cd3c0_0;  1 drivers
v0000018809336bb0_0 .var "rst", 0 0;
v0000018809336f70_0 .var "valid", 0 0;
v0000018809337470_0 .net "valid_o", 0 0, v00000188092ccc40_0;  1 drivers
S_00000188092d7430 .scope module, "DUT" "relay_station_1" 2 28, 3 1 0, S_00000188092d72a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "ready_s";
    .port_info 3 /INPUT 1 "valid_s";
    .port_info 4 /INPUT 8 "data_s";
    .port_info 5 /INPUT 1 "ready_m";
    .port_info 6 /OUTPUT 1 "valid_m";
    .port_info 7 /OUTPUT 8 "data_m";
P_00000188092d75c0 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_00000188092d75f8 .param/l "EMPTY" 1 3 15, +C4<00000000000000000000000000000000>;
P_00000188092d7630 .param/l "FULL" 1 3 16, +C4<00000000000000000000000000000001>;
L_00000188092c8830 .functor AND 1, v00000188092cd3c0_0, v0000018809336f70_0, C4<1>, C4<1>;
L_00000188092c8910 .functor AND 1, v00000188093367f0_0, v00000188092ccc40_0, C4<1>, C4<1>;
L_00000188092c8bb0 .functor AND 1, L_0000018809337dd0, L_00000188092c8830, C4<1>, C4<1>;
L_00000188092c86e0 .functor AND 1, L_0000018809336890, L_00000188092c8910, C4<1>, C4<1>;
L_00000188092c8130 .functor BUFZ 1, L_00000188092c86e0, C4<0>, C4<0>, C4<0>;
L_00000188092c8980 .functor BUFZ 1, L_00000188092c8bb0, C4<0>, C4<0>, C4<0>;
v00000188092cd460_0 .net *"_ivl_10", 0 0, L_0000018809337dd0;  1 drivers
v00000188092ccf60_0 .net *"_ivl_14", 31 0, L_0000018809336ed0;  1 drivers
L_00000188093380c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188092cd820_0 .net *"_ivl_17", 30 0, L_00000188093380c8;  1 drivers
L_0000018809338110 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000188092cd960_0 .net/2u *"_ivl_18", 31 0, L_0000018809338110;  1 drivers
v00000188092cd8c0_0 .net *"_ivl_20", 0 0, L_0000018809336890;  1 drivers
v00000188092cda00_0 .net *"_ivl_4", 31 0, L_0000018809336070;  1 drivers
L_0000018809338038 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188092cd140_0 .net *"_ivl_7", 30 0, L_0000018809338038;  1 drivers
L_0000018809338080 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188092cd280_0 .net/2u *"_ivl_8", 31 0, L_0000018809338080;  1 drivers
v00000188092ccce0_0 .net "clk", 0 0, v0000018809337e70_0;  1 drivers
v00000188092cd0a0_0 .var "data_m", 7 0;
v00000188092cdaa0_0 .net "data_s", 7 0, v0000018809336e30_0;  1 drivers
v00000188092cd1e0_0 .var "next_state", 0 0;
v00000188092cdb40_0 .net "read", 0 0, L_00000188092c8910;  1 drivers
v00000188092cd320_0 .net "ready_m", 0 0, v00000188093367f0_0;  1 drivers
v00000188092cd3c0_0 .var "ready_s", 0 0;
v00000188092cd500_0 .net "ready_s_clr", 0 0, L_00000188092c8bb0;  1 drivers
v00000188092cd5a0_0 .net "ready_s_set", 0 0, L_00000188092c86e0;  1 drivers
v00000188092cd640_0 .net "rst", 0 0, v0000018809336bb0_0;  1 drivers
v00000188092ccd80_0 .var "state", 0 0;
v00000188092ccc40_0 .var "valid_m", 0 0;
v00000188092cd6e0_0 .net "valid_m_clr", 0 0, L_00000188092c8130;  1 drivers
v00000188092cce20_0 .net "valid_m_set", 0 0, L_00000188092c8980;  1 drivers
v00000188092ccec0_0 .net "valid_s", 0 0, v0000018809336f70_0;  1 drivers
v00000188092cd000_0 .net "write", 0 0, L_00000188092c8830;  1 drivers
E_00000188092c4be0 .event posedge, v00000188092ccce0_0;
E_00000188092c5120 .event anyedge, v00000188092ccd80_0, v00000188092cd000_0, v00000188092cdb40_0;
L_0000018809336070 .concat [ 1 31 0 0], v00000188092ccd80_0, L_0000018809338038;
L_0000018809337dd0 .cmp/eq 32, L_0000018809336070, L_0000018809338080;
L_0000018809336ed0 .concat [ 1 31 0 0], v00000188092ccd80_0, L_00000188093380c8;
L_0000018809336890 .cmp/eq 32, L_0000018809336ed0, L_0000018809338110;
    .scope S_00000188092d7430;
T_0 ;
    %wait E_00000188092c4be0;
    %load/vec4 v00000188092cd640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188092ccd80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000188092cd1e0_0;
    %assign/vec4 v00000188092ccd80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000188092d7430;
T_1 ;
    %wait E_00000188092c5120;
    %load/vec4 v00000188092ccd80_0;
    %store/vec4 v00000188092cd1e0_0, 0, 1;
    %load/vec4 v00000188092ccd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v00000188092cd000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000188092cd1e0_0, 0, 1;
T_1.3 ;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v00000188092cdb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188092cd1e0_0, 0, 1;
T_1.5 ;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000188092d7430;
T_2 ;
    %wait E_00000188092c4be0;
    %load/vec4 v00000188092cdaa0_0;
    %assign/vec4 v00000188092cd0a0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000188092d7430;
T_3 ;
    %wait E_00000188092c4be0;
    %load/vec4 v00000188092cd640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188092ccc40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000188092ccc40_0;
    %load/vec4 v00000188092cd6e0_0;
    %nor/r;
    %and;
    %load/vec4 v00000188092cce20_0;
    %or;
    %assign/vec4 v00000188092ccc40_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000188092d7430;
T_4 ;
    %wait E_00000188092c4be0;
    %load/vec4 v00000188092cd640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000188092cd3c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000188092cd3c0_0;
    %load/vec4 v00000188092cd500_0;
    %nor/r;
    %and;
    %load/vec4 v00000188092cd5a0_0;
    %or;
    %assign/vec4 v00000188092cd3c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000188092d72a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018809337e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018809336bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018809336f70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018809336e30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188093367f0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_00000188092d72a0;
T_6 ;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018809336bb0_0, 0, 1;
T_6.0 ;
    %load/vec4 v0000018809336e30_0;
    %pad/u 32;
    %cmpi/ne 255, 0, 32;
    %jmp/0xz T_6.1, 4;
    %wait E_00000188092c4be0;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000188092d72a0;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0000018809337e70_0;
    %inv;
    %store/vec4 v0000018809337e70_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000188092d72a0;
T_8 ;
    %wait E_00000188092c4be0;
    %load/vec4 v0000018809336bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018809336f70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018809336f70_0, 0;
T_8.1 ;
    %load/vec4 v0000018809336f70_0;
    %load/vec4 v00000188093366b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000018809336e30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000018809336e30_0, 0;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000188093367f0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_00000188092d72a0;
T_9 ;
    %vpi_call 2 59 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000188092d72a0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "skid_buffer_tb.v";
    "relay_station_1.v";
