
<!DOCTYPE html>
<html>
<head>
    <title>DFT Engineer</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>Collabera is looking for DFT Engineer!</h1>
            <h2>Contract W2 | Austin, TX</h2>
            <h2>DFT</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>Job Overview:• Primary responsibilities will include driving the DFT implementation and verification on CPU cores interfacing with the cross-domain design teams. • Define SCAN, MBIST, JTAG architecture to meet highly aggressive test targets Coding DFT RTL and validating through formal verification • Hands on execution on scan insertion, ATPG bringup and coverage analysis Define and support test mode STA constraints, LEC constraints MBIST implementation and verification through Mentor tool Generating high quality manufacturing ATPG test patterns for (SAF) stuck-at, transition fault (TDF), Path Delay fault (PDF) models through the use of on-chip test compression techniques • Work closely with design team on IDDQ constrains validation Simulating and verifying the ATPG (SAF, TDF) and MBIST patterns on unit delay and timing corners • Working with the Product/Test engineering teams and supporting post Si debug effort, issue resolution • Contribute to technical innovation, development of innovative techniques in the area of test cost reduction, simulation time reduction and quality enhancement Developing, enhancing and maintaining automation as necessary Minimum Qualifications:• 3-7 year experience in DFT implementation and verification Detailed knowledge on DFT concepts, scan-insertion, ATPG, MBIST and pattern simulation. • In-depth knowledge and hands on experience in scan-insertion, test mode timing constraints definition, LEC Good understanding of MBIST implementation and verification Scripting/Automation Skills Perl, Python, Shell, Make file TCI Gate-Level Simulation and Debug 0-delay, timing annotated. Preferred Qualifications:• In depth knowledge and hands on experience in ATPG, coverage analysis, Transition delay test coverage analysis. • Should have excellent inter-personal and communication skills • Exposure to silicon bring up and silicon testing is a definite plus. Education:BS or MS in Computer Engineering or EE<br>Responsibilities:• <br>Qualifications:• :• 3-7 year experience in DFT implementation and verification Detailed knowledge on DFT concepts, scan-insertion, ATPG, MBIST and pattern simulation<br>• • In-depth knowledge and hands on experience in scan-insertion, test mode timing constraints definition, LEC Good understanding of MBIST implementation and verification Scripting/Automation Skills Perl, Python, Shell, Make file TCI Gate-Level Simulation and Debug 0-delay, timing annotated<br>• Preferred :• In depth knowledge and hands on experience in ATPG, coverage analysis, Transition delay test coverage analysis<br>• • Should have excellent inter-personal and communication skills • Exposure to silicon bring up and silicon testing is a definite plus<br>• Education:BS or MS in Computer Engineering or EE</p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    