// Seed: 2991751589
module module_0;
  wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output supply0 id_2,
    input wor id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    output logic id_10,
    input tri id_11,
    input wor id_12,
    input tri1 id_13,
    output tri id_14
);
  wire id_16;
  always @(*) begin
    fork
      for (id_10 = 1'b0; 1; id_14 = 1)
      @(negedge 1) begin
        if (1) begin
          id_10 <= 1;
        end else assert (id_11);
      end
      id_17;
    join
  end
  module_0();
endmodule
