vendor_name = ModelSim
source_file = 1, C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/RegW/RegW.vhd
source_file = 1, C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Reg_MA/Reg_MA.vhd
source_file = 1, C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Datapath/Datapath.vhd
source_file = 1, C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Controladora/Controladora.vhd
source_file = 1, C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Comparador/Comparador.vhd
source_file = 1, C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/BCD_7seg/BCD_7seg.vhd
source_file = 1, C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd
source_file = 1, C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/tb_Sinalizador.vhd
source_file = 1, C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/db/Sinalizador.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Sinalizador
instance = comp, \Reset~I\, Reset, Sinalizador, 1
instance = comp, \E[0]~I\, E[0], Sinalizador, 1
instance = comp, \E[1]~I\, E[1], Sinalizador, 1
instance = comp, \E[2]~I\, E[2], Sinalizador, 1
instance = comp, \E[3]~I\, E[3], Sinalizador, 1
instance = comp, \Subindo~I\, Subindo, Sinalizador, 1
instance = comp, \Descendo~I\, Descendo, Sinalizador, 1
instance = comp, \Display[0]~I\, Display[0], Sinalizador, 1
instance = comp, \Display[1]~I\, Display[1], Sinalizador, 1
instance = comp, \Display[2]~I\, Display[2], Sinalizador, 1
instance = comp, \Display[3]~I\, Display[3], Sinalizador, 1
instance = comp, \Display[4]~I\, Display[4], Sinalizador, 1
instance = comp, \Display[5]~I\, Display[5], Sinalizador, 1
instance = comp, \Display[6]~I\, Display[6], Sinalizador, 1
