INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/And_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/CLA_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/CLA_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/CLA_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2458] undeclared symbol dataOut, assumed default net type wire [C:/Users/taf27/Documents/350-Project/IO.v:20]
WARNING: [VRFC 10-3380] identifier 'limit_switch_debounce' is used before its declaration [C:/Users/taf27/Documents/350-Project/IO.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/LeftShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/Or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/RightShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RightShift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/adc_phototransistor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_phototransistor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/counter_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/decoder3to8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3to8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/decoder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/dffe_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe_ref
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/dffe_ref_falling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe_ref_falling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/latches/dx_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dx_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/latches/fd_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fd_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/multdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2458] undeclared symbol CLA_cout, assumed default net type wire [C:/Users/taf27/Documents/350-Project/multiplier.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/mux_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/mux_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/mux_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/latches/mw_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mw_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/latches/pc_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol E_branched_jumped, assumed default net type wire [C:/Users/taf27/Documents/350-Project/processor.v:135]
INFO: [VRFC 10-2458] undeclared symbol E_not_immed_insn, assumed default net type wire [C:/Users/taf27/Documents/350-Project/processor.v:214]
WARNING: [VRFC 10-2938] 'E_branched_jumped' is already implicitly declared on line 135 [C:/Users/taf27/Documents/350-Project/processor.v:237]
INFO: [VRFC 10-2458] undeclared symbol CPUmemDataIn, assumed default net type wire [C:/Users/taf27/Documents/350-Project/processor.v:362]
WARNING: [VRFC 10-2938] 'CPUmemDataIn' is already implicitly declared on line 362 [C:/Users/taf27/Documents/350-Project/processor.v:374]
INFO: [VRFC 10-2458] undeclared symbol IOinsn, assumed default net type wire [C:/Users/taf27/Documents/350-Project/processor.v:380]
WARNING: [VRFC 10-3380] identifier 'E_branched_jumped' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:128]
WARNING: [VRFC 10-3380] identifier 'W_we' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:149]
WARNING: [VRFC 10-3380] identifier 'W_rd' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:150]
WARNING: [VRFC 10-3380] identifier 'W_write_data' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:154]
WARNING: [VRFC 10-3380] identifier 'W_insn' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:190]
WARNING: [VRFC 10-3380] identifier 'M_insn' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:191]
WARNING: [VRFC 10-3380] identifier 'M_rd' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:192]
WARNING: [VRFC 10-3380] identifier 'W_rd' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:193]
WARNING: [VRFC 10-3380] identifier 'M_rd' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:194]
WARNING: [VRFC 10-3380] identifier 'W_rd' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:195]
WARNING: [VRFC 10-3380] identifier 'M_alu_out' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:200]
WARNING: [VRFC 10-3380] identifier 'W_write_data' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:201]
WARNING: [VRFC 10-3380] identifier 'M_alu_out' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:203]
WARNING: [VRFC 10-3380] identifier 'W_write_data' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:204]
WARNING: [VRFC 10-3380] identifier 'MD_ready' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:268]
WARNING: [VRFC 10-3380] identifier 'MD_input_insn' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:272]
WARNING: [VRFC 10-3380] identifier 'MD_input_insn' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:273]
WARNING: [VRFC 10-3380] identifier 'W_rd' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:345]
WARNING: [VRFC 10-3380] identifier 'W_write_data' is used before its declaration [C:/Users/taf27/Documents/350-Project/processor.v:346]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/latches/pw_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pw_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/reg_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/reg_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/reg_65.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_65
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/stepper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stepper
INFO: [VRFC 10-2458] undeclared symbol JA_1, assumed default net type wire [C:/Users/taf27/Documents/350-Project/stepper.v:11]
INFO: [VRFC 10-2458] undeclared symbol JA_2, assumed default net type wire [C:/Users/taf27/Documents/350-Project/stepper.v:12]
INFO: [VRFC 10-2458] undeclared symbol JA_7, assumed default net type wire [C:/Users/taf27/Documents/350-Project/stepper.v:13]
INFO: [VRFC 10-2458] undeclared symbol JA_8, assumed default net type wire [C:/Users/taf27/Documents/350-Project/stepper.v:14]
INFO: [VRFC 10-2458] undeclared symbol JA_9, assumed default net type wire [C:/Users/taf27/Documents/350-Project/stepper.v:15]
INFO: [VRFC 10-2458] undeclared symbol JA_10, assumed default net type wire [C:/Users/taf27/Documents/350-Project/stepper.v:16]
WARNING: [VRFC 10-3380] identifier 'moving_backward' is used before its declaration [C:/Users/taf27/Documents/350-Project/stepper.v:51]
WARNING: [VRFC 10-3380] identifier 'moving_forward' is used before its declaration [C:/Users/taf27/Documents/350-Project/stepper.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/tffe_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tffe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/tristate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tristate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/twos_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/latches/xm_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xm_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2458] undeclared symbol clock, assumed default net type wire [C:/Users/taf27/Documents/350-Project/Wrapper.v:47]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/taf27/Documents/350-Project/Wrapper.v:48]
INFO: [VRFC 10-2458] undeclared symbol SW, assumed default net type wire [C:/Users/taf27/Documents/350-Project/Wrapper.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/Nand_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Nand_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/Wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_tb
WARNING: [VRFC 10-3380] identifier 'reg_to_test' is used before its declaration [C:/Users/taf27/Documents/350-Project/Wrapper_tb.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/And_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/Documents/350-Project/utilities/Or_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_8
