--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/d/adhikara/Documents/6.111things/6.111 project/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.262(F)|    0.811(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button0       |   -1.226(R)|    1.775(R)|clock_27mhz_BUFGP |   0.000|
button1       |   -0.944(R)|    1.493(R)|clock_27mhz_BUFGP |   0.000|
button2       |   -0.675(R)|    1.224(R)|clock_27mhz_BUFGP |   0.000|
button3       |   -1.269(R)|    1.541(R)|clock_27mhz_BUFGP |   0.000|
button_down   |   -0.267(R)|    0.816(R)|clock_27mhz_BUFGP |   0.000|
button_enter  |   -0.321(R)|    0.593(R)|clock_27mhz_BUFGP |   0.000|
button_left   |   -0.204(R)|    0.753(R)|clock_27mhz_BUFGP |   0.000|
button_right  |   -0.299(R)|    0.848(R)|clock_27mhz_BUFGP |   0.000|
button_up     |   -0.220(R)|    0.769(R)|clock_27mhz_BUFGP |   0.000|
flash_data<0> |    0.295(R)|   -0.023(R)|clock_27mhz_BUFGP |   0.000|
flash_data<1> |    0.728(R)|   -0.456(R)|clock_27mhz_BUFGP |   0.000|
flash_data<2> |   -0.157(R)|    0.429(R)|clock_27mhz_BUFGP |   0.000|
flash_data<3> |   -0.170(R)|    0.442(R)|clock_27mhz_BUFGP |   0.000|
flash_data<4> |    0.450(R)|   -0.178(R)|clock_27mhz_BUFGP |   0.000|
flash_data<5> |    0.387(R)|   -0.115(R)|clock_27mhz_BUFGP |   0.000|
flash_data<6> |    1.072(R)|   -0.800(R)|clock_27mhz_BUFGP |   0.000|
flash_data<7> |    0.711(R)|   -0.439(R)|clock_27mhz_BUFGP |   0.000|
flash_data<8> |   -1.653(R)|    1.925(R)|clock_27mhz_BUFGP |   0.000|
flash_data<9> |   -0.929(R)|    1.201(R)|clock_27mhz_BUFGP |   0.000|
flash_data<10>|   -1.360(R)|    1.632(R)|clock_27mhz_BUFGP |   0.000|
flash_data<11>|   -1.064(R)|    1.336(R)|clock_27mhz_BUFGP |   0.000|
flash_data<12>|   -1.954(R)|    2.226(R)|clock_27mhz_BUFGP |   0.000|
flash_data<13>|   -1.449(R)|    1.721(R)|clock_27mhz_BUFGP |   0.000|
flash_data<14>|   -1.337(R)|    1.609(R)|clock_27mhz_BUFGP |   0.000|
flash_data<15>|   -0.912(R)|    1.184(R)|clock_27mhz_BUFGP |   0.000|
flash_sts     |    1.770(R)|   -0.382(R)|clock_27mhz_BUFGP |   0.000|
switch<7>     |    0.028(R)|    0.244(R)|clock_27mhz_BUFGP |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.553(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.996(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.759(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.731(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.621(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   15.385(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   13.757(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   13.435(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   13.711(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   15.367(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   13.179(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   13.458(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.487(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_clock  |   18.979(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<0>|   10.339(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<1>|   11.361(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<2>|   10.966(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<3>|   11.389(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<4>|   11.693(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<5>|   12.343(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<6>|   11.554(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<7>|   11.800(R)|clock_27mhz_BUFGP |   0.000|
audio_reset_b    |   12.769(R)|clock_27mhz_BUFGP |   0.000|
disp_clock       |    7.734(R)|clock_27mhz_BUFGP |   0.000|
flash_address<1> |   11.023(R)|clock_27mhz_BUFGP |   0.000|
flash_address<2> |   10.021(R)|clock_27mhz_BUFGP |   0.000|
flash_address<3> |    9.745(R)|clock_27mhz_BUFGP |   0.000|
flash_address<4> |    9.438(R)|clock_27mhz_BUFGP |   0.000|
flash_address<5> |   10.436(R)|clock_27mhz_BUFGP |   0.000|
flash_address<6> |    9.821(R)|clock_27mhz_BUFGP |   0.000|
flash_address<7> |    9.855(R)|clock_27mhz_BUFGP |   0.000|
flash_address<8> |    9.542(R)|clock_27mhz_BUFGP |   0.000|
flash_address<9> |   10.517(R)|clock_27mhz_BUFGP |   0.000|
flash_address<10>|    9.752(R)|clock_27mhz_BUFGP |   0.000|
flash_address<11>|   10.643(R)|clock_27mhz_BUFGP |   0.000|
flash_address<12>|    9.508(R)|clock_27mhz_BUFGP |   0.000|
flash_address<13>|   10.075(R)|clock_27mhz_BUFGP |   0.000|
flash_address<14>|    9.509(R)|clock_27mhz_BUFGP |   0.000|
flash_address<15>|    9.838(R)|clock_27mhz_BUFGP |   0.000|
flash_address<16>|    9.850(R)|clock_27mhz_BUFGP |   0.000|
flash_address<17>|    9.512(R)|clock_27mhz_BUFGP |   0.000|
flash_address<18>|    9.828(R)|clock_27mhz_BUFGP |   0.000|
flash_address<19>|    9.690(R)|clock_27mhz_BUFGP |   0.000|
flash_address<20>|   10.415(R)|clock_27mhz_BUFGP |   0.000|
flash_address<21>|    9.992(R)|clock_27mhz_BUFGP |   0.000|
flash_address<22>|   10.414(R)|clock_27mhz_BUFGP |   0.000|
flash_address<23>|   10.169(R)|clock_27mhz_BUFGP |   0.000|
flash_ce_b       |   11.306(R)|clock_27mhz_BUFGP |   0.000|
flash_data<0>    |    9.666(R)|clock_27mhz_BUFGP |   0.000|
flash_data<1>    |   10.592(R)|clock_27mhz_BUFGP |   0.000|
flash_data<2>    |   10.321(R)|clock_27mhz_BUFGP |   0.000|
flash_data<3>    |   10.325(R)|clock_27mhz_BUFGP |   0.000|
flash_data<4>    |   10.079(R)|clock_27mhz_BUFGP |   0.000|
flash_data<5>    |   10.440(R)|clock_27mhz_BUFGP |   0.000|
flash_data<6>    |   10.613(R)|clock_27mhz_BUFGP |   0.000|
flash_data<7>    |   11.072(R)|clock_27mhz_BUFGP |   0.000|
flash_data<8>    |    9.970(R)|clock_27mhz_BUFGP |   0.000|
flash_data<9>    |   11.506(R)|clock_27mhz_BUFGP |   0.000|
flash_data<10>   |   10.007(R)|clock_27mhz_BUFGP |   0.000|
flash_data<11>   |   10.013(R)|clock_27mhz_BUFGP |   0.000|
flash_data<12>   |    9.678(R)|clock_27mhz_BUFGP |   0.000|
flash_data<13>   |   10.293(R)|clock_27mhz_BUFGP |   0.000|
flash_data<14>   |   10.295(R)|clock_27mhz_BUFGP |   0.000|
flash_data<15>   |   11.833(R)|clock_27mhz_BUFGP |   0.000|
flash_oe_b       |    8.931(R)|clock_27mhz_BUFGP |   0.000|
flash_we_b       |    9.092(R)|clock_27mhz_BUFGP |   0.000|
led<7>           |    9.417(R)|clock_27mhz_BUFGP |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.750|         |   11.728|    3.759|
clock_27mhz    |    3.817|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.574|         |         |         |
clock_27mhz    |   15.278|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
ac97_bit_clock |analyzer1_clock  |   17.015|
ac97_sdata_in  |analyzer1_data<2>|   14.662|
button0        |led<0>           |    9.005|
button1        |led<2>           |   10.322|
button2        |led<5>           |    9.322|
button_down    |led<1>           |   10.095|
button_left    |led<4>           |    9.907|
button_right   |led<3>           |   10.216|
button_up      |led<6>           |    8.978|
---------------+-----------------+---------+


Analysis completed Sun Nov 26 23:04:14 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 372 MB



