Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jul 28 00:07:49 2023
| Host         : LAPTOP-IPU5LKLQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    48 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |              21 |            5 |
| No           | Yes                   | No                     |             369 |          138 |
| Yes          | No                    | No                     |              23 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1215 |          505 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------------------------------------------+-----------------------------+------------------+----------------+
|         Clock Signal         |                      Enable Signal                     |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------------+--------------------------------------------------------+-----------------------------+------------------+----------------+
| ~cpu_0/bus/ssd_0/clk_gen/CLK |                                                        |                             |                1 |              2 |
|  sysclk_IBUF_BUFG            |                                                        |                             |                3 |              3 |
| ~cpu_0/bus/ssd_0/clk_gen/CLK |                                                        | reset_IBUF                  |                1 |              4 |
| ~cpu_0/bus/ssd_0/clk_gen/CLK | cpu_0/bus/ssd_0/id_ex/p_0_in                           |                             |                5 |              7 |
|  sysclk_IBUF_BUFG            | cpu_0/bus/ssd_0/MemWrite0                              |                             |                6 |             16 |
|  sysclk_IBUF_BUFG            | cpu_0/bus/timer_0/mem[2][31]_i_1_n_0                   | reset_IBUF                  |               16 |             31 |
|  sysclk_IBUF_BUFG            |                                                        | cpu_0/program_counter/SR[0] |               16 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[23][31]_i_1_n_0                 | reset_IBUF                  |               13 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/bus/timer_0/mem[0][31]_i_1_n_0                   | reset_IBUF                  |               15 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/bus/timer_0/mem[1][31]_i_1_n_0                   | reset_IBUF                  |               18 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[5][31]_i_1_n_0                  | reset_IBUF                  |               16 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[8][31]_i_1_n_0                  | reset_IBUF                  |               15 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[25][31]_i_1_n_0                 | reset_IBUF                  |               13 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[24][31]_i_1_n_0                 | reset_IBUF                  |               17 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/bus/led_0/MemWrite00_out                         | reset_IBUF                  |               20 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[2][31]_i_1_n_0                  | reset_IBUF                  |               11 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/program_counter/pc_on_break_reg[31]_0            | reset_IBUF                  |                8 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[15][31]_i_1_n_0                 | reset_IBUF                  |               12 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[11][31]_i_1_n_0                 | reset_IBUF                  |               11 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[10][31]_i_1_n_0                 | reset_IBUF                  |               14 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[16][31]_i_1_n_0                 | reset_IBUF                  |               12 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[14][31]_i_1_n_0                 | reset_IBUF                  |               13 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data                                 | reset_IBUF                  |               22 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[13][31]_i_1_n_0                 | reset_IBUF                  |               15 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[18][31]_i_1_n_0                 | reset_IBUF                  |               10 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[12][31]_i_1_n_0                 | reset_IBUF                  |                9 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[19][31]_i_1_n_0                 | reset_IBUF                  |               12 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[17][31]_i_1_n_0                 | reset_IBUF                  |               11 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[29][31]_i_1_n_0                 | reset_IBUF                  |               15 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[7][31]_i_1_n_0                  | reset_IBUF                  |               15 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[22][31]_i_1_n_0                 | reset_IBUF                  |               11 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[30][31]_i_1_n_0                 | reset_IBUF                  |               12 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[28][31]_i_1_n_0                 | reset_IBUF                  |               12 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[27][31]_i_1_n_0                 | reset_IBUF                  |               12 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[6][31]_i_1_n_0                  | reset_IBUF                  |               14 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[9][31]_i_1_n_0                  | reset_IBUF                  |               21 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[1][31]_i_1_n_0                  | reset_IBUF                  |               16 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[20][31]_i_1_n_0                 | reset_IBUF                  |               12 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[26][31]_i_1_n_0                 | reset_IBUF                  |               10 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[21][31]_i_1_n_0                 | reset_IBUF                  |               10 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[3][31]_i_1_n_0                  | reset_IBUF                  |               11 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/reg_file/rf_data[4][31]_i_1_n_0                  | reset_IBUF                  |               14 |             32 |
|  sysclk_IBUF_BUFG            | cpu_0/program_counter/pc_reg[0]_0                      | reset_IBUF                  |               17 |             64 |
|  sysclk_IBUF_BUFG            | cpu_0/bus/data_mem_0/ram_data_reg_256_511_0_0_i_1_n_0  |                             |               32 |            128 |
|  sysclk_IBUF_BUFG            | cpu_0/bus/data_mem_0/ram_data_reg_0_255_0_0_i_1_n_0    |                             |               32 |            128 |
|  sysclk_IBUF_BUFG            | cpu_0/bus/data_mem_0/ram_data_reg_512_767_0_0_i_1_n_0  |                             |               32 |            128 |
|  sysclk_IBUF_BUFG            | cpu_0/bus/data_mem_0/ram_data_reg_768_1023_0_0_i_1_n_0 |                             |               32 |            128 |
|  sysclk_IBUF_BUFG            |                                                        | reset_IBUF                  |              126 |            354 |
+------------------------------+--------------------------------------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 7      |                     1 |
| 16+    |                    44 |
+--------+-----------------------+


