#include "BOOT_MC_REG_public.h"
#include "BOOT_BIST_public.h"
#include "BOOT_PINOUT_public.h"
#include "BOOT_PBRIDGE_public.h"
#include "BOOT_PLL_REG_public.h"
#include "BOOT_MEM_public.h"

 void BOOT_MC_BIST_MODE_INIT(void) {     ts_MC_ME_REG volatile*  pt_mc_me_reg  = (ts_MC_ME_REG volatile*) MC_ME_BASE_ADDR;     ts_MC_CGM_REG volatile* pt_mc_cgm_reg = (ts_MC_CGM_REG volatile*) MC_CGM_BASE_ADDR;     ts_SIUL2_tag volatile*  pt_gpio_reg   = (ts_SIUL2_tag volatile*) SIUL2_BASE_ADDR;     ts_PLLDIG_REG volatile* pt_plldig_reg = (ts_PLLDIG_REG volatile*) PLLDIG_BASE_ADDR;     pt_mc_me_reg->s_MC_ME_ME = 0x000085ff;             pt_mc_me_reg->s_MC_ME_RUN_PC[0]=0x000000FE;           pt_mc_me_reg->s_MC_ME_RUN_PC[1]=0x000000FE;           pt_mc_me_reg->s_MC_ME_RUN_PC[2]=0x000000FE;           pt_mc_me_reg->s_MC_ME_RUN_PC[3]=0x000000FE;           pt_mc_me_reg->s_MC_ME_RUN_PC[4]=0x000000FE;           pt_mc_me_reg->s_MC_ME_RUN_PC[5]=0x000000FE;           pt_mc_me_reg->s_MC_ME_RUN_PC[6]=0x000000FE;           pt_mc_me_reg->s_MC_ME_RUN_PC[7]=0x000000FE;           if(pt_gpio_reg->s_MIDR1 & 0x10){    *(uint32_t*)0xFC020000 = 0;          *(uint32_t*)0xFC028014 &= ~0x01110111;     pt_mc_cgm_reg->s_MC_CGM_SC_DIV_RC = 0x00000001;        pt_mc_cgm_reg->s_MC_CGM_DIV_UPD = 0x80000000;         }     pt_mc_cgm_reg->s_MC_CGM_SC_DC2=0x800B0000;             pt_mc_cgm_reg->s_MC_CGM_SC_DC1=0x80050000;             pt_mc_cgm_reg->s_MC_CGM_SC_DC0=0x80020000;             pt_mc_cgm_reg->s_MC_CGM_SC_DC3=0x80010000;             pt_mc_cgm_reg->s_MC_CGM_SC_DC4=0x80020000;             if(pt_gpio_reg->s_MIDR1 & 0x10){    pt_mc_cgm_reg->s_MC_CGM_DIV_UPD_TRIG = 0xfeedface;           while (pt_mc_cgm_reg->s_MC_CGM_DIV_UPD_STAT == 0x10000000);        }     pt_mc_cgm_reg->s_MC_CGM_AC0_SC=0x02000000;         pt_mc_cgm_reg->s_MC_CGM_AC0_DC0=0x80040000;         pt_mc_cgm_reg->s_MC_CGM_AC0_DC1=0x80180000;         pt_mc_cgm_reg->s_MC_CGM_AC0_DC2=0x801B0000;         pt_mc_cgm_reg->s_MC_CGM_AC0_DC3=0x80040000;         pt_mc_cgm_reg->s_MC_CGM_AC0_DC4=0x80040000;         pt_mc_cgm_reg->s_MC_CGM_AC2_DC0=0x80090000;         pt_mc_cgm_reg->s_MC_CGM_AC2_DC1=0x80090000;         pt_mc_cgm_reg->s_MC_CGM_AC5_DC0=0x80090000;         pt_mc_cgm_reg->s_MC_CGM_AC5_DC1=0x80090000;         pt_mc_cgm_reg->s_MC_CGM_AC5_DC2=0x80090000;        pt_mc_cgm_reg->s_MC_CGM_AC6_SC=0x02000000;           pt_mc_cgm_reg->s_MC_CGM_AC7_SC=0x04000000;            pt_mc_cgm_reg->s_MC_CGM_AC6_DC0=0x80270000;         pt_mc_cgm_reg->s_MC_CGM_AC7_DC0=0x80270000;         pt_mc_cgm_reg->s_MC_CGM_AC8_DC0=0x80000000;         pt_mc_cgm_reg->s_MC_CGM_AC9_SC=0x01000000;            pt_mc_cgm_reg->s_MC_CGM_AC9_DC0=0x80030000;         pt_mc_cgm_reg->s_MC_CGM_AC10_SC=0x06000000;            pt_mc_cgm_reg->s_MC_CGM_AC10_DC0=0x800F0000;        pt_mc_cgm_reg->s_MC_CGM_AC3_SC=0x01000000;      pt_mc_cgm_reg->s_MC_CGM_AC4_SC=0x01000000;      pt_plldig_reg->s_PLLDIG_PLL0DV = 0x00014028;     pt_plldig_reg->s_PLLDIG_PLL1DV = 0x0001001E;     pt_mc_cgm_reg->s_MC_CGM_PCS_SDUR = 100;          pt_mc_me_reg->s_MC_ME_DRUN_MC = 0x301300F4;     pt_mc_cgm_reg->s_MC_CGM_PCS_DIVC4 = 0x0353000C;       pt_mc_cgm_reg->s_MC_CGM_PCS_DIVS4 = 31671;          pt_mc_cgm_reg->s_MC_CGM_PCS_DIVE4 = 31671;          pt_mc_cgm_reg->s_MC_CGM_PCS_DIVC2 = 0x0353000C;        pt_mc_cgm_reg->s_MC_CGM_PCS_DIVS2 = 31671;          pt_mc_cgm_reg->s_MC_CGM_PCS_DIVE2 = 31671;          pt_mc_me_reg->s_MC_ME_CCTL[0] = 0x00FE;        BOOT_MC_BIST_CORE_RST_ADDR();     pt_mc_me_reg->s_MC_ME_MCTL = 0x30005AF0;                         pt_mc_me_reg->s_MC_ME_MCTL = 0x3000A50F;                         while ( (( pt_mc_me_reg->s_MC_ME_GS & (reg32_t)0x08000000UL ) >> 27ul) == e_MC_ME_GS_MTRANS_ON_GOING );      while ( (( pt_mc_me_reg->s_MC_ME_GS & (reg32_t)0xF0000000UL ) >> 28ul) != e_MC_ME_MODE_DRUN );   }
