
GPIO_Control_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bfc  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08002e94  08002e94  00012e94  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002ef4  08002ef4  00012ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002efc  08002efc  00012efc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002f00  08002f00  00012f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  20000000  08002f04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000004a0  20000010  08002f14  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200004b0  08002f14  000204b0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   00017fbe  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002f0f  00000000  00000000  00037ffc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00007056  00000000  00000000  0003af0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000978  00000000  00000000  00041f68  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000d60  00000000  00000000  000428e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00005bd8  00000000  00000000  00043640  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004b61  00000000  00000000  00049218  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004dd79  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001974  00000000  00000000  0004ddf8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	20000010 	.word	0x20000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08002e7c 	.word	0x08002e7c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	20000014 	.word	0x20000014
 80002d4:	08002e7c 	.word	0x08002e7c

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b97a 	b.w	80005e4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	468c      	mov	ip, r1
 800030e:	460d      	mov	r5, r1
 8000310:	4604      	mov	r4, r0
 8000312:	9e08      	ldr	r6, [sp, #32]
 8000314:	2b00      	cmp	r3, #0
 8000316:	d151      	bne.n	80003bc <__udivmoddi4+0xb4>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d96d      	bls.n	80003fa <__udivmoddi4+0xf2>
 800031e:	fab2 fe82 	clz	lr, r2
 8000322:	f1be 0f00 	cmp.w	lr, #0
 8000326:	d00b      	beq.n	8000340 <__udivmoddi4+0x38>
 8000328:	f1ce 0c20 	rsb	ip, lr, #32
 800032c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000330:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000334:	fa02 f70e 	lsl.w	r7, r2, lr
 8000338:	ea4c 0c05 	orr.w	ip, ip, r5
 800033c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000340:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000344:	0c25      	lsrs	r5, r4, #16
 8000346:	fbbc f8fa 	udiv	r8, ip, sl
 800034a:	fa1f f987 	uxth.w	r9, r7
 800034e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000352:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000356:	fb08 f309 	mul.w	r3, r8, r9
 800035a:	42ab      	cmp	r3, r5
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x6c>
 800035e:	19ed      	adds	r5, r5, r7
 8000360:	f108 32ff 	add.w	r2, r8, #4294967295
 8000364:	f080 8123 	bcs.w	80005ae <__udivmoddi4+0x2a6>
 8000368:	42ab      	cmp	r3, r5
 800036a:	f240 8120 	bls.w	80005ae <__udivmoddi4+0x2a6>
 800036e:	f1a8 0802 	sub.w	r8, r8, #2
 8000372:	443d      	add	r5, r7
 8000374:	1aed      	subs	r5, r5, r3
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb5 f0fa 	udiv	r0, r5, sl
 800037c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000380:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000384:	fb00 f909 	mul.w	r9, r0, r9
 8000388:	45a1      	cmp	r9, r4
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x98>
 800038c:	19e4      	adds	r4, r4, r7
 800038e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000392:	f080 810a 	bcs.w	80005aa <__udivmoddi4+0x2a2>
 8000396:	45a1      	cmp	r9, r4
 8000398:	f240 8107 	bls.w	80005aa <__udivmoddi4+0x2a2>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 0409 	sub.w	r4, r4, r9
 80003a4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003a8:	2100      	movs	r1, #0
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	d061      	beq.n	8000472 <__udivmoddi4+0x16a>
 80003ae:	fa24 f40e 	lsr.w	r4, r4, lr
 80003b2:	2300      	movs	r3, #0
 80003b4:	6034      	str	r4, [r6, #0]
 80003b6:	6073      	str	r3, [r6, #4]
 80003b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003bc:	428b      	cmp	r3, r1
 80003be:	d907      	bls.n	80003d0 <__udivmoddi4+0xc8>
 80003c0:	2e00      	cmp	r6, #0
 80003c2:	d054      	beq.n	800046e <__udivmoddi4+0x166>
 80003c4:	2100      	movs	r1, #0
 80003c6:	e886 0021 	stmia.w	r6, {r0, r5}
 80003ca:	4608      	mov	r0, r1
 80003cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d0:	fab3 f183 	clz	r1, r3
 80003d4:	2900      	cmp	r1, #0
 80003d6:	f040 808e 	bne.w	80004f6 <__udivmoddi4+0x1ee>
 80003da:	42ab      	cmp	r3, r5
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xdc>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80fa 	bhi.w	80005d8 <__udivmoddi4+0x2d0>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb65 0503 	sbc.w	r5, r5, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	46ac      	mov	ip, r5
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	d03f      	beq.n	8000472 <__udivmoddi4+0x16a>
 80003f2:	e886 1010 	stmia.w	r6, {r4, ip}
 80003f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fa:	b912      	cbnz	r2, 8000402 <__udivmoddi4+0xfa>
 80003fc:	2701      	movs	r7, #1
 80003fe:	fbb7 f7f2 	udiv	r7, r7, r2
 8000402:	fab7 fe87 	clz	lr, r7
 8000406:	f1be 0f00 	cmp.w	lr, #0
 800040a:	d134      	bne.n	8000476 <__udivmoddi4+0x16e>
 800040c:	1beb      	subs	r3, r5, r7
 800040e:	0c3a      	lsrs	r2, r7, #16
 8000410:	fa1f fc87 	uxth.w	ip, r7
 8000414:	2101      	movs	r1, #1
 8000416:	fbb3 f8f2 	udiv	r8, r3, r2
 800041a:	0c25      	lsrs	r5, r4, #16
 800041c:	fb02 3318 	mls	r3, r2, r8, r3
 8000420:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000424:	fb0c f308 	mul.w	r3, ip, r8
 8000428:	42ab      	cmp	r3, r5
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x134>
 800042c:	19ed      	adds	r5, r5, r7
 800042e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x132>
 8000434:	42ab      	cmp	r3, r5
 8000436:	f200 80d1 	bhi.w	80005dc <__udivmoddi4+0x2d4>
 800043a:	4680      	mov	r8, r0
 800043c:	1aed      	subs	r5, r5, r3
 800043e:	b2a3      	uxth	r3, r4
 8000440:	fbb5 f0f2 	udiv	r0, r5, r2
 8000444:	fb02 5510 	mls	r5, r2, r0, r5
 8000448:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800044c:	fb0c fc00 	mul.w	ip, ip, r0
 8000450:	45a4      	cmp	ip, r4
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x15c>
 8000454:	19e4      	adds	r4, r4, r7
 8000456:	f100 33ff 	add.w	r3, r0, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x15a>
 800045c:	45a4      	cmp	ip, r4
 800045e:	f200 80b8 	bhi.w	80005d2 <__udivmoddi4+0x2ca>
 8000462:	4618      	mov	r0, r3
 8000464:	eba4 040c 	sub.w	r4, r4, ip
 8000468:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800046c:	e79d      	b.n	80003aa <__udivmoddi4+0xa2>
 800046e:	4631      	mov	r1, r6
 8000470:	4630      	mov	r0, r6
 8000472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000476:	f1ce 0420 	rsb	r4, lr, #32
 800047a:	fa05 f30e 	lsl.w	r3, r5, lr
 800047e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000482:	fa20 f804 	lsr.w	r8, r0, r4
 8000486:	0c3a      	lsrs	r2, r7, #16
 8000488:	fa25 f404 	lsr.w	r4, r5, r4
 800048c:	ea48 0803 	orr.w	r8, r8, r3
 8000490:	fbb4 f1f2 	udiv	r1, r4, r2
 8000494:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000498:	fb02 4411 	mls	r4, r2, r1, r4
 800049c:	fa1f fc87 	uxth.w	ip, r7
 80004a0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80004a4:	fb01 f30c 	mul.w	r3, r1, ip
 80004a8:	42ab      	cmp	r3, r5
 80004aa:	fa00 f40e 	lsl.w	r4, r0, lr
 80004ae:	d909      	bls.n	80004c4 <__udivmoddi4+0x1bc>
 80004b0:	19ed      	adds	r5, r5, r7
 80004b2:	f101 30ff 	add.w	r0, r1, #4294967295
 80004b6:	f080 808a 	bcs.w	80005ce <__udivmoddi4+0x2c6>
 80004ba:	42ab      	cmp	r3, r5
 80004bc:	f240 8087 	bls.w	80005ce <__udivmoddi4+0x2c6>
 80004c0:	3902      	subs	r1, #2
 80004c2:	443d      	add	r5, r7
 80004c4:	1aeb      	subs	r3, r5, r3
 80004c6:	fa1f f588 	uxth.w	r5, r8
 80004ca:	fbb3 f0f2 	udiv	r0, r3, r2
 80004ce:	fb02 3310 	mls	r3, r2, r0, r3
 80004d2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004d6:	fb00 f30c 	mul.w	r3, r0, ip
 80004da:	42ab      	cmp	r3, r5
 80004dc:	d907      	bls.n	80004ee <__udivmoddi4+0x1e6>
 80004de:	19ed      	adds	r5, r5, r7
 80004e0:	f100 38ff 	add.w	r8, r0, #4294967295
 80004e4:	d26f      	bcs.n	80005c6 <__udivmoddi4+0x2be>
 80004e6:	42ab      	cmp	r3, r5
 80004e8:	d96d      	bls.n	80005c6 <__udivmoddi4+0x2be>
 80004ea:	3802      	subs	r0, #2
 80004ec:	443d      	add	r5, r7
 80004ee:	1aeb      	subs	r3, r5, r3
 80004f0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004f4:	e78f      	b.n	8000416 <__udivmoddi4+0x10e>
 80004f6:	f1c1 0720 	rsb	r7, r1, #32
 80004fa:	fa22 f807 	lsr.w	r8, r2, r7
 80004fe:	408b      	lsls	r3, r1
 8000500:	fa05 f401 	lsl.w	r4, r5, r1
 8000504:	ea48 0303 	orr.w	r3, r8, r3
 8000508:	fa20 fe07 	lsr.w	lr, r0, r7
 800050c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000510:	40fd      	lsrs	r5, r7
 8000512:	ea4e 0e04 	orr.w	lr, lr, r4
 8000516:	fbb5 f9fc 	udiv	r9, r5, ip
 800051a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800051e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000522:	fa1f f883 	uxth.w	r8, r3
 8000526:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800052a:	fb09 f408 	mul.w	r4, r9, r8
 800052e:	42ac      	cmp	r4, r5
 8000530:	fa02 f201 	lsl.w	r2, r2, r1
 8000534:	fa00 fa01 	lsl.w	sl, r0, r1
 8000538:	d908      	bls.n	800054c <__udivmoddi4+0x244>
 800053a:	18ed      	adds	r5, r5, r3
 800053c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000540:	d243      	bcs.n	80005ca <__udivmoddi4+0x2c2>
 8000542:	42ac      	cmp	r4, r5
 8000544:	d941      	bls.n	80005ca <__udivmoddi4+0x2c2>
 8000546:	f1a9 0902 	sub.w	r9, r9, #2
 800054a:	441d      	add	r5, r3
 800054c:	1b2d      	subs	r5, r5, r4
 800054e:	fa1f fe8e 	uxth.w	lr, lr
 8000552:	fbb5 f0fc 	udiv	r0, r5, ip
 8000556:	fb0c 5510 	mls	r5, ip, r0, r5
 800055a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800055e:	fb00 f808 	mul.w	r8, r0, r8
 8000562:	45a0      	cmp	r8, r4
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x26e>
 8000566:	18e4      	adds	r4, r4, r3
 8000568:	f100 35ff 	add.w	r5, r0, #4294967295
 800056c:	d229      	bcs.n	80005c2 <__udivmoddi4+0x2ba>
 800056e:	45a0      	cmp	r8, r4
 8000570:	d927      	bls.n	80005c2 <__udivmoddi4+0x2ba>
 8000572:	3802      	subs	r0, #2
 8000574:	441c      	add	r4, r3
 8000576:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800057a:	eba4 0408 	sub.w	r4, r4, r8
 800057e:	fba0 8902 	umull	r8, r9, r0, r2
 8000582:	454c      	cmp	r4, r9
 8000584:	46c6      	mov	lr, r8
 8000586:	464d      	mov	r5, r9
 8000588:	d315      	bcc.n	80005b6 <__udivmoddi4+0x2ae>
 800058a:	d012      	beq.n	80005b2 <__udivmoddi4+0x2aa>
 800058c:	b156      	cbz	r6, 80005a4 <__udivmoddi4+0x29c>
 800058e:	ebba 030e 	subs.w	r3, sl, lr
 8000592:	eb64 0405 	sbc.w	r4, r4, r5
 8000596:	fa04 f707 	lsl.w	r7, r4, r7
 800059a:	40cb      	lsrs	r3, r1
 800059c:	431f      	orrs	r7, r3
 800059e:	40cc      	lsrs	r4, r1
 80005a0:	6037      	str	r7, [r6, #0]
 80005a2:	6074      	str	r4, [r6, #4]
 80005a4:	2100      	movs	r1, #0
 80005a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005aa:	4618      	mov	r0, r3
 80005ac:	e6f8      	b.n	80003a0 <__udivmoddi4+0x98>
 80005ae:	4690      	mov	r8, r2
 80005b0:	e6e0      	b.n	8000374 <__udivmoddi4+0x6c>
 80005b2:	45c2      	cmp	sl, r8
 80005b4:	d2ea      	bcs.n	800058c <__udivmoddi4+0x284>
 80005b6:	ebb8 0e02 	subs.w	lr, r8, r2
 80005ba:	eb69 0503 	sbc.w	r5, r9, r3
 80005be:	3801      	subs	r0, #1
 80005c0:	e7e4      	b.n	800058c <__udivmoddi4+0x284>
 80005c2:	4628      	mov	r0, r5
 80005c4:	e7d7      	b.n	8000576 <__udivmoddi4+0x26e>
 80005c6:	4640      	mov	r0, r8
 80005c8:	e791      	b.n	80004ee <__udivmoddi4+0x1e6>
 80005ca:	4681      	mov	r9, r0
 80005cc:	e7be      	b.n	800054c <__udivmoddi4+0x244>
 80005ce:	4601      	mov	r1, r0
 80005d0:	e778      	b.n	80004c4 <__udivmoddi4+0x1bc>
 80005d2:	3802      	subs	r0, #2
 80005d4:	443c      	add	r4, r7
 80005d6:	e745      	b.n	8000464 <__udivmoddi4+0x15c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e708      	b.n	80003ee <__udivmoddi4+0xe6>
 80005dc:	f1a8 0802 	sub.w	r8, r8, #2
 80005e0:	443d      	add	r5, r7
 80005e2:	e72b      	b.n	800043c <__udivmoddi4+0x134>

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005e8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005ea:	4b0e      	ldr	r3, [pc, #56]	; (8000624 <HAL_InitTick+0x3c>)
{
 80005ec:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005ee:	4a0e      	ldr	r2, [pc, #56]	; (8000628 <HAL_InitTick+0x40>)
 80005f0:	7818      	ldrb	r0, [r3, #0]
 80005f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005f6:	fbb3 f3f0 	udiv	r3, r3, r0
 80005fa:	6810      	ldr	r0, [r2, #0]
 80005fc:	fbb0 f0f3 	udiv	r0, r0, r3
 8000600:	f000 f894 	bl	800072c <HAL_SYSTICK_Config>
 8000604:	4604      	mov	r4, r0
 8000606:	b958      	cbnz	r0, 8000620 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000608:	2d0f      	cmp	r5, #15
 800060a:	d809      	bhi.n	8000620 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800060c:	4602      	mov	r2, r0
 800060e:	4629      	mov	r1, r5
 8000610:	f04f 30ff 	mov.w	r0, #4294967295
 8000614:	f000 f852 	bl	80006bc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000618:	4b04      	ldr	r3, [pc, #16]	; (800062c <HAL_InitTick+0x44>)
 800061a:	4620      	mov	r0, r4
 800061c:	601d      	str	r5, [r3, #0]
 800061e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000620:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000622:	bd38      	pop	{r3, r4, r5, pc}
 8000624:	20000000 	.word	0x20000000
 8000628:	20000008 	.word	0x20000008
 800062c:	20000004 	.word	0x20000004

08000630 <HAL_Init>:
{
 8000630:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000632:	2003      	movs	r0, #3
 8000634:	f000 f830 	bl	8000698 <HAL_NVIC_SetPriorityGrouping>
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000638:	2000      	movs	r0, #0
 800063a:	f7ff ffd5 	bl	80005e8 <HAL_InitTick>
 800063e:	4604      	mov	r4, r0
 8000640:	b918      	cbnz	r0, 800064a <HAL_Init+0x1a>
  HAL_MspInit();
 8000642:	f002 fabb 	bl	8002bbc <HAL_MspInit>
}
 8000646:	4620      	mov	r0, r4
 8000648:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800064a:	2401      	movs	r4, #1
 800064c:	e7fb      	b.n	8000646 <HAL_Init+0x16>
	...

08000650 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000650:	4a03      	ldr	r2, [pc, #12]	; (8000660 <HAL_IncTick+0x10>)
 8000652:	4b04      	ldr	r3, [pc, #16]	; (8000664 <HAL_IncTick+0x14>)
 8000654:	6811      	ldr	r1, [r2, #0]
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	440b      	add	r3, r1
 800065a:	6013      	str	r3, [r2, #0]
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	2000002c 	.word	0x2000002c
 8000664:	20000000 	.word	0x20000000

08000668 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000668:	4b01      	ldr	r3, [pc, #4]	; (8000670 <HAL_GetTick+0x8>)
 800066a:	6818      	ldr	r0, [r3, #0]
}
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	2000002c 	.word	0x2000002c

08000674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000674:	b538      	push	{r3, r4, r5, lr}
 8000676:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000678:	f7ff fff6 	bl	8000668 <HAL_GetTick>
 800067c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800067e:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000680:	bf1e      	ittt	ne
 8000682:	4b04      	ldrne	r3, [pc, #16]	; (8000694 <HAL_Delay+0x20>)
 8000684:	781b      	ldrbne	r3, [r3, #0]
 8000686:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000688:	f7ff ffee 	bl	8000668 <HAL_GetTick>
 800068c:	1b40      	subs	r0, r0, r5
 800068e:	4284      	cmp	r4, r0
 8000690:	d8fa      	bhi.n	8000688 <HAL_Delay+0x14>
  {
  }
}
 8000692:	bd38      	pop	{r3, r4, r5, pc}
 8000694:	20000000 	.word	0x20000000

08000698 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000698:	4a07      	ldr	r2, [pc, #28]	; (80006b8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800069a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800069c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800069e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006a2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80006a6:	041b      	lsls	r3, r3, #16
 80006a8:	0c1b      	lsrs	r3, r3, #16
 80006aa:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80006b2:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80006b4:	60d3      	str	r3, [r2, #12]
 80006b6:	4770      	bx	lr
 80006b8:	e000ed00 	.word	0xe000ed00

080006bc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006bc:	4b19      	ldr	r3, [pc, #100]	; (8000724 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006be:	b530      	push	{r4, r5, lr}
 80006c0:	68dc      	ldr	r4, [r3, #12]
 80006c2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006c6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ca:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006cc:	2b04      	cmp	r3, #4
 80006ce:	bf28      	it	cs
 80006d0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006d2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d4:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006d8:	bf8c      	ite	hi
 80006da:	3c03      	subhi	r4, #3
 80006dc:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006de:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 80006e2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80006e8:	ea01 0103 	and.w	r1, r1, r3
 80006ec:	fa01 f104 	lsl.w	r1, r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006f0:	fa05 f404 	lsl.w	r4, r5, r4
 80006f4:	f104 34ff 	add.w	r4, r4, #4294967295
 80006f8:	ea02 0204 	and.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006fc:	ea42 0201 	orr.w	r2, r2, r1
 8000700:	ea4f 1202 	mov.w	r2, r2, lsl #4
  if ((int32_t)(IRQn) >= 0)
 8000704:	db07      	blt.n	8000716 <HAL_NVIC_SetPriority+0x5a>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000706:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800070a:	b2d2      	uxtb	r2, r2
 800070c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000710:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 8000714:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000716:	f000 000f 	and.w	r0, r0, #15
 800071a:	b2d2      	uxtb	r2, r2
 800071c:	4b02      	ldr	r3, [pc, #8]	; (8000728 <HAL_NVIC_SetPriority+0x6c>)
 800071e:	541a      	strb	r2, [r3, r0]
 8000720:	bd30      	pop	{r4, r5, pc}
 8000722:	bf00      	nop
 8000724:	e000ed00 	.word	0xe000ed00
 8000728:	e000ed14 	.word	0xe000ed14

0800072c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800072c:	3801      	subs	r0, #1
 800072e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000732:	d20a      	bcs.n	800074a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000734:	4b06      	ldr	r3, [pc, #24]	; (8000750 <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000736:	21f0      	movs	r1, #240	; 0xf0
 8000738:	4a06      	ldr	r2, [pc, #24]	; (8000754 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800073a:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800073c:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800073e:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000742:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000744:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000746:	601a      	str	r2, [r3, #0]
 8000748:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800074a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop
 8000750:	e000e010 	.word	0xe000e010
 8000754:	e000ed00 	.word	0xe000ed00

08000758 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800075c:	680b      	ldr	r3, [r1, #0]
{
 800075e:	b085      	sub	sp, #20
      /* Configure the External Interrupt or event for the current IO */
      
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000760:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8000924 <HAL_GPIO_Init+0x1cc>
          temp |= iocurrent;
        }
        EXTI_Ptr->EMR1 = temp;
             
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000764:	f04f 49b0 	mov.w	r9, #1476395008	; 0x58000000
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000768:	9301      	str	r3, [sp, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 800076a:	2300      	movs	r3, #0
        temp = EXTI_Ptr->IMR1;
 800076c:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 8000928 <HAL_GPIO_Init+0x1d0>
    ioposition = ((uint32_t)0x01) << position;
 8000770:	2701      	movs	r7, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000772:	9a01      	ldr	r2, [sp, #4]
    ioposition = ((uint32_t)0x01) << position;
 8000774:	409f      	lsls	r7, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000776:	ea07 0502 	and.w	r5, r7, r2
    if(iocurrent == ioposition)
 800077a:	42af      	cmp	r7, r5
 800077c:	f040 80b7 	bne.w	80008ee <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000780:	684a      	ldr	r2, [r1, #4]
 8000782:	f022 0610 	bic.w	r6, r2, #16
 8000786:	2e02      	cmp	r6, #2
 8000788:	d116      	bne.n	80007b8 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3];
 800078a:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800078e:	f003 0b07 	and.w	fp, r3, #7
 8000792:	f04f 0e0f 	mov.w	lr, #15
 8000796:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 800079a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
 800079e:	f8da 4020 	ldr.w	r4, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80007a2:	fa0e fe0b 	lsl.w	lr, lr, fp
 80007a6:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80007aa:	690c      	ldr	r4, [r1, #16]
 80007ac:	fa04 f40b 	lsl.w	r4, r4, fp
 80007b0:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3] = temp;
 80007b4:	f8ca 4020 	str.w	r4, [sl, #32]
 80007b8:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80007bc:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 80007be:	f8d0 b000 	ldr.w	fp, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80007c2:	f002 0e03 	and.w	lr, r2, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80007c6:	fa04 f40a 	lsl.w	r4, r4, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007ca:	3e01      	subs	r6, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80007cc:	fa0e fe0a 	lsl.w	lr, lr, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80007d0:	43e4      	mvns	r4, r4
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007d2:	2e01      	cmp	r6, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80007d4:	ea0b 0b04 	and.w	fp, fp, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80007d8:	ea4e 0e0b 	orr.w	lr, lr, fp
      GPIOx->MODER = temp;
 80007dc:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007e0:	d810      	bhi.n	8000804 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR; 
 80007e2:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80007e4:	ea06 0b04 	and.w	fp, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 80007e8:	68ce      	ldr	r6, [r1, #12]
 80007ea:	fa06 fe0a 	lsl.w	lr, r6, sl
 80007ee:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 80007f2:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80007f4:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80007f6:	ea26 0707 	bic.w	r7, r6, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80007fa:	f3c2 1600 	ubfx	r6, r2, #4, #1
 80007fe:	409e      	lsls	r6, r3
 8000800:	4337      	orrs	r7, r6
        GPIOx->OTYPER = temp;
 8000802:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000804:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000806:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000808:	688e      	ldr	r6, [r1, #8]
 800080a:	fa06 f60a 	lsl.w	r6, r6, sl
 800080e:	4334      	orrs	r4, r6
      GPIOx->PUPDR = temp;
 8000810:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000812:	00d4      	lsls	r4, r2, #3
 8000814:	d56b      	bpl.n	80008ee <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000816:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 800081a:	f023 0603 	bic.w	r6, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800081e:	f003 0703 	and.w	r7, r3, #3
 8000822:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000826:	f044 0402 	orr.w	r4, r4, #2
 800082a:	f106 46b0 	add.w	r6, r6, #1476395008	; 0x58000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800082e:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000830:	f8c8 40f4 	str.w	r4, [r8, #244]	; 0xf4
 8000834:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000838:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 800083c:	f004 0402 	and.w	r4, r4, #2
 8000840:	9403      	str	r4, [sp, #12]
 8000842:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000844:	fa0e f407 	lsl.w	r4, lr, r7
        temp = SYSCFG->EXTICR[position >> 2];
 8000848:	f8d6 a008 	ldr.w	sl, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800084c:	ea2a 0e04 	bic.w	lr, sl, r4
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000850:	4c33      	ldr	r4, [pc, #204]	; (8000920 <HAL_GPIO_Init+0x1c8>)
 8000852:	42a0      	cmp	r0, r4
 8000854:	d052      	beq.n	80008fc <HAL_GPIO_Init+0x1a4>
 8000856:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800085a:	42a0      	cmp	r0, r4
 800085c:	d050      	beq.n	8000900 <HAL_GPIO_Init+0x1a8>
 800085e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000862:	42a0      	cmp	r0, r4
 8000864:	d04e      	beq.n	8000904 <HAL_GPIO_Init+0x1ac>
 8000866:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800086a:	42a0      	cmp	r0, r4
 800086c:	d04c      	beq.n	8000908 <HAL_GPIO_Init+0x1b0>
 800086e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000872:	42a0      	cmp	r0, r4
 8000874:	d04a      	beq.n	800090c <HAL_GPIO_Init+0x1b4>
 8000876:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800087a:	42a0      	cmp	r0, r4
 800087c:	d048      	beq.n	8000910 <HAL_GPIO_Init+0x1b8>
 800087e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000882:	42a0      	cmp	r0, r4
 8000884:	d046      	beq.n	8000914 <HAL_GPIO_Init+0x1bc>
 8000886:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800088a:	42a0      	cmp	r0, r4
 800088c:	d044      	beq.n	8000918 <HAL_GPIO_Init+0x1c0>
 800088e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000892:	42a0      	cmp	r0, r4
 8000894:	d042      	beq.n	800091c <HAL_GPIO_Init+0x1c4>
 8000896:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800089a:	42a0      	cmp	r0, r4
 800089c:	bf14      	ite	ne
 800089e:	240a      	movne	r4, #10
 80008a0:	2409      	moveq	r4, #9
 80008a2:	40bc      	lsls	r4, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008a4:	03d7      	lsls	r7, r2, #15
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80008a6:	ea44 040e 	orr.w	r4, r4, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 80008aa:	60b4      	str	r4, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
 80008ac:	ea6f 0605 	mvn.w	r6, r5
        temp = EXTI_Ptr->IMR1;
 80008b0:	f8dc 4000 	ldr.w	r4, [ip]
        temp &= ~((uint32_t)iocurrent);
 80008b4:	bf54      	ite	pl
 80008b6:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80008b8:	432c      	orrmi	r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80008ba:	0397      	lsls	r7, r2, #14
        EXTI_Ptr->IMR1 = temp;
 80008bc:	f8cc 4000 	str.w	r4, [ip]
        temp = EXTI_Ptr->EMR1;
 80008c0:	f8dc 4004 	ldr.w	r4, [ip, #4]
        temp &= ~((uint32_t)iocurrent);
 80008c4:	bf54      	ite	pl
 80008c6:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80008c8:	432c      	orrmi	r4, r5
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80008ca:	02d7      	lsls	r7, r2, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 80008cc:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
        EXTI_Ptr->EMR1 = temp;
 80008d0:	f8cc 4004 	str.w	r4, [ip, #4]
        temp = EXTI->RTSR1;
 80008d4:	f8d9 4000 	ldr.w	r4, [r9]
        temp &= ~((uint32_t)iocurrent);
 80008d8:	bf54      	ite	pl
 80008da:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80008dc:	432c      	orrmi	r4, r5

        temp = EXTI->FTSR1;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80008de:	0292      	lsls	r2, r2, #10
        EXTI->RTSR1 = temp;
 80008e0:	603c      	str	r4, [r7, #0]
        temp = EXTI->FTSR1;
 80008e2:	687c      	ldr	r4, [r7, #4]
        temp &= ~((uint32_t)iocurrent);
 80008e4:	bf54      	ite	pl
 80008e6:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80008e8:	432c      	orrmi	r4, r5
        }
        EXTI->FTSR1 = temp;
 80008ea:	f8c9 4004 	str.w	r4, [r9, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 80008ee:	3301      	adds	r3, #1
 80008f0:	2b10      	cmp	r3, #16
 80008f2:	f47f af3d 	bne.w	8000770 <HAL_GPIO_Init+0x18>
      }      
    }
  }
}
 80008f6:	b005      	add	sp, #20
 80008f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80008fc:	2400      	movs	r4, #0
 80008fe:	e7d0      	b.n	80008a2 <HAL_GPIO_Init+0x14a>
 8000900:	2401      	movs	r4, #1
 8000902:	e7ce      	b.n	80008a2 <HAL_GPIO_Init+0x14a>
 8000904:	2402      	movs	r4, #2
 8000906:	e7cc      	b.n	80008a2 <HAL_GPIO_Init+0x14a>
 8000908:	2403      	movs	r4, #3
 800090a:	e7ca      	b.n	80008a2 <HAL_GPIO_Init+0x14a>
 800090c:	2404      	movs	r4, #4
 800090e:	e7c8      	b.n	80008a2 <HAL_GPIO_Init+0x14a>
 8000910:	2405      	movs	r4, #5
 8000912:	e7c6      	b.n	80008a2 <HAL_GPIO_Init+0x14a>
 8000914:	2406      	movs	r4, #6
 8000916:	e7c4      	b.n	80008a2 <HAL_GPIO_Init+0x14a>
 8000918:	2407      	movs	r4, #7
 800091a:	e7c2      	b.n	80008a2 <HAL_GPIO_Init+0x14a>
 800091c:	2408      	movs	r4, #8
 800091e:	e7c0      	b.n	80008a2 <HAL_GPIO_Init+0x14a>
 8000920:	58020000 	.word	0x58020000
 8000924:	58024400 	.word	0x58024400
 8000928:	58000080 	.word	0x58000080

0800092c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800092c:	b10a      	cbz	r2, 8000932 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 800092e:	8301      	strh	r1, [r0, #24]
 8000930:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8000932:	8341      	strh	r1, [r0, #26]
 8000934:	4770      	bx	lr

08000936 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 8000936:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8000938:	4605      	mov	r5, r0
{ 
 800093a:	b08b      	sub	sp, #44	; 0x2c
  if(hpcd == NULL)
 800093c:	2800      	cmp	r0, #0
 800093e:	d06d      	beq.n	8000a1c <HAL_PCD_Init+0xe6>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000940:	2303      	movs	r3, #3
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

  /* Disable the Interrupts */
 __HAL_PCD_DISABLE(hpcd);
 8000942:	462c      	mov	r4, r5
 
 /*Init the Core (common init.) */
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 8000944:	466e      	mov	r6, sp
 8000946:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8000948:	f880 33b9 	strb.w	r3, [r0, #953]	; 0x3b9
  HAL_PCD_MspInit(hpcd);
 800094c:	f002 f9fe 	bl	8002d4c <HAL_PCD_MspInit>
 __HAL_PCD_DISABLE(hpcd);
 8000950:	f854 0b10 	ldr.w	r0, [r4], #16
 8000954:	f001 ff07 	bl	8002766 <USB_DisableGlobalInt>
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 8000958:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800095a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800095c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800095e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000960:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000964:	f105 0410 	add.w	r4, r5, #16
 8000968:	e886 0003 	stmia.w	r6, {r0, r1}
 800096c:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8000970:	6828      	ldr	r0, [r5, #0]
 
 /* Init endpoints structures */
 for (i = 0; i < 15 ; i++)
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1;
 8000972:	2601      	movs	r6, #1
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 8000974:	f001 febc 	bl	80026f0 <USB_CoreInit>
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 8000978:	2100      	movs	r1, #0
 800097a:	6828      	ldr	r0, [r5, #0]
 800097c:	f001 fef9 	bl	8002772 <USB_SetCurrentMode>
 for (i = 0; i < 15 ; i++)
 8000980:	2100      	movs	r1, #0
 8000982:	462b      	mov	r3, r5
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 8000984:	462a      	mov	r2, r5
   hpcd->IN_ep[i].num = i;
   hpcd->IN_ep[i].tx_fifo_num = i;
   /* Control until ep is activated */
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000986:	4608      	mov	r0, r1
   hpcd->IN_ep[i].num = i;
 8000988:	f882 1038 	strb.w	r1, [r2, #56]	; 0x38
 800098c:	321c      	adds	r2, #28
   hpcd->IN_ep[i].tx_fifo_num = i;
 800098e:	8451      	strh	r1, [r2, #34]	; 0x22
 for (i = 0; i < 15 ; i++)
 8000990:	3101      	adds	r1, #1
   hpcd->IN_ep[i].is_in = 1;
 8000992:	7756      	strb	r6, [r2, #29]
 for (i = 0; i < 15 ; i++)
 8000994:	290f      	cmp	r1, #15
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000996:	77d0      	strb	r0, [r2, #31]
   hpcd->IN_ep[i].maxpacket =  0;
 8000998:	6250      	str	r0, [r2, #36]	; 0x24
   hpcd->IN_ep[i].xfer_buff = 0;
 800099a:	6290      	str	r0, [r2, #40]	; 0x28
   hpcd->IN_ep[i].xfer_len = 0;
 800099c:	6310      	str	r0, [r2, #48]	; 0x30
 for (i = 0; i < 15 ; i++)
 800099e:	d1f3      	bne.n	8000988 <HAL_PCD_Init+0x52>
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
   hpcd->OUT_ep[i].maxpacket = 0;
   hpcd->OUT_ep[i].xfer_buff = 0;
   hpcd->OUT_ep[i].xfer_len = 0;
   
   hpcd->Instance->DIEPTXF[i] = 0;
 80009a0:	2200      	movs	r2, #0
 80009a2:	f8d5 e000 	ldr.w	lr, [r5]
   hpcd->OUT_ep[i].is_in = 0;
 80009a6:	4611      	mov	r1, r2
   hpcd->OUT_ep[i].num = i;
 80009a8:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
   hpcd->Instance->DIEPTXF[i] = 0;
 80009ac:	f102 0040 	add.w	r0, r2, #64	; 0x40
   hpcd->IN_ep[i].tx_fifo_num = i;
 80009b0:	87da      	strh	r2, [r3, #62]	; 0x3e
 for (i = 0; i < 15 ; i++)
 80009b2:	3201      	adds	r2, #1
   hpcd->Instance->DIEPTXF[i] = 0;
 80009b4:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
   hpcd->OUT_ep[i].is_in = 0;
 80009b8:	f883 11f9 	strb.w	r1, [r3, #505]	; 0x1f9
 for (i = 0; i < 15 ; i++)
 80009bc:	2a0f      	cmp	r2, #15
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80009be:	f883 11fb 	strb.w	r1, [r3, #507]	; 0x1fb
   hpcd->OUT_ep[i].maxpacket = 0;
 80009c2:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
 80009c6:	f103 031c 	add.w	r3, r3, #28
   hpcd->OUT_ep[i].xfer_buff = 0;
 80009ca:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
   hpcd->OUT_ep[i].xfer_len = 0;
 80009ce:	f8c3 11f0 	str.w	r1, [r3, #496]	; 0x1f0
   hpcd->Instance->DIEPTXF[i] = 0;
 80009d2:	6041      	str	r1, [r0, #4]
 for (i = 0; i < 15 ; i++)
 80009d4:	d1e8      	bne.n	80009a8 <HAL_PCD_Init+0x72>
 }
 
 /* Init Device */
 USB_DevInit(hpcd->Instance, hpcd->Init);
 80009d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009d8:	466e      	mov	r6, sp
 80009da:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80009dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009de:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80009e0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80009e4:	e886 0003 	stmia.w	r6, {r0, r1}
 80009e8:	4670      	mov	r0, lr
 80009ea:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 80009ee:	f001 fed7 	bl	80027a0 <USB_DevInit>
 
 hpcd->State= HAL_PCD_STATE_READY;
 80009f2:	2301      	movs	r3, #1
 80009f4:	f885 33b9 	strb.w	r3, [r5, #953]	; 0x3b9
 
 /* Activate LPM */
 if (hpcd->Init.lpm_enable == 1)
 80009f8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	d102      	bne.n	8000a04 <HAL_PCD_Init+0xce>
 {
   HAL_PCDEx_ActivateLPM(hpcd);
 80009fe:	4628      	mov	r0, r5
 8000a00:	f000 f80e 	bl	8000a20 <HAL_PCDEx_ActivateLPM>
 }
 
#if defined (USB_OTG_GCCFG_BCDEN)	
 /* Activate Battery charging */
 if (hpcd->Init.battery_charging_enable ==1)
 8000a04:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000a06:	2b01      	cmp	r3, #1
 8000a08:	d102      	bne.n	8000a10 <HAL_PCD_Init+0xda>
 {
   HAL_PCDEx_ActivateBCD(hpcd);
 8000a0a:	4628      	mov	r0, r5
 8000a0c:	f000 f81b 	bl	8000a46 <HAL_PCDEx_ActivateBCD>
 }
#endif /* USB_OTG_GCCFG_BCDEN */
 
 USB_DevDisconnect (hpcd->Instance);  
 8000a10:	6828      	ldr	r0, [r5, #0]
 8000a12:	f001 ff94 	bl	800293e <USB_DevDisconnect>
 return HAL_OK;
 8000a16:	2000      	movs	r0, #0
}
 8000a18:	b00b      	add	sp, #44	; 0x2c
 8000a1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8000a1c:	2001      	movs	r0, #1
 8000a1e:	e7fb      	b.n	8000a18 <HAL_PCD_Init+0xe2>

08000a20 <HAL_PCDEx_ActivateLPM>:
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
  
  hpcd->lpm_active = ENABLE;
 8000a20:	2101      	movs	r1, #1
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 8000a22:	6802      	ldr	r2, [r0, #0]
{
 8000a24:	4603      	mov	r3, r0
  hpcd->lpm_active = ENABLE;
 8000a26:	f8c0 13f4 	str.w	r1, [r0, #1012]	; 0x3f4
  hpcd->LPM_State = LPM_L0;
 8000a2a:	2000      	movs	r0, #0
 8000a2c:	f883 03ec 	strb.w	r0, [r3, #1004]	; 0x3ec
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8000a30:	6993      	ldr	r3, [r2, #24]
 8000a32:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000a36:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8000a38:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8000a3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a3e:	f043 0303 	orr.w	r3, r3, #3
 8000a42:	6553      	str	r3, [r2, #84]	; 0x54
  
  return HAL_OK;  
}
 8000a44:	4770      	bx	lr

08000a46 <HAL_PCDEx_ActivateBCD>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 8000a46:	6803      	ldr	r3, [r0, #0]

  hpcd->battery_charging_active = ENABLE; 
 8000a48:	2201      	movs	r2, #1
 8000a4a:	f8c0 23f8 	str.w	r2, [r0, #1016]	; 0x3f8
  
  /* Enable DCD : Data Contact Detect */
  USBx->GCCFG |= USB_OTG_GCCFG_DCDEN;
  
  return HAL_OK;  
}
 8000a4e:	2000      	movs	r0, #0
  USBx->GCCFG |= (USB_OTG_GCCFG_BCDEN);
 8000a50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a52:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000a56:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG |= USB_OTG_GCCFG_DCDEN;
 8000a58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a5a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000a5e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000a60:	4770      	bx	lr
	...

08000a64 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a66:	6803      	ldr	r3, [r0, #0]
{
 8000a68:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a6a:	07d8      	lsls	r0, r3, #31
 8000a6c:	d45c      	bmi.n	8000b28 <HAL_RCC_OscConfig+0xc4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a6e:	682b      	ldr	r3, [r5, #0]
 8000a70:	0799      	lsls	r1, r3, #30
 8000a72:	f100 80af 	bmi.w	8000bd4 <HAL_RCC_OscConfig+0x170>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8000a76:	682b      	ldr	r3, [r5, #0]
 8000a78:	06d9      	lsls	r1, r3, #27
 8000a7a:	d525      	bpl.n	8000ac8 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_CSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8000a7c:	4bac      	ldr	r3, [pc, #688]	; (8000d30 <HAL_RCC_OscConfig+0x2cc>)
 8000a7e:	691a      	ldr	r2, [r3, #16]
 8000a80:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8000a84:	2a08      	cmp	r2, #8
 8000a86:	d00b      	beq.n	8000aa0 <HAL_RCC_OscConfig+0x3c>
 8000a88:	691a      	ldr	r2, [r3, #16]
 8000a8a:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8000a8e:	2a18      	cmp	r2, #24
 8000a90:	f040 80f7 	bne.w	8000c82 <HAL_RCC_OscConfig+0x21e>
 8000a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a96:	f003 0303 	and.w	r3, r3, #3
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	f040 80f1 	bne.w	8000c82 <HAL_RCC_OscConfig+0x21e>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8000aa0:	4ba3      	ldr	r3, [pc, #652]	; (8000d30 <HAL_RCC_OscConfig+0x2cc>)
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	05d2      	lsls	r2, r2, #23
 8000aa6:	d502      	bpl.n	8000aae <HAL_RCC_OscConfig+0x4a>
 8000aa8:	69ea      	ldr	r2, [r5, #28]
 8000aaa:	2a80      	cmp	r2, #128	; 0x80
 8000aac:	d153      	bne.n	8000b56 <HAL_RCC_OscConfig+0xf2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000aae:	6858      	ldr	r0, [r3, #4]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ab0:	f04f 42f8 	mov.w	r2, #2080374784	; 0x7c000000
 8000ab4:	fa92 f2a2 	rbit	r2, r2
 8000ab8:	fab2 f182 	clz	r1, r2
 8000abc:	6a2a      	ldr	r2, [r5, #32]
 8000abe:	408a      	lsls	r2, r1
 8000ac0:	f020 41f8 	bic.w	r1, r0, #2080374784	; 0x7c000000
 8000ac4:	430a      	orrs	r2, r1
 8000ac6:	605a      	str	r2, [r3, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ac8:	682b      	ldr	r3, [r5, #0]
 8000aca:	0719      	lsls	r1, r3, #28
 8000acc:	f100 810b 	bmi.w	8000ce6 <HAL_RCC_OscConfig+0x282>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000ad0:	682b      	ldr	r3, [r5, #0]
 8000ad2:	069a      	lsls	r2, r3, #26
 8000ad4:	f100 8130 	bmi.w	8000d38 <HAL_RCC_OscConfig+0x2d4>
        }      
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ad8:	682b      	ldr	r3, [r5, #0]
 8000ada:	075c      	lsls	r4, r3, #29
 8000adc:	d51e      	bpl.n	8000b1c <HAL_RCC_OscConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8000ade:	4c95      	ldr	r4, [pc, #596]	; (8000d34 <HAL_RCC_OscConfig+0x2d0>)
 8000ae0:	6823      	ldr	r3, [r4, #0]
 8000ae2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ae6:	6023      	str	r3, [r4, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8000ae8:	f7ff fdbe 	bl	8000668 <HAL_GetTick>
 8000aec:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8000aee:	6823      	ldr	r3, [r4, #0]
 8000af0:	05da      	lsls	r2, r3, #23
 8000af2:	f140 8146 	bpl.w	8000d82 <HAL_RCC_OscConfig+0x31e>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000af6:	68ab      	ldr	r3, [r5, #8]
 8000af8:	4c8d      	ldr	r4, [pc, #564]	; (8000d30 <HAL_RCC_OscConfig+0x2cc>)
 8000afa:	2b01      	cmp	r3, #1
 8000afc:	f040 8148 	bne.w	8000d90 <HAL_RCC_OscConfig+0x32c>
 8000b00:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8000b02:	f043 0301 	orr.w	r3, r3, #1
 8000b06:	6723      	str	r3, [r4, #112]	; 0x70
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b08:	f241 3488 	movw	r4, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000b0c:	f7ff fdac 	bl	8000668 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b10:	4e87      	ldr	r6, [pc, #540]	; (8000d30 <HAL_RCC_OscConfig+0x2cc>)
      tickstart = HAL_GetTick();
 8000b12:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b14:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8000b16:	079b      	lsls	r3, r3, #30
 8000b18:	f140 8160 	bpl.w	8000ddc <HAL_RCC_OscConfig+0x378>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b1c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8000b1e:	2a00      	cmp	r2, #0
 8000b20:	f040 8163 	bne.w	8000dea <HAL_RCC_OscConfig+0x386>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8000b24:	2000      	movs	r0, #0
 8000b26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8000b28:	4b81      	ldr	r3, [pc, #516]	; (8000d30 <HAL_RCC_OscConfig+0x2cc>)
 8000b2a:	691a      	ldr	r2, [r3, #16]
 8000b2c:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8000b30:	2a10      	cmp	r2, #16
 8000b32:	d009      	beq.n	8000b48 <HAL_RCC_OscConfig+0xe4>
 8000b34:	691a      	ldr	r2, [r3, #16]
 8000b36:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8000b3a:	2a18      	cmp	r2, #24
 8000b3c:	d10d      	bne.n	8000b5a <HAL_RCC_OscConfig+0xf6>
 8000b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b40:	f003 0303 	and.w	r3, r3, #3
 8000b44:	2b02      	cmp	r3, #2
 8000b46:	d108      	bne.n	8000b5a <HAL_RCC_OscConfig+0xf6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b48:	4b79      	ldr	r3, [pc, #484]	; (8000d30 <HAL_RCC_OscConfig+0x2cc>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	039a      	lsls	r2, r3, #14
 8000b4e:	d58e      	bpl.n	8000a6e <HAL_RCC_OscConfig+0xa>
 8000b50:	686b      	ldr	r3, [r5, #4]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d18b      	bne.n	8000a6e <HAL_RCC_OscConfig+0xa>
      return HAL_ERROR;
 8000b56:	2001      	movs	r0, #1
 8000b58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b5a:	686b      	ldr	r3, [r5, #4]
 8000b5c:	4c74      	ldr	r4, [pc, #464]	; (8000d30 <HAL_RCC_OscConfig+0x2cc>)
 8000b5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b62:	d112      	bne.n	8000b8a <HAL_RCC_OscConfig+0x126>
 8000b64:	6823      	ldr	r3, [r4, #0]
 8000b66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b6a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b6c:	f7ff fd7c 	bl	8000668 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b70:	4c6f      	ldr	r4, [pc, #444]	; (8000d30 <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 8000b72:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b74:	6823      	ldr	r3, [r4, #0]
 8000b76:	039b      	lsls	r3, r3, #14
 8000b78:	f53f af79 	bmi.w	8000a6e <HAL_RCC_OscConfig+0xa>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b7c:	f7ff fd74 	bl	8000668 <HAL_GetTick>
 8000b80:	1b80      	subs	r0, r0, r6
 8000b82:	2864      	cmp	r0, #100	; 0x64
 8000b84:	d9f6      	bls.n	8000b74 <HAL_RCC_OscConfig+0x110>
            return HAL_TIMEOUT;
 8000b86:	2003      	movs	r0, #3
 8000b88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b8a:	b9a3      	cbnz	r3, 8000bb6 <HAL_RCC_OscConfig+0x152>
 8000b8c:	6823      	ldr	r3, [r4, #0]
 8000b8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b92:	6023      	str	r3, [r4, #0]
 8000b94:	6823      	ldr	r3, [r4, #0]
 8000b96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b9a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b9c:	f7ff fd64 	bl	8000668 <HAL_GetTick>
 8000ba0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ba2:	6823      	ldr	r3, [r4, #0]
 8000ba4:	039f      	lsls	r7, r3, #14
 8000ba6:	f57f af62 	bpl.w	8000a6e <HAL_RCC_OscConfig+0xa>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000baa:	f7ff fd5d 	bl	8000668 <HAL_GetTick>
 8000bae:	1b80      	subs	r0, r0, r6
 8000bb0:	2864      	cmp	r0, #100	; 0x64
 8000bb2:	d9f6      	bls.n	8000ba2 <HAL_RCC_OscConfig+0x13e>
 8000bb4:	e7e7      	b.n	8000b86 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bb6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000bba:	6823      	ldr	r3, [r4, #0]
 8000bbc:	d103      	bne.n	8000bc6 <HAL_RCC_OscConfig+0x162>
 8000bbe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bc2:	6023      	str	r3, [r4, #0]
 8000bc4:	e7ce      	b.n	8000b64 <HAL_RCC_OscConfig+0x100>
 8000bc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bca:	6023      	str	r3, [r4, #0]
 8000bcc:	6823      	ldr	r3, [r4, #0]
 8000bce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bd2:	e7ca      	b.n	8000b6a <HAL_RCC_OscConfig+0x106>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8000bd4:	4b56      	ldr	r3, [pc, #344]	; (8000d30 <HAL_RCC_OscConfig+0x2cc>)
 8000bd6:	68e9      	ldr	r1, [r5, #12]
 8000bd8:	691a      	ldr	r2, [r3, #16]
 8000bda:	f012 0f38 	tst.w	r2, #56	; 0x38
 8000bde:	d007      	beq.n	8000bf0 <HAL_RCC_OscConfig+0x18c>
 8000be0:	691a      	ldr	r2, [r3, #16]
 8000be2:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8000be6:	2a18      	cmp	r2, #24
 8000be8:	d128      	bne.n	8000c3c <HAL_RCC_OscConfig+0x1d8>
 8000bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bec:	079c      	lsls	r4, r3, #30
 8000bee:	d125      	bne.n	8000c3c <HAL_RCC_OscConfig+0x1d8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000bf0:	4a4f      	ldr	r2, [pc, #316]	; (8000d30 <HAL_RCC_OscConfig+0x2cc>)
 8000bf2:	6813      	ldr	r3, [r2, #0]
 8000bf4:	0758      	lsls	r0, r3, #29
 8000bf6:	d501      	bpl.n	8000bfc <HAL_RCC_OscConfig+0x198>
 8000bf8:	2900      	cmp	r1, #0
 8000bfa:	d0ac      	beq.n	8000b56 <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000bfc:	6813      	ldr	r3, [r2, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bfe:	4c4c      	ldr	r4, [pc, #304]	; (8000d30 <HAL_RCC_OscConfig+0x2cc>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000c00:	f023 0319 	bic.w	r3, r3, #25
 8000c04:	430b      	orrs	r3, r1
 8000c06:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000c08:	f7ff fd2e 	bl	8000668 <HAL_GetTick>
 8000c0c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c0e:	6823      	ldr	r3, [r4, #0]
 8000c10:	075b      	lsls	r3, r3, #29
 8000c12:	d50d      	bpl.n	8000c30 <HAL_RCC_OscConfig+0x1cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c14:	6861      	ldr	r1, [r4, #4]
 8000c16:	f44f 337c 	mov.w	r3, #258048	; 0x3f000
 8000c1a:	fa93 f3a3 	rbit	r3, r3
 8000c1e:	fab3 f283 	clz	r2, r3
 8000c22:	692b      	ldr	r3, [r5, #16]
 8000c24:	4093      	lsls	r3, r2
 8000c26:	f421 327c 	bic.w	r2, r1, #258048	; 0x3f000
 8000c2a:	4313      	orrs	r3, r2
 8000c2c:	6063      	str	r3, [r4, #4]
 8000c2e:	e722      	b.n	8000a76 <HAL_RCC_OscConfig+0x12>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c30:	f7ff fd1a 	bl	8000668 <HAL_GetTick>
 8000c34:	1b80      	subs	r0, r0, r6
 8000c36:	2802      	cmp	r0, #2
 8000c38:	d9e9      	bls.n	8000c0e <HAL_RCC_OscConfig+0x1aa>
 8000c3a:	e7a4      	b.n	8000b86 <HAL_RCC_OscConfig+0x122>
 8000c3c:	4c3c      	ldr	r4, [pc, #240]	; (8000d30 <HAL_RCC_OscConfig+0x2cc>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000c3e:	6823      	ldr	r3, [r4, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000c40:	b179      	cbz	r1, 8000c62 <HAL_RCC_OscConfig+0x1fe>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000c42:	f023 0319 	bic.w	r3, r3, #25
 8000c46:	430b      	orrs	r3, r1
 8000c48:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c4a:	f7ff fd0d 	bl	8000668 <HAL_GetTick>
 8000c4e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c50:	6823      	ldr	r3, [r4, #0]
 8000c52:	075f      	lsls	r7, r3, #29
 8000c54:	d4de      	bmi.n	8000c14 <HAL_RCC_OscConfig+0x1b0>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c56:	f7ff fd07 	bl	8000668 <HAL_GetTick>
 8000c5a:	1b80      	subs	r0, r0, r6
 8000c5c:	2802      	cmp	r0, #2
 8000c5e:	d9f7      	bls.n	8000c50 <HAL_RCC_OscConfig+0x1ec>
 8000c60:	e791      	b.n	8000b86 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_HSI_DISABLE();
 8000c62:	f023 0301 	bic.w	r3, r3, #1
 8000c66:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c68:	f7ff fcfe 	bl	8000668 <HAL_GetTick>
 8000c6c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c6e:	6823      	ldr	r3, [r4, #0]
 8000c70:	0758      	lsls	r0, r3, #29
 8000c72:	f57f af00 	bpl.w	8000a76 <HAL_RCC_OscConfig+0x12>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c76:	f7ff fcf7 	bl	8000668 <HAL_GetTick>
 8000c7a:	1b80      	subs	r0, r0, r6
 8000c7c:	2802      	cmp	r0, #2
 8000c7e:	d9f6      	bls.n	8000c6e <HAL_RCC_OscConfig+0x20a>
 8000c80:	e781      	b.n	8000b86 <HAL_RCC_OscConfig+0x122>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8000c82:	69eb      	ldr	r3, [r5, #28]
 8000c84:	4c2a      	ldr	r4, [pc, #168]	; (8000d30 <HAL_RCC_OscConfig+0x2cc>)
 8000c86:	b1eb      	cbz	r3, 8000cc4 <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_CSI_ENABLE();
 8000c88:	6823      	ldr	r3, [r4, #0]
 8000c8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c8e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c90:	f7ff fcea 	bl	8000668 <HAL_GetTick>
 8000c94:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 8000c96:	6823      	ldr	r3, [r4, #0]
 8000c98:	05df      	lsls	r7, r3, #23
 8000c9a:	d50d      	bpl.n	8000cb8 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000c9c:	6861      	ldr	r1, [r4, #4]
 8000c9e:	f04f 43f8 	mov.w	r3, #2080374784	; 0x7c000000
 8000ca2:	fa93 f3a3 	rbit	r3, r3
 8000ca6:	fab3 f283 	clz	r2, r3
 8000caa:	6a2b      	ldr	r3, [r5, #32]
 8000cac:	4093      	lsls	r3, r2
 8000cae:	f021 42f8 	bic.w	r2, r1, #2080374784	; 0x7c000000
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	6063      	str	r3, [r4, #4]
 8000cb6:	e707      	b.n	8000ac8 <HAL_RCC_OscConfig+0x64>
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8000cb8:	f7ff fcd6 	bl	8000668 <HAL_GetTick>
 8000cbc:	1b80      	subs	r0, r0, r6
 8000cbe:	2802      	cmp	r0, #2
 8000cc0:	d9e9      	bls.n	8000c96 <HAL_RCC_OscConfig+0x232>
 8000cc2:	e760      	b.n	8000b86 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_DISABLE();
 8000cc4:	6823      	ldr	r3, [r4, #0]
 8000cc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000cca:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000ccc:	f7ff fccc 	bl	8000668 <HAL_GetTick>
 8000cd0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET)
 8000cd2:	6823      	ldr	r3, [r4, #0]
 8000cd4:	05d8      	lsls	r0, r3, #23
 8000cd6:	f57f aef7 	bpl.w	8000ac8 <HAL_RCC_OscConfig+0x64>
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8000cda:	f7ff fcc5 	bl	8000668 <HAL_GetTick>
 8000cde:	1b80      	subs	r0, r0, r6
 8000ce0:	2802      	cmp	r0, #2
 8000ce2:	d9f6      	bls.n	8000cd2 <HAL_RCC_OscConfig+0x26e>
 8000ce4:	e74f      	b.n	8000b86 <HAL_RCC_OscConfig+0x122>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000ce6:	696b      	ldr	r3, [r5, #20]
 8000ce8:	4c11      	ldr	r4, [pc, #68]	; (8000d30 <HAL_RCC_OscConfig+0x2cc>)
 8000cea:	b183      	cbz	r3, 8000d0e <HAL_RCC_OscConfig+0x2aa>
      __HAL_RCC_LSI_ENABLE();
 8000cec:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8000cee:	f043 0301 	orr.w	r3, r3, #1
 8000cf2:	6763      	str	r3, [r4, #116]	; 0x74
      tickstart = HAL_GetTick();
 8000cf4:	f7ff fcb8 	bl	8000668 <HAL_GetTick>
 8000cf8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cfa:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8000cfc:	079b      	lsls	r3, r3, #30
 8000cfe:	f53f aee7 	bmi.w	8000ad0 <HAL_RCC_OscConfig+0x6c>
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d02:	f7ff fcb1 	bl	8000668 <HAL_GetTick>
 8000d06:	1b80      	subs	r0, r0, r6
 8000d08:	2802      	cmp	r0, #2
 8000d0a:	d9f6      	bls.n	8000cfa <HAL_RCC_OscConfig+0x296>
 8000d0c:	e73b      	b.n	8000b86 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_LSI_DISABLE();
 8000d0e:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8000d10:	f023 0301 	bic.w	r3, r3, #1
 8000d14:	6763      	str	r3, [r4, #116]	; 0x74
      tickstart = HAL_GetTick();
 8000d16:	f7ff fca7 	bl	8000668 <HAL_GetTick>
 8000d1a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d1c:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8000d1e:	079f      	lsls	r7, r3, #30
 8000d20:	f57f aed6 	bpl.w	8000ad0 <HAL_RCC_OscConfig+0x6c>
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d24:	f7ff fca0 	bl	8000668 <HAL_GetTick>
 8000d28:	1b80      	subs	r0, r0, r6
 8000d2a:	2802      	cmp	r0, #2
 8000d2c:	d9f6      	bls.n	8000d1c <HAL_RCC_OscConfig+0x2b8>
 8000d2e:	e72a      	b.n	8000b86 <HAL_RCC_OscConfig+0x122>
 8000d30:	58024400 	.word	0x58024400
 8000d34:	58024800 	.word	0x58024800
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8000d38:	69ab      	ldr	r3, [r5, #24]
 8000d3a:	4c6e      	ldr	r4, [pc, #440]	; (8000ef4 <HAL_RCC_OscConfig+0x490>)
 8000d3c:	b183      	cbz	r3, 8000d60 <HAL_RCC_OscConfig+0x2fc>
      __HAL_RCC_HSI48_ENABLE();
 8000d3e:	6823      	ldr	r3, [r4, #0]
 8000d40:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d44:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8000d46:	f7ff fc8f 	bl	8000668 <HAL_GetTick>
 8000d4a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000d4c:	6823      	ldr	r3, [r4, #0]
 8000d4e:	0498      	lsls	r0, r3, #18
 8000d50:	f53f aec2 	bmi.w	8000ad8 <HAL_RCC_OscConfig+0x74>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8000d54:	f7ff fc88 	bl	8000668 <HAL_GetTick>
 8000d58:	1b80      	subs	r0, r0, r6
 8000d5a:	2802      	cmp	r0, #2
 8000d5c:	d9f6      	bls.n	8000d4c <HAL_RCC_OscConfig+0x2e8>
 8000d5e:	e712      	b.n	8000b86 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSI48_DISABLE();
 8000d60:	6823      	ldr	r3, [r4, #0]
 8000d62:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000d66:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8000d68:	f7ff fc7e 	bl	8000668 <HAL_GetTick>
 8000d6c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000d6e:	6823      	ldr	r3, [r4, #0]
 8000d70:	0499      	lsls	r1, r3, #18
 8000d72:	f57f aeb1 	bpl.w	8000ad8 <HAL_RCC_OscConfig+0x74>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8000d76:	f7ff fc77 	bl	8000668 <HAL_GetTick>
 8000d7a:	1b80      	subs	r0, r0, r6
 8000d7c:	2802      	cmp	r0, #2
 8000d7e:	d9f6      	bls.n	8000d6e <HAL_RCC_OscConfig+0x30a>
 8000d80:	e701      	b.n	8000b86 <HAL_RCC_OscConfig+0x122>
      if((int32_t) (HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000d82:	f7ff fc71 	bl	8000668 <HAL_GetTick>
 8000d86:	1b80      	subs	r0, r0, r6
 8000d88:	2864      	cmp	r0, #100	; 0x64
 8000d8a:	f67f aeb0 	bls.w	8000aee <HAL_RCC_OscConfig+0x8a>
 8000d8e:	e6fa      	b.n	8000b86 <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d90:	b9b3      	cbnz	r3, 8000dc0 <HAL_RCC_OscConfig+0x35c>
 8000d92:	6f23      	ldr	r3, [r4, #112]	; 0x70
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d94:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d98:	f023 0301 	bic.w	r3, r3, #1
 8000d9c:	6723      	str	r3, [r4, #112]	; 0x70
 8000d9e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8000da0:	f023 0304 	bic.w	r3, r3, #4
 8000da4:	6723      	str	r3, [r4, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000da6:	f7ff fc5f 	bl	8000668 <HAL_GetTick>
 8000daa:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dac:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8000dae:	0798      	lsls	r0, r3, #30
 8000db0:	f57f aeb4 	bpl.w	8000b1c <HAL_RCC_OscConfig+0xb8>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000db4:	f7ff fc58 	bl	8000668 <HAL_GetTick>
 8000db8:	1b80      	subs	r0, r0, r6
 8000dba:	42b8      	cmp	r0, r7
 8000dbc:	d9f6      	bls.n	8000dac <HAL_RCC_OscConfig+0x348>
 8000dbe:	e6e2      	b.n	8000b86 <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000dc0:	2b05      	cmp	r3, #5
 8000dc2:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8000dc4:	d103      	bne.n	8000dce <HAL_RCC_OscConfig+0x36a>
 8000dc6:	f043 0304 	orr.w	r3, r3, #4
 8000dca:	6723      	str	r3, [r4, #112]	; 0x70
 8000dcc:	e698      	b.n	8000b00 <HAL_RCC_OscConfig+0x9c>
 8000dce:	f023 0301 	bic.w	r3, r3, #1
 8000dd2:	6723      	str	r3, [r4, #112]	; 0x70
 8000dd4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8000dd6:	f023 0304 	bic.w	r3, r3, #4
 8000dda:	e694      	b.n	8000b06 <HAL_RCC_OscConfig+0xa2>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ddc:	f7ff fc44 	bl	8000668 <HAL_GetTick>
 8000de0:	1bc0      	subs	r0, r0, r7
 8000de2:	42a0      	cmp	r0, r4
 8000de4:	f67f ae96 	bls.w	8000b14 <HAL_RCC_OscConfig+0xb0>
 8000de8:	e6cd      	b.n	8000b86 <HAL_RCC_OscConfig+0x122>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8000dea:	4c42      	ldr	r4, [pc, #264]	; (8000ef4 <HAL_RCC_OscConfig+0x490>)
 8000dec:	6923      	ldr	r3, [r4, #16]
 8000dee:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000df2:	2b18      	cmp	r3, #24
 8000df4:	f43f aeaf 	beq.w	8000b56 <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_PLL_DISABLE();
 8000df8:	6823      	ldr	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000dfa:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000dfc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000e00:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e02:	d169      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x474>
        tickstart = HAL_GetTick();
 8000e04:	f7ff fc30 	bl	8000668 <HAL_GetTick>
 8000e08:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e0a:	6823      	ldr	r3, [r4, #0]
 8000e0c:	0199      	lsls	r1, r3, #6
 8000e0e:	d45d      	bmi.n	8000ecc <HAL_RCC_OscConfig+0x468>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e10:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000e12:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8000e14:	f423 737c 	bic.w	r3, r3, #1008	; 0x3f0
 8000e18:	f023 0303 	bic.w	r3, r3, #3
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8000e20:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8000e24:	62a3      	str	r3, [r4, #40]	; 0x28
 8000e26:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000e28:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8000e2a:	3b01      	subs	r3, #1
 8000e2c:	3a01      	subs	r2, #1
 8000e2e:	025b      	lsls	r3, r3, #9
 8000e30:	0412      	lsls	r2, r2, #16
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000e3c:	3a01      	subs	r2, #1
 8000e3e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000e42:	4313      	orrs	r3, r2
 8000e44:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8000e46:	3a01      	subs	r2, #1
 8000e48:	0612      	lsls	r2, r2, #24
 8000e4a:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	6323      	str	r3, [r4, #48]	; 0x30
 8000e52:	f64f 73f8 	movw	r3, #65528	; 0xfff8
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8000e56:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000e58:	fa93 f3a3 	rbit	r3, r3
 8000e5c:	fab3 f183 	clz	r1, r3
 8000e60:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8000e64:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8000e66:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000e6a:	408b      	lsls	r3, r1
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	6363      	str	r3, [r4, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8000e70:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e72:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8000e74:	f023 030c 	bic.w	r3, r3, #12
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8000e7c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e7e:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 8000e80:	f023 0302 	bic.w	r3, r3, #2
 8000e84:	4313      	orrs	r3, r2
 8000e86:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8000e88:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e8e:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8000e90:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e92:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e96:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8000e98:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e9a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e9e:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8000ea0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000ea2:	f043 0301 	orr.w	r3, r3, #1
 8000ea6:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8000ea8:	6823      	ldr	r3, [r4, #0]
 8000eaa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000eae:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000eb0:	f7ff fbda 	bl	8000668 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000eb4:	4c0f      	ldr	r4, [pc, #60]	; (8000ef4 <HAL_RCC_OscConfig+0x490>)
        tickstart = HAL_GetTick();
 8000eb6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000eb8:	6823      	ldr	r3, [r4, #0]
 8000eba:	019a      	lsls	r2, r3, #6
 8000ebc:	f53f ae32 	bmi.w	8000b24 <HAL_RCC_OscConfig+0xc0>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ec0:	f7ff fbd2 	bl	8000668 <HAL_GetTick>
 8000ec4:	1b40      	subs	r0, r0, r5
 8000ec6:	2802      	cmp	r0, #2
 8000ec8:	d9f6      	bls.n	8000eb8 <HAL_RCC_OscConfig+0x454>
 8000eca:	e65c      	b.n	8000b86 <HAL_RCC_OscConfig+0x122>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ecc:	f7ff fbcc 	bl	8000668 <HAL_GetTick>
 8000ed0:	1b80      	subs	r0, r0, r6
 8000ed2:	2802      	cmp	r0, #2
 8000ed4:	d999      	bls.n	8000e0a <HAL_RCC_OscConfig+0x3a6>
 8000ed6:	e656      	b.n	8000b86 <HAL_RCC_OscConfig+0x122>
        tickstart = HAL_GetTick();
 8000ed8:	f7ff fbc6 	bl	8000668 <HAL_GetTick>
 8000edc:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ede:	6823      	ldr	r3, [r4, #0]
 8000ee0:	019b      	lsls	r3, r3, #6
 8000ee2:	f57f ae1f 	bpl.w	8000b24 <HAL_RCC_OscConfig+0xc0>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ee6:	f7ff fbbf 	bl	8000668 <HAL_GetTick>
 8000eea:	1b40      	subs	r0, r0, r5
 8000eec:	2802      	cmp	r0, #2
 8000eee:	d9f6      	bls.n	8000ede <HAL_RCC_OscConfig+0x47a>
 8000ef0:	e649      	b.n	8000b86 <HAL_RCC_OscConfig+0x122>
 8000ef2:	bf00      	nop
 8000ef4:	58024400 	.word	0x58024400

08000ef8 <HAL_RCC_GetSysClockFreq>:
 uint32_t pllp = 1, pllsource = 0, pllm = 1 ,pllfracen =0 , hsivalue = 0;
 float fracn1=0, pllvco = 0;
 uint32_t sysclockfreq = 0;
  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ef8:	4b48      	ldr	r3, [pc, #288]	; (800101c <HAL_RCC_GetSysClockFreq+0x124>)
 8000efa:	691a      	ldr	r2, [r3, #16]
 8000efc:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8000f00:	2a10      	cmp	r2, #16
{
 8000f02:	b510      	push	{r4, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000f04:	d00e      	beq.n	8000f24 <HAL_RCC_GetSysClockFreq+0x2c>
 8000f06:	2a18      	cmp	r2, #24
 8000f08:	d00e      	beq.n	8000f28 <HAL_RCC_GetSysClockFreq+0x30>
 8000f0a:	2a00      	cmp	r2, #0
 8000f0c:	f040 8084 	bne.w	8001018 <HAL_RCC_GetSysClockFreq+0x120>
  {
  case 0x00:  /* HSI used as system clock source */
  
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	4843      	ldr	r0, [pc, #268]	; (8001020 <HAL_RCC_GetSysClockFreq+0x128>)
 8000f14:	f012 0f20 	tst.w	r2, #32
 8000f18:	d07f      	beq.n	800101a <HAL_RCC_GetSysClockFreq+0x122>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8000f20:	40d8      	lsrs	r0, r3
 8000f22:	bd10      	pop	{r4, pc}
  case 0x08:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
    break;

  case 0x10:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8000f24:	483f      	ldr	r0, [pc, #252]	; (8001024 <HAL_RCC_GetSysClockFreq+0x12c>)
 8000f26:	bd10      	pop	{r4, pc}
  case 0x18:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8000f28:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8000f2a:	6a98      	ldr	r0, [r3, #40]	; 0x28
    pllfracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8000f2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8000f2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8000f30:	f3c0 1005 	ubfx	r0, r0, #4, #6
    pllfracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8000f34:	f001 0101 	and.w	r1, r1, #1
 8000f38:	eddf 5a3b 	vldr	s11, [pc, #236]	; 8001028 <HAL_RCC_GetSysClockFreq+0x130>
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8000f3c:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 8000f40:	4351      	muls	r1, r2
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8000f42:	f004 0203 	and.w	r2, r4, #3
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8000f46:	ee07 1a90 	vmov	s15, r1

    switch (pllsource)
 8000f4a:	2a01      	cmp	r2, #1
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8000f4c:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8000f50:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    switch (pllsource)
 8000f54:	d002      	beq.n	8000f5c <HAL_RCC_GetSysClockFreq+0x64>
 8000f56:	d30e      	bcc.n	8000f76 <HAL_RCC_GetSysClockFreq+0x7e>
 8000f58:	2a02      	cmp	r2, #2
 8000f5a:	d04c      	beq.n	8000ff6 <HAL_RCC_GetSysClockFreq+0xfe>
    case 0x02:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
      break;

    default:
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5e:	4a33      	ldr	r2, [pc, #204]	; (800102c <HAL_RCC_GetSysClockFreq+0x134>)
 8000f60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000f64:	ee07 3a10 	vmov	s14, r3
 8000f68:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000f6c:	eea6 7a25 	vfma.f32	s14, s12, s11
 8000f70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f74:	e04b      	b.n	800100e <HAL_RCC_GetSysClockFreq+0x116>
     if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	f012 0f20 	tst.w	r2, #32
 8000f7c:	4a28      	ldr	r2, [pc, #160]	; (8001020 <HAL_RCC_GetSysClockFreq+0x128>)
 8000f7e:	d026      	beq.n	8000fce <HAL_RCC_GetSysClockFreq+0xd6>
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8000f80:	6819      	ldr	r1, [r3, #0]
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8000f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8000f84:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8000f88:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8000f8c:	40ca      	lsrs	r2, r1
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8000f8e:	fbb2 f2f0 	udiv	r2, r2, r0
 8000f92:	ee07 2a10 	vmov	s14, r2
 8000f96:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8000f9a:	ee07 3a10 	vmov	s14, r3
 8000f9e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000fa2:	eea6 7a25 	vfma.f32	s14, s12, s11
 8000fa6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000faa:	ee66 7a87 	vmul.f32	s15, s13, s14
      break;
    }
    pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1 ) ;
 8000fae:	4b1b      	ldr	r3, [pc, #108]	; (800101c <HAL_RCC_GetSysClockFreq+0x124>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb2:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8000fb6:	3301      	adds	r3, #1
    sysclockfreq =  (uint32_t)(pllvco/pllp);
 8000fb8:	ee07 3a10 	vmov	s14, r3
 8000fbc:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8000fc0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000fc4:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8000fc8:	ee17 0a90 	vmov	r0, s15
 8000fcc:	bd10      	pop	{r4, pc}
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8000fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000fd4:	ee07 3a10 	vmov	s14, r3
 8000fd8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000fdc:	fbb2 f3f0 	udiv	r3, r2, r0
 8000fe0:	eea6 7a25 	vfma.f32	s14, s12, s11
 8000fe4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000fe8:	ee07 3a90 	vmov	s15, r3
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8000fec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ff0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ff4:	e7db      	b.n	8000fae <HAL_RCC_GetSysClockFreq+0xb6>
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8000ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff8:	4a0a      	ldr	r2, [pc, #40]	; (8001024 <HAL_RCC_GetSysClockFreq+0x12c>)
 8000ffa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000ffe:	ee07 3a10 	vmov	s14, r3
 8001002:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001006:	eea6 7a25 	vfma.f32	s14, s12, s11
 800100a:	ee37 7a27 	vadd.f32	s14, s14, s15
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 800100e:	fbb2 f2f0 	udiv	r2, r2, r0
 8001012:	ee07 2a90 	vmov	s15, r2
 8001016:	e7e9      	b.n	8000fec <HAL_RCC_GetSysClockFreq+0xf4>
    sysclockfreq = CSI_VALUE;
 8001018:	4804      	ldr	r0, [pc, #16]	; (800102c <HAL_RCC_GetSysClockFreq+0x134>)
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 800101a:	bd10      	pop	{r4, pc}
 800101c:	58024400 	.word	0x58024400
 8001020:	03d09000 	.word	0x03d09000
 8001024:	007a1200 	.word	0x007a1200
 8001028:	39000000 	.word	0x39000000
 800102c:	003d0900 	.word	0x003d0900

08001030 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001030:	4a68      	ldr	r2, [pc, #416]	; (80011d4 <HAL_RCC_ClockConfig+0x1a4>)
 8001032:	6813      	ldr	r3, [r2, #0]
 8001034:	f003 0307 	and.w	r3, r3, #7
 8001038:	428b      	cmp	r3, r1
{
 800103a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800103e:	4604      	mov	r4, r0
 8001040:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001042:	d342      	bcc.n	80010ca <HAL_RCC_ClockConfig+0x9a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001044:	6822      	ldr	r2, [r4, #0]
 8001046:	0797      	lsls	r7, r2, #30
 8001048:	d44c      	bmi.n	80010e4 <HAL_RCC_ClockConfig+0xb4>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800104a:	07d6      	lsls	r6, r2, #31
 800104c:	d452      	bmi.n	80010f4 <HAL_RCC_ClockConfig+0xc4>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800104e:	4a61      	ldr	r2, [pc, #388]	; (80011d4 <HAL_RCC_ClockConfig+0x1a4>)
 8001050:	6813      	ldr	r3, [r2, #0]
 8001052:	f003 0307 	and.w	r3, r3, #7
 8001056:	429d      	cmp	r5, r3
 8001058:	f0c0 80a8 	bcc.w	80011ac <HAL_RCC_ClockConfig+0x17c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800105c:	6822      	ldr	r2, [r4, #0]
 800105e:	0755      	lsls	r5, r2, #29
 8001060:	f100 80af 	bmi.w	80011c2 <HAL_RCC_ClockConfig+0x192>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001064:	0710      	lsls	r0, r2, #28
 8001066:	d506      	bpl.n	8001076 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001068:	495b      	ldr	r1, [pc, #364]	; (80011d8 <HAL_RCC_ClockConfig+0x1a8>)
 800106a:	6960      	ldr	r0, [r4, #20]
 800106c:	69cb      	ldr	r3, [r1, #28]
 800106e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001072:	4303      	orrs	r3, r0
 8001074:	61cb      	str	r3, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001076:	06d1      	lsls	r1, r2, #27
 8001078:	d506      	bpl.n	8001088 <HAL_RCC_ClockConfig+0x58>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800107a:	4957      	ldr	r1, [pc, #348]	; (80011d8 <HAL_RCC_ClockConfig+0x1a8>)
 800107c:	69a0      	ldr	r0, [r4, #24]
 800107e:	69cb      	ldr	r3, [r1, #28]
 8001080:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001084:	4303      	orrs	r3, r0
 8001086:	61cb      	str	r3, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001088:	0693      	lsls	r3, r2, #26
 800108a:	d506      	bpl.n	800109a <HAL_RCC_ClockConfig+0x6a>
    MODIFY_REG(RCC->D3CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB4CLKDivider) );
 800108c:	4a52      	ldr	r2, [pc, #328]	; (80011d8 <HAL_RCC_ClockConfig+0x1a8>)
 800108e:	69e1      	ldr	r1, [r4, #28]
 8001090:	6a13      	ldr	r3, [r2, #32]
 8001092:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001096:	430b      	orrs	r3, r1
 8001098:	6213      	str	r3, [r2, #32]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 800109a:	f7ff ff2d 	bl	8000ef8 <HAL_RCC_GetSysClockFreq>
 800109e:	4b4e      	ldr	r3, [pc, #312]	; (80011d8 <HAL_RCC_ClockConfig+0x1a8>)
 80010a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010a4:	699b      	ldr	r3, [r3, #24]
 80010a6:	fa92 f2a2 	rbit	r2, r2
 80010aa:	fab2 f282 	clz	r2, r2
 80010ae:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80010b2:	40d3      	lsrs	r3, r2
 80010b4:	4a49      	ldr	r2, [pc, #292]	; (80011dc <HAL_RCC_ClockConfig+0x1ac>)
 80010b6:	5cd3      	ldrb	r3, [r2, r3]
 80010b8:	40d8      	lsrs	r0, r3
 80010ba:	4b49      	ldr	r3, [pc, #292]	; (80011e0 <HAL_RCC_ClockConfig+0x1b0>)
 80010bc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80010be:	2000      	movs	r0, #0
 80010c0:	f7ff fa92 	bl	80005e8 <HAL_InitTick>
  return HAL_OK;
 80010c4:	2000      	movs	r0, #0
}
 80010c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010ca:	6813      	ldr	r3, [r2, #0]
 80010cc:	f023 0307 	bic.w	r3, r3, #7
 80010d0:	430b      	orrs	r3, r1
 80010d2:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80010d4:	6813      	ldr	r3, [r2, #0]
 80010d6:	f003 0307 	and.w	r3, r3, #7
 80010da:	4299      	cmp	r1, r3
 80010dc:	d0b2      	beq.n	8001044 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80010de:	2001      	movs	r0, #1
 80010e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010e4:	493c      	ldr	r1, [pc, #240]	; (80011d8 <HAL_RCC_ClockConfig+0x1a8>)
 80010e6:	68e0      	ldr	r0, [r4, #12]
 80010e8:	698b      	ldr	r3, [r1, #24]
 80010ea:	f023 030f 	bic.w	r3, r3, #15
 80010ee:	4303      	orrs	r3, r0
 80010f0:	618b      	str	r3, [r1, #24]
 80010f2:	e7aa      	b.n	800104a <HAL_RCC_ClockConfig+0x1a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80010f4:	4b38      	ldr	r3, [pc, #224]	; (80011d8 <HAL_RCC_ClockConfig+0x1a8>)
 80010f6:	68a1      	ldr	r1, [r4, #8]
 80010f8:	699a      	ldr	r2, [r3, #24]
 80010fa:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80010fe:	430a      	orrs	r2, r1
 8001100:	619a      	str	r2, [r3, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001102:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001104:	681a      	ldr	r2, [r3, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001106:	2902      	cmp	r1, #2
 8001108:	d11d      	bne.n	8001146 <HAL_RCC_ClockConfig+0x116>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800110a:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800110e:	d0e6      	beq.n	80010de <HAL_RCC_ClockConfig+0xae>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001110:	691a      	ldr	r2, [r3, #16]
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001112:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8001116:	4f30      	ldr	r7, [pc, #192]	; (80011d8 <HAL_RCC_ClockConfig+0x1a8>)
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001118:	f022 0207 	bic.w	r2, r2, #7
 800111c:	430a      	orrs	r2, r1
 800111e:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 8001120:	f7ff faa2 	bl	8000668 <HAL_GetTick>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001124:	6863      	ldr	r3, [r4, #4]
      tickstart = HAL_GetTick();
 8001126:	4606      	mov	r6, r0
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001128:	2b02      	cmp	r3, #2
 800112a:	d119      	bne.n	8001160 <HAL_RCC_ClockConfig+0x130>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001132:	2b10      	cmp	r3, #16
 8001134:	d08b      	beq.n	800104e <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001136:	f7ff fa97 	bl	8000668 <HAL_GetTick>
 800113a:	1b80      	subs	r0, r0, r6
 800113c:	4540      	cmp	r0, r8
 800113e:	d9f5      	bls.n	800112c <HAL_RCC_ClockConfig+0xfc>
            return HAL_TIMEOUT;
 8001140:	2003      	movs	r0, #3
 8001142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001146:	2903      	cmp	r1, #3
 8001148:	d102      	bne.n	8001150 <HAL_RCC_ClockConfig+0x120>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800114a:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800114e:	e7de      	b.n	800110e <HAL_RCC_ClockConfig+0xde>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001150:	2901      	cmp	r1, #1
 8001152:	d102      	bne.n	800115a <HAL_RCC_ClockConfig+0x12a>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 8001154:	f412 7f80 	tst.w	r2, #256	; 0x100
 8001158:	e7d9      	b.n	800110e <HAL_RCC_ClockConfig+0xde>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800115a:	f012 0f04 	tst.w	r2, #4
 800115e:	e7d6      	b.n	800110e <HAL_RCC_ClockConfig+0xde>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001160:	2b03      	cmp	r3, #3
 8001162:	d10b      	bne.n	800117c <HAL_RCC_ClockConfig+0x14c>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800116a:	2b18      	cmp	r3, #24
 800116c:	f43f af6f 	beq.w	800104e <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001170:	f7ff fa7a 	bl	8000668 <HAL_GetTick>
 8001174:	1b80      	subs	r0, r0, r6
 8001176:	4540      	cmp	r0, r8
 8001178:	d9f4      	bls.n	8001164 <HAL_RCC_ClockConfig+0x134>
 800117a:	e7e1      	b.n	8001140 <HAL_RCC_ClockConfig+0x110>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800117c:	2b01      	cmp	r3, #1
 800117e:	d110      	bne.n	80011a2 <HAL_RCC_ClockConfig+0x172>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_CSI)
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001186:	2b08      	cmp	r3, #8
 8001188:	f43f af61 	beq.w	800104e <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800118c:	f7ff fa6c 	bl	8000668 <HAL_GetTick>
 8001190:	1b80      	subs	r0, r0, r6
 8001192:	4540      	cmp	r0, r8
 8001194:	d9f4      	bls.n	8001180 <HAL_RCC_ClockConfig+0x150>
 8001196:	e7d3      	b.n	8001140 <HAL_RCC_ClockConfig+0x110>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001198:	f7ff fa66 	bl	8000668 <HAL_GetTick>
 800119c:	1b80      	subs	r0, r0, r6
 800119e:	4540      	cmp	r0, r8
 80011a0:	d8ce      	bhi.n	8001140 <HAL_RCC_ClockConfig+0x110>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	f013 0f38 	tst.w	r3, #56	; 0x38
 80011a8:	d1f6      	bne.n	8001198 <HAL_RCC_ClockConfig+0x168>
 80011aa:	e750      	b.n	800104e <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ac:	6813      	ldr	r3, [r2, #0]
 80011ae:	f023 0307 	bic.w	r3, r3, #7
 80011b2:	432b      	orrs	r3, r5
 80011b4:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80011b6:	6813      	ldr	r3, [r2, #0]
 80011b8:	f003 0307 	and.w	r3, r3, #7
 80011bc:	429d      	cmp	r5, r3
 80011be:	d18e      	bne.n	80010de <HAL_RCC_ClockConfig+0xae>
 80011c0:	e74c      	b.n	800105c <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80011c2:	4905      	ldr	r1, [pc, #20]	; (80011d8 <HAL_RCC_ClockConfig+0x1a8>)
 80011c4:	6920      	ldr	r0, [r4, #16]
 80011c6:	698b      	ldr	r3, [r1, #24]
 80011c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80011cc:	4303      	orrs	r3, r0
 80011ce:	618b      	str	r3, [r1, #24]
 80011d0:	e748      	b.n	8001064 <HAL_RCC_ClockConfig+0x34>
 80011d2:	bf00      	nop
 80011d4:	52002000 	.word	0x52002000
 80011d8:	58024400 	.word	0x58024400
 80011dc:	08002ee2 	.word	0x08002ee2
 80011e0:	20000008 	.word	0x20000008

080011e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80011e4:	b508      	push	{r3, lr}
  SystemD2Clock = (HAL_RCCEx_GetD1SysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> POSITION_VAL(RCC_D1CFGR_HPRE_0)]);
 80011e6:	f000 fed5 	bl	8001f94 <HAL_RCCEx_GetD1SysClockFreq>
 80011ea:	4b08      	ldr	r3, [pc, #32]	; (800120c <HAL_RCC_GetHCLKFreq+0x28>)
 80011ec:	2201      	movs	r2, #1
 80011ee:	699b      	ldr	r3, [r3, #24]
 80011f0:	fa92 f2a2 	rbit	r2, r2
 80011f4:	fab2 f282 	clz	r2, r2
 80011f8:	f003 030f 	and.w	r3, r3, #15
 80011fc:	40d3      	lsrs	r3, r2
 80011fe:	4a04      	ldr	r2, [pc, #16]	; (8001210 <HAL_RCC_GetHCLKFreq+0x2c>)
 8001200:	5cd3      	ldrb	r3, [r2, r3]
 8001202:	40d8      	lsrs	r0, r3
 8001204:	4b03      	ldr	r3, [pc, #12]	; (8001214 <HAL_RCC_GetHCLKFreq+0x30>)
 8001206:	6018      	str	r0, [r3, #0]
  return SystemD2Clock;
}
 8001208:	bd08      	pop	{r3, pc}
 800120a:	bf00      	nop
 800120c:	58024400 	.word	0x58024400
 8001210:	08002ee2 	.word	0x08002ee2
 8001214:	2000000c 	.word	0x2000000c

08001218 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001218:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> POSITION_VAL(RCC_D2CFGR_D2PPRE1_0)]);
 800121a:	f7ff ffe3 	bl	80011e4 <HAL_RCC_GetHCLKFreq>
 800121e:	4b07      	ldr	r3, [pc, #28]	; (800123c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001220:	2210      	movs	r2, #16
 8001222:	69db      	ldr	r3, [r3, #28]
 8001224:	fa92 f2a2 	rbit	r2, r2
 8001228:	fab2 f282 	clz	r2, r2
 800122c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001230:	40d3      	lsrs	r3, r2
 8001232:	4a03      	ldr	r2, [pc, #12]	; (8001240 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001234:	5cd3      	ldrb	r3, [r2, r3]
}
 8001236:	40d8      	lsrs	r0, r3
 8001238:	bd08      	pop	{r3, pc}
 800123a:	bf00      	nop
 800123c:	58024400 	.word	0x58024400
 8001240:	08002ee2 	.word	0x08002ee2

08001244 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001244:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> POSITION_VAL(RCC_D2CFGR_D2PPRE2_0)]);
 8001246:	f7ff ffcd 	bl	80011e4 <HAL_RCC_GetHCLKFreq>
 800124a:	4b07      	ldr	r3, [pc, #28]	; (8001268 <HAL_RCC_GetPCLK2Freq+0x24>)
 800124c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001250:	69db      	ldr	r3, [r3, #28]
 8001252:	fa92 f2a2 	rbit	r2, r2
 8001256:	fab2 f282 	clz	r2, r2
 800125a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800125e:	40d3      	lsrs	r3, r2
 8001260:	4a02      	ldr	r2, [pc, #8]	; (800126c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001262:	5cd3      	ldrb	r3, [r2, r3]
}
 8001264:	40d8      	lsrs	r0, r3
 8001266:	bd08      	pop	{r3, pc}
 8001268:	58024400 	.word	0x58024400
 800126c:	08002ee2 	.word	0x08002ee2

08001270 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8001270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
  assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001272:	4c31      	ldr	r4, [pc, #196]	; (8001338 <RCCEx_PLL2_Config+0xc8>)
{
 8001274:	4606      	mov	r6, r0
 8001276:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001278:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800127a:	f003 0303 	and.w	r3, r3, #3
 800127e:	2b03      	cmp	r3, #3
 8001280:	d058      	beq.n	8001334 <RCCEx_PLL2_Config+0xc4>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8001282:	6823      	ldr	r3, [r4, #0]
 8001284:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001288:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800128a:	f7ff f9ed 	bl	8000668 <HAL_GetTick>
 800128e:	4607      	mov	r7, r0

    /* Wait till PLL is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8001290:	6823      	ldr	r3, [r4, #0]
 8001292:	011a      	lsls	r2, r3, #4
 8001294:	d43a      	bmi.n	800130c <RCCEx_PLL2_Config+0x9c>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8001296:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001298:	6832      	ldr	r2, [r6, #0]
 800129a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800129e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80012a2:	62a3      	str	r3, [r4, #40]	; 0x28
 80012a4:	68b3      	ldr	r3, [r6, #8]
 80012a6:	68f2      	ldr	r2, [r6, #12]
 80012a8:	3b01      	subs	r3, #1
 80012aa:	3a01      	subs	r2, #1
 80012ac:	025b      	lsls	r3, r3, #9
 80012ae:	0412      	lsls	r2, r2, #16
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 80012b6:	4313      	orrs	r3, r2
 80012b8:	6872      	ldr	r2, [r6, #4]
 80012ba:	3a01      	subs	r2, #1
 80012bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80012c0:	4313      	orrs	r3, r2
 80012c2:	6932      	ldr	r2, [r6, #16]
 80012c4:	3a01      	subs	r2, #1
 80012c6:	0612      	lsls	r2, r2, #24
 80012c8:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80012cc:	4313      	orrs	r3, r2
 80012ce:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80012d0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80012d2:	6972      	ldr	r2, [r6, #20]
 80012d4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80012d8:	4313      	orrs	r3, r2
 80012da:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80012dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80012de:	69b2      	ldr	r2, [r6, #24]
 80012e0:	f023 0320 	bic.w	r3, r3, #32
 80012e4:	4313      	orrs	r3, r2
 80012e6:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80012e8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 80012ea:	b9b5      	cbnz	r5, 800131a <RCCEx_PLL2_Config+0xaa>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80012ec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80012f0:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80012f2:	4c11      	ldr	r4, [pc, #68]	; (8001338 <RCCEx_PLL2_Config+0xc8>)
 80012f4:	6823      	ldr	r3, [r4, #0]
 80012f6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80012fa:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80012fc:	f7ff f9b4 	bl	8000668 <HAL_GetTick>
 8001300:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
 8001302:	6823      	ldr	r3, [r4, #0]
 8001304:	011b      	lsls	r3, r3, #4
 8001306:	d50f      	bpl.n	8001328 <RCCEx_PLL2_Config+0xb8>
    }

  }


  return status;
 8001308:	2000      	movs	r0, #0
 800130a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800130c:	f7ff f9ac 	bl	8000668 <HAL_GetTick>
 8001310:	1bc0      	subs	r0, r0, r7
 8001312:	2802      	cmp	r0, #2
 8001314:	d9bc      	bls.n	8001290 <RCCEx_PLL2_Config+0x20>
        return HAL_TIMEOUT;
 8001316:	2003      	movs	r0, #3
 8001318:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 800131a:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800131c:	bf0c      	ite	eq
 800131e:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8001322:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8001326:	e7e3      	b.n	80012f0 <RCCEx_PLL2_Config+0x80>
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8001328:	f7ff f99e 	bl	8000668 <HAL_GetTick>
 800132c:	1b40      	subs	r0, r0, r5
 800132e:	2802      	cmp	r0, #2
 8001330:	d9e7      	bls.n	8001302 <RCCEx_PLL2_Config+0x92>
 8001332:	e7f0      	b.n	8001316 <RCCEx_PLL2_Config+0xa6>
    return HAL_ERROR;
 8001334:	2001      	movs	r0, #1
}
 8001336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001338:	58024400 	.word	0x58024400

0800133c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800133c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
  assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800133e:	4c31      	ldr	r4, [pc, #196]	; (8001404 <RCCEx_PLL3_Config+0xc8>)
{
 8001340:	4606      	mov	r6, r0
 8001342:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001344:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001346:	f003 0303 	and.w	r3, r3, #3
 800134a:	2b03      	cmp	r3, #3
 800134c:	d058      	beq.n	8001400 <RCCEx_PLL3_Config+0xc4>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800134e:	6823      	ldr	r3, [r4, #0]
 8001350:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001354:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001356:	f7ff f987 	bl	8000668 <HAL_GetTick>
 800135a:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
 800135c:	6823      	ldr	r3, [r4, #0]
 800135e:	009a      	lsls	r2, r3, #2
 8001360:	d43a      	bmi.n	80013d8 <RCCEx_PLL3_Config+0x9c>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8001362:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001364:	6832      	ldr	r2, [r6, #0]
 8001366:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 800136a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800136e:	62a3      	str	r3, [r4, #40]	; 0x28
 8001370:	68b3      	ldr	r3, [r6, #8]
 8001372:	68f2      	ldr	r2, [r6, #12]
 8001374:	3b01      	subs	r3, #1
 8001376:	3a01      	subs	r2, #1
 8001378:	025b      	lsls	r3, r3, #9
 800137a:	0412      	lsls	r2, r2, #16
 800137c:	b29b      	uxth	r3, r3
 800137e:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001382:	4313      	orrs	r3, r2
 8001384:	6872      	ldr	r2, [r6, #4]
 8001386:	3a01      	subs	r2, #1
 8001388:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800138c:	4313      	orrs	r3, r2
 800138e:	6932      	ldr	r2, [r6, #16]
 8001390:	3a01      	subs	r2, #1
 8001392:	0612      	lsls	r2, r2, #24
 8001394:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001398:	4313      	orrs	r3, r2
 800139a:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800139c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800139e:	6972      	ldr	r2, [r6, #20]
 80013a0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80013a4:	4313      	orrs	r3, r2
 80013a6:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80013a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80013aa:	69b2      	ldr	r2, [r6, #24]
 80013ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80013b0:	4313      	orrs	r3, r2
 80013b2:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80013b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 80013b6:	b9b5      	cbnz	r5, 80013e6 <RCCEx_PLL3_Config+0xaa>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80013b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80013bc:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80013be:	4c11      	ldr	r4, [pc, #68]	; (8001404 <RCCEx_PLL3_Config+0xc8>)
 80013c0:	6823      	ldr	r3, [r4, #0]
 80013c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013c6:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80013c8:	f7ff f94e 	bl	8000668 <HAL_GetTick>
 80013cc:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
 80013ce:	6823      	ldr	r3, [r4, #0]
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	d50f      	bpl.n	80013f4 <RCCEx_PLL3_Config+0xb8>
    }

  }


  return status;
 80013d4:	2000      	movs	r0, #0
 80013d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80013d8:	f7ff f946 	bl	8000668 <HAL_GetTick>
 80013dc:	1bc0      	subs	r0, r0, r7
 80013de:	2802      	cmp	r0, #2
 80013e0:	d9bc      	bls.n	800135c <RCCEx_PLL3_Config+0x20>
        return HAL_TIMEOUT;
 80013e2:	2003      	movs	r0, #3
 80013e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 80013e6:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80013e8:	bf0c      	ite	eq
 80013ea:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80013ee:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 80013f2:	e7e3      	b.n	80013bc <RCCEx_PLL3_Config+0x80>
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80013f4:	f7ff f938 	bl	8000668 <HAL_GetTick>
 80013f8:	1b40      	subs	r0, r0, r5
 80013fa:	2802      	cmp	r0, #2
 80013fc:	d9e7      	bls.n	80013ce <RCCEx_PLL3_Config+0x92>
 80013fe:	e7f0      	b.n	80013e2 <RCCEx_PLL3_Config+0xa6>
    return HAL_ERROR;
 8001400:	2001      	movs	r0, #1
}
 8001402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001404:	58024400 	.word	0x58024400

08001408 <HAL_RCCEx_PeriphCLKConfig>:
{
 8001408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800140c:	6804      	ldr	r4, [r0, #0]
{
 800140e:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001410:	f014 6000 	ands.w	r0, r4, #134217728	; 0x8000000
 8001414:	d014      	beq.n	8001440 <HAL_RCCEx_PeriphCLKConfig+0x38>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8001416:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001418:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800141c:	d018      	beq.n	8001450 <HAL_RCCEx_PeriphCLKConfig+0x48>
 800141e:	d802      	bhi.n	8001426 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001420:	b183      	cbz	r3, 8001444 <HAL_RCCEx_PeriphCLKConfig+0x3c>
      ret = HAL_ERROR;
 8001422:	2401      	movs	r4, #1
 8001424:	e01b      	b.n	800145e <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8001426:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800142a:	d023      	beq.n	8001474 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 800142c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8001430:	d1f7      	bne.n	8001422 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8001432:	4aa6      	ldr	r2, [pc, #664]	; (80016cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001434:	6e69      	ldr	r1, [r5, #100]	; 0x64
 8001436:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001438:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800143c:	430b      	orrs	r3, r1
 800143e:	6513      	str	r3, [r2, #80]	; 0x50
 8001440:	2400      	movs	r4, #0
 8001442:	e00c      	b.n	800145e <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001444:	4aa1      	ldr	r2, [pc, #644]	; (80016cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001446:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001448:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800144c:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800144e:	e7f0      	b.n	8001432 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001450:	2102      	movs	r1, #2
 8001452:	1d28      	adds	r0, r5, #4
 8001454:	f7ff ff0c 	bl	8001270 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001458:	4604      	mov	r4, r0
    if(ret == HAL_OK)
 800145a:	2800      	cmp	r0, #0
 800145c:	d0e9      	beq.n	8001432 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800145e:	682b      	ldr	r3, [r5, #0]
 8001460:	05de      	lsls	r6, r3, #23
 8001462:	d53c      	bpl.n	80014de <HAL_RCCEx_PeriphCLKConfig+0xd6>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001464:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8001466:	2b04      	cmp	r3, #4
 8001468:	d834      	bhi.n	80014d4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 800146a:	e8df f003 	tbb	[pc, r3]
 800146e:	1009      	.short	0x1009
 8001470:	0e2d      	.short	0x0e2d
 8001472:	0e          	.byte	0x0e
 8001473:	00          	.byte	0x00
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001474:	2102      	movs	r1, #2
 8001476:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800147a:	f7ff ff5f 	bl	800133c <RCCEx_PLL3_Config>
 800147e:	e7eb      	b.n	8001458 <HAL_RCCEx_PeriphCLKConfig+0x50>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001480:	4a92      	ldr	r2, [pc, #584]	; (80016cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001482:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001484:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001488:	62d3      	str	r3, [r2, #44]	; 0x2c
    switch(PeriphClkInit->Sai1ClockSelection)
 800148a:	4626      	mov	r6, r4
 800148c:	e004      	b.n	8001498 <HAL_RCCEx_PeriphCLKConfig+0x90>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800148e:	2100      	movs	r1, #0
 8001490:	1d28      	adds	r0, r5, #4
 8001492:	f7ff feed 	bl	8001270 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001496:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001498:	b9ee      	cbnz	r6, 80014d6 <HAL_RCCEx_PeriphCLKConfig+0xce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800149a:	4a8c      	ldr	r2, [pc, #560]	; (80016cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800149c:	6d69      	ldr	r1, [r5, #84]	; 0x54
 800149e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80014a0:	f023 0307 	bic.w	r3, r3, #7
 80014a4:	430b      	orrs	r3, r1
 80014a6:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80014a8:	682b      	ldr	r3, [r5, #0]
 80014aa:	0598      	lsls	r0, r3, #22
 80014ac:	d527      	bpl.n	80014fe <HAL_RCCEx_PeriphCLKConfig+0xf6>
    switch(PeriphClkInit->Sai23ClockSelection)
 80014ae:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80014b0:	2b80      	cmp	r3, #128	; 0x80
 80014b2:	d043      	beq.n	800153c <HAL_RCCEx_PeriphCLKConfig+0x134>
 80014b4:	d815      	bhi.n	80014e2 <HAL_RCCEx_PeriphCLKConfig+0xda>
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d034      	beq.n	8001524 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80014ba:	2b40      	cmp	r3, #64	; 0x40
 80014bc:	d038      	beq.n	8001530 <HAL_RCCEx_PeriphCLKConfig+0x128>
      ret = HAL_ERROR;
 80014be:	2601      	movs	r6, #1
      status |= ret;
 80014c0:	ea44 0006 	orr.w	r0, r4, r6
 80014c4:	b2c4      	uxtb	r4, r0
 80014c6:	e01a      	b.n	80014fe <HAL_RCCEx_PeriphCLKConfig+0xf6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80014c8:	2100      	movs	r1, #0
 80014ca:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80014ce:	f7ff ff35 	bl	800133c <RCCEx_PLL3_Config>
 80014d2:	e7e0      	b.n	8001496 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      ret = HAL_ERROR;
 80014d4:	2601      	movs	r6, #1
      status |= ret;
 80014d6:	ea44 0006 	orr.w	r0, r4, r6
 80014da:	b2c4      	uxtb	r4, r0
 80014dc:	e7e4      	b.n	80014a8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 80014de:	4626      	mov	r6, r4
 80014e0:	e7e2      	b.n	80014a8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    switch(PeriphClkInit->Sai23ClockSelection)
 80014e2:	2bc0      	cmp	r3, #192	; 0xc0
 80014e4:	d002      	beq.n	80014ec <HAL_RCCEx_PeriphCLKConfig+0xe4>
 80014e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014ea:	d1e8      	bne.n	80014be <HAL_RCCEx_PeriphCLKConfig+0xb6>
    if(ret == HAL_OK)
 80014ec:	2e00      	cmp	r6, #0
 80014ee:	d1e7      	bne.n	80014c0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80014f0:	4a76      	ldr	r2, [pc, #472]	; (80016cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80014f2:	6da9      	ldr	r1, [r5, #88]	; 0x58
 80014f4:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80014f6:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 80014fa:	430b      	orrs	r3, r1
 80014fc:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80014fe:	682b      	ldr	r3, [r5, #0]
 8001500:	0559      	lsls	r1, r3, #21
 8001502:	d531      	bpl.n	8001568 <HAL_RCCEx_PeriphCLKConfig+0x160>
    switch(PeriphClkInit->Sai4AClockSelection)
 8001504:	f8d5 30a4 	ldr.w	r3, [r5, #164]	; 0xa4
 8001508:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800150c:	d04b      	beq.n	80015a6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
 800150e:	d81b      	bhi.n	8001548 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8001510:	2b00      	cmp	r3, #0
 8001512:	d03c      	beq.n	800158e <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001514:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001518:	d03f      	beq.n	800159a <HAL_RCCEx_PeriphCLKConfig+0x192>
      ret = HAL_ERROR;
 800151a:	2601      	movs	r6, #1
      status |= ret;
 800151c:	ea44 0006 	orr.w	r0, r4, r6
 8001520:	b2c4      	uxtb	r4, r0
 8001522:	e021      	b.n	8001568 <HAL_RCCEx_PeriphCLKConfig+0x160>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001524:	4a69      	ldr	r2, [pc, #420]	; (80016cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001526:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800152c:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800152e:	e7dd      	b.n	80014ec <HAL_RCCEx_PeriphCLKConfig+0xe4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001530:	2100      	movs	r1, #0
 8001532:	1d28      	adds	r0, r5, #4
 8001534:	f7ff fe9c 	bl	8001270 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001538:	4606      	mov	r6, r0
      break;
 800153a:	e7d7      	b.n	80014ec <HAL_RCCEx_PeriphCLKConfig+0xe4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800153c:	2100      	movs	r1, #0
 800153e:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001542:	f7ff fefb 	bl	800133c <RCCEx_PLL3_Config>
 8001546:	e7f7      	b.n	8001538 <HAL_RCCEx_PeriphCLKConfig+0x130>
    switch(PeriphClkInit->Sai4AClockSelection)
 8001548:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800154c:	d002      	beq.n	8001554 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800154e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001552:	d1e2      	bne.n	800151a <HAL_RCCEx_PeriphCLKConfig+0x112>
    if(ret == HAL_OK)
 8001554:	2e00      	cmp	r6, #0
 8001556:	d1e1      	bne.n	800151c <HAL_RCCEx_PeriphCLKConfig+0x114>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8001558:	4a5c      	ldr	r2, [pc, #368]	; (80016cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800155a:	f8d5 10a4 	ldr.w	r1, [r5, #164]	; 0xa4
 800155e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001560:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 8001564:	430b      	orrs	r3, r1
 8001566:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8001568:	682b      	ldr	r3, [r5, #0]
 800156a:	051a      	lsls	r2, r3, #20
 800156c:	d531      	bpl.n	80015d2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    switch(PeriphClkInit->Sai4BClockSelection)
 800156e:	f8d5 30a8 	ldr.w	r3, [r5, #168]	; 0xa8
 8001572:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001576:	d045      	beq.n	8001604 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
 8001578:	d81b      	bhi.n	80015b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800157a:	2b00      	cmp	r3, #0
 800157c:	d036      	beq.n	80015ec <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800157e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001582:	d039      	beq.n	80015f8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      ret = HAL_ERROR;
 8001584:	2601      	movs	r6, #1
      status |= ret;
 8001586:	ea44 0006 	orr.w	r0, r4, r6
 800158a:	b2c4      	uxtb	r4, r0
 800158c:	e021      	b.n	80015d2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800158e:	4a4f      	ldr	r2, [pc, #316]	; (80016cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001590:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001592:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001596:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001598:	e7dc      	b.n	8001554 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800159a:	2100      	movs	r1, #0
 800159c:	1d28      	adds	r0, r5, #4
 800159e:	f7ff fe67 	bl	8001270 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80015a2:	4606      	mov	r6, r0
      break;
 80015a4:	e7d6      	b.n	8001554 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80015a6:	2100      	movs	r1, #0
 80015a8:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80015ac:	f7ff fec6 	bl	800133c <RCCEx_PLL3_Config>
 80015b0:	e7f7      	b.n	80015a2 <HAL_RCCEx_PeriphCLKConfig+0x19a>
    switch(PeriphClkInit->Sai4BClockSelection)
 80015b2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80015b6:	d002      	beq.n	80015be <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80015b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80015bc:	d1e2      	bne.n	8001584 <HAL_RCCEx_PeriphCLKConfig+0x17c>
    if(ret == HAL_OK)
 80015be:	2e00      	cmp	r6, #0
 80015c0:	d1e1      	bne.n	8001586 <HAL_RCCEx_PeriphCLKConfig+0x17e>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80015c2:	4a42      	ldr	r2, [pc, #264]	; (80016cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80015c4:	f8d5 10a8 	ldr.w	r1, [r5, #168]	; 0xa8
 80015c8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80015ca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015ce:	430b      	orrs	r3, r1
 80015d0:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80015d2:	682b      	ldr	r3, [r5, #0]
 80015d4:	019b      	lsls	r3, r3, #6
 80015d6:	d528      	bpl.n	800162a <HAL_RCCEx_PeriphCLKConfig+0x222>
    switch(PeriphClkInit->QspiClockSelection)
 80015d8:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80015da:	2b10      	cmp	r3, #16
 80015dc:	d037      	beq.n	800164e <HAL_RCCEx_PeriphCLKConfig+0x246>
 80015de:	d817      	bhi.n	8001610 <HAL_RCCEx_PeriphCLKConfig+0x208>
 80015e0:	b1d3      	cbz	r3, 8001618 <HAL_RCCEx_PeriphCLKConfig+0x210>
      ret = HAL_ERROR;
 80015e2:	2601      	movs	r6, #1
      status |= ret;
 80015e4:	ea44 0006 	orr.w	r0, r4, r6
 80015e8:	b2c4      	uxtb	r4, r0
 80015ea:	e01e      	b.n	800162a <HAL_RCCEx_PeriphCLKConfig+0x222>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80015ec:	4a37      	ldr	r2, [pc, #220]	; (80016cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80015ee:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80015f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015f4:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80015f6:	e7e2      	b.n	80015be <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80015f8:	2100      	movs	r1, #0
 80015fa:	1d28      	adds	r0, r5, #4
 80015fc:	f7ff fe38 	bl	8001270 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8001600:	4606      	mov	r6, r0
      break;
 8001602:	e7dc      	b.n	80015be <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8001604:	2100      	movs	r1, #0
 8001606:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800160a:	f7ff fe97 	bl	800133c <RCCEx_PLL3_Config>
 800160e:	e7f7      	b.n	8001600 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    switch(PeriphClkInit->QspiClockSelection)
 8001610:	2b20      	cmp	r3, #32
 8001612:	d022      	beq.n	800165a <HAL_RCCEx_PeriphCLKConfig+0x252>
 8001614:	2b30      	cmp	r3, #48	; 0x30
 8001616:	d1e4      	bne.n	80015e2 <HAL_RCCEx_PeriphCLKConfig+0x1da>
    if(ret == HAL_OK)
 8001618:	2e00      	cmp	r6, #0
 800161a:	d1e3      	bne.n	80015e4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800161c:	4a2b      	ldr	r2, [pc, #172]	; (80016cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800161e:	6ca9      	ldr	r1, [r5, #72]	; 0x48
 8001620:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001622:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001626:	430b      	orrs	r3, r1
 8001628:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800162a:	682b      	ldr	r3, [r5, #0]
 800162c:	04df      	lsls	r7, r3, #19
 800162e:	d529      	bpl.n	8001684 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    switch(PeriphClkInit->Spi123ClockSelection)
 8001630:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8001632:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001636:	d042      	beq.n	80016be <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 8001638:	d815      	bhi.n	8001666 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 800163a:	2b00      	cmp	r3, #0
 800163c:	d033      	beq.n	80016a6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
 800163e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001642:	d036      	beq.n	80016b2 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
      ret = HAL_ERROR;
 8001644:	2601      	movs	r6, #1
      status |= ret;
 8001646:	ea44 0006 	orr.w	r0, r4, r6
 800164a:	b2c4      	uxtb	r4, r0
 800164c:	e01a      	b.n	8001684 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800164e:	4a1f      	ldr	r2, [pc, #124]	; (80016cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001650:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001652:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001656:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001658:	e7de      	b.n	8001618 <HAL_RCCEx_PeriphCLKConfig+0x210>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800165a:	2102      	movs	r1, #2
 800165c:	1d28      	adds	r0, r5, #4
 800165e:	f7ff fe07 	bl	8001270 <RCCEx_PLL2_Config>
 8001662:	4606      	mov	r6, r0
      break;
 8001664:	e7d8      	b.n	8001618 <HAL_RCCEx_PeriphCLKConfig+0x210>
    switch(PeriphClkInit->Spi123ClockSelection)
 8001666:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800166a:	d002      	beq.n	8001672 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800166c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001670:	d1e8      	bne.n	8001644 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    if(ret == HAL_OK)
 8001672:	2e00      	cmp	r6, #0
 8001674:	d1e7      	bne.n	8001646 <HAL_RCCEx_PeriphCLKConfig+0x23e>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8001676:	4a15      	ldr	r2, [pc, #84]	; (80016cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001678:	6de9      	ldr	r1, [r5, #92]	; 0x5c
 800167a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800167c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001680:	430b      	orrs	r3, r1
 8001682:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8001684:	682b      	ldr	r3, [r5, #0]
 8001686:	0498      	lsls	r0, r3, #18
 8001688:	d534      	bpl.n	80016f4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    switch(PeriphClkInit->Spi45ClockSelection)
 800168a:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 800168c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001690:	d048      	beq.n	8001724 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8001692:	d81d      	bhi.n	80016d0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8001694:	b32b      	cbz	r3, 80016e2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8001696:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800169a:	d03d      	beq.n	8001718 <HAL_RCCEx_PeriphCLKConfig+0x310>
      ret = HAL_ERROR;
 800169c:	2601      	movs	r6, #1
      status |= ret;
 800169e:	ea44 0006 	orr.w	r0, r4, r6
 80016a2:	b2c4      	uxtb	r4, r0
 80016a4:	e026      	b.n	80016f4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80016a6:	4a09      	ldr	r2, [pc, #36]	; (80016cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80016a8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80016aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016ae:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80016b0:	e7df      	b.n	8001672 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80016b2:	2100      	movs	r1, #0
 80016b4:	1d28      	adds	r0, r5, #4
 80016b6:	f7ff fddb 	bl	8001270 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80016ba:	4606      	mov	r6, r0
      break;
 80016bc:	e7d9      	b.n	8001672 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80016be:	2100      	movs	r1, #0
 80016c0:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80016c4:	f7ff fe3a 	bl	800133c <RCCEx_PLL3_Config>
 80016c8:	e7f7      	b.n	80016ba <HAL_RCCEx_PeriphCLKConfig+0x2b2>
 80016ca:	bf00      	nop
 80016cc:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Spi45ClockSelection)
 80016d0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80016d4:	d005      	beq.n	80016e2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80016d6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016da:	d002      	beq.n	80016e2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80016dc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80016e0:	d1dc      	bne.n	800169c <HAL_RCCEx_PeriphCLKConfig+0x294>
    if(ret == HAL_OK)
 80016e2:	2e00      	cmp	r6, #0
 80016e4:	d1db      	bne.n	800169e <HAL_RCCEx_PeriphCLKConfig+0x296>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80016e6:	4aa0      	ldr	r2, [pc, #640]	; (8001968 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80016e8:	6e29      	ldr	r1, [r5, #96]	; 0x60
 80016ea:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80016ec:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 80016f0:	430b      	orrs	r3, r1
 80016f2:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80016f4:	682b      	ldr	r3, [r5, #0]
 80016f6:	0459      	lsls	r1, r3, #17
 80016f8:	d52d      	bpl.n	8001756 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    switch(PeriphClkInit->Spi6ClockSelection)
 80016fa:	f8d5 30ac 	ldr.w	r3, [r5, #172]	; 0xac
 80016fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001702:	d04c      	beq.n	800179e <HAL_RCCEx_PeriphCLKConfig+0x396>
 8001704:	d814      	bhi.n	8001730 <HAL_RCCEx_PeriphCLKConfig+0x328>
 8001706:	b1e3      	cbz	r3, 8001742 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8001708:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800170c:	d041      	beq.n	8001792 <HAL_RCCEx_PeriphCLKConfig+0x38a>
      ret = HAL_ERROR;
 800170e:	2601      	movs	r6, #1
      status |= ret;
 8001710:	ea44 0006 	orr.w	r0, r4, r6
 8001714:	b2c4      	uxtb	r4, r0
 8001716:	e01e      	b.n	8001756 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8001718:	2101      	movs	r1, #1
 800171a:	1d28      	adds	r0, r5, #4
 800171c:	f7ff fda8 	bl	8001270 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001720:	4606      	mov	r6, r0
      break;
 8001722:	e7de      	b.n	80016e2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001724:	2101      	movs	r1, #1
 8001726:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800172a:	f7ff fe07 	bl	800133c <RCCEx_PLL3_Config>
 800172e:	e7f7      	b.n	8001720 <HAL_RCCEx_PeriphCLKConfig+0x318>
    switch(PeriphClkInit->Spi6ClockSelection)
 8001730:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001734:	d005      	beq.n	8001742 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8001736:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800173a:	d002      	beq.n	8001742 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800173c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8001740:	d1e5      	bne.n	800170e <HAL_RCCEx_PeriphCLKConfig+0x306>
    if(ret == HAL_OK)
 8001742:	2e00      	cmp	r6, #0
 8001744:	d1e4      	bne.n	8001710 <HAL_RCCEx_PeriphCLKConfig+0x308>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8001746:	4a88      	ldr	r2, [pc, #544]	; (8001968 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001748:	f8d5 10ac 	ldr.w	r1, [r5, #172]	; 0xac
 800174c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800174e:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8001752:	430b      	orrs	r3, r1
 8001754:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001756:	682b      	ldr	r3, [r5, #0]
 8001758:	041a      	lsls	r2, r3, #16
 800175a:	d50f      	bpl.n	800177c <HAL_RCCEx_PeriphCLKConfig+0x374>
    switch(PeriphClkInit->FdcanClockSelection)
 800175c:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 800175e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001762:	d022      	beq.n	80017aa <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 8001764:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001768:	d025      	beq.n	80017b6 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 800176a:	bb53      	cbnz	r3, 80017c2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    if(ret == HAL_OK)
 800176c:	bb56      	cbnz	r6, 80017c4 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800176e:	4a7e      	ldr	r2, [pc, #504]	; (8001968 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001770:	6ee9      	ldr	r1, [r5, #108]	; 0x6c
 8001772:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001774:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001778:	430b      	orrs	r3, r1
 800177a:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800177c:	682b      	ldr	r3, [r5, #0]
 800177e:	01db      	lsls	r3, r3, #7
 8001780:	d532      	bpl.n	80017e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch(PeriphClkInit->FmcClockSelection)
 8001782:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8001784:	2b03      	cmp	r3, #3
 8001786:	f200 808a 	bhi.w	800189e <HAL_RCCEx_PeriphCLKConfig+0x496>
 800178a:	e8df f003 	tbb	[pc, r3]
 800178e:	1f24      	.short	0x1f24
 8001790:	2482      	.short	0x2482
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8001792:	2101      	movs	r1, #1
 8001794:	1d28      	adds	r0, r5, #4
 8001796:	f7ff fd6b 	bl	8001270 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800179a:	4606      	mov	r6, r0
      break;
 800179c:	e7d1      	b.n	8001742 <HAL_RCCEx_PeriphCLKConfig+0x33a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800179e:	2101      	movs	r1, #1
 80017a0:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80017a4:	f7ff fdca 	bl	800133c <RCCEx_PLL3_Config>
 80017a8:	e7f7      	b.n	800179a <HAL_RCCEx_PeriphCLKConfig+0x392>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80017aa:	4a6f      	ldr	r2, [pc, #444]	; (8001968 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80017ac:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80017ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017b2:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80017b4:	e7da      	b.n	800176c <HAL_RCCEx_PeriphCLKConfig+0x364>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80017b6:	2101      	movs	r1, #1
 80017b8:	1d28      	adds	r0, r5, #4
 80017ba:	f7ff fd59 	bl	8001270 <RCCEx_PLL2_Config>
 80017be:	4606      	mov	r6, r0
      break;
 80017c0:	e7d4      	b.n	800176c <HAL_RCCEx_PeriphCLKConfig+0x364>
      ret = HAL_ERROR;
 80017c2:	2601      	movs	r6, #1
      status |= ret;
 80017c4:	ea44 0006 	orr.w	r0, r4, r6
 80017c8:	b2c4      	uxtb	r4, r0
 80017ca:	e7d7      	b.n	800177c <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80017cc:	4a66      	ldr	r2, [pc, #408]	; (8001968 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80017ce:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80017d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017d4:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 80017d6:	2e00      	cmp	r6, #0
 80017d8:	d162      	bne.n	80018a0 <HAL_RCCEx_PeriphCLKConfig+0x498>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80017da:	4a63      	ldr	r2, [pc, #396]	; (8001968 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80017dc:	6c69      	ldr	r1, [r5, #68]	; 0x44
 80017de:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80017e0:	f023 0303 	bic.w	r3, r3, #3
 80017e4:	430b      	orrs	r3, r1
 80017e6:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80017e8:	682b      	ldr	r3, [r5, #0]
 80017ea:	025f      	lsls	r7, r3, #9
 80017ec:	d542      	bpl.n	8001874 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80017ee:	4f5f      	ldr	r7, [pc, #380]	; (800196c <HAL_RCCEx_PeriphCLKConfig+0x564>)
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017f6:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 80017f8:	f7fe ff36 	bl	8000668 <HAL_GetTick>
 80017fc:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	05d8      	lsls	r0, r3, #23
 8001802:	d551      	bpl.n	80018a8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
    if(ret == HAL_OK)
 8001804:	2e00      	cmp	r6, #0
 8001806:	d156      	bne.n	80018b6 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8001808:	4b57      	ldr	r3, [pc, #348]	; (8001968 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 800180a:	f8d5 00b0 	ldr.w	r0, [r5, #176]	; 0xb0
 800180e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001810:	4042      	eors	r2, r0
 8001812:	f412 7f40 	tst.w	r2, #768	; 0x300
 8001816:	d00b      	beq.n	8001830 <HAL_RCCEx_PeriphCLKConfig+0x428>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001818:	6f1a      	ldr	r2, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800181a:	6f19      	ldr	r1, [r3, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800181c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8001820:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8001824:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001826:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8001828:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800182c:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 800182e:	671a      	str	r2, [r3, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8001830:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8001834:	d108      	bne.n	8001848 <HAL_RCCEx_PeriphCLKConfig+0x440>
        tickstart = HAL_GetTick();
 8001836:	f7fe ff17 	bl	8000668 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800183a:	4f4b      	ldr	r7, [pc, #300]	; (8001968 <HAL_RCCEx_PeriphCLKConfig+0x560>)
        tickstart = HAL_GetTick();
 800183c:	4680      	mov	r8, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800183e:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001842:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001844:	0799      	lsls	r1, r3, #30
 8001846:	d53a      	bpl.n	80018be <HAL_RCCEx_PeriphCLKConfig+0x4b6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001848:	f8d5 30b0 	ldr.w	r3, [r5, #176]	; 0xb0
 800184c:	4946      	ldr	r1, [pc, #280]	; (8001968 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 800184e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001852:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8001856:	d13d      	bne.n	80018d4 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
 8001858:	6908      	ldr	r0, [r1, #16]
 800185a:	4a45      	ldr	r2, [pc, #276]	; (8001970 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800185c:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
 8001860:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8001864:	4302      	orrs	r2, r0
 8001866:	610a      	str	r2, [r1, #16]
 8001868:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800186c:	4a3e      	ldr	r2, [pc, #248]	; (8001968 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 800186e:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001870:	430b      	orrs	r3, r1
 8001872:	6713      	str	r3, [r2, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8001874:	682b      	ldr	r3, [r5, #0]
 8001876:	07da      	lsls	r2, r3, #31
 8001878:	d53f      	bpl.n	80018fa <HAL_RCCEx_PeriphCLKConfig+0x4f2>
    switch(PeriphClkInit->Usart16ClockSelection)
 800187a:	6fab      	ldr	r3, [r5, #120]	; 0x78
 800187c:	2b10      	cmp	r3, #16
 800187e:	d04d      	beq.n	800191c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8001880:	d82c      	bhi.n	80018dc <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 8001882:	b38b      	cbz	r3, 80018e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8001884:	2b08      	cmp	r3, #8
 8001886:	d043      	beq.n	8001910 <HAL_RCCEx_PeriphCLKConfig+0x508>
      ret = HAL_ERROR;
 8001888:	2601      	movs	r6, #1
      status |= ret;
 800188a:	ea44 0006 	orr.w	r0, r4, r6
 800188e:	b2c4      	uxtb	r4, r0
 8001890:	e033      	b.n	80018fa <HAL_RCCEx_PeriphCLKConfig+0x4f2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001892:	2102      	movs	r1, #2
 8001894:	1d28      	adds	r0, r5, #4
 8001896:	f7ff fceb 	bl	8001270 <RCCEx_PLL2_Config>
 800189a:	4606      	mov	r6, r0
      break;
 800189c:	e79b      	b.n	80017d6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      ret = HAL_ERROR;
 800189e:	2601      	movs	r6, #1
      status |= ret;
 80018a0:	ea44 0006 	orr.w	r0, r4, r6
 80018a4:	b2c4      	uxtb	r4, r0
 80018a6:	e79f      	b.n	80017e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018a8:	f7fe fede 	bl	8000668 <HAL_GetTick>
 80018ac:	eba0 0008 	sub.w	r0, r0, r8
 80018b0:	2864      	cmp	r0, #100	; 0x64
 80018b2:	d9a4      	bls.n	80017fe <HAL_RCCEx_PeriphCLKConfig+0x3f6>
        ret = HAL_TIMEOUT;
 80018b4:	2603      	movs	r6, #3
      status |= ret;
 80018b6:	ea44 0006 	orr.w	r0, r4, r6
 80018ba:	b2c4      	uxtb	r4, r0
 80018bc:	e7da      	b.n	8001874 <HAL_RCCEx_PeriphCLKConfig+0x46c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018be:	f7fe fed3 	bl	8000668 <HAL_GetTick>
 80018c2:	eba0 0008 	sub.w	r0, r0, r8
 80018c6:	4548      	cmp	r0, r9
 80018c8:	d9bb      	bls.n	8001842 <HAL_RCCEx_PeriphCLKConfig+0x43a>
        status |= ret;
 80018ca:	f044 0003 	orr.w	r0, r4, #3
            ret = HAL_TIMEOUT;
 80018ce:	2603      	movs	r6, #3
        status |= ret;
 80018d0:	b2c4      	uxtb	r4, r0
 80018d2:	e7cf      	b.n	8001874 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80018d4:	690a      	ldr	r2, [r1, #16]
 80018d6:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 80018da:	e7c4      	b.n	8001866 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    switch(PeriphClkInit->Usart16ClockSelection)
 80018dc:	2b20      	cmp	r3, #32
 80018de:	d003      	beq.n	80018e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80018e0:	2b28      	cmp	r3, #40	; 0x28
 80018e2:	d001      	beq.n	80018e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80018e4:	2b18      	cmp	r3, #24
 80018e6:	d1cf      	bne.n	8001888 <HAL_RCCEx_PeriphCLKConfig+0x480>
    if(ret == HAL_OK)
 80018e8:	2e00      	cmp	r6, #0
 80018ea:	d1ce      	bne.n	800188a <HAL_RCCEx_PeriphCLKConfig+0x482>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80018ec:	4a1e      	ldr	r2, [pc, #120]	; (8001968 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80018ee:	6fa9      	ldr	r1, [r5, #120]	; 0x78
 80018f0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80018f2:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80018f6:	430b      	orrs	r3, r1
 80018f8:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80018fa:	682b      	ldr	r3, [r5, #0]
 80018fc:	079b      	lsls	r3, r3, #30
 80018fe:	d520      	bpl.n	8001942 <HAL_RCCEx_PeriphCLKConfig+0x53a>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8001900:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001902:	2b05      	cmp	r3, #5
 8001904:	d836      	bhi.n	8001974 <HAL_RCCEx_PeriphCLKConfig+0x56c>
 8001906:	e8df f003 	tbb	[pc, r3]
 800190a:	0f14      	.short	0x0f14
 800190c:	14141428 	.word	0x14141428
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8001910:	2101      	movs	r1, #1
 8001912:	1d28      	adds	r0, r5, #4
 8001914:	f7ff fcac 	bl	8001270 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001918:	4606      	mov	r6, r0
      break;
 800191a:	e7e5      	b.n	80018e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800191c:	2101      	movs	r1, #1
 800191e:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001922:	f7ff fd0b 	bl	800133c <RCCEx_PLL3_Config>
 8001926:	e7f7      	b.n	8001918 <HAL_RCCEx_PeriphCLKConfig+0x510>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8001928:	2101      	movs	r1, #1
 800192a:	1d28      	adds	r0, r5, #4
 800192c:	f7ff fca0 	bl	8001270 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001930:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001932:	bb06      	cbnz	r6, 8001976 <HAL_RCCEx_PeriphCLKConfig+0x56e>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8001934:	4a0c      	ldr	r2, [pc, #48]	; (8001968 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001936:	6f69      	ldr	r1, [r5, #116]	; 0x74
 8001938:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800193a:	f023 0307 	bic.w	r3, r3, #7
 800193e:	430b      	orrs	r3, r1
 8001940:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001942:	682b      	ldr	r3, [r5, #0]
 8001944:	075f      	lsls	r7, r3, #29
 8001946:	d528      	bpl.n	800199a <HAL_RCCEx_PeriphCLKConfig+0x592>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8001948:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800194c:	2b05      	cmp	r3, #5
 800194e:	d83c      	bhi.n	80019ca <HAL_RCCEx_PeriphCLKConfig+0x5c2>
 8001950:	e8df f003 	tbb	[pc, r3]
 8001954:	1a35151a 	.word	0x1a35151a
 8001958:	1a1a      	.short	0x1a1a
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800195a:	2101      	movs	r1, #1
 800195c:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001960:	f7ff fcec 	bl	800133c <RCCEx_PLL3_Config>
 8001964:	e7e4      	b.n	8001930 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8001966:	bf00      	nop
 8001968:	58024400 	.word	0x58024400
 800196c:	58024800 	.word	0x58024800
 8001970:	00ffffcf 	.word	0x00ffffcf
      ret = HAL_ERROR;
 8001974:	2601      	movs	r6, #1
      status |= ret;
 8001976:	ea44 0006 	orr.w	r0, r4, r6
 800197a:	b2c4      	uxtb	r4, r0
 800197c:	e7e1      	b.n	8001942 <HAL_RCCEx_PeriphCLKConfig+0x53a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800197e:	2101      	movs	r1, #1
 8001980:	1d28      	adds	r0, r5, #4
 8001982:	f7ff fc75 	bl	8001270 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001986:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001988:	bb06      	cbnz	r6, 80019cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800198a:	4a99      	ldr	r2, [pc, #612]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 800198c:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
 8001990:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001992:	f023 0307 	bic.w	r3, r3, #7
 8001996:	430b      	orrs	r3, r1
 8001998:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800199a:	682b      	ldr	r3, [r5, #0]
 800199c:	0698      	lsls	r0, r3, #26
 800199e:	d52c      	bpl.n	80019fa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
    switch(PeriphClkInit->Lptim1ClockSelection)
 80019a0:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 80019a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80019a8:	d03f      	beq.n	8001a2a <HAL_RCCEx_PeriphCLKConfig+0x622>
 80019aa:	d813      	bhi.n	80019d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80019ac:	b1db      	cbz	r3, 80019e6 <HAL_RCCEx_PeriphCLKConfig+0x5de>
 80019ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80019b2:	d034      	beq.n	8001a1e <HAL_RCCEx_PeriphCLKConfig+0x616>
      ret = HAL_ERROR;
 80019b4:	2601      	movs	r6, #1
      status |= ret;
 80019b6:	ea44 0006 	orr.w	r0, r4, r6
 80019ba:	b2c4      	uxtb	r4, r0
 80019bc:	e01d      	b.n	80019fa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80019be:	2101      	movs	r1, #1
 80019c0:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80019c4:	f7ff fcba 	bl	800133c <RCCEx_PLL3_Config>
 80019c8:	e7dd      	b.n	8001986 <HAL_RCCEx_PeriphCLKConfig+0x57e>
      ret = HAL_ERROR;
 80019ca:	2601      	movs	r6, #1
      status |= ret;
 80019cc:	ea44 0006 	orr.w	r0, r4, r6
 80019d0:	b2c4      	uxtb	r4, r0
 80019d2:	e7e2      	b.n	800199a <HAL_RCCEx_PeriphCLKConfig+0x592>
    switch(PeriphClkInit->Lptim1ClockSelection)
 80019d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019d8:	d005      	beq.n	80019e6 <HAL_RCCEx_PeriphCLKConfig+0x5de>
 80019da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80019de:	d002      	beq.n	80019e6 <HAL_RCCEx_PeriphCLKConfig+0x5de>
 80019e0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80019e4:	d1e6      	bne.n	80019b4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    if(ret == HAL_OK)
 80019e6:	2e00      	cmp	r6, #0
 80019e8:	d1e5      	bne.n	80019b6 <HAL_RCCEx_PeriphCLKConfig+0x5ae>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80019ea:	4a81      	ldr	r2, [pc, #516]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 80019ec:	f8d5 108c 	ldr.w	r1, [r5, #140]	; 0x8c
 80019f0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80019f2:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 80019f6:	430b      	orrs	r3, r1
 80019f8:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80019fa:	682b      	ldr	r3, [r5, #0]
 80019fc:	0659      	lsls	r1, r3, #25
 80019fe:	d52d      	bpl.n	8001a5c <HAL_RCCEx_PeriphCLKConfig+0x654>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8001a00:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8001a04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001a08:	d042      	beq.n	8001a90 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8001a0a:	d814      	bhi.n	8001a36 <HAL_RCCEx_PeriphCLKConfig+0x62e>
 8001a0c:	b1e3      	cbz	r3, 8001a48 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8001a0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a12:	d037      	beq.n	8001a84 <HAL_RCCEx_PeriphCLKConfig+0x67c>
      ret = HAL_ERROR;
 8001a14:	2601      	movs	r6, #1
      status |= ret;
 8001a16:	ea44 0006 	orr.w	r0, r4, r6
 8001a1a:	b2c4      	uxtb	r4, r0
 8001a1c:	e01e      	b.n	8001a5c <HAL_RCCEx_PeriphCLKConfig+0x654>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001a1e:	2100      	movs	r1, #0
 8001a20:	1d28      	adds	r0, r5, #4
 8001a22:	f7ff fc25 	bl	8001270 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001a26:	4606      	mov	r6, r0
      break;
 8001a28:	e7dd      	b.n	80019e6 <HAL_RCCEx_PeriphCLKConfig+0x5de>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001a2a:	2102      	movs	r1, #2
 8001a2c:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001a30:	f7ff fc84 	bl	800133c <RCCEx_PLL3_Config>
 8001a34:	e7f7      	b.n	8001a26 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8001a36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a3a:	d005      	beq.n	8001a48 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8001a3c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8001a40:	d002      	beq.n	8001a48 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8001a42:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8001a46:	d1e5      	bne.n	8001a14 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    if(ret == HAL_OK)
 8001a48:	2e00      	cmp	r6, #0
 8001a4a:	d1e4      	bne.n	8001a16 <HAL_RCCEx_PeriphCLKConfig+0x60e>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001a4c:	4a68      	ldr	r2, [pc, #416]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8001a4e:	f8d5 1098 	ldr.w	r1, [r5, #152]	; 0x98
 8001a52:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001a54:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001a58:	430b      	orrs	r3, r1
 8001a5a:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8001a5c:	682b      	ldr	r3, [r5, #0]
 8001a5e:	061a      	lsls	r2, r3, #24
 8001a60:	d52f      	bpl.n	8001ac2 <HAL_RCCEx_PeriphCLKConfig+0x6ba>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8001a62:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
 8001a66:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a6a:	f000 8095 	beq.w	8001b98 <HAL_RCCEx_PeriphCLKConfig+0x790>
 8001a6e:	d815      	bhi.n	8001a9c <HAL_RCCEx_PeriphCLKConfig+0x694>
 8001a70:	b1eb      	cbz	r3, 8001aae <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 8001a72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a76:	f000 8089 	beq.w	8001b8c <HAL_RCCEx_PeriphCLKConfig+0x784>
      ret = HAL_ERROR;
 8001a7a:	2601      	movs	r6, #1
      status |= ret;
 8001a7c:	ea44 0006 	orr.w	r0, r4, r6
 8001a80:	b2c4      	uxtb	r4, r0
 8001a82:	e01e      	b.n	8001ac2 <HAL_RCCEx_PeriphCLKConfig+0x6ba>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001a84:	2100      	movs	r1, #0
 8001a86:	1d28      	adds	r0, r5, #4
 8001a88:	f7ff fbf2 	bl	8001270 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001a8c:	4606      	mov	r6, r0
      break;
 8001a8e:	e7db      	b.n	8001a48 <HAL_RCCEx_PeriphCLKConfig+0x640>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001a90:	2102      	movs	r1, #2
 8001a92:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001a96:	f7ff fc51 	bl	800133c <RCCEx_PLL3_Config>
 8001a9a:	e7f7      	b.n	8001a8c <HAL_RCCEx_PeriphCLKConfig+0x684>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8001a9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001aa0:	d005      	beq.n	8001aae <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 8001aa2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8001aa6:	d002      	beq.n	8001aae <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 8001aa8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8001aac:	d1e5      	bne.n	8001a7a <HAL_RCCEx_PeriphCLKConfig+0x672>
    if(ret == HAL_OK)
 8001aae:	2e00      	cmp	r6, #0
 8001ab0:	d1e4      	bne.n	8001a7c <HAL_RCCEx_PeriphCLKConfig+0x674>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8001ab2:	4a4f      	ldr	r2, [pc, #316]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8001ab4:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
 8001ab8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001aba:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001abe:	430b      	orrs	r3, r1
 8001ac0:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8001ac2:	682b      	ldr	r3, [r5, #0]
 8001ac4:	071b      	lsls	r3, r3, #28
 8001ac6:	d50b      	bpl.n	8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8001ac8:	f8d5 1080 	ldr.w	r1, [r5, #128]	; 0x80
 8001acc:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8001ad0:	d168      	bne.n	8001ba4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001ad2:	2102      	movs	r1, #2
 8001ad4:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001ad8:	f7ff fc30 	bl	800133c <RCCEx_PLL3_Config>
 8001adc:	4304      	orrs	r4, r0
 8001ade:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001ae0:	682b      	ldr	r3, [r5, #0]
 8001ae2:	06df      	lsls	r7, r3, #27
 8001ae4:	d50b      	bpl.n	8001afe <HAL_RCCEx_PeriphCLKConfig+0x6f6>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8001ae6:	f8d5 1094 	ldr.w	r1, [r5, #148]	; 0x94
 8001aea:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8001aee:	d160      	bne.n	8001bb2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001af0:	2102      	movs	r1, #2
 8001af2:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001af6:	f7ff fc21 	bl	800133c <RCCEx_PLL3_Config>
 8001afa:	4304      	orrs	r4, r0
 8001afc:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001afe:	682b      	ldr	r3, [r5, #0]
 8001b00:	0318      	lsls	r0, r3, #12
 8001b02:	d517      	bpl.n	8001b34 <HAL_RCCEx_PeriphCLKConfig+0x72c>
    switch(PeriphClkInit->AdcClockSelection)
 8001b04:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 8001b08:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8001b0c:	d058      	beq.n	8001bc0 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 8001b0e:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8001b12:	d005      	beq.n	8001b20 <HAL_RCCEx_PeriphCLKConfig+0x718>
 8001b14:	2900      	cmp	r1, #0
 8001b16:	d159      	bne.n	8001bcc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001b18:	1d28      	adds	r0, r5, #4
 8001b1a:	f7ff fba9 	bl	8001270 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001b1e:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001b20:	2e00      	cmp	r6, #0
 8001b22:	d154      	bne.n	8001bce <HAL_RCCEx_PeriphCLKConfig+0x7c6>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001b24:	4a32      	ldr	r2, [pc, #200]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8001b26:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 8001b2a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001b2c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001b30:	430b      	orrs	r3, r1
 8001b32:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001b34:	682b      	ldr	r3, [r5, #0]
 8001b36:	0359      	lsls	r1, r3, #13
 8001b38:	d519      	bpl.n	8001b6e <HAL_RCCEx_PeriphCLKConfig+0x766>
    switch(PeriphClkInit->UsbClockSelection)
 8001b3a:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 8001b3e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001b42:	d048      	beq.n	8001bd6 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8001b44:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8001b48:	d007      	beq.n	8001b5a <HAL_RCCEx_PeriphCLKConfig+0x752>
 8001b4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001b4e:	d149      	bne.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001b50:	4a27      	ldr	r2, [pc, #156]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8001b52:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001b54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b58:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8001b5a:	2e00      	cmp	r6, #0
 8001b5c:	d143      	bne.n	8001be6 <HAL_RCCEx_PeriphCLKConfig+0x7de>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001b5e:	4a24      	ldr	r2, [pc, #144]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8001b60:	f8d5 1084 	ldr.w	r1, [r5, #132]	; 0x84
 8001b64:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8001b66:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001b6a:	430b      	orrs	r3, r1
 8001b6c:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8001b6e:	682b      	ldr	r3, [r5, #0]
 8001b70:	03da      	lsls	r2, r3, #15
 8001b72:	d54d      	bpl.n	8001c10 <HAL_RCCEx_PeriphCLKConfig+0x808>
    switch(PeriphClkInit->SdmmcClockSelection)
 8001b74:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d03c      	beq.n	8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
 8001b7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b7e:	f000 8099 	beq.w	8001cb4 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
      ret = HAL_ERROR;
 8001b82:	2601      	movs	r6, #1
      status |= ret;
 8001b84:	ea44 0006 	orr.w	r0, r4, r6
 8001b88:	b2c4      	uxtb	r4, r0
 8001b8a:	e041      	b.n	8001c10 <HAL_RCCEx_PeriphCLKConfig+0x808>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	1d28      	adds	r0, r5, #4
 8001b90:	f7ff fb6e 	bl	8001270 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001b94:	4606      	mov	r6, r0
      break;
 8001b96:	e78a      	b.n	8001aae <HAL_RCCEx_PeriphCLKConfig+0x6a6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001b98:	2102      	movs	r1, #2
 8001b9a:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001b9e:	f7ff fbcd 	bl	800133c <RCCEx_PLL3_Config>
 8001ba2:	e7f7      	b.n	8001b94 <HAL_RCCEx_PeriphCLKConfig+0x78c>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8001ba4:	4a12      	ldr	r2, [pc, #72]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8001ba6:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8001ba8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001bac:	430b      	orrs	r3, r1
 8001bae:	6553      	str	r3, [r2, #84]	; 0x54
 8001bb0:	e796      	b.n	8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001bb2:	4a0f      	ldr	r2, [pc, #60]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8001bb4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001bb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001bba:	430b      	orrs	r3, r1
 8001bbc:	6593      	str	r3, [r2, #88]	; 0x58
 8001bbe:	e79e      	b.n	8001afe <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001bc0:	2102      	movs	r1, #2
 8001bc2:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001bc6:	f7ff fbb9 	bl	800133c <RCCEx_PLL3_Config>
 8001bca:	e7a8      	b.n	8001b1e <HAL_RCCEx_PeriphCLKConfig+0x716>
      ret = HAL_ERROR;
 8001bcc:	2601      	movs	r6, #1
      status |= ret;
 8001bce:	ea44 0006 	orr.w	r0, r4, r6
 8001bd2:	b2c4      	uxtb	r4, r0
 8001bd4:	e7ae      	b.n	8001b34 <HAL_RCCEx_PeriphCLKConfig+0x72c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001bd6:	2101      	movs	r1, #1
 8001bd8:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001bdc:	f7ff fbae 	bl	800133c <RCCEx_PLL3_Config>
 8001be0:	4606      	mov	r6, r0
      break;
 8001be2:	e7ba      	b.n	8001b5a <HAL_RCCEx_PeriphCLKConfig+0x752>
      ret = HAL_ERROR;
 8001be4:	2601      	movs	r6, #1
      status |= ret;
 8001be6:	ea44 0006 	orr.w	r0, r4, r6
 8001bea:	b2c4      	uxtb	r4, r0
 8001bec:	e7bf      	b.n	8001b6e <HAL_RCCEx_PeriphCLKConfig+0x766>
 8001bee:	bf00      	nop
 8001bf0:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001bf4:	4a3b      	ldr	r2, [pc, #236]	; (8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001bf6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001bf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bfc:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8001bfe:	2e00      	cmp	r6, #0
 8001c00:	d1c0      	bne.n	8001b84 <HAL_RCCEx_PeriphCLKConfig+0x77c>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8001c02:	4a38      	ldr	r2, [pc, #224]	; (8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001c04:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 8001c06:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001c08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c0c:	430b      	orrs	r3, r1
 8001c0e:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8001c10:	682b      	ldr	r3, [r5, #0]
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	d506      	bpl.n	8001c24 <HAL_RCCEx_PeriphCLKConfig+0x81c>
    status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001c16:	2102      	movs	r1, #2
 8001c18:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001c1c:	f7ff fb8e 	bl	800133c <RCCEx_PLL3_Config>
 8001c20:	4304      	orrs	r4, r0
 8001c22:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8001c24:	682b      	ldr	r3, [r5, #0]
 8001c26:	039f      	lsls	r7, r3, #14
 8001c28:	d50e      	bpl.n	8001c48 <HAL_RCCEx_PeriphCLKConfig+0x840>
    switch(PeriphClkInit->RngClockSelection)
 8001c2a:	6fe9      	ldr	r1, [r5, #124]	; 0x7c
 8001c2c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8001c30:	d051      	beq.n	8001cd6 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
 8001c32:	d845      	bhi.n	8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8001c34:	2900      	cmp	r1, #0
 8001c36:	d149      	bne.n	8001ccc <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    if(ret == HAL_OK)
 8001c38:	2e00      	cmp	r6, #0
 8001c3a:	d148      	bne.n	8001cce <HAL_RCCEx_PeriphCLKConfig+0x8c6>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001c3c:	4829      	ldr	r0, [pc, #164]	; (8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001c3e:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8001c40:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001c44:	430a      	orrs	r2, r1
 8001c46:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8001c48:	02de      	lsls	r6, r3, #11
 8001c4a:	d506      	bpl.n	8001c5a <HAL_RCCEx_PeriphCLKConfig+0x852>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8001c4c:	4925      	ldr	r1, [pc, #148]	; (8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001c4e:	6f28      	ldr	r0, [r5, #112]	; 0x70
 8001c50:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8001c52:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001c56:	4302      	orrs	r2, r0
 8001c58:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8001c5a:	00d8      	lsls	r0, r3, #3
 8001c5c:	d507      	bpl.n	8001c6e <HAL_RCCEx_PeriphCLKConfig+0x866>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8001c5e:	4921      	ldr	r1, [pc, #132]	; (8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001c60:	f8d5 00b4 	ldr.w	r0, [r5, #180]	; 0xb4
 8001c64:	690a      	ldr	r2, [r1, #16]
 8001c66:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001c6a:	4302      	orrs	r2, r0
 8001c6c:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001c6e:	0299      	lsls	r1, r3, #10
 8001c70:	d506      	bpl.n	8001c80 <HAL_RCCEx_PeriphCLKConfig+0x878>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001c72:	491c      	ldr	r1, [pc, #112]	; (8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001c74:	6ea8      	ldr	r0, [r5, #104]	; 0x68
 8001c76:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8001c78:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001c7c:	4302      	orrs	r2, r0
 8001c7e:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8001c80:	005a      	lsls	r2, r3, #1
 8001c82:	d509      	bpl.n	8001c98 <HAL_RCCEx_PeriphCLKConfig+0x890>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001c84:	4a17      	ldr	r2, [pc, #92]	; (8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001c86:	6911      	ldr	r1, [r2, #16]
 8001c88:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8001c8c:	6111      	str	r1, [r2, #16]
 8001c8e:	6911      	ldr	r1, [r2, #16]
 8001c90:	f8d5 00b8 	ldr.w	r0, [r5, #184]	; 0xb8
 8001c94:	4301      	orrs	r1, r0
 8001c96:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	da06      	bge.n	8001caa <HAL_RCCEx_PeriphCLKConfig+0x8a2>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8001c9c:	4a11      	ldr	r2, [pc, #68]	; (8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001c9e:	6d29      	ldr	r1, [r5, #80]	; 0x50
 8001ca0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001ca2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001ca6:	430b      	orrs	r3, r1
 8001ca8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001caa:	1c20      	adds	r0, r4, #0
 8001cac:	bf18      	it	ne
 8001cae:	2001      	movne	r0, #1
}
 8001cb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001cb4:	2102      	movs	r1, #2
 8001cb6:	1d28      	adds	r0, r5, #4
 8001cb8:	f7ff fada 	bl	8001270 <RCCEx_PLL2_Config>
 8001cbc:	4606      	mov	r6, r0
      break;
 8001cbe:	e79e      	b.n	8001bfe <HAL_RCCEx_PeriphCLKConfig+0x7f6>
    switch(PeriphClkInit->RngClockSelection)
 8001cc0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8001cc4:	d0b8      	beq.n	8001c38 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8001cc6:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 8001cca:	d0b5      	beq.n	8001c38 <HAL_RCCEx_PeriphCLKConfig+0x830>
      ret = HAL_ERROR;
 8001ccc:	2601      	movs	r6, #1
      status |= ret;
 8001cce:	ea44 0006 	orr.w	r0, r4, r6
 8001cd2:	b2c4      	uxtb	r4, r0
 8001cd4:	e7b8      	b.n	8001c48 <HAL_RCCEx_PeriphCLKConfig+0x840>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001cd6:	4803      	ldr	r0, [pc, #12]	; (8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001cd8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8001cda:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001cde:	62c2      	str	r2, [r0, #44]	; 0x2c
      break;
 8001ce0:	e7aa      	b.n	8001c38 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8001ce2:	bf00      	nop
 8001ce4:	58024400 	.word	0x58024400

08001ce8 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8001ce8:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> POSITION_VAL(RCC_D3CFGR_D3PPRE_0)]);
 8001cea:	f7ff fa7b 	bl	80011e4 <HAL_RCC_GetHCLKFreq>
 8001cee:	4b07      	ldr	r3, [pc, #28]	; (8001d0c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8001cf0:	2210      	movs	r2, #16
 8001cf2:	6a1b      	ldr	r3, [r3, #32]
 8001cf4:	fa92 f2a2 	rbit	r2, r2
 8001cf8:	fab2 f282 	clz	r2, r2
 8001cfc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001d00:	40d3      	lsrs	r3, r2
 8001d02:	4a03      	ldr	r2, [pc, #12]	; (8001d10 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8001d04:	5cd3      	ldrb	r3, [r2, r3]
}
 8001d06:	40d8      	lsrs	r0, r3
 8001d08:	bd08      	pop	{r3, pc}
 8001d0a:	bf00      	nop
 8001d0c:	58024400 	.word	0x58024400
 8001d10:	08002ee2 	.word	0x08002ee2

08001d14 <HAL_RCCEx_GetPLL2ClockFreq>:
{
 8001d14:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001d16:	4c4a      	ldr	r4, [pc, #296]	; (8001e40 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>)
 8001d18:	eddf 5a4a 	vldr	s11, [pc, #296]	; 8001e44 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 8001d1c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 8001d1e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 8001d20:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8001d22:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 8001d24:	f3c1 3105 	ubfx	r1, r1, #12, #6
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 8001d28:	f003 0310 	and.w	r3, r3, #16
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8001d2c:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 8001d30:	4353      	muls	r3, r2
 8001d32:	ee07 3a90 	vmov	s15, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001d36:	f005 0303 	and.w	r3, r5, #3
  switch (pllsource)
 8001d3a:	2b01      	cmp	r3, #1
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8001d3c:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8001d40:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  switch (pllsource)
 8001d44:	d002      	beq.n	8001d4c <HAL_RCCEx_GetPLL2ClockFreq+0x38>
 8001d46:	d30e      	bcc.n	8001d66 <HAL_RCCEx_GetPLL2ClockFreq+0x52>
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d068      	beq.n	8001e1e <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8001d4c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001d4e:	4a3e      	ldr	r2, [pc, #248]	; (8001e48 <HAL_RCCEx_GetPLL2ClockFreq+0x134>)
 8001d50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d54:	ee07 3a10 	vmov	s14, r3
 8001d58:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001d5c:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001d60:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d64:	e067      	b.n	8001e36 <HAL_RCCEx_GetPLL2ClockFreq+0x122>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001d66:	6823      	ldr	r3, [r4, #0]
 8001d68:	4a38      	ldr	r2, [pc, #224]	; (8001e4c <HAL_RCCEx_GetPLL2ClockFreq+0x138>)
 8001d6a:	f013 0f20 	tst.w	r3, #32
 8001d6e:	d042      	beq.n	8001df6 <HAL_RCCEx_GetPLL2ClockFreq+0xe2>
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001d70:	6825      	ldr	r5, [r4, #0]
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8001d72:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001d74:	f3c5 04c1 	ubfx	r4, r5, #3, #2
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8001d78:	f3c3 0308 	ubfx	r3, r3, #0, #9
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001d7c:	40e2      	lsrs	r2, r4
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8001d7e:	fbb2 f2f1 	udiv	r2, r2, r1
 8001d82:	ee07 2a10 	vmov	s14, r2
 8001d86:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8001d8a:	ee07 3a10 	vmov	s14, r3
 8001d8e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001d92:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001d96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d9a:	ee66 7a87 	vmul.f32	s15, s13, s14
  PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9) + 1  )) ;
 8001d9e:	4a28      	ldr	r2, [pc, #160]	; (8001e40 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>)
 8001da0:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8001da2:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8001da6:	3301      	adds	r3, #1
 8001da8:	ee07 3a10 	vmov	s14, r3
 8001dac:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001db0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001db4:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8001db8:	edc0 6a00 	vstr	s13, [r0]
  PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + 1 )) ;
 8001dbc:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8001dbe:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	ee07 3a10 	vmov	s14, r3
 8001dc8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001dcc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001dd0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8001dd4:	edc0 6a01 	vstr	s13, [r0, #4]
  PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + 1 )) ;
 8001dd8:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8001dda:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8001dde:	3301      	adds	r3, #1
 8001de0:	ee07 3a10 	vmov	s14, r3
 8001de4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001de8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001dec:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8001df0:	edc0 6a02 	vstr	s13, [r0, #8]
 8001df4:	bd30      	pop	{r4, r5, pc}
      pll2vco = (HSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8001df6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001df8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001dfc:	ee07 3a10 	vmov	s14, r3
 8001e00:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001e04:	fbb2 f3f1 	udiv	r3, r2, r1
 8001e08:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001e0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e10:	ee07 3a90 	vmov	s15, r3
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8001e14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e18:	ee67 7a27 	vmul.f32	s15, s14, s15
    break;
 8001e1c:	e7bf      	b.n	8001d9e <HAL_RCCEx_GetPLL2ClockFreq+0x8a>
    pll2vco = (HSE_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8001e1e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001e20:	4a0b      	ldr	r2, [pc, #44]	; (8001e50 <HAL_RCCEx_GetPLL2ClockFreq+0x13c>)
 8001e22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e26:	ee07 3a10 	vmov	s14, r3
 8001e2a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001e2e:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001e32:	ee37 7a27 	vadd.f32	s14, s14, s15
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8001e36:	fbb2 f2f1 	udiv	r2, r2, r1
 8001e3a:	ee07 2a90 	vmov	s15, r2
 8001e3e:	e7e9      	b.n	8001e14 <HAL_RCCEx_GetPLL2ClockFreq+0x100>
 8001e40:	58024400 	.word	0x58024400
 8001e44:	39000000 	.word	0x39000000
 8001e48:	003d0900 	.word	0x003d0900
 8001e4c:	03d09000 	.word	0x03d09000
 8001e50:	007a1200 	.word	0x007a1200

08001e54 <HAL_RCCEx_GetPLL3ClockFreq>:
{
 8001e54:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001e56:	4c4a      	ldr	r4, [pc, #296]	; (8001f80 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>)
 8001e58:	eddf 5a4a 	vldr	s11, [pc, #296]	; 8001f84 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 8001e5c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8001e5e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 8001e60:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8001e62:	6c62      	ldr	r2, [r4, #68]	; 0x44
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8001e64:	f3c1 5105 	ubfx	r1, r1, #20, #6
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 8001e68:	f403 7380 	and.w	r3, r3, #256	; 0x100
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8001e6c:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 8001e70:	4353      	muls	r3, r2
 8001e72:	ee07 3a90 	vmov	s15, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001e76:	f005 0303 	and.w	r3, r5, #3
  switch (pllsource)
 8001e7a:	2b01      	cmp	r3, #1
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8001e7c:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8001e80:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  switch (pllsource)
 8001e84:	d002      	beq.n	8001e8c <HAL_RCCEx_GetPLL3ClockFreq+0x38>
 8001e86:	d30e      	bcc.n	8001ea6 <HAL_RCCEx_GetPLL3ClockFreq+0x52>
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d068      	beq.n	8001f5e <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8001e8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001e8e:	4a3e      	ldr	r2, [pc, #248]	; (8001f88 <HAL_RCCEx_GetPLL3ClockFreq+0x134>)
 8001e90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e94:	ee07 3a10 	vmov	s14, r3
 8001e98:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001e9c:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001ea0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ea4:	e067      	b.n	8001f76 <HAL_RCCEx_GetPLL3ClockFreq+0x122>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001ea6:	6823      	ldr	r3, [r4, #0]
 8001ea8:	4a38      	ldr	r2, [pc, #224]	; (8001f8c <HAL_RCCEx_GetPLL3ClockFreq+0x138>)
 8001eaa:	f013 0f20 	tst.w	r3, #32
 8001eae:	d042      	beq.n	8001f36 <HAL_RCCEx_GetPLL3ClockFreq+0xe2>
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001eb0:	6825      	ldr	r5, [r4, #0]
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8001eb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001eb4:	f3c5 04c1 	ubfx	r4, r5, #3, #2
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8001eb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001ebc:	40e2      	lsrs	r2, r4
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8001ebe:	fbb2 f2f1 	udiv	r2, r2, r1
 8001ec2:	ee07 2a10 	vmov	s14, r2
 8001ec6:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8001eca:	ee07 3a10 	vmov	s14, r3
 8001ece:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001ed2:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001ed6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001eda:	ee66 7a87 	vmul.f32	s15, s13, s14
  PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + 1 )) ;
 8001ede:	4a28      	ldr	r2, [pc, #160]	; (8001f80 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>)
 8001ee0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001ee2:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	ee07 3a10 	vmov	s14, r3
 8001eec:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001ef0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001ef4:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8001ef8:	edc0 6a00 	vstr	s13, [r0]
  PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + 1 )) ;
 8001efc:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001efe:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8001f02:	3301      	adds	r3, #1
 8001f04:	ee07 3a10 	vmov	s14, r3
 8001f08:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001f0c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001f10:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8001f14:	edc0 6a01 	vstr	s13, [r0, #4]
  PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + 1 )) ;
 8001f18:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001f1a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8001f1e:	3301      	adds	r3, #1
 8001f20:	ee07 3a10 	vmov	s14, r3
 8001f24:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001f28:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001f2c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8001f30:	edc0 6a02 	vstr	s13, [r0, #8]
 8001f34:	bd30      	pop	{r4, r5, pc}
      pll3vco = (HSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8001f36:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f3c:	ee07 3a10 	vmov	s14, r3
 8001f40:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001f44:	fbb2 f3f1 	udiv	r3, r2, r1
 8001f48:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001f4c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f50:	ee07 3a90 	vmov	s15, r3
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8001f54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f58:	ee67 7a27 	vmul.f32	s15, s14, s15
    break;
 8001f5c:	e7bf      	b.n	8001ede <HAL_RCCEx_GetPLL3ClockFreq+0x8a>
    pll3vco = (HSE_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8001f5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f60:	4a0b      	ldr	r2, [pc, #44]	; (8001f90 <HAL_RCCEx_GetPLL3ClockFreq+0x13c>)
 8001f62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f66:	ee07 3a10 	vmov	s14, r3
 8001f6a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001f6e:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001f72:	ee37 7a27 	vadd.f32	s14, s14, s15
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8001f76:	fbb2 f2f1 	udiv	r2, r2, r1
 8001f7a:	ee07 2a90 	vmov	s15, r2
 8001f7e:	e7e9      	b.n	8001f54 <HAL_RCCEx_GetPLL3ClockFreq+0x100>
 8001f80:	58024400 	.word	0x58024400
 8001f84:	39000000 	.word	0x39000000
 8001f88:	003d0900 	.word	0x003d0900
 8001f8c:	03d09000 	.word	0x03d09000
 8001f90:	007a1200 	.word	0x007a1200

08001f94 <HAL_RCCEx_GetD1SysClockFreq>:
{
 8001f94:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 8001f96:	f7fe ffaf 	bl	8000ef8 <HAL_RCC_GetSysClockFreq>
 8001f9a:	4b08      	ldr	r3, [pc, #32]	; (8001fbc <HAL_RCCEx_GetD1SysClockFreq+0x28>)
 8001f9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001fa0:	699b      	ldr	r3, [r3, #24]
 8001fa2:	fa92 f2a2 	rbit	r2, r2
 8001fa6:	fab2 f282 	clz	r2, r2
 8001faa:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001fae:	40d3      	lsrs	r3, r2
 8001fb0:	4a03      	ldr	r2, [pc, #12]	; (8001fc0 <HAL_RCCEx_GetD1SysClockFreq+0x2c>)
 8001fb2:	5cd3      	ldrb	r3, [r2, r3]
 8001fb4:	40d8      	lsrs	r0, r3
 8001fb6:	4b03      	ldr	r3, [pc, #12]	; (8001fc4 <HAL_RCCEx_GetD1SysClockFreq+0x30>)
 8001fb8:	6018      	str	r0, [r3, #0]
}
 8001fba:	bd08      	pop	{r3, pc}
 8001fbc:	58024400 	.word	0x58024400
 8001fc0:	08002ee2 	.word	0x08002ee2
 8001fc4:	20000008 	.word	0x20000008

08001fc8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001fcc:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  assert_param(IS_UART_PRESCALER(huart->Init.Prescaler));
  assert_param(IS_UART_FIFO_MODE_STATE(huart->Init.FIFOMode));
  if (huart->Init.FIFOMode == UART_FIFOMODE_ENABLE)
 8001fce:	6a81      	ldr	r1, [r0, #40]	; 0x28
  if(UART_INSTANCE_LOWPOWER(huart))
 8001fd0:	6805      	ldr	r5, [r0, #0]
{
 8001fd2:	b087      	sub	sp, #28
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 8001fd4:	68a3      	ldr	r3, [r4, #8]
 8001fd6:	6922      	ldr	r2, [r4, #16]
 8001fd8:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001fda:	682e      	ldr	r6, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001fdc:	69c0      	ldr	r0, [r0, #28]
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	6962      	ldr	r2, [r4, #20]
 8001fe2:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001fe4:	4ab3      	ldr	r2, [pc, #716]	; (80022b4 <UART_SetConfig+0x2ec>)
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 8001fe6:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001fe8:	4032      	ands	r2, r6
 8001fea:	4313      	orrs	r3, r2

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001fec:	68e2      	ldr	r2, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001fee:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ff0:	686b      	ldr	r3, [r5, #4]
 8001ff2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ff6:	4313      	orrs	r3, r2
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART)
   * - set TXFTCFG bit according to husart->Init.TXFIFOThreshold value
   * - set RXFTCFG bit according to husart->Init.RXFIFOThreshold value */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001ff8:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ffa:	606b      	str	r3, [r5, #4]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001ffc:	4bae      	ldr	r3, [pc, #696]	; (80022b8 <UART_SetConfig+0x2f0>)
 8001ffe:	429d      	cmp	r5, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002000:	bf1c      	itt	ne
 8002002:	6a23      	ldrne	r3, [r4, #32]
 8002004:	431a      	orrne	r2, r3
  }

  if (huart->Init.FIFOMode == UART_FIFOMODE_ENABLE)
 8002006:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  {
    tmpreg |= ((uint32_t)huart->Init.TXFIFOThreshold | (uint32_t)huart->Init.RXFIFOThreshold);
 800200a:	bf02      	ittt	eq
 800200c:	6ae3      	ldreq	r3, [r4, #44]	; 0x2c
 800200e:	6b21      	ldreq	r1, [r4, #48]	; 0x30
 8002010:	430b      	orreq	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);

/*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - UART Clock Prescaler : set PRESCALER according to huart->Init.Prescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.Prescaler);
 8002012:	6a61      	ldr	r1, [r4, #36]	; 0x24
    tmpreg |= ((uint32_t)huart->Init.TXFIFOThreshold | (uint32_t)huart->Init.RXFIFOThreshold);
 8002014:	bf08      	it	eq
 8002016:	431a      	orreq	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002018:	68ab      	ldr	r3, [r5, #8]
 800201a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800201e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8002022:	4313      	orrs	r3, r2
 8002024:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.Prescaler);
 8002026:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002028:	f023 030f 	bic.w	r3, r3, #15
 800202c:	430b      	orrs	r3, r1
 800202e:	62eb      	str	r3, [r5, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002030:	4ba2      	ldr	r3, [pc, #648]	; (80022bc <UART_SetConfig+0x2f4>)
 8002032:	429d      	cmp	r5, r3
 8002034:	d11c      	bne.n	8002070 <UART_SetConfig+0xa8>
 8002036:	4ba2      	ldr	r3, [pc, #648]	; (80022c0 <UART_SetConfig+0x2f8>)
 8002038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800203a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800203e:	2b28      	cmp	r3, #40	; 0x28
 8002040:	f200 825e 	bhi.w	8002500 <UART_SetConfig+0x538>
 8002044:	4a9f      	ldr	r2, [pc, #636]	; (80022c4 <UART_SetConfig+0x2fc>)
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002046:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800204a:	5cd3      	ldrb	r3, [r2, r3]
 800204c:	f040 81e6 	bne.w	800241c <UART_SetConfig+0x454>
  {
    switch (clocksource)
 8002050:	2b08      	cmp	r3, #8
 8002052:	f000 81ba 	beq.w	80023ca <UART_SetConfig+0x402>
 8002056:	f200 816e 	bhi.w	8002336 <UART_SetConfig+0x36e>
 800205a:	2b01      	cmp	r3, #1
 800205c:	f000 8197 	beq.w	800238e <UART_SetConfig+0x3c6>
 8002060:	f0c0 817d 	bcc.w	800235e <UART_SetConfig+0x396>
 8002064:	2b04      	cmp	r3, #4
 8002066:	f000 8195 	beq.w	8002394 <UART_SetConfig+0x3cc>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 800206a:	2301      	movs	r3, #1
  uint16_t usartdiv                   = 0x0000U;
 800206c:	2200      	movs	r2, #0
 800206e:	e186      	b.n	800237e <UART_SetConfig+0x3b6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002070:	4b95      	ldr	r3, [pc, #596]	; (80022c8 <UART_SetConfig+0x300>)
 8002072:	429d      	cmp	r5, r3
 8002074:	d108      	bne.n	8002088 <UART_SetConfig+0xc0>
 8002076:	4b92      	ldr	r3, [pc, #584]	; (80022c0 <UART_SetConfig+0x2f8>)
 8002078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800207a:	f003 0307 	and.w	r3, r3, #7
 800207e:	2b05      	cmp	r3, #5
 8002080:	f200 823e 	bhi.w	8002500 <UART_SetConfig+0x538>
 8002084:	4a91      	ldr	r2, [pc, #580]	; (80022cc <UART_SetConfig+0x304>)
 8002086:	e7de      	b.n	8002046 <UART_SetConfig+0x7e>
 8002088:	4b91      	ldr	r3, [pc, #580]	; (80022d0 <UART_SetConfig+0x308>)
 800208a:	429d      	cmp	r5, r3
 800208c:	d108      	bne.n	80020a0 <UART_SetConfig+0xd8>
 800208e:	4b8c      	ldr	r3, [pc, #560]	; (80022c0 <UART_SetConfig+0x2f8>)
 8002090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002092:	f003 0307 	and.w	r3, r3, #7
 8002096:	2b05      	cmp	r3, #5
 8002098:	f200 8232 	bhi.w	8002500 <UART_SetConfig+0x538>
 800209c:	4a8d      	ldr	r2, [pc, #564]	; (80022d4 <UART_SetConfig+0x30c>)
 800209e:	e7d2      	b.n	8002046 <UART_SetConfig+0x7e>
 80020a0:	4b8d      	ldr	r3, [pc, #564]	; (80022d8 <UART_SetConfig+0x310>)
 80020a2:	429d      	cmp	r5, r3
 80020a4:	d108      	bne.n	80020b8 <UART_SetConfig+0xf0>
 80020a6:	4b86      	ldr	r3, [pc, #536]	; (80022c0 <UART_SetConfig+0x2f8>)
 80020a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020aa:	f003 0307 	and.w	r3, r3, #7
 80020ae:	2b05      	cmp	r3, #5
 80020b0:	f200 8226 	bhi.w	8002500 <UART_SetConfig+0x538>
 80020b4:	4a89      	ldr	r2, [pc, #548]	; (80022dc <UART_SetConfig+0x314>)
 80020b6:	e7c6      	b.n	8002046 <UART_SetConfig+0x7e>
 80020b8:	4b89      	ldr	r3, [pc, #548]	; (80022e0 <UART_SetConfig+0x318>)
 80020ba:	429d      	cmp	r5, r3
 80020bc:	d108      	bne.n	80020d0 <UART_SetConfig+0x108>
 80020be:	4b80      	ldr	r3, [pc, #512]	; (80022c0 <UART_SetConfig+0x2f8>)
 80020c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020c2:	f003 0307 	and.w	r3, r3, #7
 80020c6:	2b05      	cmp	r3, #5
 80020c8:	f200 821a 	bhi.w	8002500 <UART_SetConfig+0x538>
 80020cc:	4a85      	ldr	r2, [pc, #532]	; (80022e4 <UART_SetConfig+0x31c>)
 80020ce:	e7ba      	b.n	8002046 <UART_SetConfig+0x7e>
 80020d0:	4b85      	ldr	r3, [pc, #532]	; (80022e8 <UART_SetConfig+0x320>)
 80020d2:	429d      	cmp	r5, r3
 80020d4:	d108      	bne.n	80020e8 <UART_SetConfig+0x120>
 80020d6:	4b7a      	ldr	r3, [pc, #488]	; (80022c0 <UART_SetConfig+0x2f8>)
 80020d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80020de:	2b28      	cmp	r3, #40	; 0x28
 80020e0:	f200 820e 	bhi.w	8002500 <UART_SetConfig+0x538>
 80020e4:	4a81      	ldr	r2, [pc, #516]	; (80022ec <UART_SetConfig+0x324>)
 80020e6:	e7ae      	b.n	8002046 <UART_SetConfig+0x7e>
 80020e8:	4b81      	ldr	r3, [pc, #516]	; (80022f0 <UART_SetConfig+0x328>)
 80020ea:	429d      	cmp	r5, r3
 80020ec:	d108      	bne.n	8002100 <UART_SetConfig+0x138>
 80020ee:	4b74      	ldr	r3, [pc, #464]	; (80022c0 <UART_SetConfig+0x2f8>)
 80020f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020f2:	f003 0307 	and.w	r3, r3, #7
 80020f6:	2b05      	cmp	r3, #5
 80020f8:	f200 8202 	bhi.w	8002500 <UART_SetConfig+0x538>
 80020fc:	4a7d      	ldr	r2, [pc, #500]	; (80022f4 <UART_SetConfig+0x32c>)
 80020fe:	e7a2      	b.n	8002046 <UART_SetConfig+0x7e>
 8002100:	4b7d      	ldr	r3, [pc, #500]	; (80022f8 <UART_SetConfig+0x330>)
 8002102:	429d      	cmp	r5, r3
 8002104:	d108      	bne.n	8002118 <UART_SetConfig+0x150>
 8002106:	4b6e      	ldr	r3, [pc, #440]	; (80022c0 <UART_SetConfig+0x2f8>)
 8002108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800210a:	f003 0307 	and.w	r3, r3, #7
 800210e:	2b05      	cmp	r3, #5
 8002110:	f200 81f6 	bhi.w	8002500 <UART_SetConfig+0x538>
 8002114:	4a79      	ldr	r2, [pc, #484]	; (80022fc <UART_SetConfig+0x334>)
 8002116:	e796      	b.n	8002046 <UART_SetConfig+0x7e>
 8002118:	4b67      	ldr	r3, [pc, #412]	; (80022b8 <UART_SetConfig+0x2f0>)
 800211a:	429d      	cmp	r5, r3
 800211c:	f040 81f0 	bne.w	8002500 <UART_SetConfig+0x538>
 8002120:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8002124:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002126:	f002 0207 	and.w	r2, r2, #7
 800212a:	2a05      	cmp	r2, #5
 800212c:	d901      	bls.n	8002132 <UART_SetConfig+0x16a>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 800212e:	2301      	movs	r3, #1
      break;
    }
  }

  return ret;
 8002130:	e080      	b.n	8002234 <UART_SetConfig+0x26c>
 8002132:	4973      	ldr	r1, [pc, #460]	; (8002300 <UART_SetConfig+0x338>)
 8002134:	5c8d      	ldrb	r5, [r1, r2]
    switch (clocksource)
 8002136:	2d08      	cmp	r5, #8
 8002138:	d02f      	beq.n	800219a <UART_SetConfig+0x1d2>
 800213a:	d808      	bhi.n	800214e <UART_SetConfig+0x186>
 800213c:	2d02      	cmp	r5, #2
 800213e:	d021      	beq.n	8002184 <UART_SetConfig+0x1bc>
 8002140:	2d04      	cmp	r5, #4
 8002142:	d1f4      	bne.n	800212e <UART_SetConfig+0x166>
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002144:	4668      	mov	r0, sp
 8002146:	f7ff fde5 	bl	8001d14 <HAL_RCCEx_GetPLL2ClockFreq>
      tmpreg = pll2_clocks.PLL2_Q_Frequency;
 800214a:	9801      	ldr	r0, [sp, #4]
      break;
 800214c:	e01c      	b.n	8002188 <UART_SetConfig+0x1c0>
    switch (clocksource)
 800214e:	2d20      	cmp	r5, #32
 8002150:	d005      	beq.n	800215e <UART_SetConfig+0x196>
 8002152:	2d40      	cmp	r5, #64	; 0x40
 8002154:	d01c      	beq.n	8002190 <UART_SetConfig+0x1c8>
 8002156:	2d10      	cmp	r5, #16
 8002158:	d1e9      	bne.n	800212e <UART_SetConfig+0x166>
      tmpreg =(uint32_t) CSI_VALUE;
 800215a:	486a      	ldr	r0, [pc, #424]	; (8002304 <UART_SetConfig+0x33c>)
 800215c:	e001      	b.n	8002162 <UART_SetConfig+0x19a>
      tmpreg = (uint32_t) LSE_VALUE;
 800215e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 8002162:	6866      	ldr	r6, [r4, #4]
 8002164:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 8002168:	4283      	cmp	r3, r0
 800216a:	d8e0      	bhi.n	800212e <UART_SetConfig+0x166>
 800216c:	ebb0 3f06 	cmp.w	r0, r6, lsl #12
 8002170:	d8dd      	bhi.n	800212e <UART_SetConfig+0x166>
        switch (clocksource)
 8002172:	2d08      	cmp	r5, #8
 8002174:	d078      	beq.n	8002268 <UART_SetConfig+0x2a0>
 8002176:	d81a      	bhi.n	80021ae <UART_SetConfig+0x1e6>
 8002178:	2d02      	cmp	r5, #2
 800217a:	d038      	beq.n	80021ee <UART_SetConfig+0x226>
 800217c:	2d04      	cmp	r5, #4
 800217e:	d05d      	beq.n	800223c <UART_SetConfig+0x274>
          ret = HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e04f      	b.n	8002224 <UART_SetConfig+0x25c>
      tmpreg = HAL_RCCEx_GetD3PCLK1Freq();
 8002184:	f7ff fdb0 	bl	8001ce8 <HAL_RCCEx_GetD3PCLK1Freq>
    if (tmpreg != 0U)
 8002188:	2800      	cmp	r0, #0
 800218a:	d1ea      	bne.n	8002162 <UART_SetConfig+0x19a>
  HAL_StatusTypeDef ret               = HAL_OK;
 800218c:	2300      	movs	r3, #0
      break;
 800218e:	e051      	b.n	8002234 <UART_SetConfig+0x26c>
      HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8002190:	a803      	add	r0, sp, #12
 8002192:	f7ff fe5f 	bl	8001e54 <HAL_RCCEx_GetPLL3ClockFreq>
      tmpreg = pll3_clocks.PLL3_Q_Frequency;
 8002196:	9804      	ldr	r0, [sp, #16]
      break;
 8002198:	e7f6      	b.n	8002188 <UART_SetConfig+0x1c0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	485a      	ldr	r0, [pc, #360]	; (8002308 <UART_SetConfig+0x340>)
 800219e:	f012 0f20 	tst.w	r2, #32
 80021a2:	d0de      	beq.n	8002162 <UART_SetConfig+0x19a>
        tmpreg = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80021aa:	40d8      	lsrs	r0, r3
 80021ac:	e7d9      	b.n	8002162 <UART_SetConfig+0x19a>
        switch (clocksource)
 80021ae:	2d20      	cmp	r5, #32
 80021b0:	f000 80b0 	beq.w	8002314 <UART_SetConfig+0x34c>
 80021b4:	2d40      	cmp	r5, #64	; 0x40
 80021b6:	d04c      	beq.n	8002252 <UART_SetConfig+0x28a>
 80021b8:	2d10      	cmp	r5, #16
 80021ba:	d1e1      	bne.n	8002180 <UART_SetConfig+0x1b8>
          tmpreg = (uint32_t)(UART_DIV_LPUART(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 80021bc:	4b53      	ldr	r3, [pc, #332]	; (800230c <UART_SetConfig+0x344>)
 80021be:	2100      	movs	r1, #0
 80021c0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80021c2:	4850      	ldr	r0, [pc, #320]	; (8002304 <UART_SetConfig+0x33c>)
 80021c4:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80021c8:	2300      	movs	r3, #0
 80021ca:	f7fe f885 	bl	80002d8 <__aeabi_uldivmod>
 80021ce:	4632      	mov	r2, r6
 80021d0:	ea4f 2901 	mov.w	r9, r1, lsl #8
 80021d4:	2300      	movs	r3, #0
 80021d6:	ea4f 2800 	mov.w	r8, r0, lsl #8
 80021da:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 80021de:	0870      	lsrs	r0, r6, #1
 80021e0:	eb18 0500 	adds.w	r5, r8, r0
 80021e4:	f149 0600 	adc.w	r6, r9, #0
 80021e8:	4628      	mov	r0, r5
 80021ea:	4631      	mov	r1, r6
 80021ec:	e017      	b.n	800221e <UART_SetConfig+0x256>
          tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCCEx_GetD3PCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 80021ee:	f7ff fd7b 	bl	8001ce8 <HAL_RCCEx_GetD3PCLK1Freq>
 80021f2:	4b46      	ldr	r3, [pc, #280]	; (800230c <UART_SetConfig+0x344>)
 80021f4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80021f6:	6865      	ldr	r5, [r4, #4]
 80021f8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80021fc:	2300      	movs	r3, #0
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 80021fe:	2100      	movs	r1, #0
 8002200:	f7fe f86a 	bl	80002d8 <__aeabi_uldivmod>
 8002204:	462a      	mov	r2, r5
 8002206:	020f      	lsls	r7, r1, #8
 8002208:	2300      	movs	r3, #0
 800220a:	0206      	lsls	r6, r0, #8
 800220c:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8002210:	0868      	lsrs	r0, r5, #1
 8002212:	eb16 0800 	adds.w	r8, r6, r0
 8002216:	f147 0900 	adc.w	r9, r7, #0
 800221a:	4640      	mov	r0, r8
 800221c:	4649      	mov	r1, r9
          tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800221e:	f7fe f85b 	bl	80002d8 <__aeabi_uldivmod>
          break;
 8002222:	2300      	movs	r3, #0
        if ((tmpreg >= UART_LPUART_BRR_MIN) && (tmpreg <= UART_LPUART_BRR_MAX))
 8002224:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8002228:	4a39      	ldr	r2, [pc, #228]	; (8002310 <UART_SetConfig+0x348>)
 800222a:	4291      	cmp	r1, r2
 800222c:	f63f af7f 	bhi.w	800212e <UART_SetConfig+0x166>
           huart->Instance->BRR = tmpreg;
 8002230:	6822      	ldr	r2, [r4, #0]
 8002232:	60d0      	str	r0, [r2, #12]
}
 8002234:	4618      	mov	r0, r3
 8002236:	b007      	add	sp, #28
 8002238:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800223c:	4668      	mov	r0, sp
 800223e:	f7ff fd69 	bl	8001d14 <HAL_RCCEx_GetPLL2ClockFreq>
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002242:	4b32      	ldr	r3, [pc, #200]	; (800230c <UART_SetConfig+0x344>)
 8002244:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002246:	6865      	ldr	r5, [r4, #4]
 8002248:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800224c:	2300      	movs	r3, #0
 800224e:	9801      	ldr	r0, [sp, #4]
 8002250:	e7d5      	b.n	80021fe <UART_SetConfig+0x236>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8002252:	a803      	add	r0, sp, #12
 8002254:	f7ff fdfe 	bl	8001e54 <HAL_RCCEx_GetPLL3ClockFreq>
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002258:	4b2c      	ldr	r3, [pc, #176]	; (800230c <UART_SetConfig+0x344>)
 800225a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800225c:	6865      	ldr	r5, [r4, #4]
 800225e:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002262:	2300      	movs	r3, #0
 8002264:	9804      	ldr	r0, [sp, #16]
 8002266:	e7ca      	b.n	80021fe <UART_SetConfig+0x236>
          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002268:	4915      	ldr	r1, [pc, #84]	; (80022c0 <UART_SetConfig+0x2f8>)
 800226a:	0877      	lsrs	r7, r6, #1
 800226c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800226e:	680d      	ldr	r5, [r1, #0]
 8002270:	4b26      	ldr	r3, [pc, #152]	; (800230c <UART_SetConfig+0x344>)
 8002272:	f015 0520 	ands.w	r5, r5, #32
 8002276:	d017      	beq.n	80022a8 <UART_SetConfig+0x2e0>
            tmpreg = (uint32_t)(UART_DIV_LPUART((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 8002278:	6809      	ldr	r1, [r1, #0]
 800227a:	4823      	ldr	r0, [pc, #140]	; (8002308 <UART_SetConfig+0x340>)
 800227c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8002280:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002284:	2300      	movs	r3, #0
 8002286:	40c8      	lsrs	r0, r1
 8002288:	2100      	movs	r1, #0
 800228a:	f7fe f825 	bl	80002d8 <__aeabi_uldivmod>
 800228e:	4632      	mov	r2, r6
 8002290:	ea4f 2901 	mov.w	r9, r1, lsl #8
 8002294:	2300      	movs	r3, #0
 8002296:	ea4f 2800 	mov.w	r8, r0, lsl #8
 800229a:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 800229e:	eb18 0007 	adds.w	r0, r8, r7
 80022a2:	f149 0100 	adc.w	r1, r9, #0
 80022a6:	e7ba      	b.n	800221e <UART_SetConfig+0x256>
            tmpreg = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 80022a8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80022ac:	2300      	movs	r3, #0
 80022ae:	4816      	ldr	r0, [pc, #88]	; (8002308 <UART_SetConfig+0x340>)
 80022b0:	e7ea      	b.n	8002288 <UART_SetConfig+0x2c0>
 80022b2:	bf00      	nop
 80022b4:	cfff69f3 	.word	0xcfff69f3
 80022b8:	58000c00 	.word	0x58000c00
 80022bc:	40011000 	.word	0x40011000
 80022c0:	58024400 	.word	0x58024400
 80022c4:	08002e94 	.word	0x08002e94
 80022c8:	40004400 	.word	0x40004400
 80022cc:	08002ebd 	.word	0x08002ebd
 80022d0:	40004800 	.word	0x40004800
 80022d4:	08002ebd 	.word	0x08002ebd
 80022d8:	40004c00 	.word	0x40004c00
 80022dc:	08002ebd 	.word	0x08002ebd
 80022e0:	40005000 	.word	0x40005000
 80022e4:	08002ebd 	.word	0x08002ebd
 80022e8:	40011400 	.word	0x40011400
 80022ec:	08002e94 	.word	0x08002e94
 80022f0:	40007800 	.word	0x40007800
 80022f4:	08002ebd 	.word	0x08002ebd
 80022f8:	40007c00 	.word	0x40007c00
 80022fc:	08002ebd 	.word	0x08002ebd
 8002300:	08002ec3 	.word	0x08002ec3
 8002304:	003d0900 	.word	0x003d0900
 8002308:	03d09000 	.word	0x03d09000
 800230c:	08002eca 	.word	0x08002eca
 8002310:	000ffcff 	.word	0x000ffcff
          tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002314:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002316:	f44f 4500 	mov.w	r5, #32768	; 0x8000
 800231a:	4b7c      	ldr	r3, [pc, #496]	; (800250c <UART_SetConfig+0x544>)
 800231c:	0870      	lsrs	r0, r6, #1
 800231e:	2100      	movs	r1, #0
 8002320:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002324:	4632      	mov	r2, r6
 8002326:	f44f 7680 	mov.w	r6, #256	; 0x100
 800232a:	fbb5 f5f3 	udiv	r5, r5, r3
 800232e:	2300      	movs	r3, #0
 8002330:	fbe5 0106 	umlal	r0, r1, r5, r6
 8002334:	e773      	b.n	800221e <UART_SetConfig+0x256>
    switch (clocksource)
 8002336:	2b20      	cmp	r3, #32
 8002338:	d068      	beq.n	800240c <UART_SetConfig+0x444>
 800233a:	2b40      	cmp	r3, #64	; 0x40
 800233c:	d03b      	beq.n	80023b6 <UART_SetConfig+0x3ee>
 800233e:	2b10      	cmp	r3, #16
 8002340:	f47f ae93 	bne.w	800206a <UART_SetConfig+0xa2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002344:	4b71      	ldr	r3, [pc, #452]	; (800250c <UART_SetConfig+0x544>)
 8002346:	4a72      	ldr	r2, [pc, #456]	; (8002510 <UART_SetConfig+0x548>)
 8002348:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800234c:	6860      	ldr	r0, [r4, #4]
 800234e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002352:	0842      	lsrs	r2, r0, #1
 8002354:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8002358:	fbb2 f2f0 	udiv	r2, r2, r0
 800235c:	e00d      	b.n	800237a <UART_SetConfig+0x3b2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 800235e:	f7fe ff5b 	bl	8001218 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8002362:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002364:	4a69      	ldr	r2, [pc, #420]	; (800250c <UART_SetConfig+0x544>)
 8002366:	6863      	ldr	r3, [r4, #4]
 8002368:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800236c:	fbb0 f0f2 	udiv	r0, r0, r2
 8002370:	085a      	lsrs	r2, r3, #1
 8002372:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8002376:	fbb2 f2f3 	udiv	r2, r2, r3
 800237a:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 800237c:	2300      	movs	r3, #0
    brrtemp = usartdiv & 0xFFF0U;
 800237e:	f022 010f 	bic.w	r1, r2, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002382:	f3c2 0242 	ubfx	r2, r2, #1, #3
    huart->Instance->BRR = brrtemp;
 8002386:	6820      	ldr	r0, [r4, #0]
 8002388:	430a      	orrs	r2, r1
 800238a:	60c2      	str	r2, [r0, #12]
 800238c:	e752      	b.n	8002234 <UART_SetConfig+0x26c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 800238e:	f7fe ff59 	bl	8001244 <HAL_RCC_GetPCLK2Freq>
 8002392:	e7e6      	b.n	8002362 <UART_SetConfig+0x39a>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002394:	4668      	mov	r0, sp
 8002396:	f7ff fcbd 	bl	8001d14 <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 800239a:	4b5c      	ldr	r3, [pc, #368]	; (800250c <UART_SetConfig+0x544>)
 800239c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800239e:	6861      	ldr	r1, [r4, #4]
 80023a0:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80023a4:	9b01      	ldr	r3, [sp, #4]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 80023a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80023aa:	084a      	lsrs	r2, r1, #1
 80023ac:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 80023b0:	fbb2 f2f1 	udiv	r2, r2, r1
 80023b4:	e7e1      	b.n	800237a <UART_SetConfig+0x3b2>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80023b6:	a803      	add	r0, sp, #12
 80023b8:	f7ff fd4c 	bl	8001e54 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 80023bc:	4b53      	ldr	r3, [pc, #332]	; (800250c <UART_SetConfig+0x544>)
 80023be:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80023c0:	6861      	ldr	r1, [r4, #4]
 80023c2:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80023c6:	9b04      	ldr	r3, [sp, #16]
 80023c8:	e7ed      	b.n	80023a6 <UART_SetConfig+0x3de>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80023ca:	4a52      	ldr	r2, [pc, #328]	; (8002514 <UART_SetConfig+0x54c>)
 80023cc:	4852      	ldr	r0, [pc, #328]	; (8002518 <UART_SetConfig+0x550>)
 80023ce:	6813      	ldr	r3, [r2, #0]
 80023d0:	6865      	ldr	r5, [r4, #4]
 80023d2:	f013 0320 	ands.w	r3, r3, #32
 80023d6:	4e4d      	ldr	r6, [pc, #308]	; (800250c <UART_SetConfig+0x544>)
 80023d8:	d00d      	beq.n	80023f6 <UART_SetConfig+0x42e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 80023da:	6812      	ldr	r2, [r2, #0]
 80023dc:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80023e0:	40d0      	lsrs	r0, r2
 80023e2:	f836 2011 	ldrh.w	r2, [r6, r1, lsl #1]
 80023e6:	fbb0 f0f2 	udiv	r0, r0, r2
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 80023ea:	086a      	lsrs	r2, r5, #1
 80023ec:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 80023f0:	fbb2 f2f5 	udiv	r2, r2, r5
 80023f4:	e7c1      	b.n	800237a <UART_SetConfig+0x3b2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 80023f6:	f836 2011 	ldrh.w	r2, [r6, r1, lsl #1]
 80023fa:	fbb0 f0f2 	udiv	r0, r0, r2
 80023fe:	086a      	lsrs	r2, r5, #1
 8002400:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8002404:	fbb2 f2f5 	udiv	r2, r2, r5
 8002408:	b292      	uxth	r2, r2
 800240a:	e7b8      	b.n	800237e <UART_SetConfig+0x3b6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800240c:	4b3f      	ldr	r3, [pc, #252]	; (800250c <UART_SetConfig+0x544>)
 800240e:	6865      	ldr	r5, [r4, #4]
 8002410:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002414:	fbb0 f0f3 	udiv	r0, r0, r3
 8002418:	b280      	uxth	r0, r0
 800241a:	e7e6      	b.n	80023ea <UART_SetConfig+0x422>
    switch (clocksource)
 800241c:	2b08      	cmp	r3, #8
 800241e:	d046      	beq.n	80024ae <UART_SetConfig+0x4e6>
 8002420:	d818      	bhi.n	8002454 <UART_SetConfig+0x48c>
 8002422:	2b01      	cmp	r3, #1
 8002424:	d035      	beq.n	8002492 <UART_SetConfig+0x4ca>
 8002426:	d324      	bcc.n	8002472 <UART_SetConfig+0x4aa>
 8002428:	2b04      	cmp	r3, #4
 800242a:	f47f ae80 	bne.w	800212e <UART_SetConfig+0x166>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800242e:	4668      	mov	r0, sp
 8002430:	f7ff fc70 	bl	8001d14 <HAL_RCCEx_GetPLL2ClockFreq>
        huart->Instance->BRR =  (uint16_t)(UART_DIV_SAMPLING16(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002434:	4b35      	ldr	r3, [pc, #212]	; (800250c <UART_SetConfig+0x544>)
 8002436:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002438:	e894 0006 	ldmia.w	r4, {r1, r2}
 800243c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8002440:	9b01      	ldr	r3, [sp, #4]
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002442:	fbb3 f3f0 	udiv	r3, r3, r0
 8002446:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800244a:	fbb3 f3f2 	udiv	r3, r3, r2
 800244e:	b29b      	uxth	r3, r3
 8002450:	60cb      	str	r3, [r1, #12]
 8002452:	e69b      	b.n	800218c <UART_SetConfig+0x1c4>
    switch (clocksource)
 8002454:	2b20      	cmp	r3, #32
 8002456:	d04c      	beq.n	80024f2 <UART_SetConfig+0x52a>
 8002458:	2b40      	cmp	r3, #64	; 0x40
 800245a:	d01d      	beq.n	8002498 <UART_SetConfig+0x4d0>
 800245c:	2b10      	cmp	r3, #16
 800245e:	f47f ae66 	bne.w	800212e <UART_SetConfig+0x166>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002462:	4b2a      	ldr	r3, [pc, #168]	; (800250c <UART_SetConfig+0x544>)
 8002464:	6862      	ldr	r2, [r4, #4]
 8002466:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800246a:	4b29      	ldr	r3, [pc, #164]	; (8002510 <UART_SetConfig+0x548>)
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800246c:	fbb3 f3f1 	udiv	r3, r3, r1
 8002470:	e008      	b.n	8002484 <UART_SetConfig+0x4bc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8002472:	f7fe fed1 	bl	8001218 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8002476:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002478:	4b24      	ldr	r3, [pc, #144]	; (800250c <UART_SetConfig+0x544>)
 800247a:	6862      	ldr	r2, [r4, #4]
 800247c:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002480:	fbb0 f3f3 	udiv	r3, r0, r3
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002484:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8002488:	fbb3 f3f2 	udiv	r3, r3, r2
 800248c:	b29b      	uxth	r3, r3
 800248e:	60eb      	str	r3, [r5, #12]
 8002490:	e67c      	b.n	800218c <UART_SetConfig+0x1c4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8002492:	f7fe fed7 	bl	8001244 <HAL_RCC_GetPCLK2Freq>
 8002496:	e7ee      	b.n	8002476 <UART_SetConfig+0x4ae>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8002498:	a803      	add	r0, sp, #12
 800249a:	f7ff fcdb 	bl	8001e54 <HAL_RCCEx_GetPLL3ClockFreq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 800249e:	4b1b      	ldr	r3, [pc, #108]	; (800250c <UART_SetConfig+0x544>)
 80024a0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80024a2:	e894 0006 	ldmia.w	r4, {r1, r2}
 80024a6:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 80024aa:	9b04      	ldr	r3, [sp, #16]
 80024ac:	e7c9      	b.n	8002442 <UART_SetConfig+0x47a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80024ae:	4e19      	ldr	r6, [pc, #100]	; (8002514 <UART_SetConfig+0x54c>)
 80024b0:	6860      	ldr	r0, [r4, #4]
 80024b2:	6833      	ldr	r3, [r6, #0]
 80024b4:	4a18      	ldr	r2, [pc, #96]	; (8002518 <UART_SetConfig+0x550>)
 80024b6:	f013 0320 	ands.w	r3, r3, #32
 80024ba:	4c14      	ldr	r4, [pc, #80]	; (800250c <UART_SetConfig+0x544>)
 80024bc:	d00e      	beq.n	80024dc <UART_SetConfig+0x514>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 80024be:	6833      	ldr	r3, [r6, #0]
 80024c0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80024c4:	40da      	lsrs	r2, r3
 80024c6:	f834 3011 	ldrh.w	r3, [r4, r1, lsl #1]
 80024ca:	fbb2 f2f3 	udiv	r2, r2, r3
 80024ce:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 80024d2:	fbb2 f2f0 	udiv	r2, r2, r0
 80024d6:	b292      	uxth	r2, r2
 80024d8:	60ea      	str	r2, [r5, #12]
 80024da:	e657      	b.n	800218c <UART_SetConfig+0x1c4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 80024dc:	f834 1011 	ldrh.w	r1, [r4, r1, lsl #1]
 80024e0:	fbb2 f2f1 	udiv	r2, r2, r1
 80024e4:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 80024e8:	fbb2 f2f0 	udiv	r2, r2, r0
 80024ec:	b292      	uxth	r2, r2
 80024ee:	60ea      	str	r2, [r5, #12]
 80024f0:	e6a0      	b.n	8002234 <UART_SetConfig+0x26c>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 80024f2:	4b06      	ldr	r3, [pc, #24]	; (800250c <UART_SetConfig+0x544>)
 80024f4:	6862      	ldr	r2, [r4, #4]
 80024f6:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 80024fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80024fe:	e7b5      	b.n	800246c <UART_SetConfig+0x4a4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002500:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8002504:	f47f ae13 	bne.w	800212e <UART_SetConfig+0x166>
 8002508:	e5af      	b.n	800206a <UART_SetConfig+0xa2>
 800250a:	bf00      	nop
 800250c:	08002eca 	.word	0x08002eca
 8002510:	003d0900 	.word	0x003d0900
 8002514:	58024400 	.word	0x58024400
 8002518:	03d09000 	.word	0x03d09000

0800251c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800251c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800251e:	07da      	lsls	r2, r3, #31
{
 8002520:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002522:	d506      	bpl.n	8002532 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002524:	6801      	ldr	r1, [r0, #0]
 8002526:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002528:	684a      	ldr	r2, [r1, #4]
 800252a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800252e:	4322      	orrs	r2, r4
 8002530:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002532:	079c      	lsls	r4, r3, #30
 8002534:	d506      	bpl.n	8002544 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002536:	6801      	ldr	r1, [r0, #0]
 8002538:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800253a:	684a      	ldr	r2, [r1, #4]
 800253c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002540:	4322      	orrs	r2, r4
 8002542:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002544:	0759      	lsls	r1, r3, #29
 8002546:	d506      	bpl.n	8002556 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002548:	6801      	ldr	r1, [r0, #0]
 800254a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800254c:	684a      	ldr	r2, [r1, #4]
 800254e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002552:	4322      	orrs	r2, r4
 8002554:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002556:	071a      	lsls	r2, r3, #28
 8002558:	d506      	bpl.n	8002568 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800255a:	6801      	ldr	r1, [r0, #0]
 800255c:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800255e:	684a      	ldr	r2, [r1, #4]
 8002560:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002564:	4322      	orrs	r2, r4
 8002566:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002568:	06dc      	lsls	r4, r3, #27
 800256a:	d506      	bpl.n	800257a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800256c:	6801      	ldr	r1, [r0, #0]
 800256e:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8002570:	688a      	ldr	r2, [r1, #8]
 8002572:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002576:	4322      	orrs	r2, r4
 8002578:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800257a:	0699      	lsls	r1, r3, #26
 800257c:	d506      	bpl.n	800258c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800257e:	6801      	ldr	r1, [r0, #0]
 8002580:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8002582:	688a      	ldr	r2, [r1, #8]
 8002584:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002588:	4322      	orrs	r2, r4
 800258a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800258c:	065a      	lsls	r2, r3, #25
 800258e:	d510      	bpl.n	80025b2 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002590:	6801      	ldr	r1, [r0, #0]
 8002592:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8002594:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002596:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800259a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800259e:	ea42 0204 	orr.w	r2, r2, r4
 80025a2:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80025a4:	d105      	bne.n	80025b2 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80025a6:	684a      	ldr	r2, [r1, #4]
 80025a8:	6d44      	ldr	r4, [r0, #84]	; 0x54
 80025aa:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80025ae:	4322      	orrs	r2, r4
 80025b0:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80025b2:	061b      	lsls	r3, r3, #24
 80025b4:	d506      	bpl.n	80025c4 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80025b6:	6802      	ldr	r2, [r0, #0]
 80025b8:	6d81      	ldr	r1, [r0, #88]	; 0x58
 80025ba:	6853      	ldr	r3, [r2, #4]
 80025bc:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80025c0:	430b      	orrs	r3, r1
 80025c2:	6053      	str	r3, [r2, #4]
 80025c4:	bd10      	pop	{r4, pc}

080025c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80025c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025ca:	9d06      	ldr	r5, [sp, #24]
 80025cc:	4604      	mov	r4, r0
 80025ce:	460f      	mov	r7, r1
 80025d0:	4616      	mov	r6, r2
 80025d2:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025d4:	6821      	ldr	r1, [r4, #0]
 80025d6:	69ca      	ldr	r2, [r1, #28]
 80025d8:	ea37 0302 	bics.w	r3, r7, r2
 80025dc:	bf0c      	ite	eq
 80025de:	2201      	moveq	r2, #1
 80025e0:	2200      	movne	r2, #0
 80025e2:	42b2      	cmp	r2, r6
 80025e4:	d002      	beq.n	80025ec <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80025e6:	2000      	movs	r0, #0
}
 80025e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 80025ec:	1c6b      	adds	r3, r5, #1
 80025ee:	d0f2      	beq.n	80025d6 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80025f0:	b99d      	cbnz	r5, 800261a <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80025f2:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 80025f4:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80025fc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025fe:	689a      	ldr	r2, [r3, #8]
 8002600:	f022 0201 	bic.w	r2, r2, #1
 8002604:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002606:	2320      	movs	r3, #32
 8002608:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
        huart->RxState = HAL_UART_STATE_READY;
 800260c:	f884 307a 	strb.w	r3, [r4, #122]	; 0x7a
        __HAL_UNLOCK(huart);
 8002610:	2300      	movs	r3, #0
 8002612:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
 8002616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800261a:	f7fe f825 	bl	8000668 <HAL_GetTick>
 800261e:	eba0 0008 	sub.w	r0, r0, r8
 8002622:	4285      	cmp	r5, r0
 8002624:	d2d6      	bcs.n	80025d4 <UART_WaitOnFlagUntilTimeout+0xe>
 8002626:	e7e4      	b.n	80025f2 <UART_WaitOnFlagUntilTimeout+0x2c>

08002628 <UART_CheckIdleState>:
{
 8002628:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800262a:	2600      	movs	r6, #0
{
 800262c:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800262e:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8002630:	f7fe f81a 	bl	8000668 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002634:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8002636:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	071a      	lsls	r2, r3, #28
 800263c:	d417      	bmi.n	800266e <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800263e:	6823      	ldr	r3, [r4, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	075b      	lsls	r3, r3, #29
 8002644:	d50a      	bpl.n	800265c <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002646:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800264a:	2200      	movs	r2, #0
 800264c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002650:	4620      	mov	r0, r4
 8002652:	9300      	str	r3, [sp, #0]
 8002654:	462b      	mov	r3, r5
 8002656:	f7ff ffb6 	bl	80025c6 <UART_WaitOnFlagUntilTimeout>
 800265a:	b9a0      	cbnz	r0, 8002686 <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 800265c:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800265e:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002660:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
  __HAL_UNLOCK(huart);
 8002664:	f884 0078 	strb.w	r0, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002668:	f884 307a 	strb.w	r3, [r4, #122]	; 0x7a
  return HAL_OK;
 800266c:	e00c      	b.n	8002688 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800266e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002672:	4632      	mov	r2, r6
 8002674:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002678:	9300      	str	r3, [sp, #0]
 800267a:	4603      	mov	r3, r0
 800267c:	4620      	mov	r0, r4
 800267e:	f7ff ffa2 	bl	80025c6 <UART_WaitOnFlagUntilTimeout>
 8002682:	2800      	cmp	r0, #0
 8002684:	d0db      	beq.n	800263e <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002686:	2003      	movs	r0, #3
}
 8002688:	b002      	add	sp, #8
 800268a:	bd70      	pop	{r4, r5, r6, pc}

0800268c <HAL_UART_Init>:
{
 800268c:	b510      	push	{r4, lr}
  if(huart == NULL)
 800268e:	4604      	mov	r4, r0
 8002690:	b360      	cbz	r0, 80026ec <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002692:	f890 3079 	ldrb.w	r3, [r0, #121]	; 0x79
 8002696:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800269a:	b91b      	cbnz	r3, 80026a4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800269c:	f880 2078 	strb.w	r2, [r0, #120]	; 0x78
    HAL_UART_MspInit(huart);
 80026a0:	f000 fafc 	bl	8002c9c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80026a4:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80026a6:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 80026a8:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 80026aa:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
  __HAL_UART_DISABLE(huart);
 80026ae:	6813      	ldr	r3, [r2, #0]
 80026b0:	f023 0301 	bic.w	r3, r3, #1
 80026b4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80026b6:	f7ff fc87 	bl	8001fc8 <UART_SetConfig>
 80026ba:	2801      	cmp	r0, #1
 80026bc:	d016      	beq.n	80026ec <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80026be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80026c0:	b113      	cbz	r3, 80026c8 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 80026c2:	4620      	mov	r0, r4
 80026c4:	f7ff ff2a 	bl	800251c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026c8:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 80026ca:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026cc:	685a      	ldr	r2, [r3, #4]
 80026ce:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80026d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026d4:	689a      	ldr	r2, [r3, #8]
 80026d6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80026da:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	f042 0201 	orr.w	r2, r2, #1
}
 80026e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 80026e6:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80026e8:	f7ff bf9e 	b.w	8002628 <UART_CheckIdleState>
}
 80026ec:	2001      	movs	r0, #1
 80026ee:	bd10      	pop	{r4, pc}

080026f0 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80026f0:	b084      	sub	sp, #16
 80026f2:	b538      	push	{r3, r4, r5, lr}
 80026f4:	ad05      	add	r5, sp, #20
 80026f6:	4604      	mov	r4, r0
 80026f8:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80026fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d127      	bne.n	8002752 <USB_CoreInit+0x62>
  {
    
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);		
 8002702:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002704:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002708:	6383      	str	r3, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800270a:	68c3      	ldr	r3, [r0, #12]
 800270c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8002710:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002714:	60c3      	str	r3, [r0, #12]
   
    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8002716:	68c3      	ldr	r3, [r0, #12]
 8002718:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800271c:	60c3      	str	r3, [r0, #12]
    if(cfg.use_external_vbus == 1)
 800271e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002720:	2b01      	cmp	r3, #1
 8002722:	d103      	bne.n	800272c <USB_CoreInit+0x3c>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8002724:	68c3      	ldr	r3, [r0, #12]
 8002726:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800272a:	60c3      	str	r3, [r0, #12]
    }
    /* Reset after a PHY select  */
    USB_CoreReset(USBx); 
 800272c:	4620      	mov	r0, r4
 800272e:	f000 f913 	bl	8002958 <USB_CoreReset>
    
    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
  }
 
  if(cfg.dma_enable == ENABLE)
 8002732:	9b08      	ldr	r3, [sp, #32]
 8002734:	2b01      	cmp	r3, #1
 8002736:	d107      	bne.n	8002748 <USB_CoreInit+0x58>
  {
    USBx->GAHBCFG |= (USB_OTG_GAHBCFG_HBSTLEN_1 | USB_OTG_GAHBCFG_HBSTLEN_2);
 8002738:	68a3      	ldr	r3, [r4, #8]
 800273a:	f043 030c 	orr.w	r3, r3, #12
 800273e:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8002740:	68a3      	ldr	r3, [r4, #8]
 8002742:	f043 0320 	orr.w	r3, r3, #32
 8002746:	60a3      	str	r3, [r4, #8]
  }  

  return HAL_OK;
}
 8002748:	2000      	movs	r0, #0
 800274a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800274e:	b004      	add	sp, #16
 8002750:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8002752:	68c3      	ldr	r3, [r0, #12]
 8002754:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002758:	60c3      	str	r3, [r0, #12]
    USB_CoreReset(USBx);
 800275a:	f000 f8fd 	bl	8002958 <USB_CoreReset>
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 800275e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002762:	63a3      	str	r3, [r4, #56]	; 0x38
 8002764:	e7e5      	b.n	8002732 <USB_CoreInit+0x42>

08002766 <USB_DisableGlobalInt>:
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8002766:	6883      	ldr	r3, [r0, #8]
 8002768:	f023 0301 	bic.w	r3, r3, #1
 800276c:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 800276e:	2000      	movs	r0, #0
 8002770:	4770      	bx	lr

08002772 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 8002772:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8002774:	68c3      	ldr	r3, [r0, #12]
  
  if ( mode == USB_OTG_HOST_MODE)
 8002776:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8002778:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800277c:	60c3      	str	r3, [r0, #12]
  if ( mode == USB_OTG_HOST_MODE)
 800277e:	d108      	bne.n	8002792 <USB_SetCurrentMode+0x20>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 8002780:	68c3      	ldr	r3, [r0, #12]
 8002782:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002786:	60c3      	str	r3, [r0, #12]
  }
  else if ( mode == USB_OTG_DEVICE_MODE)
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
  }
  HAL_Delay(50);
 8002788:	2032      	movs	r0, #50	; 0x32
 800278a:	f7fd ff73 	bl	8000674 <HAL_Delay>
  
  return HAL_OK;
}
 800278e:	2000      	movs	r0, #0
 8002790:	bd08      	pop	{r3, pc}
  else if ( mode == USB_OTG_DEVICE_MODE)
 8002792:	2900      	cmp	r1, #0
 8002794:	d1f8      	bne.n	8002788 <USB_SetCurrentMode+0x16>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 8002796:	68c3      	ldr	r3, [r0, #12]
 8002798:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800279c:	60c3      	str	r3, [r0, #12]
 800279e:	e7f3      	b.n	8002788 <USB_SetCurrentMode+0x16>

080027a0 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80027a0:	b084      	sub	sp, #16
 80027a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80027a6:	4604      	mov	r4, r0
 80027a8:	a807      	add	r0, sp, #28
 80027aa:	4688      	mov	r8, r1
 80027ac:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t i = 0;

  /*Activate VBUS Sensing B */
  USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80027b0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80027b2:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80027b4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80027b8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80027ba:	63a3      	str	r3, [r4, #56]	; 0x38
  
  if (cfg.vbus_sensing_enable == 0)
 80027bc:	b95e      	cbnz	r6, 80027d6 <USB_DevInit+0x36>
  {
    /*Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~ USB_OTG_GCCFG_VBDEN;
 80027be:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80027c0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80027c4:	63a3      	str	r3, [r4, #56]	; 0x38
    
    /* B-peripheral session valid override enable*/ 
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80027c6:	6823      	ldr	r3, [r4, #0]
 80027c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027cc:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80027ce:	6823      	ldr	r3, [r4, #0]
 80027d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027d4:	6023      	str	r3, [r4, #0]
  }
   
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0;
 80027d6:	2300      	movs	r3, #0

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80027d8:	f504 6500 	add.w	r5, r4, #2048	; 0x800
  USBx_PCGCCTL = 0;
 80027dc:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80027e0:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 80027e4:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 80027e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d158      	bne.n	80028a0 <USB_DevInit+0x100>
  {
    if(cfg.speed == USB_OTG_SPEED_HIGH)
 80027ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80027f0:	b919      	cbnz	r1, 80027fa <USB_DevInit+0x5a>
    }
  }
  else
  {
    /* Set Full speed phy */
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 80027f2:	4620      	mov	r0, r4
 80027f4:	f000 f89c 	bl	8002930 <USB_SetDevSpeed>
 80027f8:	e003      	b.n	8002802 <USB_DevInit+0x62>
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH_IN_FULL);
 80027fa:	4619      	mov	r1, r3
 80027fc:	4620      	mov	r0, r4
 80027fe:	f000 f897 	bl	8002930 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10); /* all Tx FIFOs */
 8002802:	2110      	movs	r1, #16
 8002804:	4620      	mov	r0, r4
 8002806:	f000 f871 	bl	80028ec <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 800280a:	4620      	mov	r0, r4
 800280c:	f000 f880 	bl	8002910 <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0;
 8002810:	2300      	movs	r3, #0
  USBx_DEVICE->DOEPMSK = 0;
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 8002812:	f04f 32ff 	mov.w	r2, #4294967295
  
  for (i = 0; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8002816:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  USBx_DEVICE->DIEPMSK = 0;
 800281a:	612b      	str	r3, [r5, #16]
 800281c:	4619      	mov	r1, r3
  USBx_DEVICE->DOEPMSK = 0;
 800281e:	616b      	str	r3, [r5, #20]
    {
      USBx_INEP(i)->DIEPCTL = 0;
    }
    
    USBx_INEP(i)->DIEPTSIZ = 0;
    USBx_INEP(i)->DIEPINT  = 0xFF;
 8002820:	f04f 0eff 	mov.w	lr, #255	; 0xff
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 8002824:	61aa      	str	r2, [r5, #24]
 8002826:	f504 6210 	add.w	r2, r4, #2304	; 0x900
  USBx_DEVICE->DAINTMSK = 0;
 800282a:	61eb      	str	r3, [r5, #28]
  for (i = 0; i < cfg.dev_endpoints; i++)
 800282c:	4543      	cmp	r3, r8
 800282e:	d139      	bne.n	80028a4 <USB_DevInit+0x104>
 8002830:	2100      	movs	r1, #0
 8002832:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
  
  for (i = 0; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
    {
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 8002836:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
    {
      USBx_OUTEP(i)->DOEPCTL = 0;
    }
    
    USBx_OUTEP(i)->DOEPTSIZ = 0;
    USBx_OUTEP(i)->DOEPINT  = 0xFF;
 800283a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800283e:	4608      	mov	r0, r1
  for (i = 0; i < cfg.dev_endpoints; i++)
 8002840:	428b      	cmp	r3, r1
 8002842:	d13d      	bne.n	80028c0 <USB_DevInit+0x120>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8002844:	692b      	ldr	r3, [r5, #16]
  
  if (cfg.dma_enable == 1)
 8002846:	2f01      	cmp	r7, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8002848:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800284c:	612b      	str	r3, [r5, #16]
  if (cfg.dma_enable == 1)
 800284e:	d106      	bne.n	800285e <USB_DevInit+0xbe>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_8 | USB_OTG_DTHRCTL_RXTHRLEN_8);
 8002850:	4b23      	ldr	r3, [pc, #140]	; (80028e0 <USB_DevInit+0x140>)
 8002852:	632b      	str	r3, [r5, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN | 0x08000000);
 8002854:	4b23      	ldr	r3, [pc, #140]	; (80028e4 <USB_DevInit+0x144>)
 8002856:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8002858:	4313      	orrs	r3, r2
 800285a:	632b      	str	r3, [r5, #48]	; 0x30
    
    i= USBx_DEVICE->DTHRCTL;
 800285c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0;
 800285e:	2300      	movs	r3, #0
 8002860:	61a3      	str	r3, [r4, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFF;
 8002862:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 8002866:	6163      	str	r3, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 8002868:	b91f      	cbnz	r7, 8002872 <USB_DevInit+0xd2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 800286a:	69a3      	ldr	r3, [r4, #24]
 800286c:	f043 0310 	orr.w	r3, r3, #16
 8002870:	61a3      	str	r3, [r4, #24]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 8002872:	69a2      	ldr	r2, [r4, #24]
 8002874:	4b1c      	ldr	r3, [pc, #112]	; (80028e8 <USB_DevInit+0x148>)
 8002876:	4313      	orrs	r3, r2
 8002878:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);
  
  if(cfg.Sof_enable)
 800287a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800287c:	b11b      	cbz	r3, 8002886 <USB_DevInit+0xe6>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800287e:	69a3      	ldr	r3, [r4, #24]
 8002880:	f043 0308 	orr.w	r3, r3, #8
 8002884:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 8002886:	2e01      	cmp	r6, #1
 8002888:	d105      	bne.n	8002896 <USB_DevInit+0xf6>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 800288a:	69a3      	ldr	r3, [r4, #24]
 800288c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002890:	f043 0304 	orr.w	r3, r3, #4
 8002894:	61a3      	str	r3, [r4, #24]
  }
  
  return HAL_OK;
}
 8002896:	2000      	movs	r0, #0
 8002898:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800289c:	b004      	add	sp, #16
 800289e:	4770      	bx	lr
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 80028a0:	2103      	movs	r1, #3
 80028a2:	e7a6      	b.n	80027f2 <USB_DevInit+0x52>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80028a4:	f8d2 c000 	ldr.w	ip, [r2]
 80028a8:	f1bc 0f00 	cmp.w	ip, #0
 80028ac:	da06      	bge.n	80028bc <USB_DevInit+0x11c>
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 80028ae:	6010      	str	r0, [r2, #0]
    USBx_INEP(i)->DIEPTSIZ = 0;
 80028b0:	6111      	str	r1, [r2, #16]
  for (i = 0; i < cfg.dev_endpoints; i++)
 80028b2:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPINT  = 0xFF;
 80028b4:	f8c2 e008 	str.w	lr, [r2, #8]
 80028b8:	3220      	adds	r2, #32
 80028ba:	e7b7      	b.n	800282c <USB_DevInit+0x8c>
      USBx_INEP(i)->DIEPCTL = 0;
 80028bc:	6011      	str	r1, [r2, #0]
 80028be:	e7f7      	b.n	80028b0 <USB_DevInit+0x110>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80028c0:	f8d2 8000 	ldr.w	r8, [r2]
 80028c4:	f1b8 0f00 	cmp.w	r8, #0
 80028c8:	da07      	bge.n	80028da <USB_DevInit+0x13a>
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 80028ca:	f8c2 e000 	str.w	lr, [r2]
    USBx_OUTEP(i)->DOEPTSIZ = 0;
 80028ce:	6110      	str	r0, [r2, #16]
  for (i = 0; i < cfg.dev_endpoints; i++)
 80028d0:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPINT  = 0xFF;
 80028d2:	f8c2 c008 	str.w	ip, [r2, #8]
 80028d6:	3220      	adds	r2, #32
 80028d8:	e7b2      	b.n	8002840 <USB_DevInit+0xa0>
      USBx_OUTEP(i)->DOEPCTL = 0;
 80028da:	6010      	str	r0, [r2, #0]
 80028dc:	e7f7      	b.n	80028ce <USB_DevInit+0x12e>
 80028de:	bf00      	nop
 80028e0:	02000400 	.word	0x02000400
 80028e4:	08010003 	.word	0x08010003
 80028e8:	803c3800 	.word	0x803c3800

080028ec <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
  uint32_t count = 0;
 
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 80028ec:	0189      	lsls	r1, r1, #6
 80028ee:	4a07      	ldr	r2, [pc, #28]	; (800290c <USB_FlushTxFifo+0x20>)
 80028f0:	f041 0120 	orr.w	r1, r1, #32
 80028f4:	6101      	str	r1, [r0, #16]
 
  do
  {
    if (++count > 200000)
 80028f6:	3a01      	subs	r2, #1
 80028f8:	d005      	beq.n	8002906 <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80028fa:	6903      	ldr	r3, [r0, #16]
 80028fc:	f013 0320 	ands.w	r3, r3, #32
 8002900:	d1f9      	bne.n	80028f6 <USB_FlushTxFifo+0xa>
  
  return HAL_OK;
 8002902:	4618      	mov	r0, r3
 8002904:	4770      	bx	lr
      return HAL_TIMEOUT;
 8002906:	2003      	movs	r0, #3
}
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	00030d41 	.word	0x00030d41

08002910 <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8002910:	2310      	movs	r3, #16
 8002912:	4a06      	ldr	r2, [pc, #24]	; (800292c <USB_FlushRxFifo+0x1c>)
 8002914:	6103      	str	r3, [r0, #16]
  
  do
  {
    if (++count > 200000)
 8002916:	3a01      	subs	r2, #1
 8002918:	d005      	beq.n	8002926 <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800291a:	6903      	ldr	r3, [r0, #16]
 800291c:	f013 0310 	ands.w	r3, r3, #16
 8002920:	d1f9      	bne.n	8002916 <USB_FlushRxFifo+0x6>
  
  return HAL_OK;
 8002922:	4618      	mov	r0, r3
 8002924:	4770      	bx	lr
      return HAL_TIMEOUT;
 8002926:	2003      	movs	r0, #3
}
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	00030d41 	.word	0x00030d41

08002930 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
  USBx_DEVICE->DCFG |= speed;
 8002930:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8002934:	4319      	orrs	r1, r3
 8002936:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 800293a:	2000      	movs	r0, #0
 800293c:	4770      	bx	lr

0800293e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 800293e:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ;
 8002940:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8002944:	f043 0302 	orr.w	r3, r3, #2
 8002948:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3);
 800294c:	2003      	movs	r0, #3
 800294e:	f7fd fe91 	bl	8000674 <HAL_Delay>
  
  return HAL_OK;  
}
 8002952:	2000      	movs	r0, #0
 8002954:	bd08      	pop	{r3, pc}
	...

08002958 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx : Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8002958:	4b0a      	ldr	r3, [pc, #40]	; (8002984 <USB_CoreReset+0x2c>)
  uint32_t count = 0;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000)
 800295a:	3b01      	subs	r3, #1
 800295c:	d101      	bne.n	8002962 <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 800295e:	2003      	movs	r0, #3
 8002960:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0);
 8002962:	6902      	ldr	r2, [r0, #16]
 8002964:	2a00      	cmp	r2, #0
 8002966:	daf8      	bge.n	800295a <USB_CoreReset+0x2>
  
  /* Core Soft Reset */
  count = 0;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8002968:	6903      	ldr	r3, [r0, #16]
 800296a:	4a06      	ldr	r2, [pc, #24]	; (8002984 <USB_CoreReset+0x2c>)
 800296c:	f043 0301 	orr.w	r3, r3, #1
 8002970:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000)
 8002972:	3a01      	subs	r2, #1
 8002974:	d0f3      	beq.n	800295e <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8002976:	6903      	ldr	r3, [r0, #16]
 8002978:	f013 0301 	ands.w	r3, r3, #1
 800297c:	d1f9      	bne.n	8002972 <USB_CoreReset+0x1a>
  
  return HAL_OK;
 800297e:	4618      	mov	r0, r3
}
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	00030d41 	.word	0x00030d41

08002988 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002988:	b5f0      	push	{r4, r5, r6, r7, lr}
 800298a:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800298c:	2214      	movs	r2, #20
 800298e:	2100      	movs	r1, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOG_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002990:	4f40      	ldr	r7, [pc, #256]	; (8002a94 <MX_GPIO_Init+0x10c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002992:	a807      	add	r0, sp, #28

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002994:	4d40      	ldr	r5, [pc, #256]	; (8002a98 <MX_GPIO_Init+0x110>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002996:	f000 fa69 	bl	8002e6c <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800299a:	4b40      	ldr	r3, [pc, #256]	; (8002a9c <MX_GPIO_Init+0x114>)
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800299c:	4638      	mov	r0, r7
 800299e:	f44f 4181 	mov.w	r1, #16512	; 0x4080
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029a2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a6:	2400      	movs	r4, #0
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029a8:	2601      	movs	r6, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029aa:	f042 0204 	orr.w	r2, r2, #4
 80029ae:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80029b2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80029b6:	f002 0204 	and.w	r2, r2, #4
 80029ba:	9201      	str	r2, [sp, #4]
 80029bc:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80029be:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80029c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80029c6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80029ca:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80029ce:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80029d2:	9202      	str	r2, [sp, #8]
 80029d4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029d6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80029da:	f042 0201 	orr.w	r2, r2, #1
 80029de:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80029e2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80029e6:	f002 0201 	and.w	r2, r2, #1
 80029ea:	9203      	str	r2, [sp, #12]
 80029ec:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ee:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80029f2:	f042 0202 	orr.w	r2, r2, #2
 80029f6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80029fa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80029fe:	f002 0202 	and.w	r2, r2, #2
 8002a02:	9204      	str	r2, [sp, #16]
 8002a04:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a06:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002a0a:	f042 0208 	orr.w	r2, r2, #8
 8002a0e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002a12:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002a16:	f002 0208 	and.w	r2, r2, #8
 8002a1a:	9205      	str	r2, [sp, #20]
 8002a1c:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002a1e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002a22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a26:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002a2a:	2200      	movs	r2, #0
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002a2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a34:	9306      	str	r3, [sp, #24]
 8002a36:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002a38:	f7fd ff78 	bl	800092c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	4628      	mov	r0, r5
 8002a40:	2140      	movs	r1, #64	; 0x40
 8002a42:	f7fd ff73 	bl	800092c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002a46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002a4a:	a907      	add	r1, sp, #28
 8002a4c:	4814      	ldr	r0, [pc, #80]	; (8002aa0 <MX_GPIO_Init+0x118>)
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002a4e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a50:	4b14      	ldr	r3, [pc, #80]	; (8002aa4 <MX_GPIO_Init+0x11c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a52:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a54:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002a56:	f7fd fe7f 	bl	8000758 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8002a5a:	f44f 4381 	mov.w	r3, #16512	; 0x4080
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a5e:	a907      	add	r1, sp, #28
 8002a60:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a62:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8002a64:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a66:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a68:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a6a:	f7fd fe75 	bl	8000758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002a6e:	2340      	movs	r3, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002a70:	a907      	add	r1, sp, #28
 8002a72:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a74:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002a76:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a78:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a7a:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002a7c:	f7fd fe6c 	bl	8000758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002a80:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002a82:	a907      	add	r1, sp, #28
 8002a84:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a86:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002a88:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002a8c:	f7fd fe64 	bl	8000758 <HAL_GPIO_Init>

}
 8002a90:	b00d      	add	sp, #52	; 0x34
 8002a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a94:	58020400 	.word	0x58020400
 8002a98:	58021800 	.word	0x58021800
 8002a9c:	58024400 	.word	0x58024400
 8002aa0:	58020800 	.word	0x58020800
 8002aa4:	11110000 	.word	0x11110000

08002aa8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002aa8:	b530      	push	{r4, r5, lr}
 8002aaa:	b0cd      	sub	sp, #308	; 0x134
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002aac:	224c      	movs	r2, #76	; 0x4c
 8002aae:	2100      	movs	r1, #0
 8002ab0:	a80a      	add	r0, sp, #40	; 0x28
 8002ab2:	f000 f9db 	bl	8002e6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ab6:	2220      	movs	r2, #32
 8002ab8:	2100      	movs	r1, #0
 8002aba:	a802      	add	r0, sp, #8
 8002abc:	f000 f9d6 	bl	8002e6c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ac0:	22bc      	movs	r2, #188	; 0xbc
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	a81d      	add	r0, sp, #116	; 0x74
 8002ac6:	f000 f9d1 	bl	8002e6c <memset>

  /**Supply configuration update enable 
  */
  MODIFY_REG(PWR->CR3, PWR_CR3_SCUEN, 0);
 8002aca:	4b22      	ldr	r3, [pc, #136]	; (8002b54 <SystemClock_Config+0xac>)
 8002acc:	68da      	ldr	r2, [r3, #12]
 8002ace:	f022 0204 	bic.w	r2, r2, #4
 8002ad2:	60da      	str	r2, [r3, #12]
  /**Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	9201      	str	r2, [sp, #4]
 8002ad8:	699a      	ldr	r2, [r3, #24]
 8002ada:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002ade:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ae2:	619a      	str	r2, [r3, #24]
 8002ae4:	699a      	ldr	r2, [r3, #24]
 8002ae6:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8002aea:	9201      	str	r2, [sp, #4]
 8002aec:	9a01      	ldr	r2, [sp, #4]

  while ((PWR->D3CR & (PWR_D3CR_VOSRDY)) != PWR_D3CR_VOSRDY) 
 8002aee:	699a      	ldr	r2, [r3, #24]
 8002af0:	0492      	lsls	r2, r2, #18
 8002af2:	d5fc      	bpl.n	8002aee <SystemClock_Config+0x46>
    
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002af4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 24;
 8002af8:	2218      	movs	r2, #24
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002afa:	2400      	movs	r4, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002afc:	2501      	movs	r5, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002afe:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b00:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLN = 24;
 8002b02:	9216      	str	r2, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002b04:	2204      	movs	r2, #4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b06:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b08:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b0a:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002b0c:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002b0e:	9319      	str	r3, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002b10:	230c      	movs	r3, #12
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002b12:	9218      	str	r2, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002b14:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002b16:	950a      	str	r5, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002b18:	9515      	str	r5, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002b1a:	941b      	str	r4, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002b1c:	941c      	str	r4, [sp, #112]	; 0x70
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b1e:	f7fd ffa1 	bl	8000a64 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b22:	233f      	movs	r3, #63	; 0x3f
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002b24:	4629      	mov	r1, r5
 8002b26:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002b28:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b2a:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b2c:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8002b2e:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b30:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8002b32:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8002b34:	9407      	str	r4, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8002b36:	9408      	str	r4, [sp, #32]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8002b38:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002b3a:	f7fe fa79 	bl	8001030 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USB;
 8002b3e:	4b06      	ldr	r3, [pc, #24]	; (8002b58 <SystemClock_Config+0xb0>)
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b40:	a81d      	add	r0, sp, #116	; 0x74
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002b42:	943a      	str	r4, [sp, #232]	; 0xe8
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USB;
 8002b44:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8002b46:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002b4a:	933e      	str	r3, [sp, #248]	; 0xf8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b4c:	f7fe fc5c 	bl	8001408 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8002b50:	b04d      	add	sp, #308	; 0x134
 8002b52:	bd30      	pop	{r4, r5, pc}
 8002b54:	58024800 	.word	0x58024800
 8002b58:	00040002 	.word	0x00040002

08002b5c <main>:
	      HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 8002b5c:	4c15      	ldr	r4, [pc, #84]	; (8002bb4 <main+0x58>)
{
 8002b5e:	b508      	push	{r3, lr}
  HAL_Init();
 8002b60:	f7fd fd66 	bl	8000630 <HAL_Init>
  SystemClock_Config();
 8002b64:	f7ff ffa0 	bl	8002aa8 <SystemClock_Config>
  MX_GPIO_Init();
 8002b68:	f7ff ff0e 	bl	8002988 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002b6c:	f000 f874 	bl	8002c58 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8002b70:	f000 f8cc 	bl	8002d0c <MX_USB_OTG_FS_PCD_Init>
	      HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 8002b74:	4620      	mov	r0, r4
 8002b76:	2200      	movs	r2, #0
 8002b78:	2180      	movs	r1, #128	; 0x80
 8002b7a:	f7fd fed7 	bl	800092c <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b84:	4620      	mov	r0, r4
 8002b86:	f7fd fed1 	bl	800092c <HAL_GPIO_WritePin>
	  	  HAL_Delay(1000);
 8002b8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002b8e:	f7fd fd71 	bl	8000674 <HAL_Delay>
	  	  HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 8002b92:	4620      	mov	r0, r4
 8002b94:	2201      	movs	r2, #1
 8002b96:	2180      	movs	r1, #128	; 0x80
 8002b98:	f7fd fec8 	bl	800092c <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 8002b9c:	4620      	mov	r0, r4
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ba4:	f7fd fec2 	bl	800092c <HAL_GPIO_WritePin>
	  	  HAL_Delay(1000);
 8002ba8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002bac:	f7fd fd62 	bl	8000674 <HAL_Delay>
 8002bb0:	e7e0      	b.n	8002b74 <main+0x18>
 8002bb2:	bf00      	nop
 8002bb4:	58020400 	.word	0x58020400

08002bb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bb8:	4770      	bx	lr
	...

08002bbc <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bbc:	4b07      	ldr	r3, [pc, #28]	; (8002bdc <HAL_MspInit+0x20>)
{
 8002bbe:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bc0:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8002bc4:	f042 0202 	orr.w	r2, r2, #2
 8002bc8:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8002bcc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002bd0:	f003 0302 	and.w	r3, r3, #2
 8002bd4:	9301      	str	r3, [sp, #4]
 8002bd6:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bd8:	b002      	add	sp, #8
 8002bda:	4770      	bx	lr
 8002bdc:	58024400 	.word	0x58024400

08002be0 <NMI_Handler>:
 8002be0:	4770      	bx	lr

08002be2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002be2:	e7fe      	b.n	8002be2 <HardFault_Handler>

08002be4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002be4:	e7fe      	b.n	8002be4 <MemManage_Handler>

08002be6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002be6:	e7fe      	b.n	8002be6 <BusFault_Handler>

08002be8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002be8:	e7fe      	b.n	8002be8 <UsageFault_Handler>

08002bea <SVC_Handler>:
 8002bea:	4770      	bx	lr

08002bec <DebugMon_Handler>:
 8002bec:	4770      	bx	lr

08002bee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bee:	4770      	bx	lr

08002bf0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bf0:	f7fd bd2e 	b.w	8000650 <HAL_IncTick>

08002bf4 <SystemInit>:
  */
void SystemInit (void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002bf4:	4914      	ldr	r1, [pc, #80]	; (8002c48 <SystemInit+0x54>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 8002bf6:	4815      	ldr	r0, [pc, #84]	; (8002c4c <SystemInit+0x58>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002bf8:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002bfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8002c00:	b510      	push	{r4, lr}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= RCC_CR_HSION;
 8002c06:	4b12      	ldr	r3, [pc, #72]	; (8002c50 <SystemInit+0x5c>)
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	f042 0201 	orr.w	r2, r2, #1
 8002c0e:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8002c10:	2200      	movs	r2, #0
 8002c12:	611a      	str	r2, [r3, #16]
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 8002c14:	681c      	ldr	r4, [r3, #0]
 8002c16:	4020      	ands	r0, r4
 8002c18:	6018      	str	r0, [r3, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002c1a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002c1c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002c1e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8002c20:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8002c22:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8002c24:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002c26:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8002c28:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002c2a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8002c2c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002c2e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002c30:	6818      	ldr	r0, [r3, #0]
 8002c32:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8002c36:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002c38:	661a      	str	r2, [r3, #96]	; 0x60

  /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
  *((__IO uint32_t*)0x51008108) = 0x00000001;
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	4b05      	ldr	r3, [pc, #20]	; (8002c54 <SystemInit+0x60>)
 8002c3e:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal ITCMSRAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8002c40:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002c44:	608b      	str	r3, [r1, #8]
 8002c46:	bd10      	pop	{r4, pc}
 8002c48:	e000ed00 	.word	0xe000ed00
 8002c4c:	eaf6ed7f 	.word	0xeaf6ed7f
 8002c50:	58024400 	.word	0x58024400
 8002c54:	51008108 	.word	0x51008108

08002c58 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002c58:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 8002c5a:	480e      	ldr	r0, [pc, #56]	; (8002c94 <MX_USART3_UART_Init+0x3c>)
  huart3.Init.BaudRate = 115200;
 8002c5c:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8002c60:	4b0d      	ldr	r3, [pc, #52]	; (8002c98 <MX_USART3_UART_Init+0x40>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002c62:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 115200;
 8002c64:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002c68:	2300      	movs	r3, #0
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002c6a:	6142      	str	r2, [r0, #20]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002c6c:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002c6e:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002c70:	6103      	str	r3, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c72:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c74:	61c3      	str	r3, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c76:	6203      	str	r3, [r0, #32]
  huart3.Init.Prescaler = UART_PRESCALER_DIV1;
 8002c78:	6243      	str	r3, [r0, #36]	; 0x24
  huart3.Init.FIFOMode = UART_FIFOMODE_DISABLE;
 8002c7a:	6283      	str	r3, [r0, #40]	; 0x28
  huart3.Init.TXFIFOThreshold = UART_TXFIFO_THRESHOLD_1_8;
 8002c7c:	62c3      	str	r3, [r0, #44]	; 0x2c
  huart3.Init.RXFIFOThreshold = UART_RXFIFO_THRESHOLD_1_8;
 8002c7e:	6303      	str	r3, [r0, #48]	; 0x30
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c80:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002c82:	f7ff fd03 	bl	800268c <HAL_UART_Init>
 8002c86:	b118      	cbz	r0, 8002c90 <MX_USART3_UART_Init+0x38>
  {
    Error_Handler();
  }

}
 8002c88:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002c8c:	f7ff bf94 	b.w	8002bb8 <Error_Handler>
 8002c90:	bd08      	pop	{r3, pc}
 8002c92:	bf00      	nop
 8002c94:	20000030 	.word	0x20000030
 8002c98:	40004800 	.word	0x40004800

08002c9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c9c:	b510      	push	{r4, lr}
 8002c9e:	b088      	sub	sp, #32
 8002ca0:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca2:	2214      	movs	r2, #20
 8002ca4:	2100      	movs	r1, #0
 8002ca6:	a803      	add	r0, sp, #12
 8002ca8:	f000 f8e0 	bl	8002e6c <memset>
  if(uartHandle->Instance==USART3)
 8002cac:	6822      	ldr	r2, [r4, #0]
 8002cae:	4b14      	ldr	r3, [pc, #80]	; (8002d00 <HAL_UART_MspInit+0x64>)
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d123      	bne.n	8002cfc <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002cb4:	4b13      	ldr	r3, [pc, #76]	; (8002d04 <HAL_UART_MspInit+0x68>)
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cb6:	a903      	add	r1, sp, #12
 8002cb8:	4813      	ldr	r0, [pc, #76]	; (8002d08 <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8002cba:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8002cbe:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002cc2:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8002cc6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8002cca:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8002cce:	9201      	str	r2, [sp, #4]
 8002cd0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cd2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002cd6:	f042 0208 	orr.w	r2, r2, #8
 8002cda:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002cde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ce2:	f003 0308 	and.w	r3, r3, #8
 8002ce6:	9302      	str	r3, [sp, #8]
 8002ce8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002cea:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002cee:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002cf4:	2307      	movs	r3, #7
 8002cf6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cf8:	f7fd fd2e 	bl	8000758 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002cfc:	b008      	add	sp, #32
 8002cfe:	bd10      	pop	{r4, pc}
 8002d00:	40004800 	.word	0x40004800
 8002d04:	58024400 	.word	0x58024400
 8002d08:	58020c00 	.word	0x58020c00

08002d0c <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8002d0c:	b508      	push	{r3, lr}

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002d0e:	480d      	ldr	r0, [pc, #52]	; (8002d44 <MX_USB_OTG_FS_PCD_Init+0x38>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8002d10:	2309      	movs	r3, #9
 8002d12:	4a0d      	ldr	r2, [pc, #52]	; (8002d48 <MX_USB_OTG_FS_PCD_Init+0x3c>)
 8002d14:	e880 000c 	stmia.w	r0, {r2, r3}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002d18:	2202      	movs	r2, #2
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002d1a:	2300      	movs	r3, #0
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002d1c:	60c2      	str	r2, [r0, #12]
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002d1e:	6182      	str	r2, [r0, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002d20:	2201      	movs	r2, #1
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002d22:	6103      	str	r3, [r0, #16]
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8002d24:	6143      	str	r3, [r0, #20]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002d26:	61c2      	str	r2, [r0, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002d28:	6203      	str	r3, [r0, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002d2a:	6283      	str	r3, [r0, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8002d2c:	6242      	str	r2, [r0, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002d2e:	62c2      	str	r2, [r0, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002d30:	6303      	str	r3, [r0, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002d32:	f7fd fe00 	bl	8000936 <HAL_PCD_Init>
 8002d36:	b118      	cbz	r0, 8002d40 <MX_USB_OTG_FS_PCD_Init+0x34>
  {
    Error_Handler();
  }

}
 8002d38:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002d3c:	f7ff bf3c 	b.w	8002bb8 <Error_Handler>
 8002d40:	bd08      	pop	{r3, pc}
 8002d42:	bf00      	nop
 8002d44:	200000b0 	.word	0x200000b0
 8002d48:	40080000 	.word	0x40080000

08002d4c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8002d4c:	b510      	push	{r4, lr}
 8002d4e:	b088      	sub	sp, #32
 8002d50:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d52:	2214      	movs	r2, #20
 8002d54:	2100      	movs	r1, #0
 8002d56:	a803      	add	r0, sp, #12
 8002d58:	f000 f888 	bl	8002e6c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8002d5c:	6822      	ldr	r2, [r4, #0]
 8002d5e:	4b19      	ldr	r3, [pc, #100]	; (8002dc4 <HAL_PCD_MspInit+0x78>)
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d12d      	bne.n	8002dc0 <HAL_PCD_MspInit+0x74>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d64:	4c18      	ldr	r4, [pc, #96]	; (8002dc8 <HAL_PCD_MspInit+0x7c>)
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d66:	a903      	add	r1, sp, #12
 8002d68:	4818      	ldr	r0, [pc, #96]	; (8002dcc <HAL_PCD_MspInit+0x80>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d6a:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8002d6e:	f043 0301 	orr.w	r3, r3, #1
 8002d72:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8002d76:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	9301      	str	r3, [sp, #4]
 8002d80:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002d82:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002d86:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d88:	2302      	movs	r3, #2
 8002d8a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8002d8c:	230a      	movs	r3, #10
 8002d8e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d90:	f7fd fce2 	bl	8000758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002d94:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002d98:	a903      	add	r1, sp, #12
 8002d9a:	480c      	ldr	r0, [pc, #48]	; (8002dcc <HAL_PCD_MspInit+0x80>)
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002d9c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002da4:	f7fd fcd8 	bl	8000758 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002da8:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8002dac:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002db0:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8002db4:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8002db8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002dbc:	9302      	str	r3, [sp, #8]
 8002dbe:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8002dc0:	b008      	add	sp, #32
 8002dc2:	bd10      	pop	{r4, pc}
 8002dc4:	40080000 	.word	0x40080000
 8002dc8:	58024400 	.word	0x58024400
 8002dcc:	58020000 	.word	0x58020000

08002dd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002dd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e08 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002dd4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002dd6:	e003      	b.n	8002de0 <LoopCopyDataInit>

08002dd8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002dd8:	4b0c      	ldr	r3, [pc, #48]	; (8002e0c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002dda:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002ddc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002dde:	3104      	adds	r1, #4

08002de0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002de0:	480b      	ldr	r0, [pc, #44]	; (8002e10 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002de2:	4b0c      	ldr	r3, [pc, #48]	; (8002e14 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002de4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002de6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002de8:	d3f6      	bcc.n	8002dd8 <CopyDataInit>
  ldr  r2, =_sbss
 8002dea:	4a0b      	ldr	r2, [pc, #44]	; (8002e18 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002dec:	e002      	b.n	8002df4 <LoopFillZerobss>

08002dee <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002dee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002df0:	f842 3b04 	str.w	r3, [r2], #4

08002df4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002df4:	4b09      	ldr	r3, [pc, #36]	; (8002e1c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002df6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002df8:	d3f9      	bcc.n	8002dee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002dfa:	f7ff fefb 	bl	8002bf4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002dfe:	f000 f811 	bl	8002e24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e02:	f7ff feab 	bl	8002b5c <main>
  bx  lr    
 8002e06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002e08:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002e0c:	08002f04 	.word	0x08002f04
  ldr  r0, =_sdata
 8002e10:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002e14:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8002e18:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8002e1c:	200004b0 	.word	0x200004b0

08002e20 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e20:	e7fe      	b.n	8002e20 <ADC3_IRQHandler>
	...

08002e24 <__libc_init_array>:
 8002e24:	b570      	push	{r4, r5, r6, lr}
 8002e26:	4e0d      	ldr	r6, [pc, #52]	; (8002e5c <__libc_init_array+0x38>)
 8002e28:	4c0d      	ldr	r4, [pc, #52]	; (8002e60 <__libc_init_array+0x3c>)
 8002e2a:	1ba4      	subs	r4, r4, r6
 8002e2c:	10a4      	asrs	r4, r4, #2
 8002e2e:	2500      	movs	r5, #0
 8002e30:	42a5      	cmp	r5, r4
 8002e32:	d109      	bne.n	8002e48 <__libc_init_array+0x24>
 8002e34:	4e0b      	ldr	r6, [pc, #44]	; (8002e64 <__libc_init_array+0x40>)
 8002e36:	4c0c      	ldr	r4, [pc, #48]	; (8002e68 <__libc_init_array+0x44>)
 8002e38:	f000 f820 	bl	8002e7c <_init>
 8002e3c:	1ba4      	subs	r4, r4, r6
 8002e3e:	10a4      	asrs	r4, r4, #2
 8002e40:	2500      	movs	r5, #0
 8002e42:	42a5      	cmp	r5, r4
 8002e44:	d105      	bne.n	8002e52 <__libc_init_array+0x2e>
 8002e46:	bd70      	pop	{r4, r5, r6, pc}
 8002e48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e4c:	4798      	blx	r3
 8002e4e:	3501      	adds	r5, #1
 8002e50:	e7ee      	b.n	8002e30 <__libc_init_array+0xc>
 8002e52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e56:	4798      	blx	r3
 8002e58:	3501      	adds	r5, #1
 8002e5a:	e7f2      	b.n	8002e42 <__libc_init_array+0x1e>
 8002e5c:	08002efc 	.word	0x08002efc
 8002e60:	08002efc 	.word	0x08002efc
 8002e64:	08002efc 	.word	0x08002efc
 8002e68:	08002f00 	.word	0x08002f00

08002e6c <memset>:
 8002e6c:	4402      	add	r2, r0
 8002e6e:	4603      	mov	r3, r0
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d100      	bne.n	8002e76 <memset+0xa>
 8002e74:	4770      	bx	lr
 8002e76:	f803 1b01 	strb.w	r1, [r3], #1
 8002e7a:	e7f9      	b.n	8002e70 <memset+0x4>

08002e7c <_init>:
 8002e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e7e:	bf00      	nop
 8002e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e82:	bc08      	pop	{r3}
 8002e84:	469e      	mov	lr, r3
 8002e86:	4770      	bx	lr

08002e88 <_fini>:
 8002e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e8a:	bf00      	nop
 8002e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e8e:	bc08      	pop	{r3}
 8002e90:	469e      	mov	lr, r3
 8002e92:	4770      	bx	lr
