
# Computer-Aided Digital System Design

Familiarity with automated methods of designing and debugging digital circuits and systems with the approach of using tools | Automatic design of integrated circuits.

| Name of Course |	Computer-Aided Digital System Design |
|---|---|
| Number of Credits | 3 |
| Number of Hours | 48 | 
| Cross section | Bachelorâ€™s Degree | 
| Needs | General Does no have |
| Prerequisites | Computer Architecture | 
| Reference books | [1] S. Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis. SunSoft Press, 2nd ed. 2003. [2] V. A. Pedroni, Circuit Design with VHDL, MIT Press, 2011. [3] C. Maxfield, The Design Warrior's Guide to FPGAs: Devices, Tools and Flows.Elsevier Pub., 2004. |

### At the end of the module, students are able to:

- Ability to describe and design large circuits and hardware systems with hardware description languages with emphasis on complexity control skills
- Familiarity with digital circuit design tools
- Familiarity with programmable chips (FPGA and CPLD), interior architecture and their useful features for professional design

### Course Objectives:

1. Introduction and basic concepts
        \item History of digital systems
        \item investigating the growth trend of digital systems design industry
        \item automated hardware design tools and languages
        \item ASIC and FPGA design cycles and their comparison
        \item Hardware design styles
        \item Abstract levels of hardware design
		
2. Hardware description languages
        \item Reasons for the need for hardware description languages versus schematic methods
        \item Key features of a hardware description language
        \item Companion as a distinctive feature of hardware description languages
        \item Conventional hardware description languages and their comparison
        \item Verilog / VIIDL language features
        \item Compare VIIDL / Verilog with other hardware description languages
        \item Hardware simulation methods
		
3. VHDL/Verilog descriptive language training
        \item Delay model in the target language
        \item Types of language data
        \item Hardware description method at different levels of behavior, data flow and structure)
        \item Specific features of the desired description language
        \item Test bench design method
        \item Design of sequential and functional blocks with the desired language
        \item Parametric design with generic
        \item Large hardware complexity management methods
        \item Describe organizing techniques
        \item Top-down design method and bottom-up design method
        \item Types of methods for describing state machines with hardware description language and methods for binary state coding, coding, etc.
        \item Pipeline design and how to describe it at the level of stability transfer
		
4. Hardware synthesis
        \item Concepts of behavioral, logical and physical synthesis
        \item Steps to perform logical synthesis
        \item The concept of a centrifugal subset and the necessary considerations in describing a synthesize
        \item Simulation and testing after synthesis
        \item Design based on constraints
        \item Static time analysis (STA) methods and introduction of Slack parameter
        \item How to optimize the design criteria of area speed and power consumption using tools
        \item An Overview of High Speed and Low Power Circuit Design Techniques
        \item An overview of test circuit design techniques
		