verilog xil_defaultlib --include "../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl" \
"../../../bd/debug/ip/debug_perceptron_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../9_18.srcs/sources_1/bd/debug/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" \
"../../../bd/debug/ipshared/08f5/perceptron.v" \
"../../../bd/debug/ip/debug_perceptron_0_0/sim/debug_perceptron_0_0.v" \
"../../../bd/debug/sim/debug.v" \
"../../../bd/debug/ip/debug_xbar_0/sim/debug_xbar_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
