{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460338451350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460338451350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 18:34:11 2016 " "Processing started: Sun Apr 10 18:34:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460338451350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460338451350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off file_register -c file_register " "Command: quartus_map --read_settings_files=on --write_settings_files=off file_register -c file_register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460338451350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1460338452239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee_469/git/ee469/lab2/verilog/shared_modules/d_flipflop/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee_469/git/ee469/lab2/verilog/shared_modules/d_flipflop/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "../shared_modules/d_flipflop/d_flipflop.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/shared_modules/d_flipflop/d_flipflop.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460338452380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460338452380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5bit/decoder_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_5bit/decoder_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5bit " "Found entity 1: decoder_5bit" {  } { { "decoder_5bit/decoder_5bit.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/decoder_5bit/decoder_5bit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460338452380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460338452380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit/register_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit/register_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "register_32bit/register_32bit.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/register_32bit/register_32bit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460338452395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460338452395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_register.v 1 1 " "Found 1 design units, including 1 entities, in source file file_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_register " "Found entity 1: file_register" {  } { { "file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460338452395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460338452395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "file_register " "Elaborating entity \"file_register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460338452458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5bit decoder_5bit:write_decoder " "Elaborating entity \"decoder_5bit\" for hierarchy \"decoder_5bit:write_decoder\"" {  } { { "file_register.v" "write_decoder" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460338452473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit register_32bit:FILE_REGISTER\[0\].F_REG " "Elaborating entity \"register_32bit\" for hierarchy \"register_32bit:FILE_REGISTER\[0\].F_REG\"" {  } { { "file_register.v" "FILE_REGISTER\[0\].F_REG" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460338452473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF " "Elaborating entity \"d_flipflop\" for hierarchy \"register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF\"" {  } { { "register_32bit/register_32bit.v" "REGISTER\[0\].FF" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/register_32bit/register_32bit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460338452473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1460338457512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1460338459478 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460338459478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1876 " "Implemented 1876 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1460338460507 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1460338460507 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1762 " "Implemented 1762 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1460338460507 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1460338460507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460338460570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 18:34:20 2016 " "Processing ended: Sun Apr 10 18:34:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460338460570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460338460570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460338460570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460338460570 ""}
