0.6
2018.2
Jun 14 2018
20:41:02
G:/Sem5/CSD/Processor project/Src files/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
G:/Sem5/CSD/Processor project/Src files/src/alu_adder.sv,1674877654,systemVerilog,,,,alu_add_only,,,,,,,,
