[
{"bit_blasted_port_style":"%s_%d",
"boundary_optimize_invert_hier_pins":"false",
"boundary_optimize_invert_hier_pins_renaming_extension":"_BAR",
"delete_unloaded_insts":"true",
"delete_unloaded_seqs":"true",
"driver_for_unloaded_hier_pins":"Z",
"has_resized_timing_model":"false",
"hdl_array_naming_style":"%s[%d]",
"hdl_create_label_for_unlabeled_generate":"true",
"hdl_cse_for_registers":"false",
"hdl_flatten_complex_port":"false",
"hdl_generate_index_style":"%s[%d]",
"hdl_generate_separator":".",
"hdl_instance_array_naming_style":"%s[%d]",
"hdl_interface_separator":"_",
"hdl_keep_first_module_definition":"false",
"hdl_latch_keep_feedback":"false",
"hdl_max_loop_limit":"1024",
"hdl_parameter_naming_style":"_%s%d",
"hdl_preserve_unused_flop":"false",
"hdl_preserve_unused_latch":"false",
"hdl_record_naming_style":"%s[%s]",
"hdl_reg_naming_style":"%s_reg%s",
"init_hdl_search_path":"../rtl",
"hdl_unconnected_input_port_value":"0",
"hdl_undriven_output_port_value":"0",
"hdl_undriven_signal_value":"0",
"hdl_use_block_prefix":"true",
"hdl_use_current_dir_before_hdl_search_path":"false",
"hdl_use_for_generate_prefix":"true",
"hdl_use_if_generate_prefix":"true",
"hdl_vhdl_preferred_architecture":"",
"lbr_seq_in_out_phase_opto":"false",
"lef_library":"",
"init_lib_search_path":"../lib",
"lib_search_path":"../lib",
"lp_clock_gating_auto_control":"none",
"lp_insert_clock_gating":"false",
"multibit_prefix_string":"CDN_MBIT_",
"multibit_seqs_name_concat_string":"_MB_",
"optimize_seq_x_to":"0",
"program_version":"18.10-p003_1",
"ungroup_separator":"_",
"wlec_add_golden_driver_info":"true",
"wlec_add_noblack_box_retime_subdesign":"true",
"wlec_analyze_abort":"false",
"wlec_analyze_module_partial_sum":"false",
"wlec_analyze_setup":"false",
"wlec_cg_declone_hier_compare":"true",
"wlec_cut_point":"none",
"wlec_g1_has_iso_inserted":"false",
"wlec_hier_comp_threshold":"50",
"wlec_keep_top_level_constraints":"false",
"wlec_lib_statetable":"true",
"wlec_ncprotect_keydb":"true",
"wlec_one_hot_mux":"false",
"wlec_pre_compare":"",
"wlec_pre_design_read":"",
"wlec_pre_exit":"",
"wlec_pre_read":"",
"wlec_retime_module_uniquify":"true",
"wlec_rtl_top":"",
"wlec_set_cdn_synth_root":"false",
"wlec_uniquify":"true",
"wlec_use_constant_function_timing_model":"true",
"wlec_use_cpf_for_library":"true",
"wlec_use_extconst":"false",
"wlec_use_io_pad":"true",
"wlec_use_lec_model":"true",
"wlec_write_cpf_lp_ec_flow":"true",
"write_vlog_bit_blast_mapped_ports":"false",
"write_vlog_convert_onebit_vector_to_scalar":"false",
"hdl_convert_onebit_vector_to_scalar":"false",
"write_vlog_no_negative_index":"false",
"wlec_auto_analyze":"true",
"wlec_checkpoint":"",
"wlec_compare_threads":"4",
"wlec_ignore_ovf":"false",
"wlec_parallel_threads":"4",
"use_abstract_models":"false",
"wlec_stop_after_syn_eqn_mismatch":"false",
"write_vlog_empty_module_for_black_box":"false",
"hdl_allow_inout_const_port_connect":"false",
"hdl_allow_instance_name_conflict":"false",
"hdl_append_generic_ports":"true",
"hdl_async_set_reset":"",
"hdl_auto_async_set_reset":"false",
"hdl_auto_exec_sdc_scripts":"true",
"hdl_auto_sync_set_reset":"true",
"hdl_bidirectional_assign":"true",
"hdl_bidirectional_wand_wor_assign":"false",
"hdl_bus_wire_naming_style":"%s[%d]",
"hdl_case_mux_threshold":"2",
"hdl_case_sensitive_instances":"none",
"hdl_decimal_parameter_name":"false",
"hdl_delete_transparent_latch":"true",
"hdl_enable_proc_name":"false",
"hdl_ff_keep_explicit_feedback":"true",
"hdl_ff_keep_feedback":"false",
"hdl_ignore_pragma_names":"coverage",
"hdl_index_mux_threshold":"8",
"hdl_infer_unresolved_from_logic_abstract":"true",
"hdl_link_from_any_lib":"true",
"hdl_max_map_to_mux_control_width":"10",
"hdl_max_memory_address_range":"16384",
"hdl_max_recursion_limit":"1024",
"hdl_nc_compatible_module_linking":"true",
"hdl_overwrite_command_line_macros":"true",
"hdl_preserve_async_sr_priority_logic":"false",
"hdl_preserve_dangling_output_nets":"true",
"hdl_preserve_supply_nets":"true",
"hdl_preserve_sync_ctrl_logic":"false",
"hdl_preserve_sync_set_reset":"false",
"hdl_preserve_unused_registers":"false",
"hdl_primitive_input_multibit":"false",
"hdl_rename_cdn_flop_pins":"",
"hdl_report_case_info":"false",
"hdl_resolve_instance_with_libcell":"false",
"hdl_resolve_parameterized_instance_with_structural_module":"false",
"hdl_sv_module_wrapper":"false",
"hdl_sync_set_reset":"",
"hdl_track_filename_row_col":"false",
"hdl_track_module_elab_memory_and_runtime":"false",
"hdl_unconnected_value":"0",
"hdl_use_cw_first":"false",
"hdl_use_default_parameter_values_in_design_name":"false",
"hdl_use_default_parameter_values_in_name":"false",
"hdl_use_parameterized_module_by_name":"false",
"hdl_use_params_in_cell_search":"true",
"hdl_use_port_default_value":"true",
"hdl_verilog_defines":"SYNTHESIS",
"hdl_vhdl_assign_width_mismatch":"false",
"hdl_vhdl_case":"original",
"hdl_vhdl_environment":"common",
"hdl_vhdl_lrm_compliance":"false",
"hdl_vhdl_range_opto":"false",
"hdl_vhdl_read_version":"1993",
"hdl_zero_replicate_is_null":"true",
"multibit_allow_unused_bits":"true",
"multibit_auto_exclude_registers_with_exceptions":"false",
"multibit_cells_from_different_busses":"true",
"multibit_predefined_allow_unused_bits":"false",
"multibit_preserve_inferred_instances":"false",
"multibit_preserved_net_check":"false",
"multibit_seqs_instance_naming_style":"concat",
"multibit_seqs_members_naming_style":"%s%d %s%d_reg %s_%d_ %s_%d_reg {%s[%d]} {%s[%d]_reg}",
"multibit_short_prefix_string":"_CDN_CPX_",
"multibit_split_string":"_split_",
"multibit_unused_input_value":"0",
"wlec_composite_compare":"true",
"wlec_dft_constraint_file":"",
"wlec_no_exit":"false",
"wlec_old_lp_ec_flow":"false",
"wlec_skip_iso_check_hier_compare":"false",
"wlec_skip_lvl_check_hier_compare":"false",
"optimize_constant_feedback_seqs":"true",
"optimize_constant_0_flops":"true",
"optimize_constant_1_flops":"true",
"optimize_merge_flops":"true",
"optimize_constant_latches":"true",
"optimize_merge_latches":"true",
"object":"/",
"type":"root"},

{"commit_cpf_done":"false",
"hdl_filelist":"{default -v2001 {SYNTHESIS} {../rtl/SAR_RTL.v} {../rtl} {}}",
"hdl_parameters":"{STATE_WAIT 0 0} {STATE_SAMPLE 1 0} {STATE_CONVERT 2 0} {STATE_DONE 3 0}",
"hdl_user_name":"ADC_SAR1",
"is_retimed":"false",
"lp_clock_gating_style":"latch",
"pi_commit_done":"false",
"state":"mapped",
"obsolete_state":"mapped",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/ADC_SAR1",
"type":"design"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/result_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/result_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/result_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/result_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/result_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/result_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/result_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/result_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/temp_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/temp_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/temp_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/temp_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/temp_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/temp_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/temp_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/temp_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/digital_out_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/digital_out_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/digital_out_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/digital_out_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/digital_out_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/digital_out_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/state_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/digital_out_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/digital_out_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/ADC_SAR1/instances_seq/state_reg[0]",
"type":"instance"},

{"index": "1", 
 "date": "Mon Mar 08 09:29:06 IST 2021",
 "seconds": 1615175946.460795,
 "netlist": "fv/ADC_SAR1/fv_map.v.gz", 
 "design_name": "ADC_SAR1", 
 "synth_workdir": "/root/201038012/First_Sem/project/learn/work", 
 "synthesis_command":"",
 "current_label": "fv_map", 
 "previous_label": "rtl", 
 "write_verif_file_runtime": 0.27094999999999997 
 }
]
