Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _25219_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _20034_/ZN (INV_X1)
   0.03    1.24 ^ _20035_/ZN (OAI21_X1)
   0.02    1.26 v _20036_/ZN (AOI21_X1)
   0.07    1.33 ^ _24378_/ZN (OAI21_X1)
   0.04    1.36 v _24394_/ZN (NAND3_X1)
   0.05    1.41 ^ _24398_/ZN (NOR2_X1)
   0.04    1.45 ^ _24403_/ZN (AND2_X1)
   0.04    1.49 ^ _24408_/ZN (AND2_X1)
   0.05    1.54 ^ _24412_/ZN (AND2_X1)
   0.04    1.58 v _24417_/ZN (NAND3_X1)
   0.05    1.63 ^ _24425_/ZN (NOR2_X1)
   0.05    1.68 ^ _24429_/ZN (AND2_X1)
   0.06    1.74 ^ _24434_/ZN (AND3_X1)
   0.06    1.79 ^ _24441_/ZN (AND3_X1)
   0.04    1.84 ^ _24446_/ZN (AND2_X1)
   0.05    1.89 ^ _24451_/ZN (AND2_X1)
   0.02    1.91 v _24459_/ZN (NAND2_X1)
   0.04    1.95 ^ _24463_/ZN (NOR2_X1)
   0.05    2.00 ^ _24464_/ZN (AND2_X1)
   0.04    2.04 ^ _24473_/ZN (AND2_X1)
   0.04    2.07 ^ _24477_/ZN (AND2_X1)
   0.05    2.12 ^ _24478_/ZN (AND2_X1)
   0.06    2.18 ^ _24485_/ZN (AND3_X1)
   0.05    2.23 ^ _24490_/ZN (AND2_X1)
   0.06    2.29 ^ _24497_/ZN (AND3_X1)
   0.04    2.33 ^ _24507_/ZN (AND2_X1)
   0.02    2.35 v _24511_/ZN (NAND2_X1)
   0.06    2.41 v _24512_/Z (XOR2_X1)
   0.03    2.44 ^ _24513_/ZN (OAI21_X1)
   0.04    2.47 ^ _24514_/Z (MUX2_X1)
   0.00    2.47 ^ _25219_/D (DFF_X1)
           2.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25219_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -2.47   data arrival time
---------------------------------------------------------
           1.49   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _25218_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _20034_/ZN (INV_X1)
   0.03    1.24 ^ _20035_/ZN (OAI21_X1)
   0.02    1.26 v _20036_/ZN (AOI21_X1)
   0.07    1.33 ^ _24378_/ZN (OAI21_X1)
   0.04    1.36 v _24394_/ZN (NAND3_X1)
   0.05    1.41 ^ _24398_/ZN (NOR2_X1)
   0.04    1.45 ^ _24403_/ZN (AND2_X1)
   0.04    1.49 ^ _24408_/ZN (AND2_X1)
   0.05    1.54 ^ _24412_/ZN (AND2_X1)
   0.04    1.58 v _24417_/ZN (NAND3_X1)
   0.05    1.63 ^ _24425_/ZN (NOR2_X1)
   0.05    1.68 ^ _24429_/ZN (AND2_X1)
   0.06    1.74 ^ _24434_/ZN (AND3_X1)
   0.06    1.79 ^ _24441_/ZN (AND3_X1)
   0.04    1.84 ^ _24446_/ZN (AND2_X1)
   0.05    1.89 ^ _24451_/ZN (AND2_X1)
   0.02    1.91 v _24459_/ZN (NAND2_X1)
   0.04    1.95 ^ _24463_/ZN (NOR2_X1)
   0.05    2.00 ^ _24464_/ZN (AND2_X1)
   0.04    2.04 ^ _24473_/ZN (AND2_X1)
   0.04    2.07 ^ _24477_/ZN (AND2_X1)
   0.05    2.12 ^ _24478_/ZN (AND2_X1)
   0.06    2.18 ^ _24485_/ZN (AND3_X1)
   0.05    2.23 ^ _24490_/ZN (AND2_X1)
   0.06    2.29 ^ _24497_/ZN (AND3_X1)
   0.04    2.33 ^ _24507_/ZN (AND2_X1)
   0.05    2.38 ^ _24508_/Z (XOR2_X1)
   0.02    2.40 v _24509_/ZN (AOI21_X1)
   0.03    2.43 ^ _24510_/ZN (AOI21_X1)
   0.00    2.43 ^ _25218_/D (DFF_X1)
           2.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25218_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -2.43   data arrival time
---------------------------------------------------------
           1.54   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _25217_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _20034_/ZN (INV_X1)
   0.03    1.24 ^ _20035_/ZN (OAI21_X1)
   0.02    1.26 v _20036_/ZN (AOI21_X1)
   0.07    1.33 ^ _24378_/ZN (OAI21_X1)
   0.04    1.36 v _24394_/ZN (NAND3_X1)
   0.05    1.41 ^ _24398_/ZN (NOR2_X1)
   0.04    1.45 ^ _24403_/ZN (AND2_X1)
   0.04    1.49 ^ _24408_/ZN (AND2_X1)
   0.05    1.54 ^ _24412_/ZN (AND2_X1)
   0.04    1.58 v _24417_/ZN (NAND3_X1)
   0.05    1.63 ^ _24425_/ZN (NOR2_X1)
   0.05    1.68 ^ _24429_/ZN (AND2_X1)
   0.06    1.74 ^ _24434_/ZN (AND3_X1)
   0.06    1.79 ^ _24441_/ZN (AND3_X1)
   0.04    1.84 ^ _24446_/ZN (AND2_X1)
   0.05    1.89 ^ _24451_/ZN (AND2_X1)
   0.02    1.91 v _24459_/ZN (NAND2_X1)
   0.04    1.95 ^ _24463_/ZN (NOR2_X1)
   0.05    2.00 ^ _24464_/ZN (AND2_X1)
   0.04    2.04 ^ _24473_/ZN (AND2_X1)
   0.04    2.07 ^ _24477_/ZN (AND2_X1)
   0.05    2.12 ^ _24478_/ZN (AND2_X1)
   0.06    2.18 ^ _24485_/ZN (AND3_X1)
   0.05    2.23 ^ _24490_/ZN (AND2_X1)
   0.06    2.29 ^ _24497_/ZN (AND3_X1)
   0.05    2.34 ^ _24503_/Z (XOR2_X1)
   0.02    2.36 v _24504_/ZN (AOI21_X1)
   0.03    2.38 ^ _24505_/ZN (AOI21_X1)
   0.00    2.38 ^ _25217_/D (DFF_X1)
           2.38   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25217_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -2.38   data arrival time
---------------------------------------------------------
           1.58   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _25216_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _20034_/ZN (INV_X1)
   0.03    1.24 ^ _20035_/ZN (OAI21_X1)
   0.02    1.26 v _20036_/ZN (AOI21_X1)
   0.07    1.33 ^ _24378_/ZN (OAI21_X1)
   0.04    1.36 v _24394_/ZN (NAND3_X1)
   0.05    1.41 ^ _24398_/ZN (NOR2_X1)
   0.04    1.45 ^ _24403_/ZN (AND2_X1)
   0.04    1.49 ^ _24408_/ZN (AND2_X1)
   0.05    1.54 ^ _24412_/ZN (AND2_X1)
   0.04    1.58 v _24417_/ZN (NAND3_X1)
   0.05    1.63 ^ _24425_/ZN (NOR2_X1)
   0.05    1.68 ^ _24429_/ZN (AND2_X1)
   0.06    1.74 ^ _24434_/ZN (AND3_X1)
   0.06    1.79 ^ _24441_/ZN (AND3_X1)
   0.04    1.84 ^ _24446_/ZN (AND2_X1)
   0.05    1.89 ^ _24451_/ZN (AND2_X1)
   0.02    1.91 v _24459_/ZN (NAND2_X1)
   0.04    1.95 ^ _24463_/ZN (NOR2_X1)
   0.05    2.00 ^ _24464_/ZN (AND2_X1)
   0.04    2.04 ^ _24473_/ZN (AND2_X1)
   0.04    2.07 ^ _24477_/ZN (AND2_X1)
   0.05    2.12 ^ _24478_/ZN (AND2_X1)
   0.06    2.18 ^ _24485_/ZN (AND3_X1)
   0.05    2.23 ^ _24490_/ZN (AND2_X1)
   0.06    2.29 ^ _24497_/ZN (AND3_X1)
   0.02    2.31 v _24500_/ZN (OAI21_X1)
   0.06    2.36 v _24501_/Z (MUX2_X1)
   0.00    2.36 v _25216_/D (DFF_X1)
           2.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25216_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.36   data arrival time
---------------------------------------------------------
           1.59   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _25215_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _20034_/ZN (INV_X1)
   0.03    1.24 ^ _20035_/ZN (OAI21_X1)
   0.02    1.26 v _20036_/ZN (AOI21_X1)
   0.07    1.33 ^ _24378_/ZN (OAI21_X1)
   0.04    1.36 v _24394_/ZN (NAND3_X1)
   0.05    1.41 ^ _24398_/ZN (NOR2_X1)
   0.04    1.45 ^ _24403_/ZN (AND2_X1)
   0.04    1.49 ^ _24408_/ZN (AND2_X1)
   0.05    1.54 ^ _24412_/ZN (AND2_X1)
   0.04    1.58 v _24417_/ZN (NAND3_X1)
   0.05    1.63 ^ _24425_/ZN (NOR2_X1)
   0.05    1.68 ^ _24429_/ZN (AND2_X1)
   0.06    1.74 ^ _24434_/ZN (AND3_X1)
   0.06    1.79 ^ _24441_/ZN (AND3_X1)
   0.04    1.84 ^ _24446_/ZN (AND2_X1)
   0.05    1.89 ^ _24451_/ZN (AND2_X1)
   0.02    1.91 v _24459_/ZN (NAND2_X1)
   0.04    1.95 ^ _24463_/ZN (NOR2_X1)
   0.05    2.00 ^ _24464_/ZN (AND2_X1)
   0.04    2.04 ^ _24473_/ZN (AND2_X1)
   0.04    2.07 ^ _24477_/ZN (AND2_X1)
   0.05    2.12 ^ _24478_/ZN (AND2_X1)
   0.06    2.18 ^ _24485_/ZN (AND3_X1)
   0.05    2.23 ^ _24490_/ZN (AND2_X1)
   0.04    2.28 ^ _24494_/ZN (XNOR2_X1)
   0.02    2.29 v _24495_/ZN (OAI21_X1)
   0.06    2.35 v _24496_/Z (MUX2_X1)
   0.00    2.35 v _25215_/D (DFF_X1)
           2.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25215_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.35   data arrival time
---------------------------------------------------------
           1.61   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _25214_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _20034_/ZN (INV_X1)
   0.03    1.24 ^ _20035_/ZN (OAI21_X1)
   0.02    1.26 v _20036_/ZN (AOI21_X1)
   0.07    1.33 ^ _24378_/ZN (OAI21_X1)
   0.04    1.36 v _24394_/ZN (NAND3_X1)
   0.05    1.41 ^ _24398_/ZN (NOR2_X1)
   0.04    1.45 ^ _24403_/ZN (AND2_X1)
   0.04    1.49 ^ _24408_/ZN (AND2_X1)
   0.05    1.54 ^ _24412_/ZN (AND2_X1)
   0.04    1.58 v _24417_/ZN (NAND3_X1)
   0.05    1.63 ^ _24425_/ZN (NOR2_X1)
   0.05    1.68 ^ _24429_/ZN (AND2_X1)
   0.06    1.74 ^ _24434_/ZN (AND3_X1)
   0.06    1.79 ^ _24441_/ZN (AND3_X1)
   0.04    1.84 ^ _24446_/ZN (AND2_X1)
   0.05    1.89 ^ _24451_/ZN (AND2_X1)
   0.02    1.91 v _24459_/ZN (NAND2_X1)
   0.04    1.95 ^ _24463_/ZN (NOR2_X1)
   0.05    2.00 ^ _24464_/ZN (AND2_X1)
   0.04    2.04 ^ _24473_/ZN (AND2_X1)
   0.04    2.07 ^ _24477_/ZN (AND2_X1)
   0.05    2.12 ^ _24478_/ZN (AND2_X1)
   0.06    2.18 ^ _24485_/ZN (AND3_X1)
   0.05    2.23 ^ _24490_/ZN (AND2_X1)
   0.02    2.25 v _24492_/ZN (OAI21_X1)
   0.06    2.31 v _24493_/Z (MUX2_X1)
   0.00    2.31 v _25214_/D (DFF_X1)
           2.31   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25214_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.31   data arrival time
---------------------------------------------------------
           1.65   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _25213_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _20034_/ZN (INV_X1)
   0.03    1.24 ^ _20035_/ZN (OAI21_X1)
   0.02    1.26 v _20036_/ZN (AOI21_X1)
   0.07    1.33 ^ _24378_/ZN (OAI21_X1)
   0.04    1.36 v _24394_/ZN (NAND3_X1)
   0.05    1.41 ^ _24398_/ZN (NOR2_X1)
   0.04    1.45 ^ _24403_/ZN (AND2_X1)
   0.04    1.49 ^ _24408_/ZN (AND2_X1)
   0.05    1.54 ^ _24412_/ZN (AND2_X1)
   0.04    1.58 v _24417_/ZN (NAND3_X1)
   0.05    1.63 ^ _24425_/ZN (NOR2_X1)
   0.05    1.68 ^ _24429_/ZN (AND2_X1)
   0.06    1.74 ^ _24434_/ZN (AND3_X1)
   0.06    1.79 ^ _24441_/ZN (AND3_X1)
   0.04    1.84 ^ _24446_/ZN (AND2_X1)
   0.05    1.89 ^ _24451_/ZN (AND2_X1)
   0.02    1.91 v _24459_/ZN (NAND2_X1)
   0.04    1.95 ^ _24463_/ZN (NOR2_X1)
   0.05    2.00 ^ _24464_/ZN (AND2_X1)
   0.04    2.04 ^ _24473_/ZN (AND2_X1)
   0.04    2.07 ^ _24477_/ZN (AND2_X1)
   0.05    2.12 ^ _24478_/ZN (AND2_X1)
   0.06    2.18 ^ _24485_/ZN (AND3_X1)
   0.02    2.20 v _24488_/ZN (OAI21_X1)
   0.06    2.25 v _24489_/Z (MUX2_X1)
   0.00    2.25 v _25213_/D (DFF_X1)
           2.25   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25213_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.25   data arrival time
---------------------------------------------------------
           1.71   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _25212_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _20034_/ZN (INV_X1)
   0.03    1.24 ^ _20035_/ZN (OAI21_X1)
   0.02    1.26 v _20036_/ZN (AOI21_X1)
   0.07    1.33 ^ _24378_/ZN (OAI21_X1)
   0.04    1.36 v _24394_/ZN (NAND3_X1)
   0.05    1.41 ^ _24398_/ZN (NOR2_X1)
   0.04    1.45 ^ _24403_/ZN (AND2_X1)
   0.04    1.49 ^ _24408_/ZN (AND2_X1)
   0.05    1.54 ^ _24412_/ZN (AND2_X1)
   0.04    1.58 v _24417_/ZN (NAND3_X1)
   0.05    1.63 ^ _24425_/ZN (NOR2_X1)
   0.05    1.68 ^ _24429_/ZN (AND2_X1)
   0.06    1.74 ^ _24434_/ZN (AND3_X1)
   0.06    1.79 ^ _24441_/ZN (AND3_X1)
   0.04    1.84 ^ _24446_/ZN (AND2_X1)
   0.05    1.89 ^ _24451_/ZN (AND2_X1)
   0.02    1.91 v _24459_/ZN (NAND2_X1)
   0.04    1.95 ^ _24463_/ZN (NOR2_X1)
   0.05    2.00 ^ _24464_/ZN (AND2_X1)
   0.04    2.04 ^ _24473_/ZN (AND2_X1)
   0.04    2.07 ^ _24477_/ZN (AND2_X1)
   0.05    2.12 ^ _24478_/ZN (AND2_X1)
   0.04    2.17 ^ _24482_/ZN (XNOR2_X1)
   0.02    2.18 v _24483_/ZN (OAI21_X1)
   0.06    2.24 v _24484_/Z (MUX2_X1)
   0.00    2.24 v _25212_/D (DFF_X1)
           2.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25212_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.24   data arrival time
---------------------------------------------------------
           1.72   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _25211_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _20034_/ZN (INV_X1)
   0.03    1.24 ^ _20035_/ZN (OAI21_X1)
   0.02    1.26 v _20036_/ZN (AOI21_X1)
   0.07    1.33 ^ _24378_/ZN (OAI21_X1)
   0.04    1.36 v _24394_/ZN (NAND3_X1)
   0.05    1.41 ^ _24398_/ZN (NOR2_X1)
   0.04    1.45 ^ _24403_/ZN (AND2_X1)
   0.04    1.49 ^ _24408_/ZN (AND2_X1)
   0.05    1.54 ^ _24412_/ZN (AND2_X1)
   0.04    1.58 v _24417_/ZN (NAND3_X1)
   0.05    1.63 ^ _24425_/ZN (NOR2_X1)
   0.05    1.68 ^ _24429_/ZN (AND2_X1)
   0.06    1.74 ^ _24434_/ZN (AND3_X1)
   0.06    1.79 ^ _24441_/ZN (AND3_X1)
   0.04    1.84 ^ _24446_/ZN (AND2_X1)
   0.05    1.89 ^ _24451_/ZN (AND2_X1)
   0.02    1.91 v _24459_/ZN (NAND2_X1)
   0.04    1.95 ^ _24463_/ZN (NOR2_X1)
   0.05    2.00 ^ _24464_/ZN (AND2_X1)
   0.04    2.04 ^ _24473_/ZN (AND2_X1)
   0.04    2.07 ^ _24477_/ZN (AND2_X1)
   0.05    2.12 ^ _24478_/ZN (AND2_X1)
   0.02    2.14 v _24480_/ZN (OAI21_X1)
   0.06    2.20 v _24481_/Z (MUX2_X1)
   0.00    2.20 v _25211_/D (DFF_X1)
           2.20   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25211_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.20   data arrival time
---------------------------------------------------------
           1.76   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25156_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.62 ^ _22310_/ZN (AND2_X1)
   0.03    1.65 v _22314_/ZN (NAND3_X1)
   0.05    1.69 ^ _22316_/ZN (NOR2_X1)
   0.05    1.74 ^ _22318_/ZN (AND2_X1)
   0.04    1.78 v _22322_/ZN (NAND3_X1)
   0.10    1.88 ^ _22326_/ZN (NOR3_X1)
   0.04    1.92 v _22330_/ZN (NAND3_X1)
   0.10    2.02 ^ _22337_/ZN (NOR3_X1)
   0.04    2.06 v _22341_/ZN (NAND3_X1)
   0.06    2.12 ^ _22345_/ZN (NOR3_X1)
   0.05    2.17 ^ _22346_/Z (XOR2_X1)
   0.00    2.17 ^ _25156_/D (DFF_X1)
           2.17   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25156_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -2.17   data arrival time
---------------------------------------------------------
           1.79   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25155_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.62 ^ _22310_/ZN (AND2_X1)
   0.03    1.65 v _22314_/ZN (NAND3_X1)
   0.05    1.69 ^ _22316_/ZN (NOR2_X1)
   0.05    1.74 ^ _22318_/ZN (AND2_X1)
   0.04    1.78 v _22322_/ZN (NAND3_X1)
   0.10    1.88 ^ _22326_/ZN (NOR3_X1)
   0.04    1.92 v _22330_/ZN (NAND3_X1)
   0.10    2.02 ^ _22337_/ZN (NOR3_X1)
   0.04    2.06 v _22341_/ZN (NAND3_X1)
   0.04    2.10 ^ _22343_/ZN (NOR2_X1)
   0.04    2.14 ^ _22344_/ZN (XNOR2_X1)
   0.00    2.14 ^ _25155_/D (DFF_X1)
           2.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25155_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -2.14   data arrival time
---------------------------------------------------------
           1.82   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25154_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.62 ^ _22310_/ZN (AND2_X1)
   0.03    1.65 v _22314_/ZN (NAND3_X1)
   0.05    1.69 ^ _22316_/ZN (NOR2_X1)
   0.05    1.74 ^ _22318_/ZN (AND2_X1)
   0.04    1.78 v _22322_/ZN (NAND3_X1)
   0.10    1.88 ^ _22326_/ZN (NOR3_X1)
   0.04    1.92 v _22330_/ZN (NAND3_X1)
   0.10    2.02 ^ _22337_/ZN (NOR3_X1)
   0.04    2.06 v _22341_/ZN (NAND3_X1)
   0.06    2.12 v _22342_/Z (XOR2_X1)
   0.00    2.12 v _25154_/D (DFF_X1)
           2.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25154_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.12   data arrival time
---------------------------------------------------------
           1.83   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _25210_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _20034_/ZN (INV_X1)
   0.03    1.24 ^ _20035_/ZN (OAI21_X1)
   0.02    1.26 v _20036_/ZN (AOI21_X1)
   0.07    1.33 ^ _24378_/ZN (OAI21_X1)
   0.04    1.36 v _24394_/ZN (NAND3_X1)
   0.05    1.41 ^ _24398_/ZN (NOR2_X1)
   0.04    1.45 ^ _24403_/ZN (AND2_X1)
   0.04    1.49 ^ _24408_/ZN (AND2_X1)
   0.05    1.54 ^ _24412_/ZN (AND2_X1)
   0.04    1.58 v _24417_/ZN (NAND3_X1)
   0.05    1.63 ^ _24425_/ZN (NOR2_X1)
   0.05    1.68 ^ _24429_/ZN (AND2_X1)
   0.06    1.74 ^ _24434_/ZN (AND3_X1)
   0.06    1.79 ^ _24441_/ZN (AND3_X1)
   0.04    1.84 ^ _24446_/ZN (AND2_X1)
   0.05    1.89 ^ _24451_/ZN (AND2_X1)
   0.02    1.91 v _24459_/ZN (NAND2_X1)
   0.04    1.95 ^ _24463_/ZN (NOR2_X1)
   0.05    2.00 ^ _24464_/ZN (AND2_X1)
   0.04    2.04 ^ _24473_/ZN (AND2_X1)
   0.05    2.08 ^ _24474_/Z (XOR2_X1)
   0.02    2.10 v _24475_/ZN (AOI21_X1)
   0.03    2.13 ^ _24476_/ZN (AOI21_X1)
   0.00    2.13 ^ _25210_/D (DFF_X1)
           2.13   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25210_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -2.13   data arrival time
---------------------------------------------------------
           1.84   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25153_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.62 ^ _22310_/ZN (AND2_X1)
   0.03    1.65 v _22314_/ZN (NAND3_X1)
   0.05    1.69 ^ _22316_/ZN (NOR2_X1)
   0.05    1.74 ^ _22318_/ZN (AND2_X1)
   0.04    1.78 v _22322_/ZN (NAND3_X1)
   0.10    1.88 ^ _22326_/ZN (NOR3_X1)
   0.04    1.92 v _22330_/ZN (NAND3_X1)
   0.10    2.02 ^ _22337_/ZN (NOR3_X1)
   0.02    2.04 v _22339_/ZN (NAND2_X1)
   0.04    2.08 v _22340_/ZN (XNOR2_X1)
   0.00    2.08 v _25153_/D (DFF_X1)
           2.08   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25153_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.08   data arrival time
---------------------------------------------------------
           1.88   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _25209_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _20034_/ZN (INV_X1)
   0.03    1.24 ^ _20035_/ZN (OAI21_X1)
   0.02    1.26 v _20036_/ZN (AOI21_X1)
   0.07    1.33 ^ _24378_/ZN (OAI21_X1)
   0.04    1.36 v _24394_/ZN (NAND3_X1)
   0.05    1.41 ^ _24398_/ZN (NOR2_X1)
   0.04    1.45 ^ _24403_/ZN (AND2_X1)
   0.04    1.49 ^ _24408_/ZN (AND2_X1)
   0.05    1.54 ^ _24412_/ZN (AND2_X1)
   0.04    1.58 v _24417_/ZN (NAND3_X1)
   0.05    1.63 ^ _24425_/ZN (NOR2_X1)
   0.05    1.68 ^ _24429_/ZN (AND2_X1)
   0.06    1.74 ^ _24434_/ZN (AND3_X1)
   0.06    1.79 ^ _24441_/ZN (AND3_X1)
   0.04    1.84 ^ _24446_/ZN (AND2_X1)
   0.05    1.89 ^ _24451_/ZN (AND2_X1)
   0.02    1.91 v _24459_/ZN (NAND2_X1)
   0.04    1.95 ^ _24463_/ZN (NOR2_X1)
   0.05    2.00 ^ _24464_/ZN (AND2_X1)
   0.05    2.04 ^ _24469_/Z (XOR2_X1)
   0.02    2.06 v _24470_/ZN (AOI21_X1)
   0.03    2.09 ^ _24471_/ZN (AOI21_X1)
   0.00    2.09 ^ _25209_/D (DFF_X1)
           2.09   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25209_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -2.09   data arrival time
---------------------------------------------------------
           1.88   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _25208_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _20034_/ZN (INV_X1)
   0.03    1.24 ^ _20035_/ZN (OAI21_X1)
   0.02    1.26 v _20036_/ZN (AOI21_X1)
   0.07    1.33 ^ _24378_/ZN (OAI21_X1)
   0.04    1.36 v _24394_/ZN (NAND3_X1)
   0.05    1.41 ^ _24398_/ZN (NOR2_X1)
   0.04    1.45 ^ _24403_/ZN (AND2_X1)
   0.04    1.49 ^ _24408_/ZN (AND2_X1)
   0.05    1.54 ^ _24412_/ZN (AND2_X1)
   0.04    1.58 v _24417_/ZN (NAND3_X1)
   0.05    1.63 ^ _24425_/ZN (NOR2_X1)
   0.05    1.68 ^ _24429_/ZN (AND2_X1)
   0.06    1.74 ^ _24434_/ZN (AND3_X1)
   0.06    1.79 ^ _24441_/ZN (AND3_X1)
   0.04    1.84 ^ _24446_/ZN (AND2_X1)
   0.05    1.89 ^ _24451_/ZN (AND2_X1)
   0.02    1.91 v _24459_/ZN (NAND2_X1)
   0.04    1.95 ^ _24463_/ZN (NOR2_X1)
   0.05    2.00 ^ _24464_/ZN (AND2_X1)
   0.02    2.01 v _24466_/ZN (OAI21_X1)
   0.06    2.07 v _24467_/Z (MUX2_X1)
   0.00    2.07 v _25208_/D (DFF_X1)
           2.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25208_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.07   data arrival time
---------------------------------------------------------
           1.89   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25152_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.62 ^ _22310_/ZN (AND2_X1)
   0.03    1.65 v _22314_/ZN (NAND3_X1)
   0.05    1.69 ^ _22316_/ZN (NOR2_X1)
   0.05    1.74 ^ _22318_/ZN (AND2_X1)
   0.04    1.78 v _22322_/ZN (NAND3_X1)
   0.10    1.88 ^ _22326_/ZN (NOR3_X1)
   0.04    1.92 v _22330_/ZN (NAND3_X1)
   0.10    2.02 ^ _22337_/ZN (NOR3_X1)
   0.05    2.07 ^ _22338_/Z (XOR2_X1)
   0.00    2.07 ^ _25152_/D (DFF_X1)
           2.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25152_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -2.07   data arrival time
---------------------------------------------------------
           1.90   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _25207_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _20034_/ZN (INV_X1)
   0.03    1.24 ^ _20035_/ZN (OAI21_X1)
   0.02    1.26 v _20036_/ZN (AOI21_X1)
   0.07    1.33 ^ _24378_/ZN (OAI21_X1)
   0.04    1.36 v _24394_/ZN (NAND3_X1)
   0.05    1.41 ^ _24398_/ZN (NOR2_X1)
   0.04    1.45 ^ _24403_/ZN (AND2_X1)
   0.04    1.49 ^ _24408_/ZN (AND2_X1)
   0.05    1.54 ^ _24412_/ZN (AND2_X1)
   0.04    1.58 v _24417_/ZN (NAND3_X1)
   0.05    1.63 ^ _24425_/ZN (NOR2_X1)
   0.05    1.68 ^ _24429_/ZN (AND2_X1)
   0.06    1.74 ^ _24434_/ZN (AND3_X1)
   0.06    1.79 ^ _24441_/ZN (AND3_X1)
   0.04    1.84 ^ _24446_/ZN (AND2_X1)
   0.05    1.89 ^ _24451_/ZN (AND2_X1)
   0.02    1.91 v _24459_/ZN (NAND2_X1)
   0.04    1.95 ^ _24460_/ZN (XNOR2_X1)
   0.02    1.96 v _24461_/ZN (OAI21_X1)
   0.06    2.02 v _24462_/Z (MUX2_X1)
   0.00    2.02 v _25207_/D (DFF_X1)
           2.02   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25207_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.02   data arrival time
---------------------------------------------------------
           1.94   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _25206_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _20034_/ZN (INV_X1)
   0.03    1.24 ^ _20035_/ZN (OAI21_X1)
   0.02    1.26 v _20036_/ZN (AOI21_X1)
   0.07    1.33 ^ _24378_/ZN (OAI21_X1)
   0.04    1.36 v _24394_/ZN (NAND3_X1)
   0.05    1.41 ^ _24398_/ZN (NOR2_X1)
   0.04    1.45 ^ _24403_/ZN (AND2_X1)
   0.04    1.49 ^ _24408_/ZN (AND2_X1)
   0.05    1.54 ^ _24412_/ZN (AND2_X1)
   0.04    1.58 v _24417_/ZN (NAND3_X1)
   0.05    1.63 ^ _24425_/ZN (NOR2_X1)
   0.05    1.68 ^ _24429_/ZN (AND2_X1)
   0.06    1.74 ^ _24434_/ZN (AND3_X1)
   0.06    1.79 ^ _24441_/ZN (AND3_X1)
   0.04    1.84 ^ _24446_/ZN (AND2_X1)
   0.05    1.89 ^ _24451_/ZN (AND2_X1)
   0.04    1.93 ^ _24455_/ZN (XNOR2_X1)
   0.02    1.94 v _24456_/ZN (OAI21_X1)
   0.06    2.00 v _24457_/Z (MUX2_X1)
   0.00    2.00 v _25206_/D (DFF_X1)
           2.00   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25206_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.00   data arrival time
---------------------------------------------------------
           1.96   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25151_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.62 ^ _22310_/ZN (AND2_X1)
   0.03    1.65 v _22314_/ZN (NAND3_X1)
   0.05    1.69 ^ _22316_/ZN (NOR2_X1)
   0.05    1.74 ^ _22318_/ZN (AND2_X1)
   0.04    1.78 v _22322_/ZN (NAND3_X1)
   0.10    1.88 ^ _22326_/ZN (NOR3_X1)
   0.04    1.92 v _22330_/ZN (NAND3_X1)
   0.04    1.96 ^ _22335_/ZN (NOR2_X1)
   0.04    2.00 ^ _22336_/ZN (XNOR2_X1)
   0.00    2.00 ^ _25151_/D (DFF_X1)
           2.00   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25151_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -2.00   data arrival time
---------------------------------------------------------
           1.96   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25150_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.62 ^ _22310_/ZN (AND2_X1)
   0.03    1.65 v _22314_/ZN (NAND3_X1)
   0.05    1.69 ^ _22316_/ZN (NOR2_X1)
   0.05    1.74 ^ _22318_/ZN (AND2_X1)
   0.04    1.78 v _22322_/ZN (NAND3_X1)
   0.10    1.88 ^ _22326_/ZN (NOR3_X1)
   0.04    1.92 v _22330_/ZN (NAND3_X1)
   0.05    1.97 v _22331_/ZN (XNOR2_X1)
   0.00    1.97 v _25150_/D (DFF_X1)
           1.97   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25150_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.97   data arrival time
---------------------------------------------------------
           1.99   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25565_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22548_/ZN (NOR4_X4)
   0.07    1.75 v _22571_/ZN (NAND4_X1)
   0.08    1.83 ^ _22578_/ZN (NOR2_X1)
   0.03    1.86 v _22610_/ZN (NAND2_X1)
   0.04    1.90 v _22614_/ZN (XNOR2_X1)
   0.06    1.96 v _22618_/Z (MUX2_X1)
   0.00    1.96 v _25565_/D (DFFR_X1)
           1.96   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25565_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.96   data arrival time
---------------------------------------------------------
           2.00   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _25205_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _20034_/ZN (INV_X1)
   0.03    1.24 ^ _20035_/ZN (OAI21_X1)
   0.02    1.26 v _20036_/ZN (AOI21_X1)
   0.07    1.33 ^ _24378_/ZN (OAI21_X1)
   0.04    1.36 v _24394_/ZN (NAND3_X1)
   0.05    1.41 ^ _24398_/ZN (NOR2_X1)
   0.04    1.45 ^ _24403_/ZN (AND2_X1)
   0.04    1.49 ^ _24408_/ZN (AND2_X1)
   0.05    1.54 ^ _24412_/ZN (AND2_X1)
   0.04    1.58 v _24417_/ZN (NAND3_X1)
   0.05    1.63 ^ _24425_/ZN (NOR2_X1)
   0.05    1.68 ^ _24429_/ZN (AND2_X1)
   0.06    1.74 ^ _24434_/ZN (AND3_X1)
   0.06    1.79 ^ _24441_/ZN (AND3_X1)
   0.04    1.84 ^ _24446_/ZN (AND2_X1)
   0.05    1.89 ^ _24451_/ZN (AND2_X1)
   0.02    1.90 v _24453_/ZN (OAI21_X1)
   0.06    1.96 v _24454_/Z (MUX2_X1)
   0.00    1.96 v _25205_/D (DFF_X1)
           1.96   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25205_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.96   data arrival time
---------------------------------------------------------
           2.00   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25580_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 ^ _22678_/ZN (AND3_X4)
   0.04    1.80 v _22710_/ZN (NAND4_X4)
   0.08    1.88 ^ _22731_/ZN (NOR4_X2)
   0.05    1.93 ^ _22732_/ZN (XNOR2_X1)
   0.01    1.94 v _22733_/ZN (AOI21_X2)
   0.00    1.94 v _25580_/D (DFFR_X1)
           1.94   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25580_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.94   data arrival time
---------------------------------------------------------
           2.02   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25149_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.62 ^ _22310_/ZN (AND2_X1)
   0.03    1.65 v _22314_/ZN (NAND3_X1)
   0.05    1.69 ^ _22316_/ZN (NOR2_X1)
   0.05    1.74 ^ _22318_/ZN (AND2_X1)
   0.04    1.78 v _22322_/ZN (NAND3_X1)
   0.10    1.88 ^ _22326_/ZN (NOR3_X1)
   0.02    1.90 v _22328_/ZN (NAND2_X1)
   0.04    1.94 v _22329_/ZN (XNOR2_X1)
   0.00    1.94 v _25149_/D (DFF_X1)
           1.94   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25149_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.94   data arrival time
---------------------------------------------------------
           2.02   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25589_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 v _22750_/ZN (NAND4_X2)
   0.07    1.83 ^ _22775_/ZN (NOR3_X1)
   0.03    1.86 v _22779_/ZN (NAND2_X1)
   0.06    1.92 v _22785_/Z (XOR2_X1)
   0.02    1.94 ^ _22786_/ZN (AOI21_X2)
   0.00    1.94 ^ _25589_/D (DFFR_X1)
           1.94   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25589_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.94   data arrival time
---------------------------------------------------------
           2.02   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25594_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 v _22750_/ZN (NAND4_X2)
   0.06    1.82 ^ _22794_/ZN (NOR4_X4)
   0.04    1.86 v _22804_/ZN (NAND3_X1)
   0.06    1.92 v _22809_/Z (XOR2_X1)
   0.02    1.94 ^ _22810_/ZN (AOI21_X2)
   0.00    1.94 ^ _25594_/D (DFFR_X1)
           1.94   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25594_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.94   data arrival time
---------------------------------------------------------
           2.02   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25608_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.07    1.77 v _22866_/ZN (NAND4_X1)
   0.07    1.84 ^ _22880_/ZN (NOR3_X1)
   0.03    1.87 v _22882_/ZN (NAND2_X1)
   0.04    1.91 v _22889_/ZN (XNOR2_X1)
   0.02    1.93 ^ _22890_/ZN (AOI21_X1)
   0.00    1.93 ^ _25608_/D (DFFR_X1)
           1.93   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25608_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.93   data arrival time
---------------------------------------------------------
           2.03   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25567_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22548_/ZN (NOR4_X4)
   0.07    1.75 v _22571_/ZN (NAND4_X1)
   0.08    1.83 ^ _22578_/ZN (NOR2_X1)
   0.04    1.87 v _22629_/ZN (NAND4_X1)
   0.03    1.90 ^ _22631_/ZN (AOI21_X1)
   0.04    1.94 ^ _22636_/Z (MUX2_X1)
   0.00    1.94 ^ _25567_/D (DFFR_X1)
           1.94   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25567_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.94   data arrival time
---------------------------------------------------------
           2.03   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25576_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 ^ _22678_/ZN (AND3_X4)
   0.05    1.81 ^ _22693_/ZN (AND2_X1)
   0.02    1.83 v _22706_/ZN (NAND2_X1)
   0.04    1.87 v _22707_/ZN (XNOR2_X1)
   0.06    1.92 v _22708_/Z (MUX2_X1)
   0.00    1.92 v _25576_/D (DFFR_X1)
           1.92   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25576_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.92   data arrival time
---------------------------------------------------------
           2.04   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25148_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.62 ^ _22310_/ZN (AND2_X1)
   0.03    1.65 v _22314_/ZN (NAND3_X1)
   0.05    1.69 ^ _22316_/ZN (NOR2_X1)
   0.05    1.74 ^ _22318_/ZN (AND2_X1)
   0.04    1.78 v _22322_/ZN (NAND3_X1)
   0.10    1.88 ^ _22326_/ZN (NOR3_X1)
   0.05    1.93 ^ _22327_/Z (XOR2_X1)
   0.00    1.93 ^ _25148_/D (DFF_X1)
           1.93   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25148_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.93   data arrival time
---------------------------------------------------------
           2.04   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25579_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 ^ _22678_/ZN (AND3_X4)
   0.04    1.80 v _22710_/ZN (NAND4_X4)
   0.06    1.86 ^ _22726_/ZN (NOR3_X1)
   0.05    1.91 ^ _22727_/ZN (XNOR2_X1)
   0.01    1.92 v _22728_/ZN (OAI21_X2)
   0.00    1.92 v _25579_/D (DFFR_X1)
           1.92   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25579_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.92   data arrival time
---------------------------------------------------------
           2.04   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25569_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22548_/ZN (NOR4_X4)
   0.07    1.75 v _22571_/ZN (NAND4_X1)
   0.06    1.81 ^ _22628_/ZN (NOR2_X1)
   0.02    1.83 v _22645_/ZN (NAND2_X1)
   0.06    1.89 v _22646_/Z (XOR2_X1)
   0.04    1.92 ^ _22652_/ZN (AOI22_X1)
   0.00    1.92 ^ _25569_/D (DFFR_X1)
           1.92   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25569_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.92   data arrival time
---------------------------------------------------------
           2.04   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25600_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.07    1.77 v _22828_/ZN (NAND4_X1)
   0.06    1.82 ^ _22840_/ZN (NOR2_X1)
   0.02    1.84 v _22844_/ZN (NAND2_X1)
   0.06    1.90 v _22845_/Z (XOR2_X1)
   0.02    1.92 ^ _22846_/ZN (AOI21_X2)
   0.00    1.92 ^ _25600_/D (DFFR_X1)
           1.92   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25600_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.92   data arrival time
---------------------------------------------------------
           2.04   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25561_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22548_/ZN (NOR4_X4)
   0.07    1.75 v _22571_/ZN (NAND4_X1)
   0.08    1.83 ^ _22578_/ZN (NOR2_X1)
   0.05    1.88 ^ _22583_/Z (XOR2_X1)
   0.04    1.92 ^ _22589_/Z (MUX2_X1)
   0.00    1.92 ^ _25561_/D (DFFR_X1)
           1.92   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25561_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.92   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25607_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.07    1.77 v _22866_/ZN (NAND4_X1)
   0.07    1.84 ^ _22880_/ZN (NOR3_X1)
   0.03    1.87 v _22882_/ZN (NAND2_X1)
   0.02    1.89 ^ _22883_/ZN (NAND3_X1)
   0.02    1.91 v _22885_/ZN (OAI21_X1)
   0.00    1.91 v _25607_/D (DFFR_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25607_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: instr_rdata_i[0] (input port clocked by clk_i)
Endpoint: _25204_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_rdata_i[0] (in)
   0.01    1.22 v _20034_/ZN (INV_X1)
   0.03    1.24 ^ _20035_/ZN (OAI21_X1)
   0.02    1.26 v _20036_/ZN (AOI21_X1)
   0.07    1.33 ^ _24378_/ZN (OAI21_X1)
   0.04    1.36 v _24394_/ZN (NAND3_X1)
   0.05    1.41 ^ _24398_/ZN (NOR2_X1)
   0.04    1.45 ^ _24403_/ZN (AND2_X1)
   0.04    1.49 ^ _24408_/ZN (AND2_X1)
   0.05    1.54 ^ _24412_/ZN (AND2_X1)
   0.04    1.58 v _24417_/ZN (NAND3_X1)
   0.05    1.63 ^ _24425_/ZN (NOR2_X1)
   0.05    1.68 ^ _24429_/ZN (AND2_X1)
   0.06    1.74 ^ _24434_/ZN (AND3_X1)
   0.06    1.79 ^ _24441_/ZN (AND3_X1)
   0.04    1.84 ^ _24446_/ZN (AND2_X1)
   0.01    1.85 v _24448_/ZN (OAI21_X1)
   0.06    1.91 v _24450_/Z (MUX2_X1)
   0.00    1.91 v _25204_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25204_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25563_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22548_/ZN (NOR4_X4)
   0.07    1.75 v _22571_/ZN (NAND4_X1)
   0.08    1.83 ^ _22591_/ZN (NOR3_X1)
   0.05    1.88 ^ _22601_/Z (XOR2_X1)
   0.04    1.92 ^ _22602_/Z (MUX2_X1)
   0.00    1.92 ^ _25563_/D (DFFR_X1)
           1.92   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25563_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.92   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25552_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22383_/ZN (NOR3_X2)
   0.03    1.71 v _22397_/ZN (NAND2_X1)
   0.07    1.78 ^ _22492_/ZN (NOR2_X1)
   0.04    1.82 v _22510_/ZN (NAND4_X1)
   0.06    1.88 v _22511_/Z (XOR2_X1)
   0.04    1.91 ^ _22516_/ZN (AOI22_X1)
   0.00    1.91 ^ _25552_/D (DFFR_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25552_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25562_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22548_/ZN (NOR4_X4)
   0.07    1.75 v _22571_/ZN (NAND4_X1)
   0.08    1.83 ^ _22591_/ZN (NOR3_X1)
   0.02    1.85 v _22594_/ZN (AOI21_X1)
   0.06    1.91 v _22596_/Z (MUX2_X1)
   0.00    1.91 v _25562_/D (DFFR_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25562_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25582_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 ^ _22678_/ZN (AND3_X4)
   0.04    1.80 v _22737_/ZN (NAND4_X1)
   0.04    1.84 ^ _22744_/ZN (NOR2_X1)
   0.05    1.89 ^ _22745_/ZN (XNOR2_X1)
   0.01    1.90 v _22746_/ZN (AOI21_X2)
   0.00    1.90 v _25582_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25582_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25564_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22548_/ZN (NOR4_X4)
   0.07    1.75 v _22571_/ZN (NAND4_X1)
   0.08    1.83 ^ _22591_/ZN (NOR3_X1)
   0.04    1.87 ^ _22611_/ZN (AND2_X1)
   0.01    1.88 v _22612_/ZN (OAI21_X1)
   0.03    1.91 ^ _22613_/ZN (AOI21_X1)
   0.00    1.91 ^ _25564_/D (DFFR_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25564_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25592_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 v _22750_/ZN (NAND4_X2)
   0.06    1.82 ^ _22794_/ZN (NOR4_X4)
   0.05    1.86 ^ _22800_/ZN (AND2_X1)
   0.03    1.89 ^ _22801_/ZN (OR2_X1)
   0.01    1.90 v _22802_/ZN (AOI21_X1)
   0.00    1.90 v _25592_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25592_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25551_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22383_/ZN (NOR3_X2)
   0.03    1.71 v _22397_/ZN (NAND2_X1)
   0.07    1.78 ^ _22492_/ZN (NOR2_X1)
   0.03    1.81 v _22507_/ZN (NAND3_X1)
   0.04    1.85 v _22508_/ZN (XNOR2_X1)
   0.06    1.91 v _22509_/Z (MUX2_X1)
   0.00    1.91 v _25551_/D (DFFR_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25551_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25605_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.07    1.77 v _22866_/ZN (NAND4_X1)
   0.04    1.81 v _22871_/ZN (AND2_X1)
   0.08    1.89 v _22873_/ZN (OR3_X1)
   0.02    1.91 ^ _22875_/ZN (OAI21_X1)
   0.00    1.91 ^ _25605_/D (DFFR_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25605_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25590_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 ^ _22678_/ZN (AND3_X4)
   0.04    1.80 ^ _22764_/ZN (AND2_X2)
   0.02    1.82 v _22789_/ZN (NAND3_X1)
   0.06    1.88 v _22790_/Z (XOR2_X1)
   0.03    1.91 ^ _22791_/ZN (AOI21_X1)
   0.00    1.91 ^ _25590_/D (DFFR_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25590_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25157_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.04    1.84 ^ _24519_/Z (BUF_X4)
   0.06    1.90 v _24520_/Z (MUX2_X1)
   0.00    1.90 v _25157_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25157_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25158_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.04    1.84 ^ _24519_/Z (BUF_X4)
   0.06    1.90 v _24521_/Z (MUX2_X1)
   0.00    1.90 v _25158_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25158_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25159_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.04    1.84 ^ _24519_/Z (BUF_X4)
   0.06    1.90 v _24522_/Z (MUX2_X1)
   0.00    1.90 v _25159_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25159_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25160_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.04    1.84 ^ _24519_/Z (BUF_X4)
   0.06    1.90 v _24523_/Z (MUX2_X1)
   0.00    1.90 v _25160_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25160_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25161_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.04    1.84 ^ _24519_/Z (BUF_X4)
   0.06    1.90 v _24524_/Z (MUX2_X1)
   0.00    1.90 v _25161_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25161_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25162_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.04    1.84 ^ _24519_/Z (BUF_X4)
   0.06    1.90 v _24525_/Z (MUX2_X1)
   0.00    1.90 v _25162_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25162_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25163_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.04    1.84 ^ _24519_/Z (BUF_X4)
   0.06    1.90 v _24526_/Z (MUX2_X1)
   0.00    1.90 v _25163_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25163_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25164_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.04    1.84 ^ _24519_/Z (BUF_X4)
   0.06    1.90 v _24527_/Z (MUX2_X1)
   0.00    1.90 v _25164_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25164_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25165_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.04    1.84 ^ _24519_/Z (BUF_X4)
   0.06    1.90 v _24528_/Z (MUX2_X1)
   0.00    1.90 v _25165_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25165_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25166_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.04    1.84 ^ _24519_/Z (BUF_X4)
   0.06    1.90 v _24529_/Z (MUX2_X1)
   0.00    1.90 v _25166_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25166_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25222_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.04    1.84 ^ _24576_/Z (BUF_X4)
   0.06    1.90 v _24577_/Z (MUX2_X1)
   0.00    1.90 v _25222_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25222_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25223_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.04    1.84 ^ _24576_/Z (BUF_X4)
   0.06    1.90 v _24579_/Z (MUX2_X1)
   0.00    1.90 v _25223_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25223_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25224_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.04    1.84 ^ _24576_/Z (BUF_X4)
   0.06    1.90 v _24581_/Z (MUX2_X1)
   0.00    1.90 v _25224_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25224_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25225_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.04    1.84 ^ _24576_/Z (BUF_X4)
   0.06    1.90 v _24583_/Z (MUX2_X1)
   0.00    1.90 v _25225_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25225_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25226_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.04    1.84 ^ _24576_/Z (BUF_X4)
   0.06    1.90 v _24585_/Z (MUX2_X1)
   0.00    1.90 v _25226_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25226_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25227_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.04    1.84 ^ _24576_/Z (BUF_X4)
   0.06    1.90 v _24587_/Z (MUX2_X1)
   0.00    1.90 v _25227_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25227_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25228_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.04    1.84 ^ _24576_/Z (BUF_X4)
   0.06    1.90 v _24589_/Z (MUX2_X1)
   0.00    1.90 v _25228_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25228_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25229_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.04    1.84 ^ _24576_/Z (BUF_X4)
   0.06    1.90 v _24591_/Z (MUX2_X1)
   0.00    1.90 v _25229_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25229_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25230_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.04    1.84 ^ _24576_/Z (BUF_X4)
   0.06    1.90 v _24594_/Z (MUX2_X1)
   0.00    1.90 v _25230_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25230_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25231_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.04    1.84 ^ _24576_/Z (BUF_X4)
   0.06    1.90 v _24596_/Z (MUX2_X1)
   0.00    1.90 v _25231_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25231_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25588_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 v _22750_/ZN (NAND4_X2)
   0.07    1.83 ^ _22775_/ZN (NOR3_X1)
   0.03    1.86 v _22779_/ZN (NAND2_X1)
   0.02    1.88 ^ _22780_/ZN (NAND2_X1)
   0.02    1.90 v _22783_/ZN (OAI22_X1)
   0.00    1.90 v _25588_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25588_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25606_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.07    1.77 v _22866_/ZN (NAND4_X1)
   0.05    1.82 ^ _22872_/ZN (NOR2_X1)
   0.02    1.84 v _22878_/ZN (XNOR2_X1)
   0.06    1.90 v _22879_/Z (MUX2_X1)
   0.00    1.90 v _25606_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25606_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25593_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 v _22750_/ZN (NAND4_X2)
   0.06    1.82 ^ _22794_/ZN (NOR4_X4)
   0.04    1.86 v _22804_/ZN (NAND3_X1)
   0.02    1.88 ^ _22805_/ZN (NAND2_X1)
   0.02    1.90 v _22807_/ZN (OAI22_X1)
   0.00    1.90 v _25593_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25593_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25193_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.04    1.53 v _15955_/ZN (OAI21_X1)
   0.04    1.57 ^ _15978_/ZN (OAI21_X2)
   0.04    1.61 v _16014_/ZN (NAND4_X2)
   0.04    1.65 v _16015_/Z (BUF_X4)
   0.14    1.78 ^ _24373_/ZN (OAI21_X1)
   0.06    1.84 ^ _24401_/Z (BUF_X2)
   0.06    1.90 v _24402_/Z (MUX2_X1)
   0.00    1.90 v _25193_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25193_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25194_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.04    1.53 v _15955_/ZN (OAI21_X1)
   0.04    1.57 ^ _15978_/ZN (OAI21_X2)
   0.04    1.61 v _16014_/ZN (NAND4_X2)
   0.04    1.65 v _16015_/Z (BUF_X4)
   0.14    1.78 ^ _24373_/ZN (OAI21_X1)
   0.06    1.84 ^ _24401_/Z (BUF_X2)
   0.06    1.90 v _24406_/Z (MUX2_X1)
   0.00    1.90 v _25194_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25194_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25196_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.04    1.53 v _15955_/ZN (OAI21_X1)
   0.04    1.57 ^ _15978_/ZN (OAI21_X2)
   0.04    1.61 v _16014_/ZN (NAND4_X2)
   0.04    1.65 v _16015_/Z (BUF_X4)
   0.14    1.78 ^ _24373_/ZN (OAI21_X1)
   0.06    1.84 ^ _24401_/Z (BUF_X2)
   0.06    1.90 v _24415_/Z (MUX2_X1)
   0.00    1.90 v _25196_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25196_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25197_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.04    1.53 v _15955_/ZN (OAI21_X1)
   0.04    1.57 ^ _15978_/ZN (OAI21_X2)
   0.04    1.61 v _16014_/ZN (NAND4_X2)
   0.04    1.65 v _16015_/Z (BUF_X4)
   0.14    1.78 ^ _24373_/ZN (OAI21_X1)
   0.06    1.84 ^ _24401_/Z (BUF_X2)
   0.06    1.90 v _24420_/Z (MUX2_X1)
   0.00    1.90 v _25197_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25197_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25198_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.04    1.53 v _15955_/ZN (OAI21_X1)
   0.04    1.57 ^ _15978_/ZN (OAI21_X2)
   0.04    1.61 v _16014_/ZN (NAND4_X2)
   0.04    1.65 v _16015_/Z (BUF_X4)
   0.14    1.78 ^ _24373_/ZN (OAI21_X1)
   0.06    1.84 ^ _24401_/Z (BUF_X2)
   0.06    1.90 v _24424_/Z (MUX2_X1)
   0.00    1.90 v _25198_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25198_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25199_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.04    1.53 v _15955_/ZN (OAI21_X1)
   0.04    1.57 ^ _15978_/ZN (OAI21_X2)
   0.04    1.61 v _16014_/ZN (NAND4_X2)
   0.04    1.65 v _16015_/Z (BUF_X4)
   0.14    1.78 ^ _24373_/ZN (OAI21_X1)
   0.06    1.84 ^ _24401_/Z (BUF_X2)
   0.06    1.90 v _24428_/Z (MUX2_X1)
   0.00    1.90 v _25199_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25199_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25200_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.04    1.53 v _15955_/ZN (OAI21_X1)
   0.04    1.57 ^ _15978_/ZN (OAI21_X2)
   0.04    1.61 v _16014_/ZN (NAND4_X2)
   0.04    1.65 v _16015_/Z (BUF_X4)
   0.14    1.78 ^ _24373_/ZN (OAI21_X1)
   0.06    1.84 ^ _24401_/Z (BUF_X2)
   0.06    1.90 v _24432_/Z (MUX2_X1)
   0.00    1.90 v _25200_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25200_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25201_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.04    1.53 v _15955_/ZN (OAI21_X1)
   0.04    1.57 ^ _15978_/ZN (OAI21_X2)
   0.04    1.61 v _16014_/ZN (NAND4_X2)
   0.04    1.65 v _16015_/Z (BUF_X4)
   0.14    1.78 ^ _24373_/ZN (OAI21_X1)
   0.06    1.84 ^ _24401_/Z (BUF_X2)
   0.06    1.90 v _24437_/Z (MUX2_X1)
   0.00    1.90 v _25201_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25201_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25202_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.04    1.53 v _15955_/ZN (OAI21_X1)
   0.04    1.57 ^ _15978_/ZN (OAI21_X2)
   0.04    1.61 v _16014_/ZN (NAND4_X2)
   0.04    1.65 v _16015_/Z (BUF_X4)
   0.14    1.78 ^ _24373_/ZN (OAI21_X1)
   0.06    1.84 ^ _24401_/Z (BUF_X2)
   0.06    1.90 v _24440_/Z (MUX2_X1)
   0.00    1.90 v _25202_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25202_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25203_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.04    1.53 v _15955_/ZN (OAI21_X1)
   0.04    1.57 ^ _15978_/ZN (OAI21_X2)
   0.04    1.61 v _16014_/ZN (NAND4_X2)
   0.04    1.65 v _16015_/Z (BUF_X4)
   0.14    1.78 ^ _24373_/ZN (OAI21_X1)
   0.06    1.84 ^ _24401_/Z (BUF_X2)
   0.06    1.90 v _24445_/Z (MUX2_X1)
   0.00    1.90 v _25203_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25203_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25603_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.08    1.78 ^ _22815_/ZN (AND2_X1)
   0.04    1.82 v _22858_/ZN (NAND4_X1)
   0.04    1.86 v _22859_/ZN (XNOR2_X1)
   0.02    1.88 ^ _22860_/ZN (NAND2_X1)
   0.02    1.90 v _22862_/ZN (OAI21_X1)
   0.00    1.90 v _25603_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25603_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25190_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.04    1.53 v _15955_/ZN (OAI21_X1)
   0.04    1.57 ^ _15978_/ZN (OAI21_X2)
   0.04    1.61 v _16014_/ZN (NAND4_X2)
   0.04    1.65 v _16015_/Z (BUF_X4)
   0.14    1.78 ^ _24373_/ZN (OAI21_X1)
   0.06    1.84 ^ _24374_/Z (BUF_X2)
   0.06    1.90 v _24388_/Z (MUX2_X1)
   0.00    1.90 v _25190_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25190_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25191_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.04    1.53 v _15955_/ZN (OAI21_X1)
   0.04    1.57 ^ _15978_/ZN (OAI21_X2)
   0.04    1.61 v _16014_/ZN (NAND4_X2)
   0.04    1.65 v _16015_/Z (BUF_X4)
   0.14    1.78 ^ _24373_/ZN (OAI21_X1)
   0.06    1.84 ^ _24374_/Z (BUF_X2)
   0.06    1.90 v _24392_/Z (MUX2_X1)
   0.00    1.90 v _25191_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25191_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25192_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.04    1.53 v _15955_/ZN (OAI21_X1)
   0.04    1.57 ^ _15978_/ZN (OAI21_X2)
   0.04    1.61 v _16014_/ZN (NAND4_X2)
   0.04    1.65 v _16015_/Z (BUF_X4)
   0.14    1.78 ^ _24373_/ZN (OAI21_X1)
   0.06    1.84 ^ _24374_/Z (BUF_X2)
   0.06    1.90 v _24397_/Z (MUX2_X1)
   0.00    1.90 v _25192_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25192_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25550_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22383_/ZN (NOR3_X2)
   0.03    1.71 v _22397_/ZN (NAND2_X1)
   0.07    1.78 ^ _22492_/ZN (NOR2_X1)
   0.02    1.80 v _22501_/ZN (NAND2_X1)
   0.04    1.84 v _22502_/ZN (XNOR2_X1)
   0.06    1.90 v _22503_/Z (MUX2_X1)
   0.00    1.90 v _25550_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25550_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25566_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22383_/ZN (NOR3_X2)
   0.05    1.73 ^ _22531_/ZN (AND2_X1)
   0.04    1.77 ^ _22575_/ZN (AND2_X1)
   0.03    1.80 v _22622_/ZN (NAND3_X1)
   0.04    1.84 v _22623_/ZN (XNOR2_X1)
   0.06    1.90 v _22625_/Z (MUX2_X1)
   0.00    1.90 v _25566_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25566_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25578_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 ^ _22678_/ZN (AND3_X4)
   0.04    1.80 v _22710_/ZN (NAND4_X4)
   0.04    1.84 ^ _22720_/ZN (NOR2_X1)
   0.04    1.88 ^ _22721_/ZN (XNOR2_X1)
   0.02    1.89 v _22722_/ZN (OAI21_X1)
   0.00    1.89 v _25578_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25578_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25585_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 v _22750_/ZN (NAND4_X2)
   0.06    1.82 ^ _22751_/ZN (NOR2_X1)
   0.02    1.84 v _22761_/ZN (AOI21_X1)
   0.02    1.87 ^ _22765_/ZN (NOR2_X1)
   0.04    1.90 ^ _22766_/Z (MUX2_X1)
   0.00    1.90 ^ _25585_/D (DFFR_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25585_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.06   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25167_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24530_/Z (BUF_X8)
   0.06    1.89 v _24531_/Z (MUX2_X1)
   0.00    1.89 v _25167_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25167_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25168_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24530_/Z (BUF_X8)
   0.06    1.89 v _24532_/Z (MUX2_X1)
   0.00    1.89 v _25168_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25168_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25169_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24530_/Z (BUF_X8)
   0.06    1.89 v _24533_/Z (MUX2_X1)
   0.00    1.89 v _25169_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25169_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25170_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24530_/Z (BUF_X8)
   0.06    1.89 v _24534_/Z (MUX2_X1)
   0.00    1.89 v _25170_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25170_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25171_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24530_/Z (BUF_X8)
   0.06    1.89 v _24535_/Z (MUX2_X1)
   0.00    1.89 v _25171_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25171_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25172_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24530_/Z (BUF_X8)
   0.06    1.89 v _24536_/Z (MUX2_X1)
   0.00    1.89 v _25172_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25172_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25173_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24530_/Z (BUF_X8)
   0.06    1.89 v _24538_/Z (MUX2_X1)
   0.00    1.89 v _25173_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25173_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25174_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24530_/Z (BUF_X8)
   0.06    1.89 v _24540_/Z (MUX2_X1)
   0.00    1.89 v _25174_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25174_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25175_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24530_/Z (BUF_X8)
   0.06    1.89 v _24542_/Z (MUX2_X1)
   0.00    1.89 v _25175_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25175_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25176_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24530_/Z (BUF_X8)
   0.06    1.89 v _24544_/Z (MUX2_X1)
   0.00    1.89 v _25176_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25176_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25177_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24546_/Z (BUF_X8)
   0.06    1.89 v _24547_/Z (MUX2_X1)
   0.00    1.89 v _25177_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25177_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25178_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24546_/Z (BUF_X8)
   0.06    1.89 v _24549_/Z (MUX2_X1)
   0.00    1.89 v _25178_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25178_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25179_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24546_/Z (BUF_X8)
   0.06    1.89 v _24551_/Z (MUX2_X1)
   0.00    1.89 v _25179_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25179_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25180_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24546_/Z (BUF_X8)
   0.06    1.89 v _24553_/Z (MUX2_X1)
   0.00    1.89 v _25180_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25180_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25181_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24546_/Z (BUF_X8)
   0.06    1.89 v _24555_/Z (MUX2_X1)
   0.00    1.89 v _25181_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25181_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25182_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24546_/Z (BUF_X8)
   0.06    1.89 v _24557_/Z (MUX2_X1)
   0.00    1.89 v _25182_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25182_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25183_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24546_/Z (BUF_X8)
   0.06    1.89 v _24559_/Z (MUX2_X1)
   0.00    1.89 v _25183_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25183_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25184_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24546_/Z (BUF_X8)
   0.06    1.89 v _24561_/Z (MUX2_X1)
   0.00    1.89 v _25184_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25184_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25185_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24546_/Z (BUF_X8)
   0.06    1.89 v _24563_/Z (MUX2_X1)
   0.00    1.89 v _25185_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25185_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25186_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.03    1.84 ^ _24546_/Z (BUF_X8)
   0.06    1.89 v _24565_/Z (MUX2_X1)
   0.00    1.89 v _25186_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25186_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25232_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24598_/Z (BUF_X8)
   0.06    1.89 v _24599_/Z (MUX2_X1)
   0.00    1.89 v _25232_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25232_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25233_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24598_/Z (BUF_X8)
   0.06    1.89 v _24601_/Z (MUX2_X1)
   0.00    1.89 v _25233_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25233_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25234_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24598_/Z (BUF_X8)
   0.06    1.89 v _24603_/Z (MUX2_X1)
   0.00    1.89 v _25234_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25234_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25235_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24598_/Z (BUF_X8)
   0.06    1.89 v _24605_/Z (MUX2_X1)
   0.00    1.89 v _25235_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25235_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25236_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24598_/Z (BUF_X8)
   0.06    1.89 v _24607_/Z (MUX2_X1)
   0.00    1.89 v _25236_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25236_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25237_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24598_/Z (BUF_X8)
   0.06    1.89 v _24609_/Z (MUX2_X1)
   0.00    1.89 v _25237_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25237_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25238_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24598_/Z (BUF_X8)
   0.06    1.89 v _24611_/Z (MUX2_X1)
   0.00    1.89 v _25238_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25238_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25239_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24598_/Z (BUF_X8)
   0.06    1.89 v _24613_/Z (MUX2_X1)
   0.00    1.89 v _25239_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25239_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25240_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24598_/Z (BUF_X8)
   0.06    1.89 v _24616_/Z (MUX2_X1)
   0.00    1.89 v _25240_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25240_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25241_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24598_/Z (BUF_X8)
   0.06    1.89 v _24618_/Z (MUX2_X1)
   0.00    1.89 v _25241_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25241_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25242_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24620_/Z (BUF_X8)
   0.06    1.89 v _24621_/Z (MUX2_X1)
   0.00    1.89 v _25242_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25242_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25243_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24620_/Z (BUF_X8)
   0.06    1.89 v _24623_/Z (MUX2_X1)
   0.00    1.89 v _25243_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25243_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25244_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24620_/Z (BUF_X8)
   0.06    1.89 v _24625_/Z (MUX2_X1)
   0.00    1.89 v _25244_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25244_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25245_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24620_/Z (BUF_X8)
   0.06    1.89 v _24627_/Z (MUX2_X1)
   0.00    1.89 v _25245_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25245_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25246_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24620_/Z (BUF_X8)
   0.06    1.89 v _24629_/Z (MUX2_X1)
   0.00    1.89 v _25246_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25246_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25247_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24620_/Z (BUF_X8)
   0.06    1.89 v _24631_/Z (MUX2_X1)
   0.00    1.89 v _25247_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25247_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25248_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24620_/Z (BUF_X8)
   0.06    1.89 v _24633_/Z (MUX2_X1)
   0.00    1.89 v _25248_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25248_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25249_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24620_/Z (BUF_X8)
   0.06    1.89 v _24635_/Z (MUX2_X1)
   0.00    1.89 v _25249_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25249_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25250_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24620_/Z (BUF_X8)
   0.06    1.89 v _24637_/Z (MUX2_X1)
   0.00    1.89 v _25250_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25250_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25251_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.03    1.84 ^ _24620_/Z (BUF_X8)
   0.06    1.89 v _24639_/Z (MUX2_X1)
   0.00    1.89 v _25251_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25251_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25189_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.04    1.53 v _15955_/ZN (OAI21_X1)
   0.04    1.57 ^ _15978_/ZN (OAI21_X2)
   0.04    1.61 v _16014_/ZN (NAND4_X2)
   0.04    1.65 v _16015_/Z (BUF_X4)
   0.14    1.78 ^ _24373_/ZN (OAI21_X1)
   0.06    1.84 ^ _24374_/Z (BUF_X2)
   0.04    1.88 v _24382_/ZN (OAI211_X1)
   0.02    1.90 ^ _24383_/ZN (OAI21_X2)
   0.00    1.90 ^ _25189_/D (DFF_X1)
           1.90   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25189_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.90   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25052_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20171_/ZN (NAND2_X1)
   0.02    1.89 v _20496_/ZN (OAI21_X2)
   0.00    1.89 v _25052_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25052_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25058_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20428_/ZN (NAND2_X1)
   0.02    1.89 v _20505_/ZN (OAI21_X2)
   0.00    1.89 v _25058_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25058_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25079_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20284_/ZN (NAND2_X1)
   0.02    1.89 v _20285_/ZN (OAI21_X2)
   0.00    1.89 v _25079_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25079_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25059_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20438_/ZN (NAND2_X1)
   0.02    1.89 v _20507_/ZN (OAI21_X2)
   0.00    1.89 v _25059_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25059_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25091_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20438_/ZN (NAND2_X1)
   0.02    1.89 v _20440_/ZN (OAI21_X2)
   0.00    1.89 v _25091_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25091_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25062_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20470_/ZN (NAND2_X1)
   0.02    1.89 v _20510_/ZN (OAI21_X2)
   0.00    1.89 v _25062_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25062_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25094_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20470_/ZN (NAND2_X1)
   0.02    1.89 v _20471_/ZN (OAI21_X2)
   0.00    1.89 v _25094_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25094_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25057_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20284_/ZN (NAND2_X1)
   0.02    1.89 v _20504_/ZN (OAI21_X2)
   0.00    1.89 v _25057_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25057_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25060_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20451_/ZN (NAND2_X1)
   0.02    1.89 v _20508_/ZN (OAI21_X2)
   0.00    1.89 v _25060_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25060_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25063_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20480_/ZN (NAND2_X1)
   0.02    1.89 v _20511_/ZN (OAI21_X2)
   0.00    1.89 v _25063_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25063_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25069_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20171_/ZN (NAND2_X1)
   0.02    1.89 v _20172_/ZN (OAI21_X2)
   0.00    1.89 v _25069_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25069_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25092_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20451_/ZN (NAND2_X1)
   0.02    1.89 v _20452_/ZN (OAI21_X2)
   0.00    1.89 v _25092_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25092_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25095_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20480_/ZN (NAND2_X1)
   0.02    1.89 v _20481_/ZN (OAI21_X2)
   0.00    1.89 v _25095_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25095_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25090_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20428_/ZN (NAND2_X1)
   0.02    1.89 v _20429_/ZN (OAI21_X2)
   0.00    1.89 v _25090_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25090_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25071_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20190_/ZN (NAND2_X1)
   0.02    1.89 v _20191_/ZN (OAI21_X1)
   0.00    1.89 v _25071_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25071_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25064_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20486_/ZN (NAND2_X1)
   0.02    1.89 v _20512_/ZN (OAI21_X1)
   0.00    1.89 v _25064_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25064_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25055_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20263_/ZN (NOR3_X1)
   0.13    1.86 ^ _20266_/ZN (AOI221_X1)
   0.03    1.89 v _20501_/ZN (OAI21_X2)
   0.00    1.89 v _25055_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25055_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25077_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20263_/ZN (NOR3_X1)
   0.13    1.86 ^ _20266_/ZN (AOI221_X1)
   0.03    1.89 v _20267_/ZN (OAI21_X2)
   0.00    1.89 v _25077_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25077_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25096_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20486_/ZN (NAND2_X1)
   0.02    1.89 v _20487_/ZN (OAI21_X2)
   0.00    1.89 v _25096_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25096_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25054_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.04    1.84 v _20153_/Z (BUF_X2)
   0.03    1.87 ^ _20190_/ZN (NAND2_X1)
   0.02    1.89 v _20500_/ZN (OAI21_X2)
   0.00    1.89 v _25054_/D (DFF_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25054_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25584_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 v _22750_/ZN (NAND4_X2)
   0.06    1.82 ^ _22751_/ZN (NOR2_X1)
   0.05    1.87 ^ _22758_/ZN (XNOR2_X1)
   0.02    1.89 v _22759_/ZN (AOI21_X1)
   0.00    1.89 v _25584_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25584_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25581_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 ^ _22678_/ZN (AND3_X4)
   0.04    1.80 v _22737_/ZN (NAND4_X1)
   0.05    1.85 v _22738_/ZN (XNOR2_X1)
   0.02    1.87 ^ _22739_/ZN (NAND2_X1)
   0.02    1.89 v _22741_/ZN (OAI21_X1)
   0.00    1.89 v _25581_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25581_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25602_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.08    1.78 ^ _22815_/ZN (AND2_X1)
   0.03    1.81 v _22855_/ZN (NAND3_X1)
   0.06    1.87 v _22856_/Z (XOR2_X1)
   0.03    1.89 ^ _22857_/ZN (AOI21_X1)
   0.00    1.89 ^ _25602_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25602_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25560_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22548_/ZN (NOR4_X4)
   0.07    1.75 v _22571_/ZN (NAND4_X1)
   0.08    1.83 ^ _22578_/ZN (NOR2_X1)
   0.02    1.85 v _22579_/ZN (OAI21_X1)
   0.03    1.89 v _22582_/ZN (AND2_X1)
   0.00    1.89 v _25560_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25560_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.07   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25591_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 v _22750_/ZN (NAND4_X2)
   0.06    1.82 ^ _22794_/ZN (NOR4_X4)
   0.05    1.87 ^ _22795_/ZN (XNOR2_X1)
   0.02    1.88 v _22796_/ZN (AOI21_X1)
   0.00    1.88 v _25591_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25591_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25599_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.07    1.77 v _22828_/ZN (NAND4_X1)
   0.06    1.82 ^ _22840_/ZN (NOR2_X1)
   0.04    1.87 ^ _22841_/ZN (XNOR2_X1)
   0.02    1.88 v _22842_/ZN (OAI21_X1)
   0.00    1.88 v _25599_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25599_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25597_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.08    1.78 ^ _22815_/ZN (AND2_X1)
   0.04    1.82 ^ _22823_/ZN (AND2_X1)
   0.03    1.85 ^ _22827_/ZN (OR2_X1)
   0.02    1.87 v _22829_/ZN (NAND3_X1)
   0.02    1.89 ^ _22832_/ZN (OAI21_X1)
   0.00    1.89 ^ _25597_/D (DFFR_X1)
           1.89   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25597_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.89   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25575_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 ^ _22678_/ZN (AND3_X4)
   0.05    1.81 ^ _22693_/ZN (AND2_X1)
   0.02    1.82 v _22700_/Z (XOR2_X1)
   0.06    1.88 v _22701_/Z (MUX2_X1)
   0.00    1.88 v _25575_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25575_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25587_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 v _22750_/ZN (NAND4_X2)
   0.07    1.83 ^ _22775_/ZN (NOR3_X1)
   0.04    1.87 ^ _22776_/ZN (OR2_X1)
   0.01    1.88 v _22777_/ZN (AOI21_X1)
   0.00    1.88 v _25587_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25587_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25050_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.03    1.83 v _20092_/Z (BUF_X4)
   0.03    1.86 ^ _20145_/ZN (NAND2_X1)
   0.02    1.88 v _20493_/ZN (OAI21_X2)
   0.00    1.88 v _25050_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25050_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25067_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.03    1.83 v _20092_/Z (BUF_X4)
   0.03    1.86 ^ _20145_/ZN (NAND2_X1)
   0.02    1.88 v _20146_/ZN (OAI21_X2)
   0.00    1.88 v _25067_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25067_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25577_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 ^ _22678_/ZN (AND3_X4)
   0.04    1.80 v _22710_/ZN (NAND4_X4)
   0.05    1.84 v _22711_/ZN (XNOR2_X1)
   0.02    1.86 ^ _22712_/ZN (NAND2_X1)
   0.02    1.88 v _22716_/ZN (OAI21_X1)
   0.00    1.88 v _25577_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25577_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25586_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 ^ _22678_/ZN (AND3_X4)
   0.04    1.80 ^ _22764_/ZN (AND2_X2)
   0.05    1.85 ^ _22767_/Z (XOR2_X1)
   0.02    1.86 v _22768_/ZN (NAND2_X1)
   0.02    1.88 ^ _22770_/ZN (OAI21_X1)
   0.00    1.88 ^ _25586_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25586_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25601_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.08    1.78 ^ _22815_/ZN (AND2_X1)
   0.02    1.80 v _22849_/ZN (NAND2_X1)
   0.04    1.84 v _22850_/ZN (XNOR2_X1)
   0.02    1.86 ^ _22851_/ZN (NAND2_X1)
   0.02    1.88 v _22853_/ZN (OAI21_X1)
   0.00    1.88 v _25601_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25601_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25604_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.08    1.78 ^ _22815_/ZN (AND2_X1)
   0.04    1.81 ^ _22864_/ZN (AND2_X1)
   0.02    1.84 ^ _22865_/ZN (OR2_X1)
   0.02    1.86 v _22867_/ZN (NAND3_X1)
   0.02    1.88 ^ _22869_/ZN (OAI21_X1)
   0.00    1.88 ^ _25604_/D (DFFR_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25604_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25574_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 ^ _22678_/ZN (AND3_X4)
   0.05    1.81 ^ _22693_/ZN (AND2_X1)
   0.01    1.82 v _22694_/ZN (NOR2_X1)
   0.06    1.87 v _22695_/Z (MUX2_X1)
   0.00    1.87 v _25574_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25574_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25568_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22548_/ZN (NOR4_X4)
   0.07    1.75 v _22571_/ZN (NAND4_X1)
   0.06    1.81 ^ _22628_/ZN (NOR2_X1)
   0.05    1.86 ^ _22643_/ZN (XNOR2_X1)
   0.02    1.87 v _22644_/ZN (AOI21_X1)
   0.00    1.87 v _25568_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25568_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25048_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20032_/Z (BUF_X2)
   0.04    1.85 ^ _20065_/ZN (OAI211_X1)
   0.02    1.87 v _20489_/ZN (OAI21_X2)
   0.00    1.87 v _25048_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25048_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25076_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20217_/Z (BUF_X2)
   0.03    1.84 ^ _20247_/ZN (OAI211_X1)
   0.03    1.87 v _20253_/ZN (OAI211_X2)
   0.00    1.87 v _25076_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25076_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25065_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20032_/Z (BUF_X2)
   0.04    1.85 ^ _20065_/ZN (OAI211_X1)
   0.02    1.87 v _20069_/ZN (OAI21_X2)
   0.00    1.87 v _25065_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25065_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25053_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20032_/Z (BUF_X2)
   0.04    1.85 ^ _20185_/ZN (OAI21_X1)
   0.02    1.87 v _20498_/ZN (OAI21_X2)
   0.00    1.87 v _25053_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25053_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25061_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20032_/Z (BUF_X2)
   0.04    1.85 ^ _20462_/ZN (OAI21_X1)
   0.02    1.87 v _20509_/ZN (OAI21_X2)
   0.00    1.87 v _25061_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25061_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25093_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20032_/Z (BUF_X2)
   0.04    1.85 ^ _20462_/ZN (OAI21_X1)
   0.02    1.87 v _20463_/ZN (OAI21_X2)
   0.00    1.87 v _25093_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25093_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25070_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20032_/Z (BUF_X2)
   0.04    1.85 ^ _20185_/ZN (OAI21_X1)
   0.02    1.87 v _20186_/ZN (OAI21_X2)
   0.00    1.87 v _25070_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25070_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25321_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.03    1.83 v _20092_/Z (BUF_X4)
   0.02    1.85 ^ _24867_/ZN (NAND2_X1)
   0.02    1.87 v _24869_/ZN (OAI21_X1)
   0.00    1.87 v _25321_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25321_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25082_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20217_/Z (BUF_X2)
   0.02    1.83 ^ _20323_/ZN (OAI211_X1)
   0.03    1.86 v _20336_/ZN (OAI211_X1)
   0.00    1.86 v _25082_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25082_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25187_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.06    1.87 v _24567_/Z (MUX2_X1)
   0.00    1.87 v _25187_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25187_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25188_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.06    1.87 v _24569_/Z (MUX2_X1)
   0.00    1.87 v _25188_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25188_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25220_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24518_/Z (MUX2_X2)
   0.06    1.87 v _24570_/Z (MUX2_X1)
   0.00    1.87 v _25220_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25220_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25221_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.06    1.87 v _24646_/Z (MUX2_X1)
   0.00    1.87 v _25221_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25221_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25252_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.06    1.87 v _24641_/Z (MUX2_X1)
   0.00    1.87 v _25252_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25252_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25253_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.10    1.81 ^ _24575_/Z (MUX2_X2)
   0.06    1.87 v _24643_/Z (MUX2_X1)
   0.00    1.87 v _25253_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25253_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25049_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.05    1.85 v _20439_/Z (BUF_X2)
   0.03    1.87 ^ _20491_/ZN (OAI21_X2)
   0.00    1.87 ^ _25049_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25049_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.09   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25051_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.03    1.83 ^ _20151_/ZN (NAND2_X1)
   0.03    1.86 v _20495_/ZN (OAI221_X1)
   0.00    1.86 v _25051_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25051_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25195_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.06    1.78 v _24373_/ZN (OAI21_X1)
   0.06    1.84 v _24374_/Z (BUF_X2)
   0.03    1.87 ^ _24411_/ZN (AOI21_X1)
   0.00    1.87 ^ _25195_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25195_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25595_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.08    1.78 ^ _22815_/ZN (AND2_X1)
   0.05    1.83 ^ _22816_/Z (XOR2_X1)
   0.02    1.85 v _22817_/ZN (NAND2_X1)
   0.02    1.87 ^ _22819_/ZN (OAI21_X1)
   0.00    1.87 ^ _25595_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25595_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25068_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.03    1.83 ^ _20151_/ZN (NAND2_X1)
   0.03    1.86 v _20152_/ZN (OAI221_X1)
   0.00    1.86 v _25068_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25068_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25066_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20032_/Z (BUF_X2)
   0.03    1.84 ^ _20089_/ZN (NAND3_X1)
   0.02    1.86 v _20091_/ZN (OAI21_X2)
   0.00    1.86 v _25066_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25066_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25031_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20529_/Z (BUF_X2)
   0.05    1.86 v _20534_/Z (MUX2_X1)
   0.00    1.86 v _25031_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25031_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25032_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20301_/Z (BUF_X2)
   0.05    1.86 v _20513_/Z (MUX2_X1)
   0.00    1.86 v _25032_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25032_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24998_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20529_/Z (BUF_X2)
   0.05    1.86 v _20564_/Z (MUX2_X1)
   0.00    1.86 v _24998_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24998_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24999_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20529_/Z (BUF_X2)
   0.05    1.86 v _20565_/Z (MUX2_X1)
   0.00    1.86 v _24999_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24999_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25000_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20529_/Z (BUF_X2)
   0.05    1.86 v _20566_/Z (MUX2_X1)
   0.00    1.86 v _25000_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25000_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25003_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20529_/Z (BUF_X2)
   0.05    1.86 v _20569_/Z (MUX2_X1)
   0.00    1.86 v _25003_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25003_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25004_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20570_/Z (BUF_X2)
   0.05    1.86 v _20571_/Z (MUX2_X1)
   0.00    1.86 v _25004_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25004_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25005_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20570_/Z (BUF_X2)
   0.05    1.86 v _20572_/Z (MUX2_X1)
   0.00    1.86 v _25005_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25005_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25006_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20570_/Z (BUF_X2)
   0.05    1.86 v _20573_/Z (MUX2_X1)
   0.00    1.86 v _25006_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25006_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25007_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20570_/Z (BUF_X2)
   0.05    1.86 v _20574_/Z (MUX2_X1)
   0.00    1.86 v _25007_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25007_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25008_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20570_/Z (BUF_X2)
   0.05    1.86 v _20575_/Z (MUX2_X1)
   0.00    1.86 v _25008_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25008_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25009_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20570_/Z (BUF_X2)
   0.05    1.86 v _20576_/Z (MUX2_X1)
   0.00    1.86 v _25009_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25009_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25010_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20570_/Z (BUF_X2)
   0.05    1.86 v _20577_/Z (MUX2_X1)
   0.00    1.86 v _25010_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25010_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25011_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20570_/Z (BUF_X2)
   0.05    1.86 v _20578_/Z (MUX2_X1)
   0.00    1.86 v _25011_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25011_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25012_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20570_/Z (BUF_X2)
   0.05    1.86 v _20579_/Z (MUX2_X1)
   0.00    1.86 v _25012_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25012_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25013_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20570_/Z (BUF_X2)
   0.05    1.86 v _20580_/Z (MUX2_X1)
   0.00    1.86 v _25013_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25013_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25014_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20581_/Z (BUF_X2)
   0.05    1.86 v _20582_/Z (MUX2_X1)
   0.00    1.86 v _25014_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25014_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25015_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20581_/Z (BUF_X2)
   0.05    1.86 v _20583_/Z (MUX2_X1)
   0.00    1.86 v _25015_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25015_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25016_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20581_/Z (BUF_X2)
   0.05    1.86 v _20584_/Z (MUX2_X1)
   0.00    1.86 v _25016_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25016_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25017_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20581_/Z (BUF_X2)
   0.05    1.86 v _20585_/Z (MUX2_X1)
   0.00    1.86 v _25017_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25017_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25018_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20581_/Z (BUF_X2)
   0.05    1.86 v _20586_/Z (MUX2_X1)
   0.00    1.86 v _25018_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25018_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25033_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20301_/Z (BUF_X2)
   0.05    1.86 v _20514_/Z (MUX2_X1)
   0.00    1.86 v _25033_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25033_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25080_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20301_/Z (BUF_X2)
   0.05    1.86 v _20302_/Z (MUX2_X1)
   0.00    1.86 v _25080_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25080_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25081_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20301_/Z (BUF_X2)
   0.05    1.86 v _20322_/Z (MUX2_X1)
   0.00    1.86 v _25081_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25081_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25083_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20301_/Z (BUF_X2)
   0.05    1.86 v _20345_/Z (MUX2_X1)
   0.00    1.86 v _25083_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25083_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25084_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20301_/Z (BUF_X2)
   0.05    1.86 v _20351_/Z (MUX2_X1)
   0.00    1.86 v _25084_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25084_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24996_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20529_/Z (BUF_X2)
   0.05    1.86 v _20544_/Z (MUX2_X1)
   0.00    1.86 v _24996_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24996_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25001_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20529_/Z (BUF_X2)
   0.05    1.86 v _20567_/Z (MUX2_X1)
   0.00    1.86 v _25001_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25001_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25002_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20529_/Z (BUF_X2)
   0.05    1.86 v _20568_/Z (MUX2_X1)
   0.00    1.86 v _25002_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25002_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25019_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20581_/Z (BUF_X2)
   0.05    1.86 v _20587_/Z (MUX2_X1)
   0.00    1.86 v _25019_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25019_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25020_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20581_/Z (BUF_X2)
   0.05    1.86 v _20588_/Z (MUX2_X1)
   0.00    1.86 v _25020_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25020_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25021_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20581_/Z (BUF_X2)
   0.05    1.86 v _20589_/Z (MUX2_X1)
   0.00    1.86 v _25021_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25021_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25022_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20581_/Z (BUF_X2)
   0.05    1.86 v _20590_/Z (MUX2_X1)
   0.00    1.86 v _25022_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25022_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25023_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20581_/Z (BUF_X2)
   0.05    1.86 v _20591_/Z (MUX2_X1)
   0.00    1.86 v _25023_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25023_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25034_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20301_/Z (BUF_X2)
   0.05    1.86 v _20515_/Z (MUX2_X1)
   0.00    1.86 v _25034_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25034_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25036_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20518_/Z (BUF_X2)
   0.05    1.86 v _20519_/Z (MUX2_X1)
   0.00    1.86 v _25036_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25036_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25037_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20518_/Z (BUF_X2)
   0.05    1.86 v _20520_/Z (MUX2_X1)
   0.00    1.86 v _25037_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25037_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25038_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20518_/Z (BUF_X2)
   0.05    1.86 v _20521_/Z (MUX2_X1)
   0.00    1.86 v _25038_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25038_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25039_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20518_/Z (BUF_X2)
   0.05    1.86 v _20522_/Z (MUX2_X1)
   0.00    1.86 v _25039_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25039_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25040_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20518_/Z (BUF_X2)
   0.05    1.86 v _20523_/Z (MUX2_X1)
   0.00    1.86 v _25040_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25040_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25041_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20518_/Z (BUF_X2)
   0.05    1.86 v _20524_/Z (MUX2_X1)
   0.00    1.86 v _25041_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25041_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25042_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20518_/Z (BUF_X2)
   0.05    1.86 v _20525_/Z (MUX2_X1)
   0.00    1.86 v _25042_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25042_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25043_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20518_/Z (BUF_X2)
   0.05    1.86 v _20526_/Z (MUX2_X1)
   0.00    1.86 v _25043_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25043_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25044_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20518_/Z (BUF_X2)
   0.05    1.86 v _20527_/Z (MUX2_X1)
   0.00    1.86 v _25044_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25044_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25045_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20518_/Z (BUF_X2)
   0.05    1.86 v _20528_/Z (MUX2_X1)
   0.00    1.86 v _25045_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25045_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25046_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20529_/Z (BUF_X2)
   0.05    1.86 v _20530_/Z (MUX2_X1)
   0.00    1.86 v _25046_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25046_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25047_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20529_/Z (BUF_X2)
   0.05    1.86 v _20531_/Z (MUX2_X1)
   0.00    1.86 v _25047_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25047_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25085_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20301_/Z (BUF_X2)
   0.05    1.86 v _20363_/Z (MUX2_X1)
   0.00    1.86 v _25085_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25085_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25086_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20301_/Z (BUF_X2)
   0.05    1.86 v _20378_/Z (MUX2_X1)
   0.00    1.86 v _25086_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25086_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25087_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20301_/Z (BUF_X2)
   0.05    1.86 v _20389_/Z (MUX2_X1)
   0.00    1.86 v _25087_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25087_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25078_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.02    1.83 ^ _20270_/ZN (NAND3_X1)
   0.03    1.86 v _20277_/ZN (NAND4_X1)
   0.00    1.86 v _25078_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25078_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25596_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.08    1.78 ^ _22815_/ZN (AND2_X1)
   0.04    1.82 ^ _22823_/ZN (AND2_X1)
   0.01    1.83 v _22824_/ZN (NOR2_X1)
   0.01    1.84 ^ _22825_/ZN (INV_X1)
   0.01    1.86 v _22826_/ZN (AOI21_X1)
   0.00    1.86 v _25596_/D (DFFR_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25596_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25024_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20217_/Z (BUF_X2)
   0.05    1.86 v _20592_/Z (MUX2_X1)
   0.00    1.86 v _25024_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25024_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25025_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20217_/Z (BUF_X2)
   0.05    1.86 v _20593_/Z (MUX2_X1)
   0.00    1.86 v _25025_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25025_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25026_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20217_/Z (BUF_X2)
   0.05    1.86 v _20594_/Z (MUX2_X1)
   0.00    1.86 v _25026_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25026_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25027_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20217_/Z (BUF_X2)
   0.05    1.86 v _20595_/Z (MUX2_X1)
   0.00    1.86 v _25027_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25027_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25028_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20217_/Z (BUF_X2)
   0.05    1.86 v _20596_/Z (MUX2_X1)
   0.00    1.86 v _25028_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25028_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25074_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20217_/Z (BUF_X2)
   0.03    1.84 ^ _20226_/ZN (NOR2_X1)
   0.01    1.86 v _20239_/ZN (AOI21_X1)
   0.00    1.86 v _25074_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25074_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25559_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22548_/ZN (NOR4_X4)
   0.07    1.75 v _22571_/ZN (NAND4_X1)
   0.05    1.80 v _22572_/ZN (XNOR2_X1)
   0.06    1.86 v _22573_/Z (MUX2_X1)
   0.00    1.86 v _25559_/D (DFFR_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25559_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25549_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22383_/ZN (NOR3_X2)
   0.03    1.71 v _22397_/ZN (NAND2_X1)
   0.07    1.78 ^ _22492_/ZN (NOR2_X1)
   0.05    1.83 ^ _22493_/Z (XOR2_X1)
   0.04    1.87 ^ _22495_/Z (MUX2_X1)
   0.00    1.87 ^ _25549_/D (DFFR_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25549_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25072_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20032_/Z (BUF_X2)
   0.05    1.86 v _20216_/Z (MUX2_X1)
   0.00    1.86 v _25072_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25072_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25075_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20032_/Z (BUF_X2)
   0.05    1.86 v _20246_/Z (MUX2_X1)
   0.00    1.86 v _25075_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25075_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25056_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.02    1.83 ^ _20270_/ZN (NAND3_X1)
   0.03    1.85 v _20503_/ZN (NAND4_X1)
   0.00    1.85 v _25056_/D (DFF_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25056_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25029_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.03    1.83 v _20092_/Z (BUF_X4)
   0.03    1.86 ^ _20562_/ZN (AOI21_X1)
   0.00    1.86 ^ _25029_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25029_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25073_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.03    1.83 v _20092_/Z (BUF_X4)
   0.03    1.86 ^ _20225_/ZN (AOI21_X1)
   0.00    1.86 ^ _25073_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25073_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25088_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.03    1.83 v _20092_/Z (BUF_X4)
   0.03    1.86 ^ _20402_/ZN (AOI21_X1)
   0.00    1.86 ^ _25088_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25088_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25089_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.03    1.83 v _20092_/Z (BUF_X4)
   0.03    1.86 ^ _20413_/ZN (AOI21_X1)
   0.00    1.86 ^ _25089_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25089_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25147_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.62 ^ _22310_/ZN (AND2_X1)
   0.03    1.65 v _22314_/ZN (NAND3_X1)
   0.05    1.69 ^ _22316_/ZN (NOR2_X1)
   0.05    1.74 ^ _22318_/ZN (AND2_X1)
   0.04    1.78 v _22322_/ZN (NAND3_X1)
   0.04    1.82 ^ _22324_/ZN (NOR2_X1)
   0.04    1.86 ^ _22325_/ZN (XNOR2_X1)
   0.00    1.86 ^ _25147_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25147_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25030_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.04    1.81 v _20032_/Z (BUF_X2)
   0.03    1.84 ^ _20549_/ZN (NAND4_X1)
   0.02    1.85 v _20551_/ZN (OAI21_X2)
   0.00    1.85 v _25030_/D (DFF_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25030_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24997_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.03    1.84 v _20067_/Z (BUF_X4)
   0.02    1.86 ^ _20563_/ZN (NOR2_X2)
   0.00    1.86 ^ _24997_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24997_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25570_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22383_/ZN (NOR3_X2)
   0.05    1.73 ^ _22531_/ZN (AND2_X1)
   0.04    1.77 ^ _22575_/ZN (AND2_X1)
   0.01    1.79 v _22661_/ZN (AOI21_X1)
   0.05    1.83 v _22664_/ZN (OR2_X1)
   0.02    1.86 ^ _22665_/ZN (AOI21_X1)
   0.00    1.86 ^ _25570_/D (DFFR_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25570_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25035_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.01    1.73 v _20030_/ZN (NOR2_X1)
   0.04    1.77 v _20031_/Z (BUF_X4)
   0.03    1.80 v _20066_/Z (BUF_X4)
   0.03    1.83 ^ _20151_/ZN (NAND2_X1)
   0.02    1.85 v _20517_/ZN (OAI21_X2)
   0.00    1.85 v _25035_/D (DFF_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25035_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25583_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 v _22750_/ZN (NAND4_X2)
   0.06    1.82 ^ _22751_/ZN (NOR2_X1)
   0.02    1.85 v _22756_/ZN (OAI22_X1)
   0.00    1.85 v _25583_/D (DFFR_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25583_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25146_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.62 ^ _22310_/ZN (AND2_X1)
   0.03    1.65 v _22314_/ZN (NAND3_X1)
   0.05    1.69 ^ _22316_/ZN (NOR2_X1)
   0.05    1.74 ^ _22318_/ZN (AND2_X1)
   0.04    1.78 v _22322_/ZN (NAND3_X1)
   0.06    1.84 v _22323_/Z (XOR2_X1)
   0.00    1.84 v _25146_/D (DFF_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25146_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25655_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _22988_/Z (BUF_X1)
   0.05    1.83 ^ _23157_/ZN (OAI22_X1)
   0.02    1.84 v _23160_/ZN (AOI21_X2)
   0.00    1.84 v _25655_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25655_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25613_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.78 v _22919_/Z (BUF_X1)
   0.05    1.82 ^ _22922_/ZN (OAI22_X1)
   0.02    1.84 v _22929_/ZN (AOI21_X1)
   0.00    1.84 v _25613_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25613_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25621_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.78 v _22919_/Z (BUF_X1)
   0.05    1.82 ^ _22964_/ZN (OAI22_X1)
   0.02    1.84 v _22970_/ZN (AOI21_X1)
   0.00    1.84 v _25621_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25621_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25598_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.07    1.77 v _22828_/ZN (NAND4_X1)
   0.05    1.82 v _22836_/ZN (XNOR2_X1)
   0.03    1.85 ^ _22837_/ZN (OAI21_X1)
   0.00    1.85 ^ _25598_/D (DFFR_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25598_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25666_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _23161_/Z (BUF_X1)
   0.05    1.82 ^ _23212_/ZN (OAI22_X1)
   0.02    1.84 v _23216_/ZN (AOI21_X1)
   0.00    1.84 v _25666_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25666_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25668_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _23161_/Z (BUF_X1)
   0.05    1.82 ^ _23221_/ZN (OAI22_X1)
   0.02    1.84 v _23225_/ZN (AOI21_X1)
   0.00    1.84 v _25668_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25668_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25654_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _22988_/Z (BUF_X1)
   0.05    1.82 ^ _23152_/ZN (OAI22_X1)
   0.02    1.84 v _23156_/ZN (AOI21_X1)
   0.00    1.84 v _25654_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25654_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25656_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _23161_/Z (BUF_X1)
   0.05    1.82 ^ _23162_/ZN (OAI22_X1)
   0.02    1.84 v _23165_/ZN (AOI21_X1)
   0.00    1.84 v _25656_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25656_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25657_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _23161_/Z (BUF_X1)
   0.05    1.82 ^ _23166_/ZN (OAI22_X1)
   0.02    1.84 v _23170_/ZN (AOI21_X1)
   0.00    1.84 v _25657_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25657_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25658_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _23161_/Z (BUF_X1)
   0.05    1.82 ^ _23171_/ZN (OAI22_X1)
   0.02    1.84 v _23174_/ZN (AOI21_X1)
   0.00    1.84 v _25658_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25658_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25659_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _23161_/Z (BUF_X1)
   0.05    1.82 ^ _23175_/ZN (OAI22_X1)
   0.02    1.84 v _23179_/ZN (AOI21_X1)
   0.00    1.84 v _25659_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25659_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25660_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _23161_/Z (BUF_X1)
   0.05    1.82 ^ _23180_/ZN (OAI22_X1)
   0.02    1.84 v _23184_/ZN (AOI21_X1)
   0.00    1.84 v _25660_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25660_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25662_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _23161_/Z (BUF_X1)
   0.05    1.82 ^ _23193_/ZN (OAI22_X1)
   0.02    1.84 v _23197_/ZN (AOI21_X1)
   0.00    1.84 v _25662_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25662_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25663_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _23161_/Z (BUF_X1)
   0.05    1.82 ^ _23198_/ZN (OAI22_X1)
   0.02    1.84 v _23202_/ZN (AOI21_X1)
   0.00    1.84 v _25663_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25663_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25664_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _23161_/Z (BUF_X1)
   0.05    1.82 ^ _23203_/ZN (OAI22_X1)
   0.02    1.84 v _23206_/ZN (AOI21_X1)
   0.00    1.84 v _25664_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25664_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25625_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _22988_/Z (BUF_X1)
   0.05    1.82 ^ _22989_/ZN (OAI22_X1)
   0.02    1.84 v _22993_/ZN (AOI21_X1)
   0.00    1.84 v _25625_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25625_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25637_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _22988_/Z (BUF_X1)
   0.05    1.82 ^ _23063_/ZN (OAI22_X1)
   0.02    1.84 v _23067_/ZN (AOI21_X1)
   0.00    1.84 v _25637_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25637_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25647_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _22988_/Z (BUF_X1)
   0.05    1.82 ^ _23116_/ZN (OAI22_X1)
   0.02    1.84 v _23119_/ZN (AOI21_X1)
   0.00    1.84 v _25647_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25647_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25649_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _22988_/Z (BUF_X1)
   0.05    1.82 ^ _23131_/ZN (OAI22_X1)
   0.02    1.84 v _23133_/ZN (AOI21_X1)
   0.00    1.84 v _25649_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25649_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25650_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _22988_/Z (BUF_X1)
   0.05    1.82 ^ _23134_/ZN (OAI22_X1)
   0.02    1.84 v _23137_/ZN (AOI21_X1)
   0.00    1.84 v _25650_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25650_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25651_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _22988_/Z (BUF_X1)
   0.05    1.82 ^ _23138_/ZN (OAI22_X1)
   0.02    1.84 v _23141_/ZN (AOI21_X1)
   0.00    1.84 v _25651_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25651_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25652_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _22988_/Z (BUF_X1)
   0.05    1.82 ^ _23142_/ZN (OAI22_X1)
   0.02    1.84 v _23145_/ZN (AOI21_X1)
   0.00    1.84 v _25652_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25652_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25653_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.77 v _22988_/Z (BUF_X1)
   0.05    1.82 ^ _23147_/ZN (OAI22_X1)
   0.02    1.84 v _23151_/ZN (AOI21_X1)
   0.00    1.84 v _25653_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25653_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25629_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.07    1.76 ^ _22901_/ZN (NAND2_X1)
   0.05    1.81 ^ _22902_/Z (BUF_X2)
   0.02    1.83 v _23016_/ZN (OAI21_X1)
   0.00    1.83 v _25629_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25629_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25642_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.07    1.76 ^ _22901_/ZN (NAND2_X1)
   0.05    1.81 ^ _22902_/Z (BUF_X2)
   0.02    1.83 v _23097_/ZN (OAI21_X1)
   0.00    1.83 v _25642_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25642_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25643_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.07    1.76 ^ _22901_/ZN (NAND2_X1)
   0.05    1.81 ^ _22902_/Z (BUF_X2)
   0.02    1.83 v _23103_/ZN (OAI21_X1)
   0.00    1.83 v _25643_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25643_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25644_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.07    1.76 ^ _22901_/ZN (NAND2_X1)
   0.05    1.81 ^ _22902_/Z (BUF_X2)
   0.02    1.83 v _23106_/ZN (OAI21_X1)
   0.00    1.83 v _25644_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25644_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25645_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.07    1.76 ^ _22901_/ZN (NAND2_X1)
   0.05    1.81 ^ _22902_/Z (BUF_X2)
   0.02    1.83 v _23111_/ZN (OAI21_X1)
   0.00    1.83 v _25645_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25645_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25646_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.07    1.76 ^ _22901_/ZN (NAND2_X1)
   0.05    1.81 ^ _22902_/Z (BUF_X2)
   0.02    1.83 v _23115_/ZN (OAI21_X1)
   0.00    1.83 v _25646_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25646_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25661_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.07    1.76 ^ _22901_/ZN (NAND2_X1)
   0.05    1.81 ^ _22902_/Z (BUF_X2)
   0.02    1.83 v _23192_/ZN (OAI21_X1)
   0.00    1.83 v _25661_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25661_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25665_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.07    1.76 ^ _22901_/ZN (NAND2_X1)
   0.05    1.81 ^ _22902_/Z (BUF_X2)
   0.02    1.83 v _23211_/ZN (OAI21_X1)
   0.00    1.83 v _25665_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25665_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25667_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.07    1.76 ^ _22901_/ZN (NAND2_X1)
   0.05    1.81 ^ _22902_/Z (BUF_X2)
   0.02    1.83 v _23220_/ZN (OAI21_X1)
   0.00    1.83 v _25667_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25667_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25573_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 ^ _22678_/ZN (AND3_X4)
   0.04    1.80 ^ _22685_/Z (XOR2_X1)
   0.04    1.84 ^ _22686_/Z (MUX2_X1)
   0.00    1.84 ^ _25573_/D (DFFR_X1)
           1.84   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25573_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.84   data arrival time
---------------------------------------------------------
           2.12   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25887_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.07    1.81 ^ _23877_/ZN (AOI211_X1)
   0.02    1.83 v _23879_/ZN (AOI21_X1)
   0.00    1.83 v _25887_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25887_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25890_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.07    1.81 ^ _23906_/ZN (AOI211_X1)
   0.02    1.83 v _23908_/ZN (AOI21_X1)
   0.00    1.83 v _25890_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25890_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25896_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.07    1.81 ^ _23967_/ZN (AOI211_X1)
   0.02    1.83 v _23969_/ZN (AOI21_X1)
   0.00    1.83 v _25896_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25896_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25641_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.07    1.76 ^ _22901_/ZN (NAND2_X1)
   0.03    1.80 ^ _23093_/ZN (OR3_X1)
   0.03    1.83 v _23094_/ZN (OAI221_X1)
   0.00    1.83 v _25641_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25641_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25616_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.78 v _22919_/Z (BUF_X1)
   0.05    1.83 v _22941_/Z (MUX2_X1)
   0.00    1.83 v _25616_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25616_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25614_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.78 v _22919_/Z (BUF_X1)
   0.05    1.83 v _22932_/Z (MUX2_X1)
   0.00    1.83 v _25614_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25614_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25615_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.78 v _22919_/Z (BUF_X1)
   0.05    1.83 v _22937_/Z (MUX2_X1)
   0.00    1.83 v _25615_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25615_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25618_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.78 v _22919_/Z (BUF_X1)
   0.05    1.83 v _22955_/Z (MUX2_X1)
   0.00    1.83 v _25618_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25618_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25619_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.78 v _22919_/Z (BUF_X1)
   0.05    1.83 v _22960_/Z (MUX2_X1)
   0.00    1.83 v _25619_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25619_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25612_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.78 v _22919_/Z (BUF_X1)
   0.05    1.83 v _22920_/Z (MUX2_X1)
   0.00    1.83 v _25612_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25612_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25620_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.08    1.78 v _22919_/Z (BUF_X1)
   0.05    1.83 v _22963_/Z (MUX2_X1)
   0.00    1.83 v _25620_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25620_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25609_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.07    1.76 ^ _22901_/ZN (NAND2_X1)
   0.05    1.81 ^ _22902_/Z (BUF_X2)
   0.02    1.83 v _22904_/ZN (OAI21_X1)
   0.00    1.83 v _25609_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25609_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25623_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.05    1.68 v _22893_/ZN (NAND4_X4)
   0.05    1.73 ^ _22949_/ZN (NAND2_X4)
   0.03    1.76 ^ _22950_/Z (BUF_X8)
   0.01    1.77 v _22979_/ZN (NOR2_X1)
   0.06    1.83 ^ _22982_/ZN (AOI211_X2)
   0.00    1.83 ^ _25623_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25623_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25626_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.05    1.68 v _22893_/ZN (NAND4_X4)
   0.05    1.73 ^ _22949_/ZN (NAND2_X4)
   0.03    1.76 ^ _22950_/Z (BUF_X8)
   0.01    1.77 v _22996_/ZN (NOR2_X1)
   0.06    1.83 ^ _22999_/ZN (AOI211_X2)
   0.00    1.83 ^ _25626_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25626_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25627_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.05    1.68 v _22893_/ZN (NAND4_X4)
   0.05    1.73 ^ _22949_/ZN (NAND2_X4)
   0.03    1.76 ^ _22950_/Z (BUF_X8)
   0.01    1.77 v _23002_/ZN (NOR2_X1)
   0.06    1.83 ^ _23005_/ZN (AOI211_X2)
   0.00    1.83 ^ _25627_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25627_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25572_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.12    1.70 ^ _22663_/ZN (NOR4_X4)
   0.06    1.76 ^ _22678_/ZN (AND3_X4)
   0.01    1.77 v _22679_/ZN (NOR2_X1)
   0.06    1.83 v _22680_/Z (MUX2_X1)
   0.00    1.83 v _25572_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25572_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25610_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.07    1.76 ^ _22901_/ZN (NAND2_X1)
   0.06    1.83 v _22910_/Z (MUX2_X1)
   0.00    1.83 v _25610_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25610_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25611_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.07    1.76 ^ _22901_/ZN (NAND2_X1)
   0.06    1.83 v _22914_/Z (MUX2_X1)
   0.00    1.83 v _25611_/D (DFFR_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25611_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25881_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23800_/Z (BUF_X2)
   0.02    1.80 ^ _23801_/ZN (NAND2_X1)
   0.02    1.82 v _23820_/ZN (OAI21_X1)
   0.00    1.82 v _25881_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25881_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25882_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23800_/Z (BUF_X2)
   0.02    1.80 ^ _23821_/ZN (NAND2_X1)
   0.02    1.82 v _23832_/ZN (OAI21_X1)
   0.00    1.82 v _25882_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25882_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25883_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23800_/Z (BUF_X2)
   0.02    1.80 ^ _23833_/ZN (NAND2_X1)
   0.02    1.82 v _23843_/ZN (OAI21_X1)
   0.00    1.82 v _25883_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25883_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25884_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23800_/Z (BUF_X2)
   0.02    1.80 ^ _23844_/ZN (NAND2_X1)
   0.02    1.82 v _23853_/ZN (OAI21_X1)
   0.00    1.82 v _25884_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25884_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25891_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23800_/Z (BUF_X2)
   0.02    1.80 ^ _23909_/ZN (NAND2_X1)
   0.02    1.82 v _23918_/ZN (OAI21_X1)
   0.00    1.82 v _25891_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25891_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25892_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23800_/Z (BUF_X2)
   0.02    1.80 ^ _23919_/ZN (NAND2_X1)
   0.02    1.82 v _23929_/ZN (OAI21_X1)
   0.00    1.82 v _25892_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25892_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25893_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23800_/Z (BUF_X2)
   0.02    1.80 ^ _23930_/ZN (NAND2_X1)
   0.02    1.82 v _23939_/ZN (OAI21_X1)
   0.00    1.82 v _25893_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25893_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25895_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23800_/Z (BUF_X2)
   0.02    1.80 ^ _23949_/ZN (NAND2_X1)
   0.02    1.82 v _23959_/ZN (OAI21_X1)
   0.00    1.82 v _25895_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25895_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25897_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23800_/Z (BUF_X2)
   0.02    1.80 ^ _23970_/ZN (NAND2_X1)
   0.02    1.82 v _23978_/ZN (OAI21_X1)
   0.00    1.82 v _25897_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25897_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25766_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23521_/Z (BUF_X1)
   0.05    1.82 v _23526_/Z (MUX2_X1)
   0.00    1.82 v _25766_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25766_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25798_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23558_/Z (BUF_X1)
   0.05    1.82 v _23563_/Z (MUX2_X1)
   0.00    1.82 v _25798_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25798_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25754_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23510_/Z (BUF_X1)
   0.05    1.82 v _23513_/Z (MUX2_X1)
   0.00    1.82 v _25754_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25754_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25759_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23510_/Z (BUF_X1)
   0.05    1.82 v _23518_/Z (MUX2_X1)
   0.00    1.82 v _25759_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25759_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25768_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23521_/Z (BUF_X1)
   0.05    1.82 v _23528_/Z (MUX2_X1)
   0.00    1.82 v _25768_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25768_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25770_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23521_/Z (BUF_X1)
   0.05    1.82 v _23530_/Z (MUX2_X1)
   0.00    1.82 v _25770_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25770_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25773_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23532_/Z (BUF_X1)
   0.05    1.82 v _23534_/Z (MUX2_X1)
   0.00    1.82 v _25773_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25773_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25780_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23532_/Z (BUF_X1)
   0.05    1.82 v _23541_/Z (MUX2_X1)
   0.00    1.82 v _25780_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25780_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25786_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23547_/Z (BUF_X1)
   0.05    1.82 v _23550_/Z (MUX2_X1)
   0.00    1.82 v _25786_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25786_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25791_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23547_/Z (BUF_X1)
   0.05    1.82 v _23555_/Z (MUX2_X1)
   0.00    1.82 v _25791_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25791_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25800_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23558_/Z (BUF_X1)
   0.05    1.82 v _23565_/Z (MUX2_X1)
   0.00    1.82 v _25800_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25800_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25802_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23558_/Z (BUF_X1)
   0.05    1.82 v _23567_/Z (MUX2_X1)
   0.00    1.82 v _25802_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25802_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25805_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23569_/Z (BUF_X1)
   0.05    1.82 v _23571_/Z (MUX2_X1)
   0.00    1.82 v _25805_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25805_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25812_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23569_/Z (BUF_X1)
   0.05    1.82 v _23578_/Z (MUX2_X1)
   0.00    1.82 v _25812_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25812_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25757_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23510_/Z (BUF_X1)
   0.05    1.82 v _23516_/Z (MUX2_X1)
   0.00    1.82 v _25757_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25757_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25758_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23510_/Z (BUF_X1)
   0.05    1.82 v _23517_/Z (MUX2_X1)
   0.00    1.82 v _25758_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25758_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25760_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23510_/Z (BUF_X1)
   0.05    1.82 v _23519_/Z (MUX2_X1)
   0.00    1.82 v _25760_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25760_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25761_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23510_/Z (BUF_X1)
   0.05    1.82 v _23520_/Z (MUX2_X1)
   0.00    1.82 v _25761_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25761_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25762_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23521_/Z (BUF_X1)
   0.05    1.82 v _23522_/Z (MUX2_X1)
   0.00    1.82 v _25762_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25762_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25789_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23547_/Z (BUF_X1)
   0.05    1.82 v _23553_/Z (MUX2_X1)
   0.00    1.82 v _25789_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25789_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25790_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23547_/Z (BUF_X1)
   0.05    1.82 v _23554_/Z (MUX2_X1)
   0.00    1.82 v _25790_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25790_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25792_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23547_/Z (BUF_X1)
   0.05    1.82 v _23556_/Z (MUX2_X1)
   0.00    1.82 v _25792_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25792_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25793_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23547_/Z (BUF_X1)
   0.05    1.82 v _23557_/Z (MUX2_X1)
   0.00    1.82 v _25793_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25793_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25794_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23558_/Z (BUF_X1)
   0.05    1.82 v _23559_/Z (MUX2_X1)
   0.00    1.82 v _25794_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25794_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25752_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23510_/Z (BUF_X1)
   0.05    1.82 v _23511_/Z (MUX2_X1)
   0.00    1.82 v _25752_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25752_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25753_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23510_/Z (BUF_X1)
   0.05    1.82 v _23512_/Z (MUX2_X1)
   0.00    1.82 v _25753_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25753_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25755_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23510_/Z (BUF_X1)
   0.05    1.82 v _23514_/Z (MUX2_X1)
   0.00    1.82 v _25755_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25755_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25756_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23510_/Z (BUF_X1)
   0.05    1.82 v _23515_/Z (MUX2_X1)
   0.00    1.82 v _25756_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25756_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25763_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23521_/Z (BUF_X1)
   0.05    1.82 v _23523_/Z (MUX2_X1)
   0.00    1.82 v _25763_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25763_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25764_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23521_/Z (BUF_X1)
   0.05    1.82 v _23524_/Z (MUX2_X1)
   0.00    1.82 v _25764_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25764_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25765_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23521_/Z (BUF_X1)
   0.05    1.82 v _23525_/Z (MUX2_X1)
   0.00    1.82 v _25765_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25765_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25767_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23521_/Z (BUF_X1)
   0.05    1.82 v _23527_/Z (MUX2_X1)
   0.00    1.82 v _25767_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25767_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25769_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23521_/Z (BUF_X1)
   0.05    1.82 v _23529_/Z (MUX2_X1)
   0.00    1.82 v _25769_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25769_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25771_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23521_/Z (BUF_X1)
   0.05    1.82 v _23531_/Z (MUX2_X1)
   0.00    1.82 v _25771_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25771_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25772_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23532_/Z (BUF_X1)
   0.05    1.82 v _23533_/Z (MUX2_X1)
   0.00    1.82 v _25772_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25772_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25774_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23532_/Z (BUF_X1)
   0.05    1.82 v _23535_/Z (MUX2_X1)
   0.00    1.82 v _25774_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25774_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25775_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23532_/Z (BUF_X1)
   0.05    1.82 v _23536_/Z (MUX2_X1)
   0.00    1.82 v _25775_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25775_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25776_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23532_/Z (BUF_X1)
   0.05    1.82 v _23537_/Z (MUX2_X1)
   0.00    1.82 v _25776_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25776_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25777_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23532_/Z (BUF_X1)
   0.05    1.82 v _23538_/Z (MUX2_X1)
   0.00    1.82 v _25777_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25777_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25778_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23532_/Z (BUF_X1)
   0.05    1.82 v _23539_/Z (MUX2_X1)
   0.00    1.82 v _25778_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25778_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25779_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23532_/Z (BUF_X1)
   0.05    1.82 v _23540_/Z (MUX2_X1)
   0.00    1.82 v _25779_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25779_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25781_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.06    1.77 v _23532_/Z (BUF_X1)
   0.05    1.82 v _23542_/Z (MUX2_X1)
   0.00    1.82 v _25781_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25781_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25784_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23547_/Z (BUF_X1)
   0.05    1.82 v _23548_/Z (MUX2_X1)
   0.00    1.82 v _25784_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25784_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25785_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23547_/Z (BUF_X1)
   0.05    1.82 v _23549_/Z (MUX2_X1)
   0.00    1.82 v _25785_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25785_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25787_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23547_/Z (BUF_X1)
   0.05    1.82 v _23551_/Z (MUX2_X1)
   0.00    1.82 v _25787_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25787_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25788_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23547_/Z (BUF_X1)
   0.05    1.82 v _23552_/Z (MUX2_X1)
   0.00    1.82 v _25788_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25788_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25795_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23558_/Z (BUF_X1)
   0.05    1.82 v _23560_/Z (MUX2_X1)
   0.00    1.82 v _25795_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25795_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25796_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23558_/Z (BUF_X1)
   0.05    1.82 v _23561_/Z (MUX2_X1)
   0.00    1.82 v _25796_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25796_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25797_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23558_/Z (BUF_X1)
   0.05    1.82 v _23562_/Z (MUX2_X1)
   0.00    1.82 v _25797_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25797_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25799_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23558_/Z (BUF_X1)
   0.05    1.82 v _23564_/Z (MUX2_X1)
   0.00    1.82 v _25799_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25799_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25801_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23558_/Z (BUF_X1)
   0.05    1.82 v _23566_/Z (MUX2_X1)
   0.00    1.82 v _25801_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25801_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25803_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23558_/Z (BUF_X1)
   0.05    1.82 v _23568_/Z (MUX2_X1)
   0.00    1.82 v _25803_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25803_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25804_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23569_/Z (BUF_X1)
   0.05    1.82 v _23570_/Z (MUX2_X1)
   0.00    1.82 v _25804_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25804_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25806_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23569_/Z (BUF_X1)
   0.05    1.82 v _23572_/Z (MUX2_X1)
   0.00    1.82 v _25806_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25806_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25807_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23569_/Z (BUF_X1)
   0.05    1.82 v _23573_/Z (MUX2_X1)
   0.00    1.82 v _25807_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25807_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25808_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23569_/Z (BUF_X1)
   0.05    1.82 v _23574_/Z (MUX2_X1)
   0.00    1.82 v _25808_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25808_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25809_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23569_/Z (BUF_X1)
   0.05    1.82 v _23575_/Z (MUX2_X1)
   0.00    1.82 v _25809_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25809_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25810_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23569_/Z (BUF_X1)
   0.05    1.82 v _23576_/Z (MUX2_X1)
   0.00    1.82 v _25810_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25810_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25811_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23569_/Z (BUF_X1)
   0.05    1.82 v _23577_/Z (MUX2_X1)
   0.00    1.82 v _25811_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25811_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25813_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.06    1.77 v _23569_/Z (BUF_X1)
   0.05    1.82 v _23579_/Z (MUX2_X1)
   0.00    1.82 v _25813_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25813_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25685_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.06    1.76 v _23305_/Z (BUF_X1)
   0.05    1.82 v _23306_/Z (MUX2_X1)
   0.00    1.82 v _25685_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25685_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25686_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.06    1.76 v _23305_/Z (BUF_X1)
   0.05    1.82 v _23312_/Z (MUX2_X1)
   0.00    1.82 v _25686_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25686_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25687_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.06    1.76 v _23305_/Z (BUF_X1)
   0.05    1.82 v _23317_/Z (MUX2_X1)
   0.00    1.82 v _25687_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25687_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25688_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.06    1.76 v _23305_/Z (BUF_X1)
   0.05    1.82 v _23322_/Z (MUX2_X1)
   0.00    1.82 v _25688_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25688_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25689_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.06    1.76 v _23305_/Z (BUF_X1)
   0.05    1.82 v _23328_/Z (MUX2_X1)
   0.00    1.82 v _25689_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25689_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25690_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.06    1.76 v _23305_/Z (BUF_X1)
   0.05    1.82 v _23335_/Z (MUX2_X1)
   0.00    1.82 v _25690_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25690_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25691_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.06    1.76 v _23305_/Z (BUF_X1)
   0.05    1.82 v _23340_/Z (MUX2_X1)
   0.00    1.82 v _25691_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25691_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25693_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.06    1.76 v _23305_/Z (BUF_X1)
   0.05    1.82 v _23352_/Z (MUX2_X1)
   0.00    1.82 v _25693_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25693_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.14   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25628_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.05    1.68 v _22891_/ZN (NAND4_X2)
   0.06    1.74 v _22896_/Z (BUF_X2)
   0.04    1.78 v _22897_/Z (BUF_X4)
   0.04    1.81 ^ _23011_/ZN (AOI211_X2)
   0.00    1.81 ^ _25628_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25628_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25630_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.05    1.68 v _22891_/ZN (NAND4_X2)
   0.06    1.74 v _22896_/Z (BUF_X2)
   0.04    1.78 v _22897_/Z (BUF_X4)
   0.04    1.81 ^ _23023_/ZN (AOI211_X2)
   0.00    1.81 ^ _25630_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25630_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25631_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.05    1.68 v _22891_/ZN (NAND4_X2)
   0.06    1.74 v _22896_/Z (BUF_X2)
   0.04    1.78 v _22897_/Z (BUF_X4)
   0.04    1.81 ^ _23029_/ZN (AOI211_X2)
   0.00    1.81 ^ _25631_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25631_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25632_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.05    1.68 v _22891_/ZN (NAND4_X2)
   0.06    1.74 v _22896_/Z (BUF_X2)
   0.04    1.78 v _22897_/Z (BUF_X4)
   0.04    1.81 ^ _23035_/ZN (AOI211_X2)
   0.00    1.81 ^ _25632_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25632_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25634_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.05    1.68 v _22891_/ZN (NAND4_X2)
   0.06    1.74 v _22896_/Z (BUF_X2)
   0.04    1.78 v _22897_/Z (BUF_X4)
   0.04    1.81 ^ _23050_/ZN (AOI211_X2)
   0.00    1.81 ^ _25634_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25634_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25635_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.05    1.68 v _22891_/ZN (NAND4_X2)
   0.06    1.74 v _22896_/Z (BUF_X2)
   0.04    1.78 v _22897_/Z (BUF_X4)
   0.04    1.81 ^ _23056_/ZN (AOI211_X2)
   0.00    1.81 ^ _25635_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25635_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25548_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.04    1.67 ^ _22406_/ZN (AND2_X1)
   0.04    1.71 ^ _22407_/Z (BUF_X2)
   0.01    1.73 v _22408_/ZN (NOR2_X1)
   0.07    1.79 ^ _22409_/ZN (AOI211_X1)
   0.02    1.81 v _22486_/ZN (AOI21_X1)
   0.00    1.81 v _25548_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25548_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25547_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22383_/ZN (NOR3_X2)
   0.03    1.71 v _22397_/ZN (NAND2_X1)
   0.04    1.75 v _22398_/ZN (XNOR2_X1)
   0.06    1.81 v _22399_/Z (MUX2_X1)
   0.00    1.81 v _25547_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25547_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25900_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23831_/Z (BUF_X2)
   0.03    1.82 ^ _24012_/ZN (OAI21_X1)
   0.00    1.82 ^ _25900_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25900_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25901_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23831_/Z (BUF_X2)
   0.03    1.82 ^ _24021_/ZN (OAI21_X1)
   0.00    1.82 ^ _25901_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25901_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25911_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23800_/Z (BUF_X2)
   0.03    1.82 ^ _24115_/ZN (OAI21_X1)
   0.00    1.82 ^ _25911_/D (DFFR_X1)
           1.82   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25911_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.82   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25944_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.76 v _24153_/Z (BUF_X2)
   0.05    1.81 v _24154_/Z (MUX2_X1)
   0.00    1.81 v _25944_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25944_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25946_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.76 v _24153_/Z (BUF_X2)
   0.05    1.81 v _24156_/Z (MUX2_X1)
   0.00    1.81 v _25946_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25946_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25949_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.76 v _24153_/Z (BUF_X2)
   0.05    1.81 v _24159_/Z (MUX2_X1)
   0.00    1.81 v _25949_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25949_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25945_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.76 v _24153_/Z (BUF_X2)
   0.05    1.81 v _24155_/Z (MUX2_X1)
   0.00    1.81 v _25945_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25945_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25947_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.76 v _24153_/Z (BUF_X2)
   0.05    1.81 v _24157_/Z (MUX2_X1)
   0.00    1.81 v _25947_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25947_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25948_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.76 v _24153_/Z (BUF_X2)
   0.05    1.81 v _24158_/Z (MUX2_X1)
   0.00    1.81 v _25948_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25948_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25950_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.76 v _24153_/Z (BUF_X2)
   0.05    1.81 v _24160_/Z (MUX2_X1)
   0.00    1.81 v _25950_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25950_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25951_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.76 v _24153_/Z (BUF_X2)
   0.05    1.81 v _24161_/Z (MUX2_X1)
   0.00    1.81 v _25951_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25951_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25952_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.76 v _24153_/Z (BUF_X2)
   0.05    1.81 v _24162_/Z (MUX2_X1)
   0.00    1.81 v _25952_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25952_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25953_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.76 v _24153_/Z (BUF_X2)
   0.05    1.81 v _24163_/Z (MUX2_X1)
   0.00    1.81 v _25953_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25953_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25713_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.06    1.76 v _23305_/Z (BUF_X1)
   0.03    1.79 ^ _23451_/ZN (NAND2_X1)
   0.02    1.81 v _23455_/ZN (OAI21_X1)
   0.00    1.81 v _25713_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25713_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25715_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.06    1.76 v _23305_/Z (BUF_X1)
   0.03    1.79 ^ _23461_/ZN (NAND2_X1)
   0.02    1.81 v _23465_/ZN (OAI21_X1)
   0.00    1.81 v _25715_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25715_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25553_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22383_/ZN (NOR3_X2)
   0.05    1.73 ^ _22526_/ZN (AND2_X1)
   0.02    1.75 v _22527_/ZN (XNOR2_X1)
   0.06    1.81 v _22528_/Z (MUX2_X1)
   0.00    1.81 v _25553_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25553_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25556_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.04    1.67 v _22404_/ZN (OAI21_X2)
   0.03    1.70 ^ _22555_/ZN (INV_X1)
   0.05    1.75 ^ _22556_/Z (BUF_X2)
   0.06    1.81 v _22557_/Z (MUX2_X1)
   0.00    1.81 v _25556_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25556_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25554_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22383_/ZN (NOR3_X2)
   0.05    1.73 ^ _22526_/ZN (AND2_X1)
   0.02    1.75 v _22529_/ZN (AOI21_X1)
   0.03    1.78 ^ _22532_/ZN (OAI21_X1)
   0.02    1.80 v _22538_/ZN (OAI21_X1)
   0.02    1.81 ^ _22539_/ZN (INV_X1)
   0.00    1.81 ^ _25554_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25554_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25905_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23819_/Z (BUF_X2)
   0.03    1.81 ^ _24059_/ZN (AOI21_X1)
   0.00    1.81 ^ _25905_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25905_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25907_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23819_/Z (BUF_X2)
   0.03    1.81 ^ _24076_/ZN (AOI21_X1)
   0.00    1.81 ^ _25907_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25907_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25908_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23819_/Z (BUF_X2)
   0.03    1.81 ^ _24087_/ZN (AOI21_X1)
   0.00    1.81 ^ _25908_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25908_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25909_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23819_/Z (BUF_X2)
   0.03    1.81 ^ _24095_/ZN (AOI21_X1)
   0.00    1.81 ^ _25909_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25909_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25910_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23819_/Z (BUF_X2)
   0.03    1.81 ^ _24106_/ZN (AOI21_X1)
   0.00    1.81 ^ _25910_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25910_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25898_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 v _23796_/ZN (AOI21_X1)
   0.07    1.74 v _23799_/Z (BUF_X1)
   0.05    1.78 v _23819_/Z (BUF_X2)
   0.03    1.81 ^ _23992_/ZN (AOI21_X1)
   0.00    1.81 ^ _25898_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25898_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25555_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.03    1.65 v _22377_/ZN (NAND2_X2)
   0.05    1.70 v _22390_/Z (BUF_X2)
   0.05    1.75 v _22544_/Z (MUX2_X1)
   0.06    1.81 v _22550_/Z (MUX2_X1)
   0.00    1.81 v _25555_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25555_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25546_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.03    1.65 v _22377_/ZN (NAND2_X2)
   0.05    1.70 v _22390_/Z (BUF_X2)
   0.05    1.75 v _22391_/Z (MUX2_X1)
   0.06    1.81 v _22395_/Z (MUX2_X1)
   0.00    1.81 v _25546_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25546_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25557_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.03    1.65 v _22377_/ZN (NAND2_X2)
   0.05    1.70 v _22390_/Z (BUF_X2)
   0.05    1.75 v _22558_/Z (MUX2_X1)
   0.06    1.81 v _22561_/Z (MUX2_X1)
   0.00    1.81 v _25557_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25557_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25571_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.03    1.65 v _22377_/ZN (NAND2_X2)
   0.05    1.70 v _22390_/Z (BUF_X2)
   0.05    1.75 v _22669_/Z (MUX2_X1)
   0.06    1.81 v _22671_/Z (MUX2_X1)
   0.00    1.81 v _25571_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25571_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25558_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.08    1.48 v _22380_/ZN (OR3_X1)
   0.07    1.54 ^ _22381_/ZN (AOI211_X1)
   0.04    1.58 v _22382_/ZN (INV_X1)
   0.10    1.68 ^ _22548_/ZN (NOR4_X4)
   0.03    1.71 v _22563_/ZN (NAND3_X1)
   0.06    1.77 v _22564_/Z (XOR2_X1)
   0.04    1.81 ^ _22567_/ZN (AOI22_X1)
   0.00    1.81 ^ _25558_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25558_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _26033_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.07    1.78 ^ _24991_/ZN (AOI211_X1)
   0.02    1.80 v _24992_/ZN (AOI211_X1)
   0.00    1.80 v _26033_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _26033_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25692_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.06    1.76 v _23341_/Z (BUF_X1)
   0.02    1.78 ^ _23342_/ZN (NAND2_X1)
   0.02    1.80 v _23347_/ZN (OAI21_X1)
   0.00    1.80 v _25692_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25692_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25695_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.06    1.76 v _23341_/Z (BUF_X1)
   0.02    1.78 ^ _23359_/ZN (NAND2_X1)
   0.02    1.80 v _23363_/ZN (OAI21_X1)
   0.00    1.80 v _25695_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25695_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25701_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.06    1.76 v _23341_/Z (BUF_X1)
   0.02    1.78 ^ _23391_/ZN (NAND2_X1)
   0.02    1.80 v _23395_/ZN (OAI21_X1)
   0.00    1.80 v _25701_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25701_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25703_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.06    1.76 v _23341_/Z (BUF_X1)
   0.02    1.78 ^ _23401_/ZN (NAND2_X1)
   0.02    1.80 v _23405_/ZN (OAI21_X1)
   0.00    1.80 v _25703_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25703_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25636_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.05    1.68 v _22893_/ZN (NAND4_X4)
   0.05    1.73 ^ _22949_/ZN (NAND2_X4)
   0.01    1.75 v _23059_/ZN (NOR2_X1)
   0.06    1.81 ^ _23062_/ZN (AOI211_X2)
   0.00    1.81 ^ _25636_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25636_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25640_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.05    1.68 v _22893_/ZN (NAND4_X4)
   0.05    1.73 ^ _22949_/ZN (NAND2_X4)
   0.01    1.75 v _23085_/ZN (NOR2_X1)
   0.06    1.81 ^ _23088_/ZN (AOI211_X2)
   0.00    1.81 ^ _25640_/D (DFFR_X1)
           1.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25640_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.81   data arrival time
---------------------------------------------------------
           2.15   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25145_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.62 ^ _22310_/ZN (AND2_X1)
   0.03    1.65 v _22314_/ZN (NAND3_X1)
   0.05    1.69 ^ _22316_/ZN (NOR2_X1)
   0.05    1.74 ^ _22318_/ZN (AND2_X1)
   0.02    1.76 v _22320_/ZN (NAND2_X1)
   0.04    1.80 v _22321_/ZN (XNOR2_X1)
   0.00    1.80 v _25145_/D (DFF_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25145_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25617_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 ^ _22926_/ZN (NOR3_X2)
   0.08    1.75 ^ _22943_/Z (BUF_X1)
   0.03    1.78 v _22944_/ZN (AOI22_X1)
   0.03    1.80 ^ _22951_/ZN (OAI21_X1)
   0.00    1.80 ^ _25617_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25617_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25479_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21752_/Z (BUF_X1)
   0.01    1.80 v _21759_/ZN (NOR2_X1)
   0.00    1.80 v _25479_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25479_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25480_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21752_/Z (BUF_X1)
   0.01    1.80 v _21762_/ZN (NOR2_X1)
   0.00    1.80 v _25480_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25480_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25481_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21752_/Z (BUF_X1)
   0.01    1.80 v _21765_/ZN (NOR2_X1)
   0.00    1.80 v _25481_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25481_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25485_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21752_/Z (BUF_X1)
   0.01    1.80 v _21775_/ZN (NOR2_X1)
   0.00    1.80 v _25485_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25485_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25486_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21752_/Z (BUF_X1)
   0.01    1.80 v _21778_/ZN (NOR2_X1)
   0.00    1.80 v _25486_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25486_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25487_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21752_/Z (BUF_X1)
   0.01    1.80 v _21781_/ZN (NOR2_X1)
   0.00    1.80 v _25487_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25487_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25490_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21752_/Z (BUF_X1)
   0.01    1.80 v _21795_/ZN (NOR2_X1)
   0.00    1.80 v _25490_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25490_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25492_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21752_/Z (BUF_X1)
   0.01    1.80 v _21802_/ZN (NOR2_X1)
   0.00    1.80 v _25492_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25492_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25493_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21752_/Z (BUF_X1)
   0.01    1.80 v _21806_/ZN (NOR2_X1)
   0.00    1.80 v _25493_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25493_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25494_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21752_/Z (BUF_X1)
   0.01    1.80 v _21809_/ZN (NOR2_X1)
   0.00    1.80 v _25494_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25494_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25495_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21810_/Z (BUF_X1)
   0.01    1.80 v _21813_/ZN (NOR2_X1)
   0.00    1.80 v _25495_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25495_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25496_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21810_/Z (BUF_X1)
   0.01    1.80 v _21816_/ZN (NOR2_X1)
   0.00    1.80 v _25496_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25496_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25497_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21810_/Z (BUF_X1)
   0.01    1.80 v _21819_/ZN (NOR2_X1)
   0.00    1.80 v _25497_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25497_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25498_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21810_/Z (BUF_X1)
   0.01    1.80 v _21822_/ZN (NOR2_X1)
   0.00    1.80 v _25498_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25498_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25499_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21810_/Z (BUF_X1)
   0.01    1.80 v _21825_/ZN (NOR2_X1)
   0.00    1.80 v _25499_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25499_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25500_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21810_/Z (BUF_X1)
   0.01    1.80 v _21828_/ZN (NOR2_X1)
   0.00    1.80 v _25500_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25500_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25501_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21810_/Z (BUF_X1)
   0.01    1.80 v _21831_/ZN (NOR2_X1)
   0.00    1.80 v _25501_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25501_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25502_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21810_/Z (BUF_X1)
   0.01    1.80 v _21834_/ZN (NOR2_X1)
   0.00    1.80 v _25502_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25502_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25503_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21810_/Z (BUF_X1)
   0.01    1.80 v _21838_/ZN (NOR2_X1)
   0.00    1.80 v _25503_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25503_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25504_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.08    1.79 ^ _21810_/Z (BUF_X1)
   0.01    1.80 v _21841_/ZN (NOR2_X1)
   0.00    1.80 v _25504_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25504_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25880_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15937_/ZN (NAND2_X1)
   0.03    1.36 v _15941_/ZN (OAI211_X1)
   0.04    1.40 ^ _15944_/ZN (AOI22_X1)
   0.04    1.44 ^ _15949_/ZN (OR3_X1)
   0.04    1.49 ^ _15956_/ZN (OR2_X4)
   0.02    1.50 v _21641_/ZN (NOR4_X4)
   0.04    1.55 v _21642_/Z (BUF_X2)
   0.10    1.65 ^ _23796_/ZN (AOI21_X1)
   0.09    1.73 ^ _23797_/Z (BUF_X1)
   0.06    1.80 v _23798_/Z (MUX2_X1)
   0.00    1.80 v _25880_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25880_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25885_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15937_/ZN (NAND2_X1)
   0.03    1.36 v _15941_/ZN (OAI211_X1)
   0.04    1.40 ^ _15944_/ZN (AOI22_X1)
   0.04    1.44 ^ _15949_/ZN (OR3_X1)
   0.04    1.49 ^ _15956_/ZN (OR2_X4)
   0.02    1.50 v _21641_/ZN (NOR4_X4)
   0.04    1.55 v _21642_/Z (BUF_X2)
   0.10    1.65 ^ _23796_/ZN (AOI21_X1)
   0.09    1.73 ^ _23797_/Z (BUF_X1)
   0.06    1.80 v _23861_/Z (MUX2_X1)
   0.00    1.80 v _25885_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25885_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25886_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15937_/ZN (NAND2_X1)
   0.03    1.36 v _15941_/ZN (OAI211_X1)
   0.04    1.40 ^ _15944_/ZN (AOI22_X1)
   0.04    1.44 ^ _15949_/ZN (OR3_X1)
   0.04    1.49 ^ _15956_/ZN (OR2_X4)
   0.02    1.50 v _21641_/ZN (NOR4_X4)
   0.04    1.55 v _21642_/Z (BUF_X2)
   0.10    1.65 ^ _23796_/ZN (AOI21_X1)
   0.09    1.73 ^ _23797_/Z (BUF_X1)
   0.06    1.80 v _23870_/Z (MUX2_X1)
   0.00    1.80 v _25886_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25886_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25888_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15937_/ZN (NAND2_X1)
   0.03    1.36 v _15941_/ZN (OAI211_X1)
   0.04    1.40 ^ _15944_/ZN (AOI22_X1)
   0.04    1.44 ^ _15949_/ZN (OR3_X1)
   0.04    1.49 ^ _15956_/ZN (OR2_X4)
   0.02    1.50 v _21641_/ZN (NOR4_X4)
   0.04    1.55 v _21642_/Z (BUF_X2)
   0.10    1.65 ^ _23796_/ZN (AOI21_X1)
   0.09    1.73 ^ _23797_/Z (BUF_X1)
   0.06    1.80 v _23888_/Z (MUX2_X1)
   0.00    1.80 v _25888_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25888_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25889_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15937_/ZN (NAND2_X1)
   0.03    1.36 v _15941_/ZN (OAI211_X1)
   0.04    1.40 ^ _15944_/ZN (AOI22_X1)
   0.04    1.44 ^ _15949_/ZN (OR3_X1)
   0.04    1.49 ^ _15956_/ZN (OR2_X4)
   0.02    1.50 v _21641_/ZN (NOR4_X4)
   0.04    1.55 v _21642_/Z (BUF_X2)
   0.10    1.65 ^ _23796_/ZN (AOI21_X1)
   0.09    1.73 ^ _23797_/Z (BUF_X1)
   0.06    1.80 v _23896_/Z (MUX2_X1)
   0.00    1.80 v _25889_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25889_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25894_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15937_/ZN (NAND2_X1)
   0.03    1.36 v _15941_/ZN (OAI211_X1)
   0.04    1.40 ^ _15944_/ZN (AOI22_X1)
   0.04    1.44 ^ _15949_/ZN (OR3_X1)
   0.04    1.49 ^ _15956_/ZN (OR2_X4)
   0.02    1.50 v _21641_/ZN (NOR4_X4)
   0.04    1.55 v _21642_/Z (BUF_X2)
   0.10    1.65 ^ _23796_/ZN (AOI21_X1)
   0.09    1.73 ^ _23797_/Z (BUF_X1)
   0.06    1.80 v _23948_/Z (MUX2_X1)
   0.00    1.80 v _25894_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25894_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25899_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15937_/ZN (NAND2_X1)
   0.03    1.36 v _15941_/ZN (OAI211_X1)
   0.04    1.40 ^ _15944_/ZN (AOI22_X1)
   0.04    1.44 ^ _15949_/ZN (OR3_X1)
   0.04    1.49 ^ _15956_/ZN (OR2_X4)
   0.02    1.50 v _21641_/ZN (NOR4_X4)
   0.04    1.55 v _21642_/Z (BUF_X2)
   0.10    1.65 ^ _23796_/ZN (AOI21_X1)
   0.09    1.73 ^ _23797_/Z (BUF_X1)
   0.06    1.80 v _24002_/Z (MUX2_X1)
   0.00    1.80 v _25899_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25899_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25648_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.05    1.68 v _22893_/ZN (NAND4_X4)
   0.05    1.73 ^ _22949_/ZN (NAND2_X4)
   0.03    1.76 ^ _22950_/Z (BUF_X8)
   0.02    1.79 ^ _23128_/ZN (OR3_X1)
   0.01    1.80 v _23130_/ZN (NAND2_X1)
   0.00    1.80 v _25648_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25648_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25902_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15937_/ZN (NAND2_X1)
   0.03    1.36 v _15941_/ZN (OAI211_X1)
   0.04    1.40 ^ _15944_/ZN (AOI22_X1)
   0.04    1.44 ^ _15949_/ZN (OR3_X1)
   0.04    1.49 ^ _15956_/ZN (OR2_X4)
   0.02    1.50 v _21641_/ZN (NOR4_X4)
   0.04    1.55 v _21642_/Z (BUF_X2)
   0.10    1.65 ^ _23796_/ZN (AOI21_X1)
   0.08    1.73 ^ _23799_/Z (BUF_X1)
   0.06    1.79 v _24029_/Z (MUX2_X1)
   0.00    1.79 v _25902_/D (DFFR_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25902_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25903_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15937_/ZN (NAND2_X1)
   0.03    1.36 v _15941_/ZN (OAI211_X1)
   0.04    1.40 ^ _15944_/ZN (AOI22_X1)
   0.04    1.44 ^ _15949_/ZN (OR3_X1)
   0.04    1.49 ^ _15956_/ZN (OR2_X4)
   0.02    1.50 v _21641_/ZN (NOR4_X4)
   0.04    1.55 v _21642_/Z (BUF_X2)
   0.10    1.65 ^ _23796_/ZN (AOI21_X1)
   0.08    1.73 ^ _23799_/Z (BUF_X1)
   0.06    1.79 v _24038_/Z (MUX2_X1)
   0.00    1.79 v _25903_/D (DFFR_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25903_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25904_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15937_/ZN (NAND2_X1)
   0.03    1.36 v _15941_/ZN (OAI211_X1)
   0.04    1.40 ^ _15944_/ZN (AOI22_X1)
   0.04    1.44 ^ _15949_/ZN (OR3_X1)
   0.04    1.49 ^ _15956_/ZN (OR2_X4)
   0.02    1.50 v _21641_/ZN (NOR4_X4)
   0.04    1.55 v _21642_/Z (BUF_X2)
   0.10    1.65 ^ _23796_/ZN (AOI21_X1)
   0.08    1.73 ^ _23799_/Z (BUF_X1)
   0.06    1.79 v _24050_/Z (MUX2_X1)
   0.00    1.79 v _25904_/D (DFFR_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25904_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25906_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15937_/ZN (NAND2_X1)
   0.03    1.36 v _15941_/ZN (OAI211_X1)
   0.04    1.40 ^ _15944_/ZN (AOI22_X1)
   0.04    1.44 ^ _15949_/ZN (OR3_X1)
   0.04    1.49 ^ _15956_/ZN (OR2_X4)
   0.02    1.50 v _21641_/ZN (NOR4_X4)
   0.04    1.55 v _21642_/Z (BUF_X2)
   0.10    1.65 ^ _23796_/ZN (AOI21_X1)
   0.08    1.73 ^ _23799_/Z (BUF_X1)
   0.06    1.79 v _24067_/Z (MUX2_X1)
   0.00    1.79 v _25906_/D (DFFR_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25906_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25639_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.05    1.68 v _22893_/ZN (NAND4_X4)
   0.06    1.74 v _22894_/Z (BUF_X2)
   0.04    1.78 ^ _23081_/ZN (OAI22_X1)
   0.01    1.79 v _23082_/ZN (NOR2_X1)
   0.00    1.79 v _25639_/D (DFFR_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25639_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25622_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.05    1.68 v _22893_/ZN (NAND4_X4)
   0.06    1.74 v _22894_/Z (BUF_X2)
   0.04    1.78 ^ _22974_/ZN (OAI22_X1)
   0.01    1.79 v _22975_/ZN (NOR2_X1)
   0.00    1.79 v _25622_/D (DFFR_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25622_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25633_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.05    1.68 v _22893_/ZN (NAND4_X4)
   0.06    1.74 v _22894_/Z (BUF_X2)
   0.04    1.78 ^ _23042_/ZN (OAI22_X1)
   0.01    1.79 v _23043_/ZN (NOR2_X1)
   0.00    1.79 v _25633_/D (DFFR_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25633_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25624_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.05    1.68 v _22893_/ZN (NAND4_X4)
   0.06    1.74 v _22894_/Z (BUF_X2)
   0.04    1.78 ^ _22986_/ZN (OAI22_X1)
   0.01    1.79 v _22987_/ZN (NOR2_X1)
   0.00    1.79 v _25624_/D (DFFR_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25624_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25638_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.08    1.58 ^ _22400_/ZN (NOR4_X2)
   0.06    1.63 ^ _22401_/ZN (AND2_X2)
   0.05    1.68 v _22893_/ZN (NAND4_X4)
   0.06    1.74 v _22894_/Z (BUF_X2)
   0.04    1.78 ^ _23076_/ZN (OAI22_X1)
   0.01    1.79 v _23077_/ZN (NOR2_X1)
   0.00    1.79 v _25638_/D (DFFR_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25638_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.16   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25545_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.03    1.65 v _22377_/ZN (NAND2_X2)
   0.06    1.71 v _22378_/Z (BUF_X1)
   0.05    1.76 ^ _22379_/ZN (AOI22_X1)
   0.04    1.80 ^ _22388_/Z (MUX2_X1)
   0.00    1.80 ^ _25545_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25545_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25818_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23594_/Z (BUF_X1)
   0.04    1.80 ^ _23595_/ZN (OAI211_X1)
   0.00    1.80 ^ _25818_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25818_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25819_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23594_/Z (BUF_X1)
   0.04    1.80 ^ _23599_/ZN (OAI211_X1)
   0.00    1.80 ^ _25819_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25819_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25820_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23594_/Z (BUF_X1)
   0.04    1.80 ^ _23603_/ZN (OAI211_X1)
   0.00    1.80 ^ _25820_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25820_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25821_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23594_/Z (BUF_X1)
   0.04    1.80 ^ _23607_/ZN (OAI211_X1)
   0.00    1.80 ^ _25821_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25821_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25822_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23594_/Z (BUF_X1)
   0.04    1.80 ^ _23611_/ZN (OAI211_X1)
   0.00    1.80 ^ _25822_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25822_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25823_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23594_/Z (BUF_X1)
   0.04    1.80 ^ _23615_/ZN (OAI211_X1)
   0.00    1.80 ^ _25823_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25823_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25824_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23594_/Z (BUF_X1)
   0.04    1.80 ^ _23620_/ZN (OAI211_X1)
   0.00    1.80 ^ _25824_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25824_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25825_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23594_/Z (BUF_X1)
   0.04    1.80 ^ _23625_/ZN (OAI211_X1)
   0.00    1.80 ^ _25825_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25825_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25826_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23594_/Z (BUF_X1)
   0.04    1.80 ^ _23629_/ZN (OAI211_X1)
   0.00    1.80 ^ _25826_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25826_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25827_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23594_/Z (BUF_X1)
   0.04    1.80 ^ _23634_/ZN (OAI211_X1)
   0.00    1.80 ^ _25827_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25827_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25828_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23638_/Z (BUF_X1)
   0.04    1.80 ^ _23639_/ZN (OAI211_X1)
   0.00    1.80 ^ _25828_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25828_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25829_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23638_/Z (BUF_X1)
   0.04    1.80 ^ _23643_/ZN (OAI211_X1)
   0.00    1.80 ^ _25829_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25829_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25830_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23638_/Z (BUF_X1)
   0.04    1.80 ^ _23647_/ZN (OAI211_X1)
   0.00    1.80 ^ _25830_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25830_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25831_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23638_/Z (BUF_X1)
   0.04    1.80 ^ _23651_/ZN (OAI211_X1)
   0.00    1.80 ^ _25831_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25831_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25832_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23638_/Z (BUF_X1)
   0.04    1.80 ^ _23655_/ZN (OAI211_X1)
   0.00    1.80 ^ _25832_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25832_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25833_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23638_/Z (BUF_X1)
   0.04    1.80 ^ _23659_/ZN (OAI211_X1)
   0.00    1.80 ^ _25833_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25833_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25834_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23638_/Z (BUF_X1)
   0.04    1.80 ^ _23664_/ZN (OAI211_X1)
   0.00    1.80 ^ _25834_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25834_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25835_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23638_/Z (BUF_X1)
   0.04    1.80 ^ _23669_/ZN (OAI211_X1)
   0.00    1.80 ^ _25835_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25835_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25836_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23638_/Z (BUF_X1)
   0.04    1.80 ^ _23673_/ZN (OAI211_X1)
   0.00    1.80 ^ _25836_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25836_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25837_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23638_/Z (BUF_X1)
   0.04    1.80 ^ _23678_/ZN (OAI211_X1)
   0.00    1.80 ^ _25837_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25837_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25838_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23682_/Z (BUF_X1)
   0.04    1.80 ^ _23683_/ZN (OAI211_X1)
   0.00    1.80 ^ _25838_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25838_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25839_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23682_/Z (BUF_X1)
   0.04    1.80 ^ _23687_/ZN (OAI211_X1)
   0.00    1.80 ^ _25839_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25839_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25840_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23682_/Z (BUF_X1)
   0.04    1.80 ^ _23691_/ZN (OAI211_X1)
   0.00    1.80 ^ _25840_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25840_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25841_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23682_/Z (BUF_X1)
   0.04    1.80 ^ _23695_/ZN (OAI211_X1)
   0.00    1.80 ^ _25841_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25841_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25842_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23682_/Z (BUF_X1)
   0.04    1.80 ^ _23699_/ZN (OAI211_X1)
   0.00    1.80 ^ _25842_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25842_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25843_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23682_/Z (BUF_X1)
   0.04    1.80 ^ _23703_/ZN (OAI211_X1)
   0.00    1.80 ^ _25843_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25843_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25844_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23682_/Z (BUF_X1)
   0.04    1.80 ^ _23707_/ZN (OAI211_X1)
   0.00    1.80 ^ _25844_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25844_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25845_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23682_/Z (BUF_X1)
   0.04    1.80 ^ _23711_/ZN (OAI211_X1)
   0.00    1.80 ^ _25845_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25845_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25846_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23682_/Z (BUF_X1)
   0.04    1.80 ^ _23715_/ZN (OAI211_X1)
   0.00    1.80 ^ _25846_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25846_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25847_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.06    1.76 v _23682_/Z (BUF_X1)
   0.04    1.80 ^ _23719_/ZN (OAI211_X1)
   0.00    1.80 ^ _25847_/D (DFFR_X1)
           1.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25847_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.80   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25669_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.07    1.76 ^ _22901_/ZN (NAND2_X1)
   0.02    1.79 v _23229_/ZN (OAI21_X1)
   0.00    1.79 v _25669_/D (DFFR_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25669_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25511_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 v _21852_/ZN (NAND2_X1)
   0.06    1.68 v _21880_/ZN (AND2_X1)
   0.07    1.76 ^ _21885_/ZN (AOI221_X1)
   0.03    1.78 v _21886_/ZN (AOI22_X1)
   0.00    1.78 v _25511_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25511_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25670_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.07    1.76 ^ _23230_/ZN (OAI22_X1)
   0.02    1.78 v _23233_/ZN (AOI21_X1)
   0.00    1.78 v _25670_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25670_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25671_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.07    1.76 ^ _23234_/ZN (OAI22_X1)
   0.02    1.78 v _23238_/ZN (AOI21_X1)
   0.00    1.78 v _25671_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25671_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25672_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.07    1.70 v _22900_/ZN (NAND4_X1)
   0.07    1.76 ^ _23239_/ZN (OAI22_X1)
   0.02    1.78 v _23242_/ZN (AOI21_X1)
   0.00    1.78 v _25672_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25672_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25926_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24128_/Z (BUF_X1)
   0.05    1.78 v _24133_/Z (MUX2_X1)
   0.00    1.78 v _25926_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25926_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25914_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24117_/Z (BUF_X1)
   0.05    1.78 v _24120_/Z (MUX2_X1)
   0.00    1.78 v _25914_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25914_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25919_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24117_/Z (BUF_X1)
   0.05    1.78 v _24125_/Z (MUX2_X1)
   0.00    1.78 v _25919_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25919_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25928_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24128_/Z (BUF_X1)
   0.05    1.78 v _24135_/Z (MUX2_X1)
   0.00    1.78 v _25928_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25928_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25930_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24128_/Z (BUF_X1)
   0.05    1.78 v _24137_/Z (MUX2_X1)
   0.00    1.78 v _25930_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25930_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25933_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24139_/Z (BUF_X1)
   0.05    1.78 v _24141_/Z (MUX2_X1)
   0.00    1.78 v _25933_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25933_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25940_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24139_/Z (BUF_X1)
   0.05    1.78 v _24148_/Z (MUX2_X1)
   0.00    1.78 v _25940_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25940_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25917_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24117_/Z (BUF_X1)
   0.05    1.78 v _24123_/Z (MUX2_X1)
   0.00    1.78 v _25917_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25917_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25918_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24117_/Z (BUF_X1)
   0.05    1.78 v _24124_/Z (MUX2_X1)
   0.00    1.78 v _25918_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25918_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25920_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24117_/Z (BUF_X1)
   0.05    1.78 v _24126_/Z (MUX2_X1)
   0.00    1.78 v _25920_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25920_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25921_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24117_/Z (BUF_X1)
   0.05    1.78 v _24127_/Z (MUX2_X1)
   0.00    1.78 v _25921_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25921_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25922_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24128_/Z (BUF_X1)
   0.05    1.78 v _24129_/Z (MUX2_X1)
   0.00    1.78 v _25922_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25922_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25912_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24117_/Z (BUF_X1)
   0.05    1.78 v _24118_/Z (MUX2_X1)
   0.00    1.78 v _25912_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25912_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25913_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24117_/Z (BUF_X1)
   0.05    1.78 v _24119_/Z (MUX2_X1)
   0.00    1.78 v _25913_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25913_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25915_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24117_/Z (BUF_X1)
   0.05    1.78 v _24121_/Z (MUX2_X1)
   0.00    1.78 v _25915_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25915_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25916_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24117_/Z (BUF_X1)
   0.05    1.78 v _24122_/Z (MUX2_X1)
   0.00    1.78 v _25916_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25916_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25923_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24128_/Z (BUF_X1)
   0.05    1.78 v _24130_/Z (MUX2_X1)
   0.00    1.78 v _25923_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25923_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25924_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24128_/Z (BUF_X1)
   0.05    1.78 v _24131_/Z (MUX2_X1)
   0.00    1.78 v _25924_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25924_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25925_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24128_/Z (BUF_X1)
   0.05    1.78 v _24132_/Z (MUX2_X1)
   0.00    1.78 v _25925_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25925_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25927_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24128_/Z (BUF_X1)
   0.05    1.78 v _24134_/Z (MUX2_X1)
   0.00    1.78 v _25927_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25927_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25929_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24128_/Z (BUF_X1)
   0.05    1.78 v _24136_/Z (MUX2_X1)
   0.00    1.78 v _25929_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25929_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25931_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24128_/Z (BUF_X1)
   0.05    1.78 v _24138_/Z (MUX2_X1)
   0.00    1.78 v _25931_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25931_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25932_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24139_/Z (BUF_X1)
   0.05    1.78 v _24140_/Z (MUX2_X1)
   0.00    1.78 v _25932_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25932_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25934_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24139_/Z (BUF_X1)
   0.05    1.78 v _24142_/Z (MUX2_X1)
   0.00    1.78 v _25934_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25934_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25935_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24139_/Z (BUF_X1)
   0.05    1.78 v _24143_/Z (MUX2_X1)
   0.00    1.78 v _25935_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25935_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25936_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24139_/Z (BUF_X1)
   0.05    1.78 v _24144_/Z (MUX2_X1)
   0.00    1.78 v _25936_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25936_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25937_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24139_/Z (BUF_X1)
   0.05    1.78 v _24145_/Z (MUX2_X1)
   0.00    1.78 v _25937_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25937_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25938_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24139_/Z (BUF_X1)
   0.05    1.78 v _24146_/Z (MUX2_X1)
   0.00    1.78 v _25938_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25938_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25939_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24139_/Z (BUF_X1)
   0.05    1.78 v _24147_/Z (MUX2_X1)
   0.00    1.78 v _25939_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25939_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25941_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.06    1.73 v _24139_/Z (BUF_X1)
   0.05    1.78 v _24149_/Z (MUX2_X1)
   0.00    1.78 v _25941_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25941_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25144_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.62 ^ _22310_/ZN (AND2_X1)
   0.03    1.65 v _22314_/ZN (NAND3_X1)
   0.05    1.69 ^ _22316_/ZN (NOR2_X1)
   0.05    1.74 ^ _22318_/ZN (AND2_X1)
   0.05    1.79 ^ _22319_/Z (XOR2_X1)
   0.00    1.79 ^ _25144_/D (DFF_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25144_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25673_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.05    1.72 v _23252_/ZN (AOI21_X1)
   0.06    1.78 v _23253_/Z (MUX2_X1)
   0.00    1.78 v _25673_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25673_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25674_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.05    1.72 v _23252_/ZN (AOI21_X1)
   0.06    1.78 v _23261_/Z (MUX2_X1)
   0.00    1.78 v _25674_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25674_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25675_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.05    1.72 v _23252_/ZN (AOI21_X1)
   0.06    1.78 v _23267_/Z (MUX2_X1)
   0.00    1.78 v _25675_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25675_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25676_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.05    1.72 v _23252_/ZN (AOI21_X1)
   0.06    1.78 v _23273_/Z (MUX2_X1)
   0.00    1.78 v _25676_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25676_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25677_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.05    1.72 v _23252_/ZN (AOI21_X1)
   0.06    1.78 v _23280_/Z (MUX2_X1)
   0.00    1.78 v _25677_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25677_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25678_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.05    1.72 v _23252_/ZN (AOI21_X1)
   0.06    1.78 v _23286_/Z (MUX2_X1)
   0.00    1.78 v _25678_/D (DFFR_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25678_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25476_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.02    1.73 v _21747_/ZN (AOI21_X1)
   0.05    1.78 ^ _21748_/ZN (AOI22_X1)
   0.00    1.78 ^ _25476_/D (DFFS_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25476_/CK (DFFS_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25402_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.03    1.75 ^ _16031_/ZN (OR3_X1)
   0.02    1.77 v _16063_/ZN (OAI211_X1)
   0.00    1.77 v _25402_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25402_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25858_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23740_/Z (BUF_X1)
   0.05    1.77 v _23741_/Z (MUX2_X1)
   0.00    1.77 v _25858_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25858_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25859_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23740_/Z (BUF_X1)
   0.05    1.77 v _23743_/Z (MUX2_X1)
   0.00    1.77 v _25859_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25859_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25860_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23740_/Z (BUF_X1)
   0.05    1.77 v _23745_/Z (MUX2_X1)
   0.00    1.77 v _25860_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25860_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25861_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23740_/Z (BUF_X1)
   0.05    1.77 v _23747_/Z (MUX2_X1)
   0.00    1.77 v _25861_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25861_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25862_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23740_/Z (BUF_X1)
   0.05    1.77 v _23749_/Z (MUX2_X1)
   0.00    1.77 v _25862_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25862_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25863_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23740_/Z (BUF_X1)
   0.05    1.77 v _23751_/Z (MUX2_X1)
   0.00    1.77 v _25863_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25863_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25864_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23740_/Z (BUF_X1)
   0.05    1.77 v _23753_/Z (MUX2_X1)
   0.00    1.77 v _25864_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25864_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25865_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23740_/Z (BUF_X1)
   0.05    1.77 v _23755_/Z (MUX2_X1)
   0.00    1.77 v _25865_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25865_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25866_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23740_/Z (BUF_X1)
   0.05    1.77 v _23758_/Z (MUX2_X1)
   0.00    1.77 v _25866_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25866_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25867_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23740_/Z (BUF_X1)
   0.05    1.77 v _23760_/Z (MUX2_X1)
   0.00    1.77 v _25867_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25867_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25868_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23762_/Z (BUF_X1)
   0.05    1.77 v _23763_/Z (MUX2_X1)
   0.00    1.77 v _25868_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25868_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25869_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23762_/Z (BUF_X1)
   0.05    1.77 v _23765_/Z (MUX2_X1)
   0.00    1.77 v _25869_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25869_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25870_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23762_/Z (BUF_X1)
   0.05    1.77 v _23767_/Z (MUX2_X1)
   0.00    1.77 v _25870_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25870_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25871_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23762_/Z (BUF_X1)
   0.05    1.77 v _23769_/Z (MUX2_X1)
   0.00    1.77 v _25871_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25871_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25872_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23762_/Z (BUF_X1)
   0.05    1.77 v _23771_/Z (MUX2_X1)
   0.00    1.77 v _25872_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25872_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25873_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23762_/Z (BUF_X1)
   0.05    1.77 v _23773_/Z (MUX2_X1)
   0.00    1.77 v _25873_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25873_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25874_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23762_/Z (BUF_X1)
   0.05    1.77 v _23775_/Z (MUX2_X1)
   0.00    1.77 v _25874_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25874_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25875_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23762_/Z (BUF_X1)
   0.05    1.77 v _23777_/Z (MUX2_X1)
   0.00    1.77 v _25875_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25875_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25876_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23762_/Z (BUF_X1)
   0.05    1.77 v _23779_/Z (MUX2_X1)
   0.00    1.77 v _25876_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25876_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25877_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.06    1.72 v _23762_/Z (BUF_X1)
   0.05    1.77 v _23781_/Z (MUX2_X1)
   0.00    1.77 v _25877_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25877_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25817_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _23587_/ZN (NAND2_X1)
   0.05    1.76 ^ _23588_/ZN (NOR3_X1)
   0.02    1.77 v _23590_/ZN (AOI211_X1)
   0.00    1.77 v _25817_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25817_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25477_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.02    1.73 v _21747_/ZN (AOI21_X1)
   0.04    1.78 ^ _21750_/ZN (AOI22_X1)
   0.00    1.78 ^ _25477_/D (DFFS_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25477_/CK (DFFS_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25478_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.06    1.77 v _21751_/Z (MUX2_X1)
   0.00    1.77 v _25478_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25478_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25488_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.06    1.77 v _21785_/Z (MUX2_X1)
   0.00    1.77 v _25488_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25488_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25489_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.06    1.77 v _21791_/Z (MUX2_X1)
   0.00    1.77 v _25489_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25489_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25491_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.06    1.77 v _21799_/Z (MUX2_X1)
   0.00    1.77 v _25491_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25491_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25956_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.77 v _24166_/Z (MUX2_X1)
   0.00    1.77 v _25956_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25956_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25958_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.77 v _24168_/Z (MUX2_X1)
   0.00    1.77 v _25958_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25958_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25960_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.77 v _24170_/Z (MUX2_X1)
   0.00    1.77 v _25960_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25960_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25954_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.77 v _24164_/Z (MUX2_X1)
   0.00    1.77 v _25954_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25954_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25955_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.77 v _24165_/Z (MUX2_X1)
   0.00    1.77 v _25955_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25955_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25957_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.77 v _24167_/Z (MUX2_X1)
   0.00    1.77 v _25957_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25957_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25959_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.77 v _24169_/Z (MUX2_X1)
   0.00    1.77 v _25959_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25959_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25961_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.04    1.71 v _24152_/ZN (NAND2_X2)
   0.05    1.77 v _24171_/Z (MUX2_X1)
   0.00    1.77 v _25961_/D (DFFR_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25961_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _26032_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.04    1.75 ^ _24993_/ZN (OAI21_X1)
   0.02    1.76 v _24994_/ZN (AOI21_X1)
   0.00    1.76 v _26032_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _26032_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25856_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.05    1.71 v _23725_/Z (BUF_X1)
   0.05    1.76 v _23736_/Z (MUX2_X1)
   0.00    1.76 v _25856_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25856_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25857_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.05    1.71 v _23725_/Z (BUF_X1)
   0.05    1.76 v _23738_/Z (MUX2_X1)
   0.00    1.76 v _25857_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25857_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25816_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.03    1.66 v _23582_/ZN (AOI21_X1)
   0.06    1.71 v _23583_/Z (BUF_X1)
   0.02    1.74 ^ _23584_/ZN (NAND2_X1)
   0.02    1.76 v _23585_/ZN (OAI21_X1)
   0.00    1.76 v _25816_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25816_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25513_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 v _21852_/ZN (NAND2_X1)
   0.06    1.69 ^ _21906_/Z (MUX2_X1)
   0.01    1.70 v _21907_/ZN (OAI21_X1)
   0.06    1.76 v _21908_/Z (MUX2_X1)
   0.00    1.76 v _25513_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25513_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25782_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.05    1.76 v _23543_/Z (MUX2_X1)
   0.00    1.76 v _25782_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25782_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25783_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23509_/ZN (NAND2_X1)
   0.05    1.76 v _23544_/Z (MUX2_X1)
   0.00    1.76 v _25783_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25783_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25814_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.05    1.76 v _23580_/Z (MUX2_X1)
   0.00    1.76 v _25814_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25814_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25815_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.71 v _23546_/ZN (NAND2_X1)
   0.05    1.76 v _23581_/Z (MUX2_X1)
   0.00    1.76 v _25815_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25815_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _26034_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.02    1.71 v _24517_/ZN (NOR3_X2)
   0.05    1.76 ^ _24995_/ZN (NOR3_X1)
   0.00    1.76 ^ _26034_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _26034_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25694_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23357_/Z (BUF_X1)
   0.05    1.76 v _23358_/Z (MUX2_X1)
   0.00    1.76 v _25694_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25694_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25696_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23357_/Z (BUF_X1)
   0.05    1.76 v _23370_/Z (MUX2_X1)
   0.00    1.76 v _25696_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25696_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25697_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23357_/Z (BUF_X1)
   0.05    1.76 v _23375_/Z (MUX2_X1)
   0.00    1.76 v _25697_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25697_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25698_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23357_/Z (BUF_X1)
   0.05    1.76 v _23380_/Z (MUX2_X1)
   0.00    1.76 v _25698_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25698_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25699_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23357_/Z (BUF_X1)
   0.05    1.76 v _23385_/Z (MUX2_X1)
   0.00    1.76 v _25699_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25699_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25700_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23357_/Z (BUF_X1)
   0.05    1.76 v _23390_/Z (MUX2_X1)
   0.00    1.76 v _25700_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25700_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25702_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23357_/Z (BUF_X1)
   0.05    1.76 v _23400_/Z (MUX2_X1)
   0.00    1.76 v _25702_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25702_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25704_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23357_/Z (BUF_X1)
   0.05    1.76 v _23410_/Z (MUX2_X1)
   0.00    1.76 v _25704_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25704_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25705_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23357_/Z (BUF_X1)
   0.05    1.76 v _23415_/Z (MUX2_X1)
   0.00    1.76 v _25705_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25705_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25706_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23357_/Z (BUF_X1)
   0.05    1.76 v _23420_/Z (MUX2_X1)
   0.00    1.76 v _25706_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25706_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25707_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.05    1.75 v _23425_/Z (MUX2_X1)
   0.00    1.75 v _25707_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25707_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25708_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.05    1.75 v _23430_/Z (MUX2_X1)
   0.00    1.75 v _25708_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25708_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25709_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.05    1.75 v _23435_/Z (MUX2_X1)
   0.00    1.75 v _25709_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25709_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25710_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.05    1.75 v _23440_/Z (MUX2_X1)
   0.00    1.75 v _25710_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25710_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25711_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.05    1.75 v _23445_/Z (MUX2_X1)
   0.00    1.75 v _25711_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25711_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25712_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.05    1.75 v _23450_/Z (MUX2_X1)
   0.00    1.75 v _25712_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25712_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25714_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.05    1.75 v _23460_/Z (MUX2_X1)
   0.00    1.75 v _25714_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25714_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25716_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.02    1.64 v _23303_/ZN (AOI21_X1)
   0.06    1.70 v _23304_/Z (BUF_X1)
   0.05    1.75 v _23470_/Z (MUX2_X1)
   0.00    1.75 v _25716_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25716_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25397_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.04    1.64 ^ _16008_/ZN (AOI21_X1)
   0.02    1.66 v _16009_/ZN (OAI21_X2)
   0.03    1.69 ^ _16014_/ZN (NAND4_X2)
   0.03    1.72 ^ _16015_/Z (BUF_X4)
   0.02    1.74 v _16022_/ZN (AOI221_X1)
   0.01    1.76 ^ _16023_/ZN (INV_X1)
   0.00    1.76 ^ _25397_/D (DFFR_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25397_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25407_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.02    1.70 v _21644_/ZN (NAND2_X1)
   0.05    1.75 v _21651_/Z (MUX2_X1)
   0.00    1.75 v _25407_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25407_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25405_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.02    1.70 v _21644_/ZN (NAND2_X1)
   0.05    1.75 v _21645_/Z (MUX2_X1)
   0.00    1.75 v _25405_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25405_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25849_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.05    1.71 v _23725_/Z (BUF_X1)
   0.04    1.75 v _23727_/ZN (AND2_X1)
   0.00    1.75 v _25849_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25849_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25850_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.05    1.71 v _23725_/Z (BUF_X1)
   0.04    1.75 v _23728_/ZN (AND2_X1)
   0.00    1.75 v _25850_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25850_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25851_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.05    1.71 v _23725_/Z (BUF_X1)
   0.04    1.75 v _23729_/ZN (AND2_X1)
   0.00    1.75 v _25851_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25851_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25852_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.05    1.71 v _23725_/Z (BUF_X1)
   0.04    1.75 v _23730_/ZN (AND2_X1)
   0.00    1.75 v _25852_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25852_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25853_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.05    1.71 v _23725_/Z (BUF_X1)
   0.04    1.75 v _23731_/ZN (AND2_X1)
   0.00    1.75 v _25853_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25853_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25854_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.05    1.71 v _23725_/Z (BUF_X1)
   0.04    1.75 v _23732_/ZN (AND2_X1)
   0.00    1.75 v _25854_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25854_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25855_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.05    1.71 v _23725_/Z (BUF_X1)
   0.04    1.75 v _23733_/ZN (AND2_X1)
   0.00    1.75 v _25855_/D (DFFR_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25855_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25539_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _22368_/ZN (NAND2_X1)
   0.04    1.74 v _22369_/ZN (AND2_X1)
   0.00    1.74 v _25539_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25539_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25541_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _22368_/ZN (NAND2_X1)
   0.04    1.74 v _22371_/ZN (AND2_X1)
   0.00    1.74 v _25541_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25541_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25542_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _22368_/ZN (NAND2_X1)
   0.04    1.74 v _22372_/ZN (AND2_X1)
   0.00    1.74 v _25542_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25542_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25543_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _22368_/ZN (NAND2_X1)
   0.04    1.74 v _22373_/ZN (AND2_X1)
   0.00    1.74 v _25543_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25543_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25544_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.03    1.70 v _22368_/ZN (NAND2_X1)
   0.04    1.74 v _22374_/ZN (AND2_X1)
   0.00    1.74 v _25544_/D (DFFR_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25544_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25143_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.62 ^ _22310_/ZN (AND2_X1)
   0.03    1.65 v _22314_/ZN (NAND3_X1)
   0.05    1.69 ^ _22316_/ZN (NOR2_X1)
   0.05    1.74 ^ _22317_/Z (XOR2_X1)
   0.00    1.74 ^ _25143_/D (DFF_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25143_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25506_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.03    1.74 ^ _21845_/ZN (OR2_X1)
   0.00    1.74 ^ _25506_/D (DFFS_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25506_/CK (DFFS_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25848_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.05    1.71 v _23725_/Z (BUF_X1)
   0.02    1.73 ^ _23726_/ZN (NAND2_X1)
   0.00    1.73 ^ _25848_/D (DFFS_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25848_/CK (DFFS_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25510_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 v _21852_/ZN (NAND2_X1)
   0.05    1.67 ^ _21878_/ZN (NOR2_X1)
   0.02    1.69 v _21879_/ZN (AOI221_X1)
   0.03    1.73 ^ _21881_/ZN (OAI21_X1)
   0.00    1.73 ^ _25510_/D (DFFR_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25510_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25505_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.01    1.72 v _21844_/ZN (NOR2_X1)
   0.00    1.72 v _25505_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25505_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25507_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.67 ^ _21739_/ZN (AND2_X1)
   0.04    1.71 ^ _21742_/Z (BUF_X2)
   0.01    1.72 v _21848_/ZN (NOR2_X1)
   0.00    1.72 v _25507_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25507_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25942_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.05    1.72 v _24150_/Z (MUX2_X1)
   0.00    1.72 v _25942_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25942_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25943_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.03    1.60 v _22925_/ZN (NAND2_X1)
   0.07    1.67 v _24116_/ZN (OR2_X1)
   0.05    1.72 v _24151_/Z (MUX2_X1)
   0.00    1.72 v _25943_/D (DFFR_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25943_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25878_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.05    1.71 v _23783_/Z (MUX2_X1)
   0.00    1.71 v _25878_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25878_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25879_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.04    1.66 v _23724_/ZN (AOI21_X1)
   0.05    1.71 v _23785_/Z (MUX2_X1)
   0.00    1.71 v _25879_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25879_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25142_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.62 ^ _22310_/ZN (AND2_X1)
   0.03    1.65 v _22314_/ZN (NAND3_X1)
   0.06    1.71 v _22315_/Z (XOR2_X1)
   0.00    1.71 v _25142_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25142_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25512_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 v _21852_/ZN (NAND2_X1)
   0.07    1.69 ^ _21895_/Z (MUX2_X1)
   0.02    1.71 v _21900_/ZN (OAI21_X1)
   0.00    1.71 v _25512_/D (DFFS_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25512_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25406_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.02    1.69 v _21646_/ZN (AOI21_X1)
   0.00    1.69 v _25406_/D (DFFR_X1)
           1.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25406_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.69   data arrival time
---------------------------------------------------------
           2.26   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25540_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 ^ _21642_/Z (BUF_X2)
   0.05    1.67 ^ _21643_/Z (BUF_X2)
   0.02    1.69 v _22370_/ZN (AOI21_X1)
   0.00    1.69 v _25540_/D (DFFR_X1)
           1.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25540_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.69   data arrival time
---------------------------------------------------------
           2.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25508_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 v _21852_/ZN (NAND2_X1)
   0.06    1.68 v _21853_/Z (MUX2_X1)
   0.00    1.68 v _25508_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25508_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25509_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _21641_/ZN (NOR4_X4)
   0.05    1.62 v _21852_/ZN (NAND2_X1)
   0.06    1.68 v _21857_/Z (MUX2_X1)
   0.00    1.68 v _25509_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25509_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.27   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25396_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.05    1.66 ^ _16025_/ZN (NOR3_X1)
   0.02    1.68 v _16029_/ZN (AOI221_X1)
   0.02    1.69 ^ _16030_/ZN (INV_X1)
   0.00    1.69 ^ _25396_/D (DFFR_X1)
           1.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25396_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.69   data arrival time
---------------------------------------------------------
           2.27   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25141_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.62 ^ _22310_/ZN (AND2_X1)
   0.02    1.63 v _22312_/ZN (NAND2_X1)
   0.04    1.67 v _22313_/ZN (XNOR2_X1)
   0.00    1.67 v _25141_/D (DFF_X1)
           1.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25141_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.67   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25322_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _15977_/ZN (NOR4_X2)
   0.03    1.60 v _15978_/ZN (OAI21_X2)
   0.02    1.62 ^ _16024_/ZN (INV_X1)
   0.02    1.64 v _24868_/ZN (OAI21_X1)
   0.04    1.68 ^ _24870_/ZN (AOI21_X1)
   0.00    1.68 ^ _25322_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25322_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25404_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.06    1.39 v _15952_/ZN (OR2_X1)
   0.10    1.50 ^ _15953_/ZN (NOR4_X1)
   0.02    1.52 v _16006_/ZN (NAND2_X1)
   0.08    1.60 v _16007_/ZN (OR3_X2)
   0.03    1.63 ^ _16095_/ZN (OAI21_X1)
   0.02    1.66 v _16096_/ZN (NAND3_X1)
   0.02    1.68 ^ _16098_/ZN (OAI21_X1)
   0.00    1.68 ^ _25404_/D (DFFR_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25404_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.29   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25140_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.62 ^ _22310_/ZN (AND2_X1)
   0.05    1.66 ^ _22311_/Z (XOR2_X1)
   0.00    1.66 ^ _25140_/D (DFF_X1)
           1.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25140_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.66   data arrival time
---------------------------------------------------------
           2.30   slack (MET)


Startpoint: data_rdata_i[31] (input port clocked by clk_i)
Endpoint: _25309_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rdata_i[31] (in)
   0.02    1.23 v _17172_/ZN (NAND2_X1)
   0.04    1.27 ^ _17173_/ZN (AOI22_X1)
   0.02    1.29 v _17174_/ZN (AOI21_X1)
   0.07    1.35 ^ _17178_/ZN (NOR3_X1)
   0.02    1.37 v _18283_/ZN (AOI21_X1)
   0.07    1.44 v _18284_/ZN (OR2_X1)
   0.08    1.53 v _18426_/Z (CLKBUF_X1)
   0.04    1.57 ^ _18711_/ZN (OAI211_X1)
   0.03    1.60 v _18841_/ZN (OAI211_X1)
   0.02    1.62 ^ _18843_/ZN (OAI21_X1)
   0.00    1.62 ^ _25309_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25309_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25264_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24658_/Z (BUF_X1)
   0.06    1.62 v _24659_/Z (MUX2_X1)
   0.00    1.62 v _25264_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25264_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25265_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24658_/Z (BUF_X1)
   0.06    1.62 v _24660_/Z (MUX2_X1)
   0.00    1.62 v _25265_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25265_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25266_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24658_/Z (BUF_X1)
   0.06    1.62 v _24661_/Z (MUX2_X1)
   0.00    1.62 v _25266_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25266_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25267_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24658_/Z (BUF_X1)
   0.06    1.62 v _24662_/Z (MUX2_X1)
   0.00    1.62 v _25267_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25267_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25268_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24658_/Z (BUF_X1)
   0.06    1.62 v _24663_/Z (MUX2_X1)
   0.00    1.62 v _25268_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25268_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25269_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24658_/Z (BUF_X1)
   0.06    1.62 v _24664_/Z (MUX2_X1)
   0.00    1.62 v _25269_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25269_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25270_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24658_/Z (BUF_X1)
   0.06    1.62 v _24665_/Z (MUX2_X1)
   0.00    1.62 v _25270_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25270_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25271_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24658_/Z (BUF_X1)
   0.06    1.62 v _24666_/Z (MUX2_X1)
   0.00    1.62 v _25271_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25271_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25272_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24658_/Z (BUF_X1)
   0.06    1.62 v _24667_/Z (MUX2_X1)
   0.00    1.62 v _25272_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25272_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25273_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24658_/Z (BUF_X1)
   0.06    1.62 v _24668_/Z (MUX2_X1)
   0.00    1.62 v _25273_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25273_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25274_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24669_/Z (BUF_X1)
   0.06    1.62 v _24670_/Z (MUX2_X1)
   0.00    1.62 v _25274_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25274_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25275_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24669_/Z (BUF_X1)
   0.06    1.62 v _24671_/Z (MUX2_X1)
   0.00    1.62 v _25275_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25275_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25276_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24669_/Z (BUF_X1)
   0.06    1.62 v _24672_/Z (MUX2_X1)
   0.00    1.62 v _25276_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25276_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25277_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24669_/Z (BUF_X1)
   0.06    1.62 v _24673_/Z (MUX2_X1)
   0.00    1.62 v _25277_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25277_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25278_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24669_/Z (BUF_X1)
   0.06    1.62 v _24674_/Z (MUX2_X1)
   0.00    1.62 v _25278_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25278_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25279_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24669_/Z (BUF_X1)
   0.06    1.62 v _24675_/Z (MUX2_X1)
   0.00    1.62 v _25279_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25279_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25280_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24669_/Z (BUF_X1)
   0.06    1.62 v _24676_/Z (MUX2_X1)
   0.00    1.62 v _25280_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25280_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25281_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24669_/Z (BUF_X1)
   0.06    1.62 v _24677_/Z (MUX2_X1)
   0.00    1.62 v _25281_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25281_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25282_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24669_/Z (BUF_X1)
   0.06    1.62 v _24678_/Z (MUX2_X1)
   0.00    1.62 v _25282_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25282_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25283_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24669_/Z (BUF_X1)
   0.06    1.62 v _24679_/Z (MUX2_X1)
   0.00    1.62 v _25283_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25283_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25255_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24648_/Z (BUF_X1)
   0.06    1.62 v _24649_/Z (MUX2_X1)
   0.00    1.62 v _25255_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25255_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25256_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24648_/Z (BUF_X1)
   0.06    1.62 v _24650_/Z (MUX2_X1)
   0.00    1.62 v _25256_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25256_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25257_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24648_/Z (BUF_X1)
   0.06    1.62 v _24651_/Z (MUX2_X1)
   0.00    1.62 v _25257_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25257_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25258_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24648_/Z (BUF_X1)
   0.06    1.62 v _24652_/Z (MUX2_X1)
   0.00    1.62 v _25258_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25258_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25259_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24648_/Z (BUF_X1)
   0.06    1.62 v _24653_/Z (MUX2_X1)
   0.00    1.62 v _25259_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25259_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25260_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24648_/Z (BUF_X1)
   0.06    1.62 v _24654_/Z (MUX2_X1)
   0.00    1.62 v _25260_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25260_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25261_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24648_/Z (BUF_X1)
   0.06    1.62 v _24655_/Z (MUX2_X1)
   0.00    1.62 v _25261_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25261_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25262_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24648_/Z (BUF_X1)
   0.06    1.62 v _24656_/Z (MUX2_X1)
   0.00    1.62 v _25262_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25262_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25263_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24648_/Z (BUF_X1)
   0.06    1.62 v _24657_/Z (MUX2_X1)
   0.00    1.62 v _25263_/D (DFF_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25263_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25294_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.04    1.34 v _16122_/ZN (NAND4_X1)
   0.06    1.39 v _16123_/Z (BUF_X1)
   0.08    1.48 v _16546_/Z (CLKBUF_X1)
   0.08    1.56 ^ _16856_/ZN (AOI211_X1)
   0.03    1.59 v _16858_/ZN (AOI22_X1)
   0.03    1.62 ^ _16950_/ZN (OAI21_X1)
   0.00    1.62 ^ _25294_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25294_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_rdata_i[31] (input port clocked by clk_i)
Endpoint: _25312_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rdata_i[31] (in)
   0.02    1.23 v _17172_/ZN (NAND2_X1)
   0.04    1.27 ^ _17173_/ZN (AOI22_X1)
   0.02    1.29 v _17174_/ZN (AOI21_X1)
   0.07    1.35 ^ _17178_/ZN (NOR3_X1)
   0.02    1.37 v _18283_/ZN (AOI21_X1)
   0.07    1.44 v _18284_/ZN (OR2_X1)
   0.08    1.53 v _18426_/Z (CLKBUF_X1)
   0.04    1.57 ^ _19087_/ZN (AOI21_X1)
   0.02    1.60 v _19203_/ZN (OAI22_X1)
   0.02    1.62 ^ _19205_/ZN (OAI21_X1)
   0.00    1.62 ^ _25312_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25312_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.34   slack (MET)


Startpoint: data_rdata_i[31] (input port clocked by clk_i)
Endpoint: _25306_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rdata_i[31] (in)
   0.02    1.23 v _17172_/ZN (NAND2_X1)
   0.04    1.27 ^ _17173_/ZN (AOI22_X1)
   0.02    1.29 v _17174_/ZN (AOI21_X1)
   0.07    1.35 ^ _17178_/ZN (NOR3_X1)
   0.02    1.37 v _18283_/ZN (AOI21_X1)
   0.07    1.44 v _18284_/ZN (OR2_X1)
   0.08    1.53 v _18426_/Z (CLKBUF_X1)
   0.04    1.57 ^ _18430_/ZN (OAI211_X1)
   0.02    1.59 v _18431_/ZN (NAND3_X1)
   0.02    1.62 ^ _18433_/ZN (OAI21_X1)
   0.00    1.62 ^ _25306_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25306_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25399_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.05    1.29 ^ _15885_/ZN (NOR2_X1)
   0.02    1.31 v _15937_/ZN (NAND2_X1)
   0.03    1.34 ^ _15941_/ZN (OAI211_X1)
   0.02    1.35 v _15944_/ZN (AOI22_X1)
   0.08    1.44 v _15949_/ZN (OR3_X1)
   0.06    1.50 v _15956_/ZN (OR2_X4)
   0.07    1.57 ^ _15977_/ZN (NOR4_X2)
   0.03    1.60 v _15978_/ZN (OAI21_X2)
   0.02    1.62 ^ _16024_/ZN (INV_X1)
   0.00    1.62 ^ _25399_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25399_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rdata_i[31] (input port clocked by clk_i)
Endpoint: _25308_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rdata_i[31] (in)
   0.02    1.23 v _17172_/ZN (NAND2_X1)
   0.04    1.27 ^ _17173_/ZN (AOI22_X1)
   0.02    1.29 v _17174_/ZN (AOI21_X1)
   0.07    1.35 ^ _17178_/ZN (NOR3_X1)
   0.02    1.37 v _18283_/ZN (AOI21_X1)
   0.07    1.44 v _18284_/ZN (OR2_X1)
   0.08    1.53 v _18426_/Z (CLKBUF_X1)
   0.04    1.57 ^ _18704_/ZN (OAI211_X1)
   0.02    1.59 v _18705_/ZN (NAND3_X1)
   0.02    1.62 ^ _18707_/ZN (OAI21_X1)
   0.00    1.62 ^ _25308_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25308_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rdata_i[31] (input port clocked by clk_i)
Endpoint: _25310_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rdata_i[31] (in)
   0.02    1.23 v _17172_/ZN (NAND2_X1)
   0.04    1.27 ^ _17173_/ZN (AOI22_X1)
   0.02    1.29 v _17174_/ZN (AOI21_X1)
   0.07    1.35 ^ _17178_/ZN (NOR3_X1)
   0.02    1.37 v _18283_/ZN (AOI21_X1)
   0.07    1.44 v _18284_/ZN (OR2_X1)
   0.08    1.53 v _18426_/Z (CLKBUF_X1)
   0.04    1.57 ^ _18963_/ZN (OAI211_X1)
   0.02    1.59 v _18964_/ZN (NAND3_X1)
   0.02    1.62 ^ _18966_/ZN (OAI21_X1)
   0.00    1.62 ^ _25310_/D (DFFR_X1)
           1.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25310_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.62   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rdata_i[31] (input port clocked by clk_i)
Endpoint: _25314_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rdata_i[31] (in)
   0.02    1.23 v _17172_/ZN (NAND2_X1)
   0.04    1.27 ^ _17173_/ZN (AOI22_X1)
   0.02    1.29 v _17174_/ZN (AOI21_X1)
   0.07    1.35 ^ _17178_/ZN (NOR3_X1)
   0.02    1.37 v _18283_/ZN (AOI21_X1)
   0.07    1.44 v _18284_/ZN (OR2_X1)
   0.08    1.53 v _18426_/Z (CLKBUF_X1)
   0.04    1.57 ^ _19321_/ZN (OAI21_X1)
   0.02    1.58 v _19322_/ZN (AOI21_X1)
   0.03    1.61 ^ _19424_/ZN (OAI21_X1)
   0.00    1.61 ^ _25314_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25314_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25139_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.05    1.57 ^ _22308_/ZN (NOR2_X1)
   0.05    1.61 ^ _22309_/Z (XOR2_X1)
   0.00    1.61 ^ _25139_/D (DFF_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25139_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rdata_i[31] (input port clocked by clk_i)
Endpoint: _25316_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rdata_i[31] (in)
   0.02    1.23 v _17172_/ZN (NAND2_X1)
   0.04    1.27 ^ _17173_/ZN (AOI22_X1)
   0.02    1.29 v _17174_/ZN (AOI21_X1)
   0.07    1.35 ^ _17178_/ZN (NOR3_X1)
   0.02    1.37 v _18283_/ZN (AOI21_X1)
   0.07    1.44 v _18284_/ZN (OR2_X1)
   0.08    1.53 v _18426_/Z (CLKBUF_X1)
   0.04    1.57 ^ _19538_/ZN (OAI21_X1)
   0.02    1.58 v _19539_/ZN (AOI21_X1)
   0.03    1.61 ^ _19627_/ZN (OAI21_X1)
   0.00    1.61 ^ _25316_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25316_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rdata_i[31] (input port clocked by clk_i)
Endpoint: _25318_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rdata_i[31] (in)
   0.02    1.23 v _17172_/ZN (NAND2_X1)
   0.04    1.27 ^ _17173_/ZN (AOI22_X1)
   0.02    1.29 v _17174_/ZN (AOI21_X1)
   0.07    1.35 ^ _17178_/ZN (NOR3_X1)
   0.02    1.37 v _18283_/ZN (AOI21_X1)
   0.07    1.44 v _18284_/ZN (OR2_X1)
   0.08    1.53 v _18426_/Z (CLKBUF_X1)
   0.04    1.57 ^ _19737_/ZN (OAI21_X1)
   0.02    1.58 v _19738_/ZN (AOI21_X1)
   0.03    1.61 ^ _19831_/ZN (OAI21_X1)
   0.00    1.61 ^ _25318_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25318_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rdata_i[31] (input port clocked by clk_i)
Endpoint: _25320_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rdata_i[31] (in)
   0.02    1.23 v _17172_/ZN (NAND2_X1)
   0.04    1.27 ^ _17173_/ZN (AOI22_X1)
   0.02    1.29 v _17174_/ZN (AOI21_X1)
   0.07    1.35 ^ _17178_/ZN (NOR3_X1)
   0.02    1.37 v _18283_/ZN (AOI21_X1)
   0.07    1.44 v _18284_/ZN (OR2_X1)
   0.08    1.53 v _18426_/Z (CLKBUF_X1)
   0.04    1.57 ^ _19929_/ZN (OAI21_X1)
   0.02    1.58 v _19930_/ZN (AOI21_X1)
   0.03    1.61 ^ _20006_/ZN (OAI21_X1)
   0.00    1.61 ^ _25320_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25320_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rdata_i[31] (input port clocked by clk_i)
Endpoint: _25311_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rdata_i[31] (in)
   0.02    1.23 v _17172_/ZN (NAND2_X1)
   0.04    1.27 ^ _17173_/ZN (AOI22_X1)
   0.02    1.29 v _17174_/ZN (AOI21_X1)
   0.07    1.35 ^ _17178_/ZN (NOR3_X1)
   0.02    1.37 v _18283_/ZN (AOI21_X1)
   0.07    1.44 v _18284_/ZN (OR2_X1)
   0.08    1.53 v _18426_/Z (CLKBUF_X1)
   0.04    1.57 ^ _18971_/ZN (OAI21_X1)
   0.02    1.58 v _18972_/ZN (AOI21_X1)
   0.03    1.61 ^ _19082_/ZN (OAI21_X1)
   0.00    1.61 ^ _25311_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25311_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25290_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.04    1.34 v _16122_/ZN (NAND4_X1)
   0.06    1.39 v _16123_/Z (BUF_X1)
   0.08    1.48 v _16546_/Z (CLKBUF_X1)
   0.06    1.53 ^ _16561_/ZN (AOI21_X1)
   0.02    1.56 v _16562_/ZN (AOI22_X1)
   0.04    1.59 ^ _16563_/ZN (OAI21_X1)
   0.00    1.59 ^ _25290_/D (DFFR_X1)
           1.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25290_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.59   data arrival time
---------------------------------------------------------
           2.37   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25138_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.03    1.52 v _22306_/ZN (NAND3_X1)
   0.06    1.58 v _22307_/Z (XOR2_X1)
   0.00    1.58 v _25138_/D (DFF_X1)
           1.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25138_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.58   data arrival time
---------------------------------------------------------
           2.38   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25297_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.04    1.34 v _16122_/ZN (NAND4_X1)
   0.06    1.39 v _16123_/Z (BUF_X1)
   0.08    1.48 v _16546_/Z (CLKBUF_X1)
   0.06    1.53 ^ _17186_/ZN (AOI21_X1)
   0.02    1.55 v _17187_/ZN (AOI21_X1)
   0.03    1.58 ^ _17281_/ZN (OAI21_X1)
   0.00    1.58 ^ _25297_/D (DFFR_X1)
           1.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25297_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.58   data arrival time
---------------------------------------------------------
           2.38   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25298_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.04    1.34 v _16122_/ZN (NAND4_X1)
   0.06    1.39 v _16123_/Z (BUF_X1)
   0.08    1.48 v _16546_/Z (CLKBUF_X1)
   0.06    1.53 ^ _17290_/ZN (AOI21_X1)
   0.02    1.55 v _17291_/ZN (AOI21_X1)
   0.03    1.58 ^ _17386_/ZN (OAI21_X1)
   0.00    1.58 ^ _25298_/D (DFFR_X1)
           1.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25298_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.58   data arrival time
---------------------------------------------------------
           2.38   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25301_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.04    1.34 v _16122_/ZN (NAND4_X1)
   0.06    1.39 v _16123_/Z (BUF_X1)
   0.08    1.48 v _16546_/Z (CLKBUF_X1)
   0.06    1.53 ^ _17630_/ZN (AOI21_X1)
   0.02    1.55 v _17631_/ZN (AOI21_X1)
   0.03    1.58 ^ _17746_/ZN (OAI21_X1)
   0.00    1.58 ^ _25301_/D (DFFR_X1)
           1.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25301_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.58   data arrival time
---------------------------------------------------------
           2.38   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25302_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.04    1.34 v _16122_/ZN (NAND4_X1)
   0.06    1.39 v _16123_/Z (BUF_X1)
   0.08    1.48 v _16546_/Z (CLKBUF_X1)
   0.06    1.53 ^ _17754_/ZN (AOI21_X1)
   0.02    1.55 v _17755_/ZN (AOI21_X1)
   0.03    1.58 ^ _17877_/ZN (OAI21_X1)
   0.00    1.58 ^ _25302_/D (DFFR_X1)
           1.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25302_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.58   data arrival time
---------------------------------------------------------
           2.38   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25254_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.09    1.55 ^ _24648_/Z (BUF_X1)
   0.02    1.57 v _24684_/ZN (AOI21_X1)
   0.00    1.57 v _25254_/D (DFF_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25254_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.38   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25417_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21708_/Z (CLKBUF_X1)
   0.06    1.56 v _21709_/Z (MUX2_X1)
   0.00    1.56 v _25417_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25417_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25418_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21708_/Z (CLKBUF_X1)
   0.06    1.56 v _21710_/Z (MUX2_X1)
   0.00    1.56 v _25418_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25418_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25419_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21708_/Z (CLKBUF_X1)
   0.06    1.56 v _21711_/Z (MUX2_X1)
   0.00    1.56 v _25419_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25419_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25420_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21708_/Z (CLKBUF_X1)
   0.06    1.56 v _21712_/Z (MUX2_X1)
   0.00    1.56 v _25420_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25420_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25422_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21708_/Z (CLKBUF_X1)
   0.06    1.56 v _21715_/Z (MUX2_X1)
   0.00    1.56 v _25422_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25422_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25423_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21708_/Z (CLKBUF_X1)
   0.06    1.56 v _21716_/Z (MUX2_X1)
   0.00    1.56 v _25423_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25423_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25424_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21708_/Z (CLKBUF_X1)
   0.06    1.56 v _21717_/Z (MUX2_X1)
   0.00    1.56 v _25424_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25424_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25425_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21708_/Z (CLKBUF_X1)
   0.06    1.56 v _21718_/Z (MUX2_X1)
   0.00    1.56 v _25425_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25425_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25426_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21708_/Z (CLKBUF_X1)
   0.06    1.56 v _21719_/Z (MUX2_X1)
   0.00    1.56 v _25426_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25426_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25427_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21708_/Z (CLKBUF_X1)
   0.06    1.56 v _21720_/Z (MUX2_X1)
   0.00    1.56 v _25427_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25427_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25428_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21721_/Z (CLKBUF_X1)
   0.06    1.56 v _21722_/Z (MUX2_X1)
   0.00    1.56 v _25428_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25428_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25429_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21721_/Z (CLKBUF_X1)
   0.06    1.56 v _21723_/Z (MUX2_X1)
   0.00    1.56 v _25429_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25429_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25430_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21721_/Z (CLKBUF_X1)
   0.06    1.56 v _21724_/Z (MUX2_X1)
   0.00    1.56 v _25430_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25430_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25431_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21721_/Z (CLKBUF_X1)
   0.06    1.56 v _21725_/Z (MUX2_X1)
   0.00    1.56 v _25431_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25431_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25432_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21721_/Z (CLKBUF_X1)
   0.06    1.56 v _21726_/Z (MUX2_X1)
   0.00    1.56 v _25432_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25432_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25433_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21721_/Z (CLKBUF_X1)
   0.06    1.56 v _21727_/Z (MUX2_X1)
   0.00    1.56 v _25433_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25433_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25434_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21721_/Z (CLKBUF_X1)
   0.06    1.56 v _21728_/Z (MUX2_X1)
   0.00    1.56 v _25434_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25434_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25435_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21721_/Z (CLKBUF_X1)
   0.06    1.56 v _21729_/Z (MUX2_X1)
   0.00    1.56 v _25435_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25435_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25436_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21721_/Z (CLKBUF_X1)
   0.06    1.56 v _21730_/Z (MUX2_X1)
   0.00    1.56 v _25436_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25436_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25437_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.10    1.50 ^ _21721_/Z (CLKBUF_X1)
   0.06    1.56 v _21731_/Z (MUX2_X1)
   0.00    1.56 v _25437_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25437_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25292_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.04    1.34 v _16122_/ZN (NAND4_X1)
   0.06    1.39 v _16123_/Z (BUF_X1)
   0.08    1.48 v _16546_/Z (CLKBUF_X1)
   0.06    1.53 ^ _16754_/ZN (AOI22_X1)
   0.02    1.55 v _16755_/ZN (OAI21_X1)
   0.00    1.55 v _25292_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25292_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25307_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.08    1.38 ^ _16117_/ZN (AND4_X1)
   0.03    1.40 v _16118_/ZN (NOR2_X1)
   0.09    1.50 v _18434_/Z (CLKBUF_X1)
   0.03    1.53 ^ _18435_/ZN (NAND2_X1)
   0.02    1.55 v _18574_/ZN (OAI21_X1)
   0.00    1.55 v _25307_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25307_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25319_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.08    1.38 ^ _16117_/ZN (AND4_X1)
   0.03    1.40 v _16118_/ZN (NOR2_X1)
   0.09    1.50 v _18434_/Z (CLKBUF_X1)
   0.03    1.53 ^ _19832_/ZN (NAND2_X1)
   0.02    1.55 v _19924_/ZN (OAI21_X1)
   0.00    1.55 v _25319_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25319_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25313_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.08    1.38 ^ _16117_/ZN (AND4_X1)
   0.03    1.40 v _16118_/ZN (NOR2_X1)
   0.09    1.50 v _18434_/Z (CLKBUF_X1)
   0.03    1.53 ^ _19206_/ZN (NAND2_X1)
   0.02    1.55 v _19316_/ZN (OAI21_X1)
   0.00    1.55 v _25313_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25313_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25315_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.08    1.38 ^ _16117_/ZN (AND4_X1)
   0.03    1.40 v _16118_/ZN (NOR2_X1)
   0.09    1.50 v _18434_/Z (CLKBUF_X1)
   0.03    1.53 ^ _19425_/ZN (NAND2_X1)
   0.02    1.55 v _19533_/ZN (OAI21_X1)
   0.00    1.55 v _25315_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25315_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25317_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.08    1.38 ^ _16117_/ZN (AND4_X1)
   0.03    1.40 v _16118_/ZN (NOR2_X1)
   0.09    1.50 v _18434_/Z (CLKBUF_X1)
   0.03    1.53 ^ _19628_/ZN (NAND2_X1)
   0.02    1.55 v _19732_/ZN (OAI21_X1)
   0.00    1.55 v _25317_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25317_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25137_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.02    1.51 v _22304_/ZN (NAND2_X1)
   0.04    1.55 v _22305_/ZN (XNOR2_X1)
   0.00    1.55 v _25137_/D (DFF_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25137_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25412_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.09    1.48 ^ _21697_/Z (BUF_X1)
   0.06    1.55 v _21702_/Z (MUX2_X1)
   0.00    1.55 v _25412_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25412_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25414_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.09    1.48 ^ _21697_/Z (BUF_X1)
   0.06    1.55 v _21705_/Z (MUX2_X1)
   0.00    1.55 v _25414_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25414_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25415_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.09    1.48 ^ _21697_/Z (BUF_X1)
   0.06    1.55 v _21706_/Z (MUX2_X1)
   0.00    1.55 v _25415_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25415_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25410_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.09    1.48 ^ _21697_/Z (BUF_X1)
   0.06    1.55 v _21700_/Z (MUX2_X1)
   0.00    1.55 v _25410_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25410_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25411_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.09    1.48 ^ _21697_/Z (BUF_X1)
   0.06    1.55 v _21701_/Z (MUX2_X1)
   0.00    1.55 v _25411_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25411_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25408_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.09    1.48 ^ _21697_/Z (BUF_X1)
   0.06    1.55 v _21698_/Z (MUX2_X1)
   0.00    1.55 v _25408_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25408_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25409_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.09    1.48 ^ _21697_/Z (BUF_X1)
   0.06    1.55 v _21699_/Z (MUX2_X1)
   0.00    1.55 v _25409_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25409_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25416_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.09    1.48 ^ _21697_/Z (BUF_X1)
   0.06    1.55 v _21707_/Z (MUX2_X1)
   0.00    1.55 v _25416_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25416_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25442_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21658_/Z (BUF_X1)
   0.06    1.54 v _21659_/Z (MUX2_X1)
   0.00    1.54 v _25442_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25442_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25443_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21658_/Z (BUF_X1)
   0.06    1.54 v _21660_/Z (MUX2_X1)
   0.00    1.54 v _25443_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25443_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25444_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21658_/Z (BUF_X1)
   0.06    1.54 v _21661_/Z (MUX2_X1)
   0.00    1.54 v _25444_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25444_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25445_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21658_/Z (BUF_X1)
   0.06    1.54 v _21662_/Z (MUX2_X1)
   0.00    1.54 v _25445_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25445_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25446_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21658_/Z (BUF_X1)
   0.06    1.54 v _21663_/Z (MUX2_X1)
   0.00    1.54 v _25446_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25446_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25447_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21658_/Z (BUF_X1)
   0.06    1.54 v _21664_/Z (MUX2_X1)
   0.00    1.54 v _25447_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25447_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25448_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21658_/Z (BUF_X1)
   0.06    1.54 v _21665_/Z (MUX2_X1)
   0.00    1.54 v _25448_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25448_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25449_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21658_/Z (BUF_X1)
   0.06    1.54 v _21666_/Z (MUX2_X1)
   0.00    1.54 v _25449_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25449_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25450_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21658_/Z (BUF_X1)
   0.06    1.54 v _21667_/Z (MUX2_X1)
   0.00    1.54 v _25450_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25450_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25451_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21658_/Z (BUF_X1)
   0.06    1.54 v _21668_/Z (MUX2_X1)
   0.00    1.54 v _25451_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25451_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25452_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21669_/Z (BUF_X1)
   0.06    1.54 v _21670_/Z (MUX2_X1)
   0.00    1.54 v _25452_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25452_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25453_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21669_/Z (BUF_X1)
   0.06    1.54 v _21671_/Z (MUX2_X1)
   0.00    1.54 v _25453_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25453_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25454_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21669_/Z (BUF_X1)
   0.06    1.54 v _21672_/Z (MUX2_X1)
   0.00    1.54 v _25454_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25454_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25455_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21669_/Z (BUF_X1)
   0.06    1.54 v _21673_/Z (MUX2_X1)
   0.00    1.54 v _25455_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25455_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25456_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21669_/Z (BUF_X1)
   0.06    1.54 v _21674_/Z (MUX2_X1)
   0.00    1.54 v _25456_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25456_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25457_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21669_/Z (BUF_X1)
   0.06    1.54 v _21675_/Z (MUX2_X1)
   0.00    1.54 v _25457_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25457_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25458_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21669_/Z (BUF_X1)
   0.06    1.54 v _21676_/Z (MUX2_X1)
   0.00    1.54 v _25458_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25458_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25459_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21669_/Z (BUF_X1)
   0.06    1.54 v _21677_/Z (MUX2_X1)
   0.00    1.54 v _25459_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25459_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25460_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21669_/Z (BUF_X1)
   0.06    1.54 v _21678_/Z (MUX2_X1)
   0.00    1.54 v _25460_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25460_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25461_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.09    1.48 ^ _21669_/Z (BUF_X1)
   0.06    1.54 v _21679_/Z (MUX2_X1)
   0.00    1.54 v _25461_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25461_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25293_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.04    1.34 v _16122_/ZN (NAND4_X1)
   0.06    1.39 v _16123_/Z (BUF_X1)
   0.08    1.48 v _16546_/Z (CLKBUF_X1)
   0.04    1.52 ^ _16845_/ZN (AOI21_X1)
   0.02    1.54 v _16846_/ZN (OAI21_X1)
   0.00    1.54 v _25293_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25293_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25295_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.04    1.34 v _16122_/ZN (NAND4_X1)
   0.06    1.39 v _16123_/Z (BUF_X1)
   0.04    1.43 ^ _16952_/ZN (NAND2_X1)
   0.07    1.51 ^ _16953_/Z (BUF_X1)
   0.03    1.53 v _17064_/ZN (OAI22_X1)
   0.00    1.53 v _25295_/D (DFFR_X1)
           1.53   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25295_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.53   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25296_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.04    1.34 v _16122_/ZN (NAND4_X1)
   0.06    1.39 v _16123_/Z (BUF_X1)
   0.04    1.43 ^ _16952_/ZN (NAND2_X1)
   0.07    1.51 ^ _16953_/Z (BUF_X1)
   0.03    1.53 v _17169_/ZN (OAI22_X1)
   0.00    1.53 v _25296_/D (DFFR_X1)
           1.53   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25296_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.53   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25284_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.06    1.53 v _24680_/Z (MUX2_X1)
   0.00    1.53 v _25284_/D (DFF_X1)
           1.53   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25284_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.53   data arrival time
---------------------------------------------------------
           2.43   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25285_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.06    1.53 v _24681_/Z (MUX2_X1)
   0.00    1.53 v _25285_/D (DFF_X1)
           1.53   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25285_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.53   data arrival time
---------------------------------------------------------
           2.43   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25286_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ instr_rvalid_i (in)
   0.05    1.25 v _20024_/ZN (OAI21_X1)
   0.22    1.47 ^ _24647_/ZN (NOR4_X1)
   0.06    1.53 v _24682_/Z (MUX2_X1)
   0.00    1.53 v _25286_/D (DFF_X1)
           1.53   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25286_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.53   data arrival time
---------------------------------------------------------
           2.43   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25136_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22302_/ZN (AND2_X1)
   0.05    1.53 ^ _22303_/Z (XOR2_X1)
   0.00    1.53 ^ _25136_/D (DFF_X1)
           1.53   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25136_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.53   data arrival time
---------------------------------------------------------
           2.43   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25303_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.04    1.34 v _16122_/ZN (NAND4_X1)
   0.06    1.39 v _16123_/Z (BUF_X1)
   0.04    1.43 ^ _16952_/ZN (NAND2_X1)
   0.07    1.51 ^ _16953_/Z (BUF_X1)
   0.02    1.52 v _18019_/ZN (OAI21_X1)
   0.00    1.52 v _25303_/D (DFFR_X1)
           1.52   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25303_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.52   data arrival time
---------------------------------------------------------
           2.43   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25304_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.04    1.34 v _16122_/ZN (NAND4_X1)
   0.06    1.39 v _16123_/Z (BUF_X1)
   0.04    1.43 ^ _16952_/ZN (NAND2_X1)
   0.07    1.51 ^ _16953_/Z (BUF_X1)
   0.02    1.52 v _18152_/ZN (OAI21_X1)
   0.00    1.52 v _25304_/D (DFFR_X1)
           1.52   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25304_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.52   data arrival time
---------------------------------------------------------
           2.43   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25289_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.08    1.38 ^ _16117_/ZN (AND4_X1)
   0.03    1.40 v _16118_/ZN (NOR2_X1)
   0.07    1.47 v _16119_/Z (BUF_X1)
   0.02    1.50 ^ _16120_/ZN (NAND2_X1)
   0.02    1.52 v _16429_/ZN (OAI21_X1)
   0.00    1.52 v _25289_/D (DFFR_X1)
           1.52   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25289_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.52   data arrival time
---------------------------------------------------------
           2.44   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25299_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.08    1.38 ^ _16117_/ZN (AND4_X1)
   0.03    1.40 v _16118_/ZN (NOR2_X1)
   0.07    1.47 v _16119_/Z (BUF_X1)
   0.02    1.50 ^ _17387_/ZN (NAND2_X1)
   0.02    1.52 v _17500_/ZN (OAI21_X1)
   0.00    1.52 v _25299_/D (DFFR_X1)
           1.52   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25299_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.52   data arrival time
---------------------------------------------------------
           2.44   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25305_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.08    1.38 ^ _16117_/ZN (AND4_X1)
   0.03    1.40 v _16118_/ZN (NOR2_X1)
   0.07    1.47 v _16119_/Z (BUF_X1)
   0.02    1.50 ^ _18153_/ZN (NAND2_X1)
   0.02    1.52 v _18290_/ZN (OAI21_X1)
   0.00    1.52 v _25305_/D (DFFR_X1)
           1.52   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25305_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.52   data arrival time
---------------------------------------------------------
           2.44   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25300_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.08    1.38 ^ _16117_/ZN (AND4_X1)
   0.03    1.40 v _16118_/ZN (NOR2_X1)
   0.07    1.47 v _16119_/Z (BUF_X1)
   0.02    1.50 ^ _17501_/ZN (NAND2_X1)
   0.02    1.52 v _17622_/ZN (OAI21_X1)
   0.00    1.52 v _25300_/D (DFFR_X1)
           1.52   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25300_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.52   data arrival time
---------------------------------------------------------
           2.44   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25413_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.09    1.48 ^ _21697_/Z (BUF_X1)
   0.02    1.50 v _21704_/ZN (AOI21_X1)
   0.00    1.50 v _25413_/D (DFFR_X1)
           1.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25413_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.50   data arrival time
---------------------------------------------------------
           2.45   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25421_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.09    1.48 ^ _21697_/Z (BUF_X1)
   0.02    1.50 v _21714_/ZN (AOI21_X1)
   0.00    1.50 v _25421_/D (DFFR_X1)
           1.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25421_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.50   data arrival time
---------------------------------------------------------
           2.45   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25125_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.07    1.14 ^ _22072_/Z (BUF_X1)
   0.06    1.21 ^ _22199_/Z (BUF_X1)
   0.08    1.28 ^ _22261_/Z (BUF_X1)
   0.02    1.30 v _22269_/ZN (NOR2_X1)
   0.07    1.37 ^ _22270_/ZN (AOI21_X1)
   0.05    1.42 v _22271_/ZN (OAI21_X1)
   0.07    1.48 v _22272_/Z (MUX2_X1)
   0.00    1.48 v _25125_/D (DFF_X1)
           1.48   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25125_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.48   data arrival time
---------------------------------------------------------
           2.48   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25135_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.04    1.44 ^ _22300_/ZN (NOR2_X1)
   0.05    1.49 ^ _22301_/Z (XOR2_X1)
   0.00    1.49 ^ _25135_/D (DFF_X1)
           1.49   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25135_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.49   data arrival time
---------------------------------------------------------
           2.48   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _25291_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.09    1.29 ^ _15882_/ZN (NOR3_X1)
   0.08    1.38 ^ _16117_/ZN (AND4_X1)
   0.03    1.40 v _16118_/ZN (NOR2_X1)
   0.06    1.47 ^ _16650_/ZN (AOI211_X1)
   0.01    1.48 v _16651_/ZN (INV_X1)
   0.00    1.48 v _25291_/D (DFFR_X1)
           1.48   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25291_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.48   data arrival time
---------------------------------------------------------
           2.48   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25439_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.06    1.46 v _21733_/Z (MUX2_X1)
   0.00    1.46 v _25439_/D (DFFR_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25439_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25438_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ data_gnt_i (in)
   0.03    1.25 v _13015_/ZN (OAI211_X1)
   0.05    1.30 ^ _21690_/ZN (AOI21_X1)
   0.02    1.31 v _21695_/ZN (AOI21_X1)
   0.08    1.40 ^ _21696_/ZN (AOI21_X1)
   0.06    1.46 v _21732_/Z (MUX2_X1)
   0.00    1.46 v _25438_/D (DFFR_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25438_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25462_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.06    1.46 v _21680_/Z (MUX2_X1)
   0.00    1.46 v _25462_/D (DFFR_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25462_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25463_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.06    1.46 v _21681_/Z (MUX2_X1)
   0.00    1.46 v _25463_/D (DFFR_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25463_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25464_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.06    1.46 v _21682_/Z (MUX2_X1)
   0.00    1.46 v _25464_/D (DFFR_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25464_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25465_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.16    1.39 ^ _21657_/ZN (OAI33_X1)
   0.06    1.46 v _21683_/Z (MUX2_X1)
   0.00    1.46 v _25465_/D (DFFR_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25465_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25134_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.03    1.39 v _22298_/ZN (NAND2_X1)
   0.06    1.45 v _22299_/Z (XOR2_X1)
   0.00    1.45 v _25134_/D (DFF_X1)
           1.45   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25134_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.45   data arrival time
---------------------------------------------------------
           2.51   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25323_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15937_/ZN (NAND2_X1)
   0.03    1.36 v _15941_/ZN (OAI211_X1)
   0.04    1.40 v _20597_/ZN (AND3_X1)
   0.02    1.42 ^ _20600_/ZN (OAI21_X1)
   0.02    1.44 v _20601_/ZN (OAI21_X1)
   0.02    1.46 ^ _20602_/ZN (INV_X1)
   0.00    1.46 ^ _25323_/D (DFFR_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25323_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.51   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25124_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.07    1.14 ^ _22072_/Z (BUF_X1)
   0.06    1.21 ^ _22199_/Z (BUF_X1)
   0.08    1.28 ^ _22261_/Z (BUF_X1)
   0.04    1.32 v _22262_/ZN (AOI21_X1)
   0.08    1.41 ^ _22263_/ZN (OAI21_X1)
   0.05    1.46 ^ _22264_/Z (MUX2_X1)
   0.00    1.46 ^ _25124_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25124_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.51   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25533_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.07    1.14 ^ _22072_/Z (BUF_X1)
   0.06    1.21 ^ _22199_/Z (BUF_X1)
   0.08    1.28 ^ _22261_/Z (BUF_X1)
   0.08    1.36 ^ _22355_/Z (BUF_X1)
   0.03    1.39 v _22356_/ZN (OAI211_X1)
   0.05    1.44 ^ _22357_/ZN (OAI22_X1)
   0.01    1.45 v _22358_/ZN (INV_X1)
   0.00    1.45 v _25533_/D (DFFR_X1)
           1.45   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25533_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.45   data arrival time
---------------------------------------------------------
           2.51   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25475_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.03    1.31 v _24815_/ZN (NOR3_X1)
   0.05    1.36 ^ _24846_/ZN (NOR3_X1)
   0.02    1.38 v _24847_/ZN (NAND3_X1)
   0.04    1.43 ^ _24848_/ZN (AOI21_X1)
   0.02    1.44 v _24850_/ZN (AOI21_X1)
   0.00    1.44 v _25475_/D (DFFR_X1)
           1.44   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25475_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.44   data arrival time
---------------------------------------------------------
           2.52   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25118_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.07    1.14 ^ _22072_/Z (BUF_X1)
   0.06    1.21 ^ _22199_/Z (BUF_X1)
   0.04    1.25 ^ _22203_/ZN (OR2_X1)
   0.03    1.28 v _22205_/ZN (OAI21_X1)
   0.08    1.36 v _22206_/Z (MUX2_X1)
   0.06    1.42 v _22207_/Z (MUX2_X1)
   0.00    1.42 v _25118_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25118_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25097_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _21974_/Z (CLKBUF_X1)
   0.06    1.42 v _21975_/Z (MUX2_X1)
   0.00    1.42 v _25097_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25097_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25098_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _21974_/Z (CLKBUF_X1)
   0.06    1.42 v _21995_/Z (MUX2_X1)
   0.00    1.42 v _25098_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25098_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25099_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _21974_/Z (CLKBUF_X1)
   0.06    1.42 v _22012_/Z (MUX2_X1)
   0.00    1.42 v _25099_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25099_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25100_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _21974_/Z (CLKBUF_X1)
   0.06    1.42 v _22023_/Z (MUX2_X1)
   0.00    1.42 v _25100_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25100_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25101_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _21974_/Z (CLKBUF_X1)
   0.06    1.42 v _22034_/Z (MUX2_X1)
   0.00    1.42 v _25101_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25101_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25102_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _21974_/Z (CLKBUF_X1)
   0.06    1.42 v _22044_/Z (MUX2_X1)
   0.00    1.42 v _25102_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25102_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25103_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _21974_/Z (CLKBUF_X1)
   0.06    1.42 v _22053_/Z (MUX2_X1)
   0.00    1.42 v _25103_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25103_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25104_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _21974_/Z (CLKBUF_X1)
   0.06    1.42 v _22062_/Z (MUX2_X1)
   0.00    1.42 v _25104_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25104_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25105_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _21974_/Z (CLKBUF_X1)
   0.06    1.42 v _22071_/Z (MUX2_X1)
   0.00    1.42 v _25105_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25105_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25106_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _21974_/Z (CLKBUF_X1)
   0.06    1.42 v _22084_/Z (MUX2_X1)
   0.00    1.42 v _25106_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25106_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25107_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _22093_/Z (CLKBUF_X1)
   0.06    1.42 v _22094_/Z (MUX2_X1)
   0.00    1.42 v _25107_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25107_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25108_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _22093_/Z (CLKBUF_X1)
   0.06    1.42 v _22105_/Z (MUX2_X1)
   0.00    1.42 v _25108_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25108_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25109_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _22093_/Z (CLKBUF_X1)
   0.06    1.42 v _22115_/Z (MUX2_X1)
   0.00    1.42 v _25109_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25109_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25110_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _22093_/Z (CLKBUF_X1)
   0.06    1.42 v _22124_/Z (MUX2_X1)
   0.00    1.42 v _25110_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25110_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25111_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _22093_/Z (CLKBUF_X1)
   0.06    1.42 v _22135_/Z (MUX2_X1)
   0.00    1.42 v _25111_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25111_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25112_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _22093_/Z (CLKBUF_X1)
   0.06    1.42 v _22146_/Z (MUX2_X1)
   0.00    1.42 v _25112_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25112_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25113_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _22093_/Z (CLKBUF_X1)
   0.06    1.42 v _22156_/Z (MUX2_X1)
   0.00    1.42 v _25113_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25113_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25114_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _22093_/Z (CLKBUF_X1)
   0.06    1.42 v _22168_/Z (MUX2_X1)
   0.00    1.42 v _25114_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25114_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25115_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _22093_/Z (CLKBUF_X1)
   0.06    1.42 v _22178_/Z (MUX2_X1)
   0.00    1.42 v _25115_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25115_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25116_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _22093_/Z (CLKBUF_X1)
   0.06    1.42 v _22188_/Z (MUX2_X1)
   0.00    1.42 v _25116_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25116_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25117_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _22197_/Z (CLKBUF_X1)
   0.06    1.42 v _22198_/Z (MUX2_X1)
   0.00    1.42 v _25117_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25117_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25119_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _22197_/Z (CLKBUF_X1)
   0.06    1.42 v _22215_/Z (MUX2_X1)
   0.00    1.42 v _25119_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25119_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25120_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _22197_/Z (CLKBUF_X1)
   0.06    1.42 v _22226_/Z (MUX2_X1)
   0.00    1.42 v _25120_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25120_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25121_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _22197_/Z (CLKBUF_X1)
   0.06    1.42 v _22234_/Z (MUX2_X1)
   0.00    1.42 v _25121_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25121_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25122_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _22197_/Z (CLKBUF_X1)
   0.06    1.42 v _22245_/Z (MUX2_X1)
   0.00    1.42 v _25122_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25122_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25123_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _22197_/Z (CLKBUF_X1)
   0.06    1.42 v _22255_/Z (MUX2_X1)
   0.00    1.42 v _25123_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25123_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25126_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.06    1.27 ^ _21973_/ZN (NOR3_X1)
   0.09    1.36 ^ _22197_/Z (CLKBUF_X1)
   0.06    1.42 v _22280_/Z (MUX2_X1)
   0.00    1.42 v _25126_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25126_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25133_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.05    1.37 ^ _22296_/ZN (NOR2_X1)
   0.05    1.42 ^ _22297_/Z (XOR2_X1)
   0.00    1.42 ^ _25133_/D (DFF_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25133_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25468_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _13015_/ZN (OAI211_X1)
   0.08    1.34 ^ _13022_/ZN (AND2_X1)
   0.06    1.40 v _21684_/Z (MUX2_X1)
   0.00    1.40 v _25468_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25468_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25469_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _13015_/ZN (OAI211_X1)
   0.08    1.34 ^ _13022_/ZN (AND2_X1)
   0.06    1.40 v _21685_/Z (MUX2_X1)
   0.00    1.40 v _25469_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25469_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25466_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _13015_/ZN (OAI211_X1)
   0.08    1.34 ^ _13022_/ZN (AND2_X1)
   0.06    1.40 v _21689_/Z (MUX2_X1)
   0.00    1.40 v _25466_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25466_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25467_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _13015_/ZN (OAI211_X1)
   0.08    1.34 ^ _13022_/ZN (AND2_X1)
   0.06    1.40 v _21687_/Z (MUX2_X1)
   0.00    1.40 v _25467_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25467_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25473_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.23 v _21656_/ZN (INV_X1)
   0.03    1.26 ^ _21691_/ZN (NOR2_X1)
   0.02    1.28 v _24836_/ZN (AOI211_X1)
   0.04    1.32 ^ _24838_/ZN (AOI21_X1)
   0.02    1.34 v _24840_/ZN (OAI21_X1)
   0.06    1.40 v _24842_/Z (MUX2_X1)
   0.00    1.40 v _25473_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25473_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25471_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.03    1.31 v _24815_/ZN (NOR3_X1)
   0.07    1.37 ^ _24829_/ZN (AOI211_X1)
   0.02    1.39 v _24830_/ZN (AOI21_X1)
   0.00    1.39 v _25471_/D (DFFR_X1)
           1.39   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25471_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.39   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25537_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _13015_/ZN (OAI211_X1)
   0.08    1.34 ^ _13022_/ZN (AND2_X1)
   0.01    1.35 v _13025_/ZN (NOR2_X1)
   0.04    1.39 ^ _13026_/ZN (AOI21_X1)
   0.00    1.39 ^ _25537_/D (DFFR_X1)
           1.39   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25537_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.39   data arrival time
---------------------------------------------------------
           2.57   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25132_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.06    1.38 v _22295_/Z (XOR2_X1)
   0.00    1.38 v _25132_/D (DFF_X1)
           1.38   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25132_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.38   data arrival time
---------------------------------------------------------
           2.58   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25531_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rvalid_i (in)
   0.11    1.32 ^ _20024_/ZN (OAI21_X1)
   0.06    1.38 v _22347_/Z (MUX2_X1)
   0.00    1.38 v _25531_/D (DFFR_X1)
           1.38   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25531_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.38   data arrival time
---------------------------------------------------------
           2.58   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25534_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.13    1.03 v _21918_/ZN (OR4_X1)
   0.06    1.09 v _21991_/Z (BUF_X1)
   0.06    1.15 v _22089_/Z (BUF_X1)
   0.06    1.20 v _22152_/Z (BUF_X1)
   0.05    1.26 v _22222_/Z (BUF_X1)
   0.04    1.30 ^ _22350_/ZN (OAI21_X1)
   0.01    1.31 v _22351_/ZN (INV_X1)
   0.02    1.33 ^ _22352_/ZN (NAND2_X1)
   0.02    1.35 v _22354_/ZN (OAI21_X1)
   0.03    1.38 v _22359_/ZN (AND2_X1)
   0.00    1.38 v _25534_/D (DFFR_X1)
           1.38   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25534_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.38   data arrival time
---------------------------------------------------------
           2.58   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25529_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rvalid_i (in)
   0.11    1.32 ^ _20024_/ZN (OAI21_X1)
   0.02    1.33 v _22365_/ZN (INV_X1)
   0.05    1.38 ^ _22366_/ZN (AOI22_X1)
   0.00    1.38 ^ _25529_/D (DFFR_X1)
           1.38   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25529_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.38   data arrival time
---------------------------------------------------------
           2.58   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25538_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.05    1.26 ^ _13015_/ZN (OAI211_X1)
   0.08    1.34 ^ _13022_/ZN (AND2_X1)
   0.02    1.36 v _16065_/ZN (NAND2_X1)
   0.02    1.38 ^ _16068_/ZN (OAI21_X1)
   0.00    1.38 ^ _25538_/D (DFFR_X1)
           1.38   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25538_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.38   data arrival time
---------------------------------------------------------
           2.58   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25470_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.08    1.32 ^ _24815_/ZN (NOR3_X1)
   0.01    1.33 v _24818_/ZN (NOR2_X1)
   0.03    1.36 ^ _24819_/ZN (AOI21_X1)
   0.00    1.36 ^ _25470_/D (DFFR_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25470_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25532_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rvalid_i (in)
   0.11    1.32 ^ _20024_/ZN (OAI21_X1)
   0.05    1.36 ^ _22348_/ZN (AND2_X1)
   0.00    1.36 ^ _25532_/D (DFFR_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25532_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.61   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _25530_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rvalid_i (in)
   0.11    1.32 ^ _20024_/ZN (OAI21_X1)
   0.02    1.33 v _22365_/ZN (INV_X1)
   0.03    1.36 ^ _22367_/ZN (NOR2_X1)
   0.00    1.36 ^ _25530_/D (DFFR_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25530_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.61   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25131_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.10    1.32 v _22292_/ZN (OR3_X1)
   0.03    1.35 v _22294_/ZN (AND2_X1)
   0.00    1.35 v _25131_/D (DFF_X1)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25131_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.35   data arrival time
---------------------------------------------------------
           2.61   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25472_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_gnt_i (in)
   0.02    1.23 ^ _24816_/ZN (INV_X1)
   0.07    1.30 ^ _24817_/ZN (AND4_X1)
   0.02    1.32 v _24833_/ZN (AOI22_X1)
   0.03    1.35 ^ _24834_/ZN (AOI21_X1)
   0.00    1.35 ^ _25472_/D (DFFR_X1)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25472_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.35   data arrival time
---------------------------------------------------------
           2.61   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25525_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.07    1.28 ^ _15883_/ZN (NOR2_X1)
   0.02    1.30 v _15885_/ZN (NOR2_X1)
   0.02    1.33 ^ _15886_/ZN (NAND2_X1)
   0.01    1.34 v _15887_/ZN (NOR2_X1)
   0.00    1.34 v _25525_/D (DFFR_X1)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25525_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.34   data arrival time
---------------------------------------------------------
           2.62   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25526_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15883_/ZN (NOR2_X1)
   0.09    1.33 ^ _15884_/ZN (NOR4_X1)
   0.00    1.33 ^ _25526_/D (DFFR_X1)
           1.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25526_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.33   data arrival time
---------------------------------------------------------
           2.63   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25535_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.13    1.03 v _21918_/ZN (OR4_X1)
   0.06    1.09 v _21991_/Z (BUF_X1)
   0.06    1.15 v _22089_/Z (BUF_X1)
   0.06    1.20 v _22152_/Z (BUF_X1)
   0.05    1.26 v _22222_/Z (BUF_X1)
   0.04    1.30 ^ _22350_/ZN (OAI21_X1)
   0.01    1.31 v _22351_/ZN (INV_X1)
   0.00    1.31 v _25535_/D (DFFR_X1)
           1.31   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25535_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.31   data arrival time
---------------------------------------------------------
           2.65   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _25474_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.23 ^ _21656_/ZN (INV_X1)
   0.03    1.26 v _24831_/ZN (NAND3_X1)
   0.03    1.29 ^ _24843_/ZN (AOI21_X1)
   0.00    1.29 ^ _25474_/D (DFFR_X1)
           1.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25474_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.29   data arrival time
---------------------------------------------------------
           2.68   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25130_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.02    1.23 v _22289_/ZN (NAND2_X1)
   0.04    1.27 v _22290_/ZN (XNOR2_X1)
   0.00    1.27 v _25130_/D (DFF_X1)
           1.27   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25130_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.27   data arrival time
---------------------------------------------------------
           2.69   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25129_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.05    1.20 ^ _22287_/ZN (AND3_X1)
   0.05    1.25 ^ _22288_/Z (XOR2_X1)
   0.00    1.25 ^ _25129_/D (DFF_X1)
           1.25   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25129_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.25   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25679_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23287_/Z (BUF_X1)
   0.06    1.24 v _23288_/Z (MUX2_X1)
   0.00    1.24 v _25679_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25679_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25680_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23287_/Z (BUF_X1)
   0.06    1.24 v _23289_/Z (MUX2_X1)
   0.00    1.24 v _25680_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25680_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25681_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23287_/Z (BUF_X1)
   0.06    1.24 v _23290_/Z (MUX2_X1)
   0.00    1.24 v _25681_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25681_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25682_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23287_/Z (BUF_X1)
   0.06    1.24 v _23291_/Z (MUX2_X1)
   0.00    1.24 v _25682_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25682_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25683_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23287_/Z (BUF_X1)
   0.06    1.24 v _23292_/Z (MUX2_X1)
   0.00    1.24 v _25683_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25683_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25684_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23287_/Z (BUF_X1)
   0.06    1.24 v _23293_/Z (MUX2_X1)
   0.00    1.24 v _25684_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25684_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25717_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23287_/Z (BUF_X1)
   0.06    1.24 v _23471_/Z (MUX2_X1)
   0.00    1.24 v _25717_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25717_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25718_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23287_/Z (BUF_X1)
   0.06    1.24 v _23472_/Z (MUX2_X1)
   0.00    1.24 v _25718_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25718_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25719_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23287_/Z (BUF_X1)
   0.06    1.24 v _23473_/Z (MUX2_X1)
   0.00    1.24 v _25719_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25719_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25720_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23287_/Z (BUF_X1)
   0.06    1.24 v _23474_/Z (MUX2_X1)
   0.00    1.24 v _25720_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25720_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25721_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23475_/Z (BUF_X1)
   0.06    1.24 v _23476_/Z (MUX2_X1)
   0.00    1.24 v _25721_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25721_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25722_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23475_/Z (BUF_X1)
   0.06    1.24 v _23477_/Z (MUX2_X1)
   0.00    1.24 v _25722_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25722_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25723_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23475_/Z (BUF_X1)
   0.06    1.24 v _23478_/Z (MUX2_X1)
   0.00    1.24 v _25723_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25723_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25724_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23475_/Z (BUF_X1)
   0.06    1.24 v _23479_/Z (MUX2_X1)
   0.00    1.24 v _25724_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25724_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25725_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23475_/Z (BUF_X1)
   0.06    1.24 v _23480_/Z (MUX2_X1)
   0.00    1.24 v _25725_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25725_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25726_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23475_/Z (BUF_X1)
   0.06    1.24 v _23481_/Z (MUX2_X1)
   0.00    1.24 v _25726_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25726_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25727_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23475_/Z (BUF_X1)
   0.06    1.24 v _23482_/Z (MUX2_X1)
   0.00    1.24 v _25727_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25727_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25728_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23475_/Z (BUF_X1)
   0.06    1.24 v _23483_/Z (MUX2_X1)
   0.00    1.24 v _25728_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25728_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25729_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23475_/Z (BUF_X1)
   0.06    1.24 v _23484_/Z (MUX2_X1)
   0.00    1.24 v _25729_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25729_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25730_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23475_/Z (BUF_X1)
   0.06    1.24 v _23485_/Z (MUX2_X1)
   0.00    1.24 v _25730_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25730_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25731_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23486_/Z (BUF_X1)
   0.06    1.24 v _23487_/Z (MUX2_X1)
   0.00    1.24 v _25731_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25731_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25732_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23486_/Z (BUF_X1)
   0.06    1.24 v _23488_/Z (MUX2_X1)
   0.00    1.24 v _25732_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25732_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25733_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23486_/Z (BUF_X1)
   0.06    1.24 v _23489_/Z (MUX2_X1)
   0.00    1.24 v _25733_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25733_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25734_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23486_/Z (BUF_X1)
   0.06    1.24 v _23490_/Z (MUX2_X1)
   0.00    1.24 v _25734_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25734_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25735_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23486_/Z (BUF_X1)
   0.06    1.24 v _23491_/Z (MUX2_X1)
   0.00    1.24 v _25735_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25735_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25736_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23486_/Z (BUF_X1)
   0.06    1.24 v _23492_/Z (MUX2_X1)
   0.00    1.24 v _25736_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25736_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25737_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23486_/Z (BUF_X1)
   0.06    1.24 v _23493_/Z (MUX2_X1)
   0.00    1.24 v _25737_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25737_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25738_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23486_/Z (BUF_X1)
   0.06    1.24 v _23494_/Z (MUX2_X1)
   0.00    1.24 v _25738_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25738_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25739_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23486_/Z (BUF_X1)
   0.06    1.24 v _23495_/Z (MUX2_X1)
   0.00    1.24 v _25739_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25739_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25740_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23486_/Z (BUF_X1)
   0.06    1.24 v _23496_/Z (MUX2_X1)
   0.00    1.24 v _25740_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25740_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25741_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23497_/Z (BUF_X1)
   0.06    1.24 v _23498_/Z (MUX2_X1)
   0.00    1.24 v _25741_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25741_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25742_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23497_/Z (BUF_X1)
   0.06    1.24 v _23499_/Z (MUX2_X1)
   0.00    1.24 v _25742_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25742_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25743_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23497_/Z (BUF_X1)
   0.06    1.24 v _23500_/Z (MUX2_X1)
   0.00    1.24 v _25743_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25743_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25744_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23497_/Z (BUF_X1)
   0.06    1.24 v _23501_/Z (MUX2_X1)
   0.00    1.24 v _25744_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25744_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25745_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23497_/Z (BUF_X1)
   0.06    1.24 v _23502_/Z (MUX2_X1)
   0.00    1.24 v _25745_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25745_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25746_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23497_/Z (BUF_X1)
   0.06    1.24 v _23503_/Z (MUX2_X1)
   0.00    1.24 v _25746_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25746_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25747_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23497_/Z (BUF_X1)
   0.06    1.24 v _23504_/Z (MUX2_X1)
   0.00    1.24 v _25747_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25747_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25748_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23497_/Z (BUF_X1)
   0.06    1.24 v _23505_/Z (MUX2_X1)
   0.00    1.24 v _25748_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25748_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25749_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23497_/Z (BUF_X1)
   0.06    1.24 v _23506_/Z (MUX2_X1)
   0.00    1.24 v _25749_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25749_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25750_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.08    1.17 ^ _23497_/Z (BUF_X1)
   0.06    1.24 v _23507_/Z (MUX2_X1)
   0.00    1.24 v _25750_/D (DFFR_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25750_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.72   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _25536_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v instr_gnt_i (in)
   0.02    1.23 ^ _24990_/ZN (NOR2_X1)
   0.00    1.23 ^ _25536_/D (DFFR_X1)
           1.23   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25536_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.23   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25483_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.04    1.01 v _21734_/ZN (NOR2_X1)
   0.03    1.04 ^ _21753_/ZN (NAND2_X1)
   0.07    1.11 ^ _21756_/Z (BUF_X1)
   0.08    1.19 ^ _21757_/Z (BUF_X1)
   0.02    1.21 v _21770_/ZN (AOI22_X1)
   0.01    1.22 ^ _21771_/ZN (INV_X1)
   0.00    1.22 ^ _25483_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25483_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25128_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.02    1.17 v _22283_/ZN (NAND2_X1)
   0.04    1.21 v _22286_/ZN (XNOR2_X1)
   0.00    1.21 v _25128_/D (DFF_X1)
           1.21   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25128_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.21   data arrival time
---------------------------------------------------------
           2.75   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25127_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.07    1.07 ^ _21965_/Z (BUF_X1)
   0.03    1.11 v _21966_/ZN (AOI21_X1)
   0.04    1.15 ^ _22281_/ZN (NOR2_X1)
   0.02    1.17 v _22283_/ZN (NAND2_X1)
   0.03    1.20 v _22285_/ZN (AND2_X1)
   0.00    1.20 v _25127_/D (DFF_X1)
           1.20   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25127_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.20   data arrival time
---------------------------------------------------------
           2.76   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25482_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.04    1.01 v _21734_/ZN (NOR2_X1)
   0.04    1.04 v _21736_/ZN (AND2_X1)
   0.05    1.09 v _21737_/Z (BUF_X1)
   0.06    1.15 v _21738_/Z (BUF_X1)
   0.03    1.18 ^ _21767_/ZN (OAI21_X1)
   0.01    1.19 v _21768_/ZN (INV_X1)
   0.00    1.19 v _25482_/D (DFFR_X1)
           1.19   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25482_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.19   data arrival time
---------------------------------------------------------
           2.77   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25484_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.04    1.01 v _21734_/ZN (NOR2_X1)
   0.04    1.04 v _21736_/ZN (AND2_X1)
   0.05    1.09 v _21737_/Z (BUF_X1)
   0.06    1.15 v _21738_/Z (BUF_X1)
   0.03    1.18 ^ _21772_/ZN (OAI21_X1)
   0.00    1.18 ^ _25484_/D (DFFR_X1)
           1.18   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25484_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.18   data arrival time
---------------------------------------------------------
           2.78   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25287_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.03    0.90 v _21917_/ZN (AOI22_X1)
   0.10    1.00 ^ _21964_/ZN (NOR4_X1)
   0.04    1.04 v _21970_/ZN (OAI211_X1)
   0.04    1.08 v _22282_/ZN (AND2_X1)
   0.05    1.13 ^ _22360_/ZN (NOR2_X1)
   0.03    1.17 v _24866_/ZN (NAND4_X1)
   0.00    1.17 v _25287_/D (DFFR_X1)
           1.17   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25287_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.17   data arrival time
---------------------------------------------------------
           2.79   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25751_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.02    1.05 v _21858_/ZN (NOR2_X1)
   0.04    1.09 ^ _23250_/ZN (NAND2_X1)
   0.06    1.15 v _23508_/Z (MUX2_X1)
   0.00    1.15 v _25751_/D (DFFS_X1)
           1.15   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25751_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.15   data arrival time
---------------------------------------------------------
           2.81   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25440_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.08    1.11 ^ _21605_/Z (BUF_X1)
   0.04    1.15 v _21612_/ZN (OAI211_X1)
   0.00    1.15 v _25440_/D (DFFS_X1)
           1.15   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25440_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.15   data arrival time
---------------------------------------------------------
           2.81   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25441_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16002_/ZN (NOR3_X1)
   0.07    0.82 v _16003_/ZN (OR2_X1)
   0.05    0.87 ^ _21599_/ZN (NAND2_X1)
   0.02    0.89 v _21600_/ZN (NAND2_X1)
   0.08    0.96 ^ _21603_/ZN (AOI211_X1)
   0.07    1.04 ^ _21604_/ZN (OR2_X1)
   0.08    1.11 ^ _21605_/Z (BUF_X1)
   0.04    1.15 v _21616_/ZN (OAI211_X1)
   0.00    1.15 v _25441_/D (DFFS_X1)
           1.15   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25441_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.15   data arrival time
---------------------------------------------------------
           2.81   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _25403_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[5] (in)
   0.04    0.45 ^ _15982_/ZN (AOI22_X1)
   0.01    0.46 v _15983_/ZN (INV_X1)
   0.08    0.54 ^ _15984_/ZN (AOI221_X1)
   0.08    0.62 ^ _15988_/ZN (AND4_X1)
   0.02    0.64 v _15996_/ZN (NAND2_X1)
   0.09    0.73 ^ _16000_/ZN (AOI211_X1)
   0.02    0.75 v _16020_/ZN (NAND2_X1)
   0.09    0.85 v _16021_/ZN (OR3_X1)
   0.03    0.88 ^ _16069_/ZN (OAI21_X1)
   0.00    0.88 ^ _25403_/D (DFFR_X1)
           0.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25403_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.88   data arrival time
---------------------------------------------------------
           3.08   slack (MET)


Startpoint: irq_nm_i (input port clocked by clk_i)
Endpoint: _25528_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 ^ input external delay
   0.01    0.41 ^ irq_nm_i (in)
   0.02    0.43 v _15980_/ZN (NAND2_X1)
   0.05    0.48 ^ _15981_/ZN (NOR2_X1)
   0.02    0.50 v _24691_/ZN (OAI21_X1)
   0.02    0.52 ^ _24692_/ZN (NAND2_X1)
   0.00    0.52 ^ _25528_/D (DFFR_X1)
           0.52   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25528_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -0.52   data arrival time
---------------------------------------------------------
           3.45   slack (MET)


Startpoint: debug_req_i (input port clocked by clk_i)
Endpoint: _25522_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v debug_req_i (in)
   0.04    0.45 v _13053_/ZN (OR2_X1)
   0.03    0.48 ^ _13054_/ZN (NAND2_X1)
   0.02    0.50 v _13055_/ZN (INV_X1)
   0.00    0.50 v _25522_/D (DFFR_X1)
           0.50   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25522_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.50   data arrival time
---------------------------------------------------------
           3.46   slack (MET)


Startpoint: fetch_enable_i (input port clocked by clk_i)
Endpoint: _25288_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v fetch_enable_i (in)
   0.05    0.05 v _24863_/ZN (OR2_X1)
   0.00    0.05 v _25288_/D (DFFR_X1)
           0.05   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25288_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.05   data arrival time
---------------------------------------------------------
           3.91   slack (MET)


