<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: vtarget_gen.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">1.1.0</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_45e3ea34f8a3d0f10d903c0d85b95d4a.html">ilang</a></li><li class="navelem"><a class="el" href="dir_a32565401a088b1e3847ad9da183c480.html">vtarget-out</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">vtarget_gen.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// --- Hongce Zhang</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#ifndef ILANG_VTARGET_OUT_VTARGET_GEN_H__</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#define ILANG_VTARGET_OUT_VTARGET_GEN_H__</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="config_8h.html">ilang/config.h</a>&gt;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="instr__lvl__abs_8h.html">ilang/ila/instr_lvl_abs.h</a>&gt;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="verilog__gen_8h.html">ilang/verilog-out/verilog_gen.h</a>&gt;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &lt;ilang/vtarget-out/inv-syn/cex_extract.h&gt;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &lt;ilang/vtarget-out/inv-syn/inv_obj.h&gt;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceilang.html">ilang</a> {</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="classilang_1_1_vlg_verif_tgt_gen_base.html">   17</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_vlg_verif_tgt_gen_base.html">VlgVerifTgtGenBase</a> {</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;  <span class="comment">// ----------------------- Type Definition ----------------------- //</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1ex__info__t.html">   22</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1ex__info__t.html">ex_info_t</a> {</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    std::string range;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1ex__info__t.html">ex_info_t</a>(<span class="keyword">const</span> std::string&amp; r) : range(r) {}</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;  };</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <span class="comment">// ----------- Verification Settings -------------- //</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"></span>  <span class="comment">// YOSYS is for invariant synthesis use</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">   31</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    NONE = 0,</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    COSA = 1,</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    JASPERGOLD = 2,</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    YOSYS = 128,              <span class="comment">// 10000000</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    CHC = YOSYS + 8,          <span class="comment">// 10001000</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    Z3PDR = CHC + 1,          <span class="comment">// 10001001</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    ELD_CEGAR = CHC + 2,      <span class="comment">// 10001010</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    GRAIN_SYGUS = CHC + 4,    <span class="comment">// 10001100</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    ABCPDR = YOSYS + 16,      <span class="comment">// 10010000</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    BTOR_GENERIC = YOSYS + 32,<span class="comment">// 10100000</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    RELCHC = YOSYS + 64       <span class="comment">// 11000000</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  } <a class="code" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">backend_selector</a>;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac41ef5621dba513432848a03b642ebb5">   45</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    Z3 = Z3PDR ^ YOSYS,</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    GRAIN = GRAIN_SYGUS ^ YOSYS,</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    ABC = ABCPDR ^ YOSYS,        </div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    ELDERICA = ELD_CEGAR ^ YOSYS,<span class="comment">// 0001010</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    NOSYN = BTOR_GENERIC ^ YOSYS <span class="comment">// 1000000</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  } <a class="code" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac41ef5621dba513432848a03b642ebb5">synthesis_backend_selector</a>;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classilang_1_1_vlg_verif_tgt_gen_base.html#a9beea3ce3e187c0a186a3127e1a7ab59">   53</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="classilang_1_1_vlg_verif_tgt_gen_base.html#a9beea3ce3e187c0a186a3127e1a7ab59">_chc_target_t</a> { CEX, INVCANDIDATE, GENERAL_PROPERTY };</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html">   55</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html">_vtg_config</a> {</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a275d34bb8b8d3ba5768ff331f522f2c2">   57</a></span>&#160;    std::string <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a275d34bb8b8d3ba5768ff331f522f2c2">WrapperPreheader</a>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keyword">enum</span> { INST, INV, BOTH } target_select;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a8bd73346cef4f2b743de30c8d6876a82">   61</a></span>&#160;    std::string <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a8bd73346cef4f2b743de30c8d6876a82">CheckThisInstructionOnly</a>;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#aed36fe03eb46c3511001884a022347c1">   65</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#aed36fe03eb46c3511001884a022347c1">InstructionNoReset</a>; <span class="comment">// true</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ad50ceb09283a9d9e7e674062ffaa572e">   68</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ad50ceb09283a9d9e7e674062ffaa572e">OnlyCheckInstUpdatedVars</a>; <span class="comment">// true</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ad32ae4814e4e442c986c9b88a8c07798">   74</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ad32ae4814e4e442c986c9b88a8c07798">IteUnknownAutoIgnore</a>; <span class="comment">// false</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ad5076ce1adea3e3c158da2df5a079d4a">   76</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ad5076ce1adea3e3c158da2df5a079d4a">VerificationSettingAvoidIssueStage</a>;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#aab9bef79c0e36d3f298e5ef05b616b14">   80</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#aab9bef79c0e36d3f298e5ef05b616b14">_validate_synthesized_inv</a> {</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      NOINV,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      CANDIDATE,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      CONFIRMED,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      ALL</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    } ValidateSynthesizedInvariant;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="comment">// ----------- Options for CoSA settings -------------- //</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a972950158333ed0abc6dcbfc998c4572">   89</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a972950158333ed0abc6dcbfc998c4572">PerVariableProblemCosa</a>; <span class="comment">// true</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a4f93c2aa6f0094b809d81710523b13fa">   91</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a4f93c2aa6f0094b809d81710523b13fa">MemAbsReadAbstraction</a>; <span class="comment">// false</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a4fd289132debd1cad867fc3397641518">   93</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a4fd289132debd1cad867fc3397641518">ForceInstCheckReset</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keyword">enum</span> { AUTO = 0, NEW = 1, OLD = 2 } PortDeclStyle;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a55fb82f5a699cf18245deed1b44c5584">   97</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a55fb82f5a699cf18245deed1b44c5584">CosaGenJgTesterScript</a>;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a9bf27a996123565f4f490b75b3d8f54b">   99</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a9bf27a996123565f4f490b75b3d8f54b">CosaFullTrace</a>;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ac85ac171357a4a39ea750a20300f2615">  102</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ac85ac171357a4a39ea750a20300f2615">CosaAddKeep</a>;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a03460e1cf9e49362855bdc77905cc6a7">  108</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a03460e1cf9e49362855bdc77905cc6a7">CosaDotReferenceNotify_t</a> {</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      NOTIFY_PANIC = 0,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      NOTIFY_WARNING = 1,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      NOTIFY_IGNORE = 2</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    } CosaDotReferenceNotify;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="comment">// The bound of BMC, default 127</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordtype">unsigned</span> MaxBound;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a3be22f29bf5cf9e5184e1ab16344a79c">  116</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a3be22f29bf5cf9e5184e1ab16344a79c">OnlyAssumeUpdatedVarsEq</a>; <span class="comment">// should be false</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="comment">// ----------- Options for CoSA script -------------- //</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ae6958b924cd5842e07cd13a225d2b8b1">  121</a></span>&#160;<span class="comment"></span>    std::string <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ae6958b924cd5842e07cd13a225d2b8b1">CosaPath</a>;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#acf8a5f6e105c7097564dc0259bf62db6">  123</a></span>&#160;    std::string <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#acf8a5f6e105c7097564dc0259bf62db6">CosaPyEnvironment</a>;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#acb9d32dfa7c584cbbe988629164fd3cd">  125</a></span>&#160;    std::string <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#acb9d32dfa7c584cbbe988629164fd3cd">CosaSolver</a>;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a3f1f48d9127ef79fb3a90e143e66f287">  127</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a3f1f48d9127ef79fb3a90e143e66f287">CosaGenTraceVcd</a>;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a4433c9f474bfd997dec67b3755e28c64">  129</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a4433c9f474bfd997dec67b3755e28c64">CosaAssumptionOverlyConstrainedCheck</a>;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a379fd74ddf7f452163ee70946e22b108">  131</a></span>&#160;    std::string <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a379fd74ddf7f452163ee70946e22b108">CosaOtherSolverOptions</a>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="comment">// ----------- Options for Yosys SMT-LIB2 Generator -------------- //</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a9babb973d3de7195ab3f6a6c45200c44">  135</a></span>&#160;<span class="comment"></span>    std::string <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a9babb973d3de7195ab3f6a6c45200c44">YosysPath</a>;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ab7797b91f51e4e25f1f544ebaad8a06e">  139</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ab7797b91f51e4e25f1f544ebaad8a06e">YosysUndrivenNetAsInput</a>;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a162be95b87fdb86a2746e94d9357648f">  141</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a162be95b87fdb86a2746e94d9357648f">YosysSmtFlattenHierarchy</a>;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#af6499a1c5f38c800a58ee3f610aca4a1">  143</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#af6499a1c5f38c800a58ee3f610aca4a1">YosysSmtFlattenDatatype</a>;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a55ebe0ce44b427c3acce5c931ce31bb3">  145</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a55ebe0ce44b427c3acce5c931ce31bb3">YosysPropertyCheckShowProof</a>;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a67a693d3c65c4a2911fdbbca8ec587bb">  148</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a67a693d3c65c4a2911fdbbca8ec587bb">YosysSmtArrayForRegFile</a>;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a68f4ab21a3557125de14fa1e1714f277">  151</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      UnintepretedFunc <span class="comment">/*not supported*/</span>,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      Datatypes, <span class="comment">/*by default*/</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;      BitVec     <span class="comment">/*optional for property check, not inv-syn*/</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    } <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a68f4ab21a3557125de14fa1e1714f277">_state_sort_t</a>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    _state_sort_t YosysSmtStateSort;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a5e13df4bc2c5f29167e10b8d3dd7d159">  159</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a5e13df4bc2c5f29167e10b8d3dd7d159">InvariantSynthesisKeepMemory</a>;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ae060c1d0b1eebf7de9c8c17e55906c57">  161</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ae060c1d0b1eebf7de9c8c17e55906c57">InvariantCheckKeepMemory</a>;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a2746f8a560144f39921942f84e25dbef">  165</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a2746f8a560144f39921942f84e25dbef">InvariantSynthesisReachableCheckKeepOldInvariant</a>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="comment">// ----------- Options for CHC Solver -------------- //</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#abfee13eccede96cc5b7c3e847f36c599">  169</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#abfee13eccede96cc5b7c3e847f36c599">ChcWordBlastArray</a>;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ac5b587a4781ad428deaebce5ec9c463b">  171</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ac5b587a4781ad428deaebce5ec9c463b">ChcAssumptionsReset</a>;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ae03b272553c13a60d9813e911daf2446">  173</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ae03b272553c13a60d9813e911daf2446">ChcAssumptionNextState</a>;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#aad2f2943c151f5388833f25879d773ba">  175</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#aad2f2943c151f5388833f25879d773ba">ChcAssumptionEnd</a>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">// ----------- Options for Btor Output -------------- //</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a47ce286546b1ca65328bcca00dd4562a">  180</a></span>&#160;<span class="comment"></span>    std::string <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a47ce286546b1ca65328bcca00dd4562a">BtorGenericCmdline</a>;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ac5e6c601606f5cb1b40c3466f2dc774f">  182</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ac5e6c601606f5cb1b40c3466f2dc774f">BtorSingleProperty</a>;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a7c5d3d69515a655b8257953b4f62a690">  184</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a7c5d3d69515a655b8257953b4f62a690">BtorAddCommentsInOutputs</a>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="comment">// ----------- Options for Z3/Grain/ABC Solver -------------- //</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a51bc7d678852648f172542bbefb67276">  188</a></span>&#160;<span class="comment"></span>    std::string <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a51bc7d678852648f172542bbefb67276">Z3Path</a>;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#aeecad872b8e865ec00c9729bfbee93f5">  190</a></span>&#160;    std::string <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#aeecad872b8e865ec00c9729bfbee93f5">GrainPath</a>;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a70b8f919f6679db18879f35b19fe0774">  192</a></span>&#160;    std::vector&lt;std::string&gt; <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a70b8f919f6679db18879f35b19fe0774">GrainOptions</a>;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ae2feabdf5ced76c55d13d4da8f052cff">  194</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ae2feabdf5ced76c55d13d4da8f052cff">GrainHintsUseCnfStyle</a>;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ae66124954e394dc45c068facf73c6d05">  196</a></span>&#160;    std::string <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ae66124954e394dc45c068facf73c6d05">AbcPath</a>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="comment">// ----------- Extended Options for ABC Solver -------------- //</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a93fa3610907758f27a0f7465b497b45b">  200</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a93fa3610907758f27a0f7465b497b45b">AbcUseGla</a>;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a508c1d0efb3e0bfb617eb59aa0a19cd9">  202</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a508c1d0efb3e0bfb617eb59aa0a19cd9">AbcGlaTimeLimit</a>;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a63bd523527e9ff746f7e12f81fc16ef0">  204</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a63bd523527e9ff746f7e12f81fc16ef0">AbcGlaFrameLimit</a>;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a07f146fceab9b368e00dfddd7e249c89">  206</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a07f146fceab9b368e00dfddd7e249c89">AbcUseCorr</a>;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ad1ca34636123358f61308d4cf2cea8ac">  208</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ad1ca34636123358f61308d4cf2cea8ac">AbcUseAiger</a>;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ab4444864054355508a7292b51a7ab4ad">  210</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ab4444864054355508a7292b51a7ab4ad">AbcMinimizeInv</a>;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a908c8a810303640a77ebf3caa843ff89">  212</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a908c8a810303640a77ebf3caa843ff89">_abc_assumption_style_t</a> {</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      AigMiterExtraOutput =</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;          0, <span class="comment">// Use AIG&#39;s extra output to represent, cannot use with GLA</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;      AssumptionRegister =</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;          1 <span class="comment">// Use extra register, may have issues in interpreting the invariant</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    } <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a62adfb2bb965b419ca6f46366288640b">AbcAssumptionStyle_t</a>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a62adfb2bb965b419ca6f46366288640b">AbcAssumptionStyle_t</a> AbcAssumptionStyle;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="comment">// ----------- Extended Options for Grain -------------- //</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a2b879d361fa72d1e07fd40fdcad710de">  223</a></span>&#160;    <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a2b879d361fa72d1e07fd40fdcad710de">_vtg_config</a>()</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        : target_select(BOTH), CheckThisInstructionOnly(<span class="stringliteral">&quot;&quot;</span>),</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;          InstructionNoReset(true), OnlyCheckInstUpdatedVars(true),</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;          IteUnknownAutoIgnore(false),</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;          VerificationSettingAvoidIssueStage(false),</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;          ValidateSynthesizedInvariant(ALL),</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;          <span class="comment">// ----------- Options for CoSA settings -------------- //</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;          PerVariableProblemCosa(false), MemAbsReadAbstraction(false),</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;          ForceInstCheckReset(false), PortDeclStyle(AUTO),</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;          CosaGenJgTesterScript(false), CosaFullTrace(false), CosaAddKeep(true),</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;          CosaDotReferenceNotify(<a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a03460e1cf9e49362855bdc77905cc6a7">CosaDotReferenceNotify_t</a>::NOTIFY_PANIC),</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;          MaxBound(127), OnlyAssumeUpdatedVarsEq(false),</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;          <span class="comment">// ----------- Options for CoSA script -------------- //</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;          CosaPath(<span class="stringliteral">&quot;&quot;</span>), CosaPyEnvironment(<span class="stringliteral">&quot;&quot;</span>), CosaSolver(<span class="stringliteral">&quot;&quot;</span>),</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;          CosaGenTraceVcd(true), CosaAssumptionOverlyConstrainedCheck(false),</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;          CosaOtherSolverOptions(<span class="stringliteral">&quot;&quot;</span>),</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;          <span class="comment">// ----------- Options for Yosys SMT-LIB2 Generator -------------- //</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;          YosysUndrivenNetAsInput(true), YosysSmtFlattenHierarchy(true),</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;          YosysSmtFlattenDatatype(false), YosysPropertyCheckShowProof(false),</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;          YosysSmtArrayForRegFile(false),</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;          YosysSmtStateSort(Datatypes), InvariantSynthesisKeepMemory(true),</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;          InvariantCheckKeepMemory(true),</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;          InvariantSynthesisReachableCheckKeepOldInvariant(false),</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;          <span class="comment">// ----------- Options for CHCs -------------- //</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;          ChcWordBlastArray(true), ChcAssumptionsReset(false),</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;          ChcAssumptionNextState(false), ChcAssumptionEnd(false),</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;          <span class="comment">// ----------- Options for Btor Output -------------- //</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"></span>          BtorSingleProperty(true),</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;          BtorAddCommentsInOutputs(false),</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;          <span class="comment">// ----------- Options for Z3/Grain/ABC Solver -------------- //</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;          GrainHintsUseCnfStyle(true),</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;          <span class="comment">// ----------- Options for ABC -------------- //</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;          AbcUseGla(false), AbcGlaTimeLimit(500), AbcGlaFrameLimit(200),</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;          AbcUseCorr(false), AbcUseAiger(true), AbcMinimizeInv(false),</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;          AbcAssumptionStyle(<a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a908c8a810303640a77ebf3caa843ff89">_abc_assumption_style_t</a>::AigMiterExtraOutput)</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    {}</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  } <a class="code" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ae07e7ff27e54e5d7b825e1bd3556d696">vtg_config_t</a>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html">  275</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html">_adv_parameters</a> {</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html#aff9ec0468095072830693ae6d44e9f86">  277</a></span>&#160;    <a class="code" href="classilang_1_1_invariant_object.html">InvariantObject</a>* <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html#aff9ec0468095072830693ae6d44e9f86">_inv_obj_ptr</a>;</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html#a253bc4971f781e8e137dd458714b1991">  279</a></span>&#160;    <a class="code" href="classilang_1_1_invariant_object.html">InvariantObject</a>* <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html#a253bc4971f781e8e137dd458714b1991">_candidate_inv_ptr</a>;</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html#a3a11c217251464ae6bd2f252a2319f8b">  281</a></span>&#160;    <a class="code" href="classilang_1_1_cex_extractor.html">CexExtractor</a>* <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html#a3a11c217251464ae6bd2f252a2319f8b">_cex_obj_ptr</a>;</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html#af8ebbe994062a060a1f39b20523d072a">  283</a></span>&#160;    <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html#af8ebbe994062a060a1f39b20523d072a">_adv_parameters</a>()</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        : _inv_obj_ptr(NULL), _candidate_inv_ptr(NULL), _cex_obj_ptr(NULL) {}</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html#a428f0919aa7ffe66fad10fa75eb278c1">  286</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html#a428f0919aa7ffe66fad10fa75eb278c1">~_adv_parameters</a>(){};</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  } <a class="code" href="classilang_1_1_vlg_verif_tgt_gen_base.html#a819798103e8ea12e595968965f51c6e1">advanced_parameters_t</a>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="comment">// ----------------------- Constructor/Destructor ----------------------- //</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="comment">// constructor : do nothing</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <a class="code" href="classilang_1_1_vlg_verif_tgt_gen_base.html">VlgVerifTgtGenBase</a>() {}</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="comment">// destructor : do nothing (make it virtual !!!)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keyword">virtual</span> ~<a class="code" href="classilang_1_1_vlg_verif_tgt_gen_base.html">VlgVerifTgtGenBase</a>() {}</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ae35bd8d6cb99a7eff89faf69d60b883e">isValidVerifBackend</a>(backend_selector vbackend);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="comment">// avoid instantiation</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> do_not_instantiate(<span class="keywordtype">void</span>) = 0;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;}; <span class="comment">// class VlgVerifTgtGenBase</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_verification_target_generator.html">  303</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_verilog_verification_target_generator.html">VerilogVerificationTargetGenerator</a> {</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_verification_target_generator.html#a97650b5e96d66eb02cc5b7b73cf7d220">  306</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">backend_selector</a> = <a class="code" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">VlgVerifTgtGenBase::backend_selector</a>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac41ef5621dba513432848a03b642ebb5">synthesis_backend_selector</a> =</div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_verification_target_generator.html#ace7741ea4382997eea43483f4b637611">  309</a></span>&#160;      <a class="code" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac41ef5621dba513432848a03b642ebb5">VlgVerifTgtGenBase::synthesis_backend_selector</a>;</div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_verification_target_generator.html#ae1f2891c581bf9efdebe96e704303af9">  311</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html">vtg_config_t</a> = <a class="code" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ae07e7ff27e54e5d7b825e1bd3556d696">VlgVerifTgtGenBase::vtg_config_t</a>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="comment">// --------------------- CONSTRUCTOR ---------------------------- //</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"></span>  <a class="code" href="classilang_1_1_verilog_verification_target_generator.html">VerilogVerificationTargetGenerator</a>(</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      <span class="keyword">const</span> std::vector&lt;std::string&gt;&amp; implementation_include_path,</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      <span class="keyword">const</span> std::vector&lt;std::string&gt;&amp; implementation_srcs,</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      <span class="keyword">const</span> std::string&amp; implementation_top_module,</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      <span class="keyword">const</span> std::string&amp; refinement_variable_mapping,</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      <span class="keyword">const</span> std::string&amp; refinement_conditions, <span class="keyword">const</span> std::string&amp; output_path,</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      <span class="keyword">const</span> <a class="code" href="namespaceilang.html#ad1b30fdf347e493b3937143da05d1a72">InstrLvlAbsPtr</a>&amp; ila_ptr, <a class="code" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">backend_selector</a> backend,</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      <span class="keyword">const</span> <a class="code" href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html">vtg_config_t</a>&amp; vtg_config = <a class="code" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ae07e7ff27e54e5d7b825e1bd3556d696">vtg_config_t</a>(),</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;      <span class="keyword">const</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">VerilogGenerator::VlgGenConfig</a>&amp; config =</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;          <a class="code" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">VerilogGenerator::VlgGenConfig</a>());</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="comment">// --------------------- DECONSTRUCTOR ---------------------------- //</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keyword">virtual</span> ~<a class="code" href="classilang_1_1_verilog_verification_target_generator.html">VerilogVerificationTargetGenerator</a>();</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordtype">void</span> GenerateTargets(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keywordtype">bool</span> in_bad_state(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  std::string GetVlgModuleInstanceName(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="classilang_1_1_vlg_verif_tgt_gen_base.html">VlgVerifTgtGenBase</a>* _generator;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;}; <span class="comment">// VerilogVerificationTargetGenerator</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;}; <span class="comment">// namespace ilang</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#endif // ILANG_VTARGET_OUT_VTARGET_GEN_H__</span></div><div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_aeecad872b8e865ec00c9729bfbee93f5"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#aeecad872b8e865ec00c9729bfbee93f5">ilang::VlgVerifTgtGenBase::_vtg_config::GrainPath</a></div><div class="ttdeci">std::string GrainPath</div><div class="ttdoc">The path to Grain, if &quot;grain&quot; is not in the PATH, default empty. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:190</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a4f93c2aa6f0094b809d81710523b13fa"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a4f93c2aa6f0094b809d81710523b13fa">ilang::VlgVerifTgtGenBase::_vtg_config::MemAbsReadAbstraction</a></div><div class="ttdeci">bool MemAbsReadAbstraction</div><div class="ttdoc">Whether to abstract the memory read. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:91</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_ae6958b924cd5842e07cd13a225d2b8b1"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ae6958b924cd5842e07cd13a225d2b8b1">ilang::VlgVerifTgtGenBase::_vtg_config::CosaPath</a></div><div class="ttdeci">std::string CosaPath</div><div class="ttdoc">If not empty, the generated script will include the path of Cosa. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:121</div></div>
<div class="ttc" id="classilang_1_1_verilog_verification_target_generator_html"><div class="ttname"><a href="classilang_1_1_verilog_verification_target_generator.html">ilang::VerilogVerificationTargetGenerator</a></div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:303</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_af6499a1c5f38c800a58ee3f610aca4a1"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#af6499a1c5f38c800a58ee3f610aca4a1">ilang::VlgVerifTgtGenBase::_vtg_config::YosysSmtFlattenDatatype</a></div><div class="ttdeci">bool YosysSmtFlattenDatatype</div><div class="ttdoc">Whether to flatten the datatypes. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:143</div></div>
<div class="ttc" id="classilang_1_1_vlg_verif_tgt_gen_base_html_ae35bd8d6cb99a7eff89faf69d60b883e"><div class="ttname"><a href="classilang_1_1_vlg_verif_tgt_gen_base.html#ae35bd8d6cb99a7eff89faf69d60b883e">ilang::VlgVerifTgtGenBase::isValidVerifBackend</a></div><div class="ttdeci">static bool isValidVerifBackend(backend_selector vbackend)</div><div class="ttdoc">check if a backend selector is valid </div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_ad32ae4814e4e442c986c9b88a8c07798"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ad32ae4814e4e442c986c9b88a8c07798">ilang::VlgVerifTgtGenBase::_vtg_config::IteUnknownAutoIgnore</a></div><div class="ttdeci">bool IteUnknownAutoIgnore</div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:74</div></div>
<div class="ttc" id="instr__lvl__abs_8h_html"><div class="ttname"><a href="instr__lvl__abs_8h.html">instr_lvl_abs.h</a></div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a93fa3610907758f27a0f7465b497b45b"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a93fa3610907758f27a0f7465b497b45b">ilang::VlgVerifTgtGenBase::_vtg_config::AbcUseGla</a></div><div class="ttdeci">bool AbcUseGla</div><div class="ttdoc">ABC option : whether to use gate-level abstraction. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:200</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a3be22f29bf5cf9e5184e1ab16344a79c"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a3be22f29bf5cf9e5184e1ab16344a79c">ilang::VlgVerifTgtGenBase::_vtg_config::OnlyAssumeUpdatedVarsEq</a></div><div class="ttdeci">bool OnlyAssumeUpdatedVarsEq</div><div class="ttdoc">Only enforce var eq on updated vars, should not be used. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:116</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a162be95b87fdb86a2746e94d9357648f"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a162be95b87fdb86a2746e94d9357648f">ilang::VlgVerifTgtGenBase::_vtg_config::YosysSmtFlattenHierarchy</a></div><div class="ttdeci">bool YosysSmtFlattenHierarchy</div><div class="ttdoc">Whether to flatten the module hierarchy. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:141</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_ae060c1d0b1eebf7de9c8c17e55906c57"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ae060c1d0b1eebf7de9c8c17e55906c57">ilang::VlgVerifTgtGenBase::_vtg_config::InvariantCheckKeepMemory</a></div><div class="ttdeci">bool InvariantCheckKeepMemory</div><div class="ttdoc">for invariant check, do we keep memory abstraction in Verilog </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:161</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a47ce286546b1ca65328bcca00dd4562a"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a47ce286546b1ca65328bcca00dd4562a">ilang::VlgVerifTgtGenBase::_vtg_config::BtorGenericCmdline</a></div><div class="ttdeci">std::string BtorGenericCmdline</div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:180</div></div>
<div class="ttc" id="config_8h_html"><div class="ttname"><a href="config_8h.html">config.h</a></div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_ab4444864054355508a7292b51a7ab4ad"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ab4444864054355508a7292b51a7ab4ad">ilang::VlgVerifTgtGenBase::_vtg_config::AbcMinimizeInv</a></div><div class="ttdeci">bool AbcMinimizeInv</div><div class="ttdoc">ABC option : whether to minimize invariant. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:210</div></div>
<div class="ttc" id="classilang_1_1_vlg_verif_tgt_gen_base_html_a819798103e8ea12e595968965f51c6e1"><div class="ttname"><a href="classilang_1_1_vlg_verif_tgt_gen_base.html#a819798103e8ea12e595968965f51c6e1">ilang::VlgVerifTgtGenBase::advanced_parameters_t</a></div><div class="ttdeci">struct ilang::VlgVerifTgtGenBase::_adv_parameters advanced_parameters_t</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1ex__info__t_html"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1ex__info__t.html">ilang::VlgVerifTgtGenBase::ex_info_t</a></div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:22</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a7c5d3d69515a655b8257953b4f62a690"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a7c5d3d69515a655b8257953b4f62a690">ilang::VlgVerifTgtGenBase::_vtg_config::BtorAddCommentsInOutputs</a></div><div class="ttdeci">bool BtorAddCommentsInOutputs</div><div class="ttdoc">CHC, whether to force assumption on the init. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:184</div></div>
<div class="ttc" id="classilang_1_1_invariant_object_html"><div class="ttname"><a href="classilang_1_1_invariant_object.html">ilang::InvariantObject</a></div><div class="ttdoc">the invariant object, it needs smt-info to parse </div><div class="ttdef"><b>Definition:</b> inv_obj.h:23</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_ad1ca34636123358f61308d4cf2cea8ac"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ad1ca34636123358f61308d4cf2cea8ac">ilang::VlgVerifTgtGenBase::_vtg_config::AbcUseAiger</a></div><div class="ttdeci">bool AbcUseAiger</div><div class="ttdoc">ABC option : whether to pass aiger to ABC. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:208</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_acb9d32dfa7c584cbbe988629164fd3cd"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#acb9d32dfa7c584cbbe988629164fd3cd">ilang::VlgVerifTgtGenBase::_vtg_config::CosaSolver</a></div><div class="ttdeci">std::string CosaSolver</div><div class="ttdoc">A choice of solver (in the script) </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:125</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a379fd74ddf7f452163ee70946e22b108"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a379fd74ddf7f452163ee70946e22b108">ilang::VlgVerifTgtGenBase::_vtg_config::CosaOtherSolverOptions</a></div><div class="ttdeci">std::string CosaOtherSolverOptions</div><div class="ttdoc">other CoSA options </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:131</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a2746f8a560144f39921942f84e25dbef"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a2746f8a560144f39921942f84e25dbef">ilang::VlgVerifTgtGenBase::_vtg_config::InvariantSynthesisReachableCheckKeepOldInvariant</a></div><div class="ttdeci">bool InvariantSynthesisReachableCheckKeepOldInvariant</div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:165</div></div>
<div class="ttc" id="classilang_1_1_vlg_verif_tgt_gen_base_html_ac71046ce500da911f51eb821f1807b38"><div class="ttname"><a href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">ilang::VlgVerifTgtGenBase::backend_selector</a></div><div class="ttdeci">backend_selector</div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:31</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_aad2f2943c151f5388833f25879d773ba"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#aad2f2943c151f5388833f25879d773ba">ilang::VlgVerifTgtGenBase::_vtg_config::ChcAssumptionEnd</a></div><div class="ttdeci">bool ChcAssumptionEnd</div><div class="ttdoc">CHC, whether to force assumption on the end T. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:175</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters_html_a253bc4971f781e8e137dd458714b1991"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html#a253bc4971f781e8e137dd458714b1991">ilang::VlgVerifTgtGenBase::_adv_parameters::_candidate_inv_ptr</a></div><div class="ttdeci">InvariantObject * _candidate_inv_ptr</div><div class="ttdoc">candidate invariants object </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:279</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a275d34bb8b8d3ba5768ff331f522f2c2"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a275d34bb8b8d3ba5768ff331f522f2c2">ilang::VlgVerifTgtGenBase::_vtg_config::WrapperPreheader</a></div><div class="ttdeci">std::string WrapperPreheader</div><div class="ttdoc">Preheader Content : will use in all targets. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:57</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config_html"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html">ilang::VerilogGeneratorBase::VlgGenConfig</a></div><div class="ttdoc">the structure to configure the verilog generator </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:150</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a908c8a810303640a77ebf3caa843ff89"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a908c8a810303640a77ebf3caa843ff89">ilang::VlgVerifTgtGenBase::_vtg_config::_abc_assumption_style_t</a></div><div class="ttdeci">_abc_assumption_style_t</div><div class="ttdoc">ABC option : the way to handle assumptions. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:212</div></div>
<div class="ttc" id="classilang_1_1_vlg_verif_tgt_gen_base_html_ae07e7ff27e54e5d7b825e1bd3556d696"><div class="ttname"><a href="classilang_1_1_vlg_verif_tgt_gen_base.html#ae07e7ff27e54e5d7b825e1bd3556d696">ilang::VlgVerifTgtGenBase::vtg_config_t</a></div><div class="ttdeci">struct ilang::VlgVerifTgtGenBase::_vtg_config vtg_config_t</div><div class="ttdoc">Verilog Target Generation Configuration. </div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a03460e1cf9e49362855bdc77905cc6a7"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a03460e1cf9e49362855bdc77905cc6a7">ilang::VlgVerifTgtGenBase::_vtg_config::CosaDotReferenceNotify_t</a></div><div class="ttdeci">CosaDotReferenceNotify_t</div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:108</div></div>
<div class="ttc" id="verilog__gen_8h_html"><div class="ttname"><a href="verilog__gen_8h.html">verilog_gen.h</a></div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_ab7797b91f51e4e25f1f544ebaad8a06e"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ab7797b91f51e4e25f1f544ebaad8a06e">ilang::VlgVerifTgtGenBase::_vtg_config::YosysUndrivenNetAsInput</a></div><div class="ttdeci">bool YosysUndrivenNetAsInput</div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:139</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters_html_a428f0919aa7ffe66fad10fa75eb278c1"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html#a428f0919aa7ffe66fad10fa75eb278c1">ilang::VlgVerifTgtGenBase::_adv_parameters::~_adv_parameters</a></div><div class="ttdeci">virtual ~_adv_parameters()</div><div class="ttdoc">virtual destructor </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:286</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a2b879d361fa72d1e07fd40fdcad710de"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a2b879d361fa72d1e07fd40fdcad710de">ilang::VlgVerifTgtGenBase::_vtg_config::_vtg_config</a></div><div class="ttdeci">_vtg_config()</div><div class="ttdoc">The default constructor for default values. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:223</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters_html_a3a11c217251464ae6bd2f252a2319f8b"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html#a3a11c217251464ae6bd2f252a2319f8b">ilang::VlgVerifTgtGenBase::_adv_parameters::_cex_obj_ptr</a></div><div class="ttdeci">CexExtractor * _cex_obj_ptr</div><div class="ttdoc">counterexample object </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:281</div></div>
<div class="ttc" id="namespaceilang_html"><div class="ttname"><a href="namespaceilang.html">ilang</a></div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_abfee13eccede96cc5b7c3e847f36c599"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#abfee13eccede96cc5b7c3e847f36c599">ilang::VlgVerifTgtGenBase::_vtg_config::ChcWordBlastArray</a></div><div class="ttdeci">bool ChcWordBlastArray</div><div class="ttdoc">CHC, whether to turn array into individual registers. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:169</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_acf8a5f6e105c7097564dc0259bf62db6"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#acf8a5f6e105c7097564dc0259bf62db6">ilang::VlgVerifTgtGenBase::_vtg_config::CosaPyEnvironment</a></div><div class="ttdeci">std::string CosaPyEnvironment</div><div class="ttdoc">If not empty, the generated script will include sourcing a script. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:123</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a67a693d3c65c4a2911fdbbca8ec587bb"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a67a693d3c65c4a2911fdbbca8ec587bb">ilang::VlgVerifTgtGenBase::_vtg_config::YosysSmtArrayForRegFile</a></div><div class="ttdeci">bool YosysSmtArrayForRegFile</div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:148</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_ac5b587a4781ad428deaebce5ec9c463b"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ac5b587a4781ad428deaebce5ec9c463b">ilang::VlgVerifTgtGenBase::_vtg_config::ChcAssumptionsReset</a></div><div class="ttdeci">bool ChcAssumptionsReset</div><div class="ttdoc">CHC, whether to force assumption on the init. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:171</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_ad5076ce1adea3e3c158da2df5a079d4a"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ad5076ce1adea3e3c158da2df5a079d4a">ilang::VlgVerifTgtGenBase::_vtg_config::VerificationSettingAvoidIssueStage</a></div><div class="ttdeci">bool VerificationSettingAvoidIssueStage</div><div class="ttdoc">whether to remove the extra issue cycle and starts from reset </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:76</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a62adfb2bb965b419ca6f46366288640b"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a62adfb2bb965b419ca6f46366288640b">ilang::VlgVerifTgtGenBase::_vtg_config::AbcAssumptionStyle_t</a></div><div class="ttdeci">enum ilang::VlgVerifTgtGenBase::_vtg_config::_abc_assumption_style_t AbcAssumptionStyle_t</div><div class="ttdoc">ABC option : the way to handle assumptions. </div></div>
<div class="ttc" id="namespaceilang_html_ad1b30fdf347e493b3937143da05d1a72"><div class="ttname"><a href="namespaceilang.html#ad1b30fdf347e493b3937143da05d1a72">ilang::InstrLvlAbsPtr</a></div><div class="ttdeci">InstrLvlAbs::InstrLvlAbsPtr InstrLvlAbsPtr</div><div class="ttdoc">Pointer type for normal use of InstrLvlAbs. </div><div class="ttdef"><b>Definition:</b> instr_lvl_abs.h:326</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a3f1f48d9127ef79fb3a90e143e66f287"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a3f1f48d9127ef79fb3a90e143e66f287">ilang::VlgVerifTgtGenBase::_vtg_config::CosaGenTraceVcd</a></div><div class="ttdeci">bool CosaGenTraceVcd</div><div class="ttdoc">Whether the Solver should generate vcd trace. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:127</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a63bd523527e9ff746f7e12f81fc16ef0"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a63bd523527e9ff746f7e12f81fc16ef0">ilang::VlgVerifTgtGenBase::_vtg_config::AbcGlaFrameLimit</a></div><div class="ttdeci">unsigned AbcGlaFrameLimit</div><div class="ttdoc">ABC option : gate-level abstraction frame limit. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:204</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_ac5e6c601606f5cb1b40c3466f2dc774f"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ac5e6c601606f5cb1b40c3466f2dc774f">ilang::VlgVerifTgtGenBase::_vtg_config::BtorSingleProperty</a></div><div class="ttdeci">bool BtorSingleProperty</div><div class="ttdoc">CHC, whether to turn array into individual registers. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:182</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a4433c9f474bfd997dec67b3755e28c64"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a4433c9f474bfd997dec67b3755e28c64">ilang::VlgVerifTgtGenBase::_vtg_config::CosaAssumptionOverlyConstrainedCheck</a></div><div class="ttdeci">bool CosaAssumptionOverlyConstrainedCheck</div><div class="ttdoc">Assumption overly constrained check. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:129</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a8bd73346cef4f2b743de30c8d6876a82"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a8bd73346cef4f2b743de30c8d6876a82">ilang::VlgVerifTgtGenBase::_vtg_config::CheckThisInstructionOnly</a></div><div class="ttdeci">std::string CheckThisInstructionOnly</div><div class="ttdoc">If not an empty string, then only check for that instruction. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:61</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_ae66124954e394dc45c068facf73c6d05"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ae66124954e394dc45c068facf73c6d05">ilang::VlgVerifTgtGenBase::_vtg_config::AbcPath</a></div><div class="ttdeci">std::string AbcPath</div><div class="ttdoc">The path to ABC, if &quot;abc&quot; is not in the PATH, default empty. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:196</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a4fd289132debd1cad867fc3397641518"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a4fd289132debd1cad867fc3397641518">ilang::VlgVerifTgtGenBase::_vtg_config::ForceInstCheckReset</a></div><div class="ttdeci">bool ForceInstCheckReset</div><div class="ttdoc">Whether to force the instruction check to start from reset state. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:93</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_ac85ac171357a4a39ea750a20300f2615"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ac85ac171357a4a39ea750a20300f2615">ilang::VlgVerifTgtGenBase::_vtg_config::CosaAddKeep</a></div><div class="ttdeci">bool CosaAddKeep</div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:102</div></div>
<div class="ttc" id="classilang_1_1_vlg_verif_tgt_gen_base_html_a9beea3ce3e187c0a186a3127e1a7ab59"><div class="ttname"><a href="classilang_1_1_vlg_verif_tgt_gen_base.html#a9beea3ce3e187c0a186a3127e1a7ab59">ilang::VlgVerifTgtGenBase::_chc_target_t</a></div><div class="ttdeci">_chc_target_t</div><div class="ttdoc">Type of the chc target. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:53</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a508c1d0efb3e0bfb617eb59aa0a19cd9"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a508c1d0efb3e0bfb617eb59aa0a19cd9">ilang::VlgVerifTgtGenBase::_vtg_config::AbcGlaTimeLimit</a></div><div class="ttdeci">unsigned AbcGlaTimeLimit</div><div class="ttdoc">ABC option : gate-level abstraction time limit. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:202</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a9babb973d3de7195ab3f6a6c45200c44"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a9babb973d3de7195ab3f6a6c45200c44">ilang::VlgVerifTgtGenBase::_vtg_config::YosysPath</a></div><div class="ttdeci">std::string YosysPath</div><div class="ttdoc">The path to yosys, if yosys is not in the PATH, default empty. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:135</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_aab9bef79c0e36d3f298e5ef05b616b14"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#aab9bef79c0e36d3f298e5ef05b616b14">ilang::VlgVerifTgtGenBase::_vtg_config::_validate_synthesized_inv</a></div><div class="ttdeci">_validate_synthesized_inv</div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:80</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a70b8f919f6679db18879f35b19fe0774"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a70b8f919f6679db18879f35b19fe0774">ilang::VlgVerifTgtGenBase::_vtg_config::GrainOptions</a></div><div class="ttdeci">std::vector&lt; std::string &gt; GrainOptions</div><div class="ttdoc">Grain Configuration Options. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:192</div></div>
<div class="ttc" id="classilang_1_1_vlg_verif_tgt_gen_base_html_ac41ef5621dba513432848a03b642ebb5"><div class="ttname"><a href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac41ef5621dba513432848a03b642ebb5">ilang::VlgVerifTgtGenBase::synthesis_backend_selector</a></div><div class="ttdeci">synthesis_backend_selector</div><div class="ttdoc">Type of invariant synthesis backend. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:45</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a55fb82f5a699cf18245deed1b44c5584"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a55fb82f5a699cf18245deed1b44c5584">ilang::VlgVerifTgtGenBase::_vtg_config::CosaGenJgTesterScript</a></div><div class="ttdeci">bool CosaGenJgTesterScript</div><div class="ttdoc">Generate a jg script to help validate cosa? </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:97</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters_html_af8ebbe994062a060a1f39b20523d072a"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html#af8ebbe994062a060a1f39b20523d072a">ilang::VlgVerifTgtGenBase::_adv_parameters::_adv_parameters</a></div><div class="ttdeci">_adv_parameters()</div><div class="ttdoc">The default constructor for default values. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:283</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_ae2feabdf5ced76c55d13d4da8f052cff"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ae2feabdf5ced76c55d13d4da8f052cff">ilang::VlgVerifTgtGenBase::_vtg_config::GrainHintsUseCnfStyle</a></div><div class="ttdeci">bool GrainHintsUseCnfStyle</div><div class="ttdoc">FreqHorn style (cocistyple, cnfstyle) </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:194</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html">ilang::VlgVerifTgtGenBase::_vtg_config</a></div><div class="ttdoc">Verilog Target Generation Configuration. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:55</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_ad50ceb09283a9d9e7e674062ffaa572e"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ad50ceb09283a9d9e7e674062ffaa572e">ilang::VlgVerifTgtGenBase::_vtg_config::OnlyCheckInstUpdatedVars</a></div><div class="ttdeci">bool OnlyCheckInstUpdatedVars</div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:68</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a51bc7d678852648f172542bbefb67276"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a51bc7d678852648f172542bbefb67276">ilang::VlgVerifTgtGenBase::_vtg_config::Z3Path</a></div><div class="ttdeci">std::string Z3Path</div><div class="ttdoc">The path to Z3, if &quot;z3&quot; is not in the PATH, default empty. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:188</div></div>
<div class="ttc" id="classilang_1_1_vlg_verif_tgt_gen_base_html"><div class="ttname"><a href="classilang_1_1_vlg_verif_tgt_gen_base.html">ilang::VlgVerifTgtGenBase</a></div><div class="ttdoc">VlgVerifTgtGenBase: do nothing, should not instantiate. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:17</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters_html_aff9ec0468095072830693ae6d44e9f86"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html#aff9ec0468095072830693ae6d44e9f86">ilang::VlgVerifTgtGenBase::_adv_parameters::_inv_obj_ptr</a></div><div class="ttdeci">InvariantObject * _inv_obj_ptr</div><div class="ttdoc">invariant object </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:277</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a9bf27a996123565f4f490b75b3d8f54b"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a9bf27a996123565f4f490b75b3d8f54b">ilang::VlgVerifTgtGenBase::_vtg_config::CosaFullTrace</a></div><div class="ttdeci">bool CosaFullTrace</div><div class="ttdoc">generate the trace for all variables? or just the relevent variables </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:99</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_aed36fe03eb46c3511001884a022347c1"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#aed36fe03eb46c3511001884a022347c1">ilang::VlgVerifTgtGenBase::_vtg_config::InstructionNoReset</a></div><div class="ttdeci">bool InstructionNoReset</div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:65</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters_html"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__adv__parameters.html">ilang::VlgVerifTgtGenBase::_adv_parameters</a></div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:275</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_ae03b272553c13a60d9813e911daf2446"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#ae03b272553c13a60d9813e911daf2446">ilang::VlgVerifTgtGenBase::_vtg_config::ChcAssumptionNextState</a></div><div class="ttdeci">bool ChcAssumptionNextState</div><div class="ttdoc">CHC, whether to force assumption on the next T. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:173</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a972950158333ed0abc6dcbfc998c4572"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a972950158333ed0abc6dcbfc998c4572">ilang::VlgVerifTgtGenBase::_vtg_config::PerVariableProblemCosa</a></div><div class="ttdeci">bool PerVariableProblemCosa</div><div class="ttdoc">Do we set separate problems for different var map (CoSA only) </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:89</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a07f146fceab9b368e00dfddd7e249c89"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a07f146fceab9b368e00dfddd7e249c89">ilang::VlgVerifTgtGenBase::_vtg_config::AbcUseCorr</a></div><div class="ttdeci">bool AbcUseCorr</div><div class="ttdoc">ABC option : whether to use correlation analysis. </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:206</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a68f4ab21a3557125de14fa1e1714f277"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a68f4ab21a3557125de14fa1e1714f277">ilang::VlgVerifTgtGenBase::_vtg_config::_state_sort_t</a></div><div class="ttdeci">_state_sort_t</div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:151</div></div>
<div class="ttc" id="classilang_1_1_cex_extractor_html"><div class="ttname"><a href="classilang_1_1_cex_extractor.html">ilang::CexExtractor</a></div><div class="ttdoc">the class to extract counterexample from a vcd file </div><div class="ttdef"><b>Definition:</b> cex_extract.h:15</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a5e13df4bc2c5f29167e10b8d3dd7d159"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a5e13df4bc2c5f29167e10b8d3dd7d159">ilang::VlgVerifTgtGenBase::_vtg_config::InvariantSynthesisKeepMemory</a></div><div class="ttdeci">bool InvariantSynthesisKeepMemory</div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:159</div></div>
<div class="ttc" id="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config_html_a55ebe0ce44b427c3acce5c931ce31bb3"><div class="ttname"><a href="structilang_1_1_vlg_verif_tgt_gen_base_1_1__vtg__config.html#a55ebe0ce44b427c3acce5c931ce31bb3">ilang::VlgVerifTgtGenBase::_vtg_config::YosysPropertyCheckShowProof</a></div><div class="ttdeci">bool YosysPropertyCheckShowProof</div><div class="ttdoc">when used in property verification, show prove? </div><div class="ttdef"><b>Definition:</b> vtarget_gen.h:145</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
