// Seed: 4239057096
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    output tri1 id_3,
    output wor id_4
    , id_9,
    output supply0 id_5,
    input supply0 id_6,
    input tri1 id_7
);
  wire id_10;
  assign {1, 1, 1'b0, (1)} = 1;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    output wire id_2,
    input wand id_3
    , id_23,
    output supply1 id_4,
    inout tri0 id_5,
    output uwire id_6,
    output wire id_7,
    input tri0 id_8,
    input uwire id_9,
    inout uwire id_10,
    input supply0 id_11,
    output wire id_12
    , id_24,
    input wand id_13,
    output supply1 id_14,
    input tri1 id_15,
    input supply1 id_16,
    output supply0 id_17,
    input wor id_18,
    input tri0 id_19,
    input uwire id_20,
    input wor id_21
);
  wire id_25 = id_25;
  module_0(
      id_20, id_9, id_3, id_12, id_10, id_12, id_0, id_0
  );
endmodule
