{"vcs1":{"timestamp_begin":1739442625.517734678, "rt":0.25, "ut":0.12, "st":0.08}}
{"vcselab":{"timestamp_begin":1739442625.845003705, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1739442626.151115001, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739442625.290057954}
{"VCS_COMP_START_TIME": 1739442625.290057954}
{"VCS_COMP_END_TIME": 1739442626.370830954}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265536}}
{"vcselab": {"peak_mem": 150356}}
