/*
 / _____)             _              | |
( (____  _____ ____ _| |_ _____  ____| |__
 \____ \| ___ |    (_   _) ___ |/ ___)  _ \
 _____) ) ____| | | || |_| ____( (___| | | |
(______/|_____)_|_|_| \__)_____)\____)_| |_|
  (C)2018 Semtech

Description:
    TODO

License: Revised BSD License, see LICENSE.TXT file include in the project
*/


#ifndef _LORAGW_REG_H
#define _LORAGW_REG_H

/* -------------------------------------------------------------------------- */
/* --- DEPENDANCIES --------------------------------------------------------- */

#include <stdint.h>     /* C99 types */
#include <stdbool.h>    /* bool type */

#include "config.h"     /* library configuration options (dynamically generated) */

/* -------------------------------------------------------------------------- */
/* --- INTERNAL SHARED TYPES ------------------------------------------------ */

struct lgw_reg_s {
    int8_t   page;        /*!< page containing the register (-1 for all pages) */
    uint16_t addr;        /*!< base address of the register (15 bit) */
    uint8_t  offs;        /*!< position of the register LSB (between 0 to 7) */
    bool     sign;        /*!< 1 indicates the register is signed (2 complem.) */
    uint8_t  leng;        /*!< number of bits in the register */
    bool     rdon;        /*!< 1 indicates a read-only register */
    int32_t  dflt;        /*!< register default value */
};

/* -------------------------------------------------------------------------- */
/* --- INTERNAL SHARED FUNCTIONS -------------------------------------------- */

int reg_w_align32(void *spi_target, uint8_t spi_mux_target, struct lgw_reg_s r, int32_t reg_value);
int reg_r_align32(void *spi_target, uint8_t spi_mux_target, struct lgw_reg_s r, int32_t *reg_value);

/* -------------------------------------------------------------------------- */
/* --- PUBLIC MACROS -------------------------------------------------------- */

/* -------------------------------------------------------------------------- */
/* --- PUBLIC CONSTANTS ----------------------------------------------------- */

#define LGW_REG_SUCCESS  0
#define LGW_REG_ERROR    -1

#define SX1302_REG_COMMON_PAGE_PAGE 0
#define SX1302_REG_COMMON_CTRL0_CLK32_RIF_CTRL 1
#define SX1302_REG_COMMON_CTRL0_HOST_RADIO_CTRL 2
#define SX1302_REG_COMMON_CTRL0_RADIO_MISC_EN 3
#define SX1302_REG_COMMON_CTRL0_SX1261_MODE_RADIO_B 4
#define SX1302_REG_COMMON_CTRL0_SX1261_MODE_RADIO_A 5
#define SX1302_REG_COMMON_CTRL1_SWAP_IQ_RADIO_B 6
#define SX1302_REG_COMMON_CTRL1_SAMPLING_EDGE_RADIO_B 7
#define SX1302_REG_COMMON_CTRL1_SWAP_IQ_RADIO_A 8
#define SX1302_REG_COMMON_CTRL1_SAMPLING_EDGE_RADIO_A 9
#define SX1302_REG_COMMON_SPI_DIV_RATIO_SPI_HALF_PERIOD 10
#define SX1302_REG_COMMON_RADIO_SELECT_RADIO_SELECT 11
#define SX1302_REG_COMMON_GEN_GLOBAL_EN 12
#define SX1302_REG_COMMON_GEN_FSK_MODEM_ENABLE 13
#define SX1302_REG_COMMON_GEN_CONCENTRATOR_MODEM_ENABLE 14
#define SX1302_REG_COMMON_GEN_MBWSSF_MODEM_ENABLE 15
#define SX1302_REG_COMMON_VERSION_VERSION 16
#define SX1302_REG_COMMON_DUMMY_DUMMY 17
#define SX1302_REG_AGC_MCU_CTRL_FORCE_HOST_FE_CTRL 18
#define SX1302_REG_AGC_MCU_CTRL_MCU_CLEAR 19
#define SX1302_REG_AGC_MCU_CTRL_HOST_PROG 20
#define SX1302_REG_AGC_MCU_MCU_AGC_STATUS_PARITY_ERROR 21
#define SX1302_REG_AGC_MCU_MCU_AGC_STATUS_MCU_AGC_STATUS 22
#define SX1302_REG_AGC_MCU_PA_GAIN_PA_B_GAIN 23
#define SX1302_REG_AGC_MCU_PA_GAIN_PA_A_GAIN 24
#define SX1302_REG_AGC_MCU_RF_EN_A_RADIO_RST 25
#define SX1302_REG_AGC_MCU_RF_EN_A_RADIO_EN 26
#define SX1302_REG_AGC_MCU_RF_EN_A_PA_EN 27
#define SX1302_REG_AGC_MCU_RF_EN_A_LNA_EN 28
#define SX1302_REG_AGC_MCU_RF_EN_B_RADIO_RST 29
#define SX1302_REG_AGC_MCU_RF_EN_B_RADIO_EN 30
#define SX1302_REG_AGC_MCU_RF_EN_B_PA_EN 31
#define SX1302_REG_AGC_MCU_RF_EN_B_LNA_EN 32
#define SX1302_REG_AGC_MCU_LUT_TABLE_A_PA_LUT 33
#define SX1302_REG_AGC_MCU_LUT_TABLE_A_LNA_LUT 34
#define SX1302_REG_AGC_MCU_LUT_TABLE_B_PA_LUT 35
#define SX1302_REG_AGC_MCU_LUT_TABLE_B_LNA_LUT 36
#define SX1302_REG_AGC_MCU_UART_CFG_MSBF 37
#define SX1302_REG_AGC_MCU_UART_CFG_PAR_EN 38
#define SX1302_REG_AGC_MCU_UART_CFG_PAR_MODE 39
#define SX1302_REG_AGC_MCU_UART_CFG_START_LEN 40
#define SX1302_REG_AGC_MCU_UART_CFG_STOP_LEN 41
#define SX1302_REG_AGC_MCU_UART_CFG_WORD_LEN 42
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE3_MCU_MAIL_BOX_WR_DATA 43
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE2_MCU_MAIL_BOX_WR_DATA 44
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE1_MCU_MAIL_BOX_WR_DATA 45
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE0_MCU_MAIL_BOX_WR_DATA 46
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE3_MCU_MAIL_BOX_RD_DATA 47
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE2_MCU_MAIL_BOX_RD_DATA 48
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE1_MCU_MAIL_BOX_RD_DATA 49
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE0_MCU_MAIL_BOX_RD_DATA 50
#define SX1302_REG_CLK_CTRL_CLK_SEL_CLKDIV_EN 51
#define SX1302_REG_CLK_CTRL_CLK_SEL_CLK_RADIO_B_SEL 52
#define SX1302_REG_CLK_CTRL_CLK_SEL_CLK_RADIO_A_SEL 53
#define SX1302_REG_CLK_CTRL_DUMMY_DUMMY 54
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_GPS 55
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_DELAYED 56
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_IMMEDIATE 57
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE3_TIMER_DELAYED_TRIG 58
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE2_TIMER_DELAYED_TRIG 59
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE1_TIMER_DELAYED_TRIG 60
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE0_TIMER_DELAYED_TRIG 61
#define SX1302_REG_TX_TOP_A_TX_START_DELAY_MSB_TX_START_DELAY 62
#define SX1302_REG_TX_TOP_A_TX_START_DELAY_LSB_TX_START_DELAY 63
#define SX1302_REG_TX_TOP_A_TX_CTRL_WRITE_BUFFER 64
#define SX1302_REG_TX_TOP_A_TX_RAMP_DURATION_TX_RAMP_DURATION 65
#define SX1302_REG_TX_TOP_A_GEN_CFG_0_TX_RADIO_SEL 66
#define SX1302_REG_TX_TOP_A_GEN_CFG_0_MODULATION_TYPE 67
#define SX1302_REG_TX_TOP_A_GEN_CFG_0_TX_POWER 68
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_PLL_DIV_CTRL 69
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_CLK_EDGE 70
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_MODE 71
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_IF_DST 72
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_IF_SRC 73
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_IQ_GAIN_IQ_GAIN 74
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_IQ_OFFSET_IQ_OFFSET 75
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_H_FREQ_RF 76
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_M_FREQ_RF 77
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_L_FREQ_RF 78
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_DEV_H_FREQ_DEV 79
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_DEV_L_FREQ_DEV 80
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_TEST_MOD_FREQ 81
#define SX1302_REG_TX_TOP_A_PKT_LEN_PKT_LENGTH 82
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_TX_MODE 83
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_CRC_IBM 84
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_DCFREE_ENC 85
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_CRC_EN 86
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_PKT_MODE 87
#define SX1302_REG_TX_TOP_A_PREAMBLE_SIZE_MSB_PREAMBLE_SIZE 88
#define SX1302_REG_TX_TOP_A_PREAMBLE_SIZE_LSB_PREAMBLE_SIZE 89
#define SX1302_REG_TX_TOP_A_BIT_RATE_MSB_BIT_RATE 90
#define SX1302_REG_TX_TOP_A_BIT_RATE_LSB_BIT_RATE 91
#define SX1302_REG_TX_TOP_A_FSK_BT_FSK_REF_PATTERN_SIZE 92
#define SX1302_REG_TX_TOP_A_FSK_BT_FSK_PREAMBLE_SEQ 93
#define SX1302_REG_TX_TOP_A_FSK_BT_FSK_REF_PATTERN_EN 94
#define SX1302_REG_TX_TOP_A_FSK_BT_FSK_GAUSSIAN_SELECT_BT 95
#define SX1302_REG_TX_TOP_A_FSK_BT_FSK_GAUSSIAN_EN 96
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN 97
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN 98
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN 99
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN 100
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN 101
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN 102
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN 103
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN 104
#define SX1302_REG_TX_TOP_A_TX_STATUS_TX_STATUS 105
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_0_MODEM_BW 106
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_0_MODEM_SF 107
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_PPM_OFFSET_HDR_CTRL 108
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_PPM_OFFSET 109
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_POST_PREAMBLE_GAP_LONG 110
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_CODING_RATE 111
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_FINE_SYNCH_EN 112
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_MODEM_EN 113
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_CADRXTX 114
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_IMPLICIT_HEADER 115
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_CRC_EN 116
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_3_PAYLOAD_LENGTH 117
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_0_INT_STEP_ORIDE_EN 118
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_0_INT_STEP_ORIDE 119
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_1_MODEM_START 120
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_1_HEADER_DIFF_MODE 121
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_1_ZERO_PAD 122
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_2_PREAMBLE_SYMB_NB 123
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_3_PREAMBLE_SYMB_NB 124
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_INT_DELAY 125
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_RX 126
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_TX 127
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CHIRP_LOWPASS 128
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_PPM_OFFSET_SIG 129
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CONTCHIRP 130
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CHIRP_INVERT 131
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CONTINUOUS 132
#define SX1302_REG_TX_TOP_A_TX_CFG0_1_POWER_RANGING 133
#define SX1302_REG_TX_TOP_A_TX_CFG1_0_FRAME_NB 134
#define SX1302_REG_TX_TOP_A_TX_CFG1_1_HOP_CTRL 135
#define SX1302_REG_TX_TOP_A_TX_CFG1_1_IFS 136
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_AUTO_SCALE 137
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_DROP_ON_SYNCH 138
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_GAIN 139
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_PEAK1_POS 140
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_FINETIME_ON_LAST 141
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_TIMEOUT_OPT 142
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_PEAK2_POS 143
#define SX1302_REG_TX_TOP_A_LORA_TX_STATE_STATUS 144
#define SX1302_REG_TX_TOP_A_LORA_TX_FLAG_FRAME_DONE 145
#define SX1302_REG_TX_TOP_A_LORA_TX_FLAG_CONT_DONE 146
#define SX1302_REG_TX_TOP_A_LORA_TX_FLAG_PLD_DONE 147
#define SX1302_REG_TX_TOP_A_DUMMY_DUMMY 148
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_GPS 149
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_DELAYED 150
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_IMMEDIATE 151
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE3_TIMER_DELAYED_TRIG 152
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE2_TIMER_DELAYED_TRIG 153
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE1_TIMER_DELAYED_TRIG 154
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE0_TIMER_DELAYED_TRIG 155
#define SX1302_REG_TX_TOP_B_TX_START_DELAY_MSB_TX_START_DELAY 156
#define SX1302_REG_TX_TOP_B_TX_START_DELAY_LSB_TX_START_DELAY 157
#define SX1302_REG_TX_TOP_B_TX_CTRL_WRITE_BUFFER 158
#define SX1302_REG_TX_TOP_B_TX_RAMP_DURATION_TX_RAMP_DURATION 159
#define SX1302_REG_TX_TOP_B_GEN_CFG_0_TX_RADIO_SEL 160
#define SX1302_REG_TX_TOP_B_GEN_CFG_0_MODULATION_TYPE 161
#define SX1302_REG_TX_TOP_B_GEN_CFG_0_TX_POWER 162
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_PLL_DIV_CTRL 163
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_CLK_EDGE 164
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_MODE 165
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_IF_DST 166
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_IF_SRC 167
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_IQ_GAIN_IQ_GAIN 168
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_IQ_OFFSET_IQ_OFFSET 169
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_H_FREQ_RF 170
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_M_FREQ_RF 171
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_L_FREQ_RF 172
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_DEV_H_FREQ_DEV 173
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_DEV_L_FREQ_DEV 174
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_TEST_MOD_FREQ 175
#define SX1302_REG_TX_TOP_B_PKT_LEN_PKT_LENGTH 176
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_TX_MODE 177
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_CRC_IBM 178
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_DCFREE_ENC 179
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_CRC_EN 180
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_PKT_MODE 181
#define SX1302_REG_TX_TOP_B_PREAMBLE_SIZE_MSB_PREAMBLE_SIZE 182
#define SX1302_REG_TX_TOP_B_PREAMBLE_SIZE_LSB_PREAMBLE_SIZE 183
#define SX1302_REG_TX_TOP_B_BIT_RATE_MSB_BIT_RATE 184
#define SX1302_REG_TX_TOP_B_BIT_RATE_LSB_BIT_RATE 185
#define SX1302_REG_TX_TOP_B_FSK_BT_FSK_REF_PATTERN_SIZE 186
#define SX1302_REG_TX_TOP_B_FSK_BT_FSK_PREAMBLE_SEQ 187
#define SX1302_REG_TX_TOP_B_FSK_BT_FSK_REF_PATTERN_EN 188
#define SX1302_REG_TX_TOP_B_FSK_BT_FSK_GAUSSIAN_SELECT_BT 189
#define SX1302_REG_TX_TOP_B_FSK_BT_FSK_GAUSSIAN_EN 190
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN 191
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN 192
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN 193
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN 194
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN 195
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN 196
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN 197
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN 198
#define SX1302_REG_TX_TOP_B_TX_STATUS_TX_STATUS 199
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_0_MODEM_BW 200
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_0_MODEM_SF 201
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_PPM_OFFSET_HDR_CTRL 202
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_PPM_OFFSET 203
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_POST_PREAMBLE_GAP_LONG 204
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_CODING_RATE 205
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_FINE_SYNCH_EN 206
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_MODEM_EN 207
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_CADRXTX 208
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_IMPLICIT_HEADER 209
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_CRC_EN 210
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_3_PAYLOAD_LENGTH 211
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_0_INT_STEP_ORIDE_EN 212
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_0_INT_STEP_ORIDE 213
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_1_MODEM_START 214
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_1_HEADER_DIFF_MODE 215
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_1_ZERO_PAD 216
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_2_PREAMBLE_SYMB_NB 217
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_3_PREAMBLE_SYMB_NB 218
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_INT_DELAY 219
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_RX 220
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_TX 221
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CHIRP_LOWPASS 222
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_PPM_OFFSET_SIG 223
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CONTCHIRP 224
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CHIRP_INVERT 225
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CONTINUOUS 226
#define SX1302_REG_TX_TOP_B_TX_CFG0_1_POWER_RANGING 227
#define SX1302_REG_TX_TOP_B_TX_CFG1_0_FRAME_NB 228
#define SX1302_REG_TX_TOP_B_TX_CFG1_1_HOP_CTRL 229
#define SX1302_REG_TX_TOP_B_TX_CFG1_1_IFS 230
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_AUTO_SCALE 231
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_DROP_ON_SYNCH 232
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_GAIN 233
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_PEAK1_POS 234
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_FINETIME_ON_LAST 235
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_TIMEOUT_OPT 236
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_PEAK2_POS 237
#define SX1302_REG_TX_TOP_B_LORA_TX_STATE_STATUS 238
#define SX1302_REG_TX_TOP_B_LORA_TX_FLAG_FRAME_DONE 239
#define SX1302_REG_TX_TOP_B_LORA_TX_FLAG_CONT_DONE 240
#define SX1302_REG_TX_TOP_B_LORA_TX_FLAG_PLD_DONE 241
#define SX1302_REG_TX_TOP_B_DUMMY_DUMMY 242
#define SX1302_REG_GPIO_GPIO_DIR_DIRECTION 243
#define SX1302_REG_GPIO_GPIO_OUT_OUT_VALUE 244
#define SX1302_REG_GPIO_GPIO_IN_IN_VALUE 245
#define SX1302_REG_GPIO_GPIO_SEL_0_SELECTION 246
#define SX1302_REG_GPIO_GPIO_SEL_1_SELECTION 247
#define SX1302_REG_GPIO_GPIO_SEL_2_SELECTION 248
#define SX1302_REG_GPIO_GPIO_SEL_3_SELECTION 249
#define SX1302_REG_GPIO_GPIO_SEL_4_SELECTION 250
#define SX1302_REG_GPIO_GPIO_SEL_5_SELECTION 251
#define SX1302_REG_GPIO_GPIO_SEL_6_SELECTION 252
#define SX1302_REG_GPIO_GPIO_SEL_7_SELECTION 253
#define SX1302_REG_TIMESTAMP_GPS_CTRL_GPS_POL 254
#define SX1302_REG_TIMESTAMP_GPS_CTRL_GPS_EN 255
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_MSB2_TIMESTAMP_PPS 256
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_MSB1_TIMESTAMP_PPS 257
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_LSB2_TIMESTAMP_PPS 258
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_LSB1_TIMESTAMP_PPS 259
#define SX1302_REG_TIMESTAMP_TIMESTAMP_MSB2_TIMESTAMP 260
#define SX1302_REG_TIMESTAMP_TIMESTAMP_MSB1_TIMESTAMP 261
#define SX1302_REG_TIMESTAMP_TIMESTAMP_LSB2_TIMESTAMP 262
#define SX1302_REG_TIMESTAMP_TIMESTAMP_LSB1_TIMESTAMP 263
#define SX1302_REG_RX_TOP_FREQ_0_MSB_IF_FREQ_0 264
#define SX1302_REG_RX_TOP_FREQ_0_LSB_IF_FREQ_0 265
#define SX1302_REG_RX_TOP_FREQ_1_MSB_IF_FREQ_1 266
#define SX1302_REG_RX_TOP_FREQ_1_LSB_IF_FREQ_1 267
#define SX1302_REG_RX_TOP_FREQ_2_MSB_IF_FREQ_2 268
#define SX1302_REG_RX_TOP_FREQ_2_LSB_IF_FREQ_2 269
#define SX1302_REG_RX_TOP_FREQ_3_MSB_IF_FREQ_3 270
#define SX1302_REG_RX_TOP_FREQ_3_LSB_IF_FREQ_3 271
#define SX1302_REG_RX_TOP_FREQ_4_MSB_IF_FREQ_4 272
#define SX1302_REG_RX_TOP_FREQ_4_LSB_IF_FREQ_4 273
#define SX1302_REG_RX_TOP_FREQ_5_MSB_IF_FREQ_5 274
#define SX1302_REG_RX_TOP_FREQ_5_LSB_IF_FREQ_5 275
#define SX1302_REG_RX_TOP_FREQ_6_MSB_IF_FREQ_6 276
#define SX1302_REG_RX_TOP_FREQ_6_LSB_IF_FREQ_6 277
#define SX1302_REG_RX_TOP_FREQ_7_MSB_IF_FREQ_7 278
#define SX1302_REG_RX_TOP_FREQ_7_LSB_IF_FREQ_7 279
#define SX1302_REG_RX_TOP_RADIO_SELECT_RADIO_SELECT 280
#define SX1302_REG_RX_TOP_RSSI_CONTROL_RSSI_FILTER_ALPHA 281
#define SX1302_REG_RX_TOP_RSSI_CONTROL_SELECT_RSSI 282
#define SX1302_REG_RX_TOP_RSSI_DEF_VALUE_CHAN_RSSI_DEF_VALUE 283
#define SX1302_REG_RX_TOP_RSSI_VALUE_CHAN_RSSI 284
#define SX1302_REG_RX_TOP_GAIN_CONTROL_CHAN_GAIN_VALID 285
#define SX1302_REG_RX_TOP_GAIN_CONTROL_CHAN_GAIN 286
#define SX1302_REG_RX_TOP_CORRELATOR_EN_CORR_EN 287
#define SX1302_REG_RX_TOP_CORRELATOR_SF_EN_CORR_SF_EN 288
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_PEAK_SUM_EN 289
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_PEAK_POS_SEL 290
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_COEFF 291
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_AUTO_RESCALE 292
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_2_SAME_PEAKS 293
#define SX1302_REG_RX_TOP_SF5_CFG2_ACC_PNR 294
#define SX1302_REG_RX_TOP_SF5_CFG3_MIN_SINGLE_PEAK 295
#define SX1302_REG_RX_TOP_SF5_CFG4_MSP_PNR 296
#define SX1302_REG_RX_TOP_SF5_CFG5_MSP2_PNR 297
#define SX1302_REG_RX_TOP_SF5_CFG6_MSP_PEAK_NB 298
#define SX1302_REG_RX_TOP_SF5_CFG6_MSP_CNT_MODE 299
#define SX1302_REG_RX_TOP_SF5_CFG6_MSP_POS_SEL 300
#define SX1302_REG_RX_TOP_SF5_CFG7_MSP2_PEAK_NB 301
#define SX1302_REG_RX_TOP_SF5_CFG7_NOISE_COEFF 302
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_PEAK_SUM_EN 303
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_PEAK_POS_SEL 304
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_COEFF 305
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_AUTO_RESCALE 306
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_2_SAME_PEAKS 307
#define SX1302_REG_RX_TOP_SF6_CFG2_ACC_PNR 308
#define SX1302_REG_RX_TOP_SF6_CFG3_MIN_SINGLE_PEAK 309
#define SX1302_REG_RX_TOP_SF6_CFG4_MSP_PNR 310
#define SX1302_REG_RX_TOP_SF6_CFG5_MSP2_PNR 311
#define SX1302_REG_RX_TOP_SF6_CFG6_MSP_PEAK_NB 312
#define SX1302_REG_RX_TOP_SF6_CFG6_MSP_CNT_MODE 313
#define SX1302_REG_RX_TOP_SF6_CFG6_MSP_POS_SEL 314
#define SX1302_REG_RX_TOP_SF6_CFG7_MSP2_PEAK_NB 315
#define SX1302_REG_RX_TOP_SF6_CFG7_NOISE_COEFF 316
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_PEAK_SUM_EN 317
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_PEAK_POS_SEL 318
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_COEFF 319
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_AUTO_RESCALE 320
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_2_SAME_PEAKS 321
#define SX1302_REG_RX_TOP_SF7_CFG2_ACC_PNR 322
#define SX1302_REG_RX_TOP_SF7_CFG3_MIN_SINGLE_PEAK 323
#define SX1302_REG_RX_TOP_SF7_CFG4_MSP_PNR 324
#define SX1302_REG_RX_TOP_SF7_CFG5_MSP2_PNR 325
#define SX1302_REG_RX_TOP_SF7_CFG6_MSP_PEAK_NB 326
#define SX1302_REG_RX_TOP_SF7_CFG6_MSP_CNT_MODE 327
#define SX1302_REG_RX_TOP_SF7_CFG6_MSP_POS_SEL 328
#define SX1302_REG_RX_TOP_SF7_CFG7_MSP2_PEAK_NB 329
#define SX1302_REG_RX_TOP_SF7_CFG7_NOISE_COEFF 330
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_PEAK_SUM_EN 331
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_PEAK_POS_SEL 332
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_COEFF 333
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_AUTO_RESCALE 334
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_2_SAME_PEAKS 335
#define SX1302_REG_RX_TOP_SF8_CFG2_ACC_PNR 336
#define SX1302_REG_RX_TOP_SF8_CFG3_MIN_SINGLE_PEAK 337
#define SX1302_REG_RX_TOP_SF8_CFG4_MSP_PNR 338
#define SX1302_REG_RX_TOP_SF8_CFG5_MSP2_PNR 339
#define SX1302_REG_RX_TOP_SF8_CFG6_MSP_PEAK_NB 340
#define SX1302_REG_RX_TOP_SF8_CFG6_MSP_CNT_MODE 341
#define SX1302_REG_RX_TOP_SF8_CFG6_MSP_POS_SEL 342
#define SX1302_REG_RX_TOP_SF8_CFG7_MSP2_PEAK_NB 343
#define SX1302_REG_RX_TOP_SF8_CFG7_NOISE_COEFF 344
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_PEAK_SUM_EN 345
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_PEAK_POS_SEL 346
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_COEFF 347
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_AUTO_RESCALE 348
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_2_SAME_PEAKS 349
#define SX1302_REG_RX_TOP_SF9_CFG2_ACC_PNR 350
#define SX1302_REG_RX_TOP_SF9_CFG3_MIN_SINGLE_PEAK 351
#define SX1302_REG_RX_TOP_SF9_CFG4_MSP_PNR 352
#define SX1302_REG_RX_TOP_SF9_CFG5_MSP2_PNR 353
#define SX1302_REG_RX_TOP_SF9_CFG6_MSP_PEAK_NB 354
#define SX1302_REG_RX_TOP_SF9_CFG6_MSP_CNT_MODE 355
#define SX1302_REG_RX_TOP_SF9_CFG6_MSP_POS_SEL 356
#define SX1302_REG_RX_TOP_SF9_CFG7_MSP2_PEAK_NB 357
#define SX1302_REG_RX_TOP_SF9_CFG7_NOISE_COEFF 358
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_PEAK_SUM_EN 359
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_PEAK_POS_SEL 360
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_COEFF 361
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_AUTO_RESCALE 362
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_2_SAME_PEAKS 363
#define SX1302_REG_RX_TOP_SF10_CFG2_ACC_PNR 364
#define SX1302_REG_RX_TOP_SF10_CFG3_MIN_SINGLE_PEAK 365
#define SX1302_REG_RX_TOP_SF10_CFG4_MSP_PNR 366
#define SX1302_REG_RX_TOP_SF10_CFG5_MSP2_PNR 367
#define SX1302_REG_RX_TOP_SF10_CFG6_MSP_PEAK_NB 368
#define SX1302_REG_RX_TOP_SF10_CFG6_MSP_CNT_MODE 369
#define SX1302_REG_RX_TOP_SF10_CFG6_MSP_POS_SEL 370
#define SX1302_REG_RX_TOP_SF10_CFG7_MSP2_PEAK_NB 371
#define SX1302_REG_RX_TOP_SF10_CFG7_NOISE_COEFF 372
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_PEAK_SUM_EN 373
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_PEAK_POS_SEL 374
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_COEFF 375
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_AUTO_RESCALE 376
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_2_SAME_PEAKS 377
#define SX1302_REG_RX_TOP_SF11_CFG2_ACC_PNR 378
#define SX1302_REG_RX_TOP_SF11_CFG3_MIN_SINGLE_PEAK 379
#define SX1302_REG_RX_TOP_SF11_CFG4_MSP_PNR 380
#define SX1302_REG_RX_TOP_SF11_CFG5_MSP2_PNR 381
#define SX1302_REG_RX_TOP_SF11_CFG6_MSP_PEAK_NB 382
#define SX1302_REG_RX_TOP_SF11_CFG6_MSP_CNT_MODE 383
#define SX1302_REG_RX_TOP_SF11_CFG6_MSP_POS_SEL 384
#define SX1302_REG_RX_TOP_SF11_CFG7_MSP2_PEAK_NB 385
#define SX1302_REG_RX_TOP_SF11_CFG7_NOISE_COEFF 386
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_PEAK_SUM_EN 387
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_PEAK_POS_SEL 388
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_COEFF 389
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_AUTO_RESCALE 390
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_2_SAME_PEAKS 391
#define SX1302_REG_RX_TOP_SF12_CFG2_ACC_PNR 392
#define SX1302_REG_RX_TOP_SF12_CFG3_MIN_SINGLE_PEAK 393
#define SX1302_REG_RX_TOP_SF12_CFG4_MSP_PNR 394
#define SX1302_REG_RX_TOP_SF12_CFG5_MSP2_PNR 395
#define SX1302_REG_RX_TOP_SF12_CFG6_MSP_PEAK_NB 396
#define SX1302_REG_RX_TOP_SF12_CFG6_MSP_CNT_MODE 397
#define SX1302_REG_RX_TOP_SF12_CFG6_MSP_POS_SEL 398
#define SX1302_REG_RX_TOP_SF12_CFG7_MSP2_PEAK_NB 399
#define SX1302_REG_RX_TOP_SF12_CFG7_NOISE_COEFF 400
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_BW_START 401
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_AUTO_BW_RED 402
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_NO_FAST_START 403
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_BYPASS 404
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_ENABLE 405
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG2_BW_LOCKED 406
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG2_BW 407
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG3_BW_RED 408
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG4_IIR_DCC_TIME 409
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_0_FIR1_COEFF_0 410
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_1_FIR1_COEFF_1 411
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_2_FIR1_COEFF_2 412
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_3_FIR1_COEFF_3 413
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_4_FIR1_COEFF_4 414
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_5_FIR1_COEFF_5 415
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_6_FIR1_COEFF_6 416
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_7_FIR1_COEFF_7 417
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_0_FIR2_COEFF_0 418
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_1_FIR2_COEFF_1 419
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_2_FIR2_COEFF_2 420
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_3_FIR2_COEFF_3 421
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_4_FIR2_COEFF_4 422
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_5_FIR2_COEFF_5 423
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_6_FIR2_COEFF_6 424
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_7_FIR2_COEFF_7 425
#define SX1302_REG_RX_TOP_RX_DFE_AGC0_RADIO_GAIN_RED_SEL 426
#define SX1302_REG_RX_TOP_RX_DFE_AGC0_RADIO_GAIN_RED_DB 427
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_DC_COMP_EN 428
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_FORCE_DEFAULT_FIR 429
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_RSSI_EARLY_LATCH 430
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_FREEZE_ON_SYNC 431
#define SX1302_REG_RX_TOP_RX_DFE_AGC2_RSSI_MAX_SAMPLE 432
#define SX1302_REG_RX_TOP_RX_DFE_AGC2_RSSI_MIN_SAMPLE 433
#define SX1302_REG_RX_TOP_RX_DFE_GAIN0_FORCE_GAIN_FIR 434
#define SX1302_REG_RX_TOP_RX_DFE_GAIN0_GAIN_FIR1 435
#define SX1302_REG_RX_TOP_RX_DFE_GAIN0_GAIN_FIR2 436
#define SX1302_REG_RX_TOP_TXRX_CFG0_MODEM_BW 437
#define SX1302_REG_RX_TOP_TXRX_CFG0_MODEM_SF 438
#define SX1302_REG_RX_TOP_TXRX_CFG1_PPM_OFFSET_HDR_CTRL 439
#define SX1302_REG_RX_TOP_TXRX_CFG1_PPM_OFFSET 440
#define SX1302_REG_RX_TOP_TXRX_CFG1_MODEM_EN 441
#define SX1302_REG_RX_TOP_TXRX_CFG1_CODING_RATE 442
#define SX1302_REG_RX_TOP_TXRX_CFG2_FINE_SYNCH_EN 443
#define SX1302_REG_RX_TOP_TXRX_CFG2_MODEM_START 444
#define SX1302_REG_RX_TOP_TXRX_CFG2_CADRXTX 445
#define SX1302_REG_RX_TOP_TXRX_CFG2_IMPLICIT_HEADER 446
#define SX1302_REG_RX_TOP_TXRX_CFG2_CRC_EN 447
#define SX1302_REG_RX_TOP_TXRX_CFG3_PAYLOAD_LENGTH 448
#define SX1302_REG_RX_TOP_TXRX_CFG4_INT_STEP_ORIDE_EN 449
#define SX1302_REG_RX_TOP_TXRX_CFG4_INT_STEP_ORIDE 450
#define SX1302_REG_RX_TOP_TXRX_CFG5_HEADER_DIFF_MODE 451
#define SX1302_REG_RX_TOP_TXRX_CFG5_ZERO_PAD 452
#define SX1302_REG_RX_TOP_TXRX_CFG6_PREAMBLE_SYMB_NB 453
#define SX1302_REG_RX_TOP_TXRX_CFG7_PREAMBLE_SYMB_NB 454
#define SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_INT_DELAY 455
#define SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_RX 456
#define SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_TX 457
#define SX1302_REG_RX_TOP_TXRX_CFG8_POST_PREAMBLE_GAP_LONG 458
#define SX1302_REG_RX_TOP_RX_CFG0_DFT_PEAK_EN 459
#define SX1302_REG_RX_TOP_RX_CFG0_CHIRP_INVERT 460
#define SX1302_REG_RX_TOP_RX_CFG0_SWAP_IQ 461
#define SX1302_REG_RX_TOP_RX_CFG0_CONTINUOUS 462
#define SX1302_REG_RX_TOP_RX_CFG1_SYNCH_TIMEOUT 463
#define SX1302_REG_RX_TOP_RX_CFG2_AUTO_ACK_RANGE 464
#define SX1302_REG_RX_TOP_RX_CFG2_AUTO_ACK_DELAY 465
#define SX1302_REG_RX_TOP_RX_CFG3_RESTART_ON_HDR_ERR 466
#define SX1302_REG_RX_TOP_RX_CFG3_CLK_EN_RESYNC_DIN 467
#define SX1302_REG_RX_TOP_RX_CFG3_LLR_SCALE 468
#define SX1302_REG_RX_TOP_FRAME_SYNCH0_PEAK1_POS 469
#define SX1302_REG_RX_TOP_FRAME_SYNCH1_PEAK2_POS 470
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_FINETIME_ON_LAST 471
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_AUTO_SCALE 472
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_DROP_ON_SYNCH 473
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_GAIN 474
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_TIMEOUT_OPT 475
#define SX1302_REG_RX_TOP_FINE_TIMING0_GAIN_P_PREAMB 476
#define SX1302_REG_RX_TOP_FINE_TIMING0_GAIN_P_AUTO 477
#define SX1302_REG_RX_TOP_FINE_TIMING0_MODE 478
#define SX1302_REG_RX_TOP_FINE_TIMING1_FINESYNCH_GAIN 479
#define SX1302_REG_RX_TOP_FINE_TIMING1_FINESYNCH_SUM 480
#define SX1302_REG_RX_TOP_FINE_TIMING1_SUM_SIZE 481
#define SX1302_REG_RX_TOP_FINE_TIMING1_GAIN_P_PAYLOAD 482
#define SX1302_REG_RX_TOP_FINE_TIMING2_GAIN_I_AUTO 483
#define SX1302_REG_RX_TOP_FINE_TIMING2_POS_LIMIT 484
#define SX1302_REG_RX_TOP_FINE_TIMING3_GAIN_I_EN 485
#define SX1302_REG_RX_TOP_FINE_TIMING3_GAIN_I_PAYLOAD 486
#define SX1302_REG_RX_TOP_FINE_TIMING3_GAIN_I_PREAMB 487
#define SX1302_REG_RX_TOP_FREQ_TO_TIME0_FREQ_TO_TIME_DRIFT_MANT 488
#define SX1302_REG_RX_TOP_FREQ_TO_TIME1_FREQ_TO_TIME_DRIFT_MANT 489
#define SX1302_REG_RX_TOP_FREQ_TO_TIME2_FREQ_TO_TIME_DRIFT_EXP 490
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT 491
#define SX1302_REG_RX_TOP_FREQ_TO_TIME4_FREQ_TO_TIME_INVERT 492
#define SX1302_REG_RX_TOP_FREQ_TO_TIME5_FREQ_TO_TIME_INVERT_RNG 493
#define SX1302_REG_RX_TOP_FREQ_TRACK0_FREQ_TRACK_HDR_SKIP 494
#define SX1302_REG_RX_TOP_FREQ_TRACK0_FREQ_TRACK_EN 495
#define SX1302_REG_RX_TOP_FREQ_TRACK1_FREQ_SYNCH_GAIN 496
#define SX1302_REG_RX_TOP_FREQ_TRACK1_FREQ_TRACK_AUTO_THR 497
#define SX1302_REG_RX_TOP_FREQ_TRACK2_FREQ_SYNCH_THR 498
#define SX1302_REG_RX_TOP_DETECT_MSP0_MSP_PNR 499
#define SX1302_REG_RX_TOP_DETECT_MSP1_MSP2_PNR 500
#define SX1302_REG_RX_TOP_DETECT_MSP2_MSP2_PEAK_NB 501
#define SX1302_REG_RX_TOP_DETECT_MSP2_MSP_PEAK_NB 502
#define SX1302_REG_RX_TOP_DETECT_MSP3_MSP_POS_SEL 503
#define SX1302_REG_RX_TOP_DETECT_MSP3_MSP_CNT_MODE 504
#define SX1302_REG_RX_TOP_DETECT_ACC1_ACC_PNR 505
#define SX1302_REG_RX_TOP_DETECT_ACC2_NOISE_COEFF 506
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_COEFF 507
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_2_SAME_PEAKS 508
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_AUTO_RESCALE 509
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_PEAK_POS_SEL 510
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_PEAK_SUM_EN 511
#define SX1302_REG_RX_TOP_DETECT_ACC3_MIN_SINGLE_PEAK 512
#define SX1302_REG_RX_TOP_TIMESTAMP_ENABLE 513
#define SX1302_REG_RX_TOP_TIMESTAMP_NB_SYMB 514
#define SX1302_REG_RX_TOP_RX_BUFFER_LEGACY_TIMESTAMP 515
#define SX1302_REG_RX_TOP_RX_BUFFER_STORE_HEADER_ERR_META 516
#define SX1302_REG_RX_TOP_RX_BUFFER_STORE_SYNC_FAIL_META 517
#define SX1302_REG_RX_TOP_RX_BUFFER_TIMESTAMP_CFG_MAX_TS_METRICS 518
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_READ_MSB_LAST_ADDR_READ 519
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_READ_LSB_LAST_ADDR_READ 520
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_WRITE_MSB_LAST_ADDR_WRITE 521
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_WRITE_LSB_LAST_ADDR_WRITE 522
#define SX1302_REG_RX_TOP_RX_BUFFER_NB_BYTES_MSB_RX_BUFFER_NB_BYTES 523
#define SX1302_REG_RX_TOP_RX_BUFFER_NB_BYTES_LSB_RX_BUFFER_NB_BYTES 524
#define SX1302_REG_RX_TOP_MODEM_BUSY_MSB_RX_MODEM_BUSY 525
#define SX1302_REG_RX_TOP_MODEM_BUSY_LSB_RX_MODEM_BUSY 526
#define SX1302_REG_RX_TOP_MODEM_STATE_RX_MODEM_STS_SPARE 527
#define SX1302_REG_RX_TOP_MODEM_STATE_RX_MODEM_STATE 528
#define SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_MSB_MODEM_SYNC_DELTA 529
#define SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_LSB_MODEM_SYNC_DELTA 530
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF8 531
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF7 532
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF6 533
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF5 534
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF12 535
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF11 536
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF10 537
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF9 538
#define SX1302_REG_RX_TOP_DUMMY_DUMMY 539
#define SX1302_REG_ARB_MCU_CTRL_RADIO_RST 540
#define SX1302_REG_ARB_MCU_CTRL_FORCE_HOST_FE_CTRL 541
#define SX1302_REG_ARB_MCU_CTRL_MCU_CLEAR 542
#define SX1302_REG_ARB_MCU_CTRL_HOST_PROG 543
#define SX1302_REG_ARB_MCU_CTRL_PARITY_ERROR 544
#define SX1302_REG_ARB_MCU_MCU_ARB_STATUS_MCU_ARB_STATUS 545
#define SX1302_REG_ARB_MCU_UART_CFG_MSBF 546
#define SX1302_REG_ARB_MCU_UART_CFG_PAR_EN 547
#define SX1302_REG_ARB_MCU_UART_CFG_PAR_MODE 548
#define SX1302_REG_ARB_MCU_UART_CFG_START_LEN 549
#define SX1302_REG_ARB_MCU_UART_CFG_STOP_LEN 550
#define SX1302_REG_ARB_MCU_UART_CFG_WORD_LEN 551
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_DECIM_CLR 552
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_DC_NOTCH_EN 553
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_FORCE_HOST_FILTER_GAIN 554
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_HOST_FILTER_GAIN 555
#define SX1302_REG_RADIO_FE_RSSI_DB_DEF_RADIO_A_RSSI_DB_DEFAULT_VALUE 556
#define SX1302_REG_RADIO_FE_RSSI_DEC_DEF_RADIO_A_RSSI_DEC_DEFAULT_VALUE 557
#define SX1302_REG_RADIO_FE_RSSI_DEC_RD_RADIO_A_RSSI_DEC_OUT 558
#define SX1302_REG_RADIO_FE_RSSI_BB_RD_RADIO_A_RSSI_BB_OUT 559
#define SX1302_REG_RADIO_FE_DEC_FILTER_RD_RADIO_A_DEC_FILTER_GAIN 560
#define SX1302_REG_RADIO_FE_RSSI_BB_FILTER_ALPHA_RADIO_A_RSSI_BB_FILTER_ALPHA 561
#define SX1302_REG_RADIO_FE_RSSI_DEC_FILTER_ALPHA_RADIO_A_RSSI_DEC_FILTER_ALPHA 562
#define SX1302_REG_RADIO_FE_IQ_COMP_AMP_COEFF_RADIO_A_AMP_COEFF 563
#define SX1302_REG_RADIO_FE_IQ_COMP_PHI_COEFF_RADIO_A_PHI_COEFF 564
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_DECIM_CLR 565
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_DC_NOTCH_EN 566
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_FORCE_HOST_FILTER_GAIN 567
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_HOST_FILTER_GAIN 568
#define SX1302_REG_RADIO_FE_RSSI_DB_DEF_RADIO_B_RSSI_DB_DEFAULT_VALUE 569
#define SX1302_REG_RADIO_FE_RSSI_DEC_DEF_RADIO_B_RSSI_DEC_DEFAULT_VALUE 570
#define SX1302_REG_RADIO_FE_RSSI_DEC_RD_RADIO_B_RSSI_DEC_OUT 571
#define SX1302_REG_RADIO_FE_RSSI_BB_RD_RADIO_B_RSSI_BB_OUT 572
#define SX1302_REG_RADIO_FE_DEC_FILTER_RD_RADIO_B_DEC_FILTER_GAIN 573
#define SX1302_REG_RADIO_FE_RSSI_BB_FILTER_ALPHA_RADIO_B_RSSI_BB_FILTER_ALPHA 574
#define SX1302_REG_RADIO_FE_RSSI_DEC_FILTER_ALPHA_RADIO_B_RSSI_DEC_FILTER_ALPHA 575
#define SX1302_REG_RADIO_FE_IQ_COMP_AMP_COEFF_RADIO_B_AMP_COEFF 576
#define SX1302_REG_RADIO_FE_IQ_COMP_PHI_COEFF_RADIO_B_PHI_COEFF 577
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_VALID 578
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_CORR_AVG_LEN 579
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_CORR_PREC_IN 580
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_RADIO_SEL 581
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_EN 582
#define SX1302_REG_RADIO_FE_SIG_ANA_FREQ_FREQ 583
#define SX1302_REG_RADIO_FE_SIG_ANA_CORR_I_OUT_CORR_I_OUT 584
#define SX1302_REG_RADIO_FE_SIG_ANA_CORR_Q_OUT_CORR_Q_OUT 585

#define LGW_TOTALREGS 586

/* -------------------------------------------------------------------------- */
/* --- PUBLIC FUNCTIONS PROTOTYPES ------------------------------------------ */

/**
@brief Connect LoRa concentrator by opening SPI link
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_connect(void);

/**
@brief Disconnect LoRa concentrator by closing SPI link
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_disconnect(void);

/**
@brief LoRa concentrator register write
@param register_id register number in the data structure describing registers
@param reg_value signed value to write to the register (for u32, use cast)
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_w(uint16_t register_id, int32_t reg_value);

/**
@brief LoRa concentrator register read
@param register_id register number in the data structure describing registers
@param reg_value pointer to a variable where to write register read value
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_r(uint16_t register_id, int32_t *reg_value);

/**
@brief LoRa concentrator register burst write
@param register_id register number in the data structure describing registers
@param data pointer to byte array that will be sent to the LoRa concentrator
@param size size of the transfer, in byte(s)
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_wb(uint16_t register_id, uint8_t *data, uint16_t size);

/**
@brief LoRa concentrator register burst read
@param register_id register number in the data structure describing registers
@param data pointer to byte array that will be written from the LoRa concentrator
@param size size of the transfer, in byte(s)
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_rb(uint16_t register_id, uint8_t *data, uint16_t size);

int lgw_mem_wb(uint16_t mem_addr, const uint8_t *data, uint16_t size);
int lgw_mem_rb(uint16_t mem_addr, uint8_t *data, uint16_t size);

#endif

/* --- EOF ------------------------------------------------------------------ */
