# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:09:17 on Sep 14,2025
# vlog -reportprogress 300 top.v "+acc" 
# -- Compiling module rca
# -- Compiling module rca_tb
# -- Compiling module as3
# -- Compiling module as3_tb
# -- Compiling module top
# ** Error: top.v(28): (vlog-2730) Undefined variable: 'matched'.
# ** Error: top.v(30): (vlog-2730) Undefined variable: 'notmatched'.
# End time: 15:09:17 on Sep 14,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog top.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:10:30 on Sep 14,2025
# vlog -reportprogress 300 top.v "+acc" 
# -- Compiling module rca
# -- Compiling module rca_tb
# -- Compiling module as3
# -- Compiling module as3_tb
# -- Compiling module top
# 
# Top level modules:
# 	rca_tb
# 	as3_tb
# 	top
# End time: 15:10:30 on Sep 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 15:10:31 on Sep 14,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): top.v(14): (vopt-8884) Illegal output port connection for 'sum' (4th connection) to reg type. 
# ** Error (suppressible): top.v(14): (vopt-8884) Illegal output port connection for 'carry' (5th connection) to reg type. 
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:11:24 on Sep 14,2025
# vlog -reportprogress 300 top.v "+acc" 
# -- Compiling module rca
# -- Compiling module rca_tb
# -- Compiling module as3
# -- Compiling module as3_tb
# -- Compiling module top
# 
# Top level modules:
# 	rca_tb
# 	as3_tb
# 	top
# End time: 15:11:24 on Sep 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 15:10:31 on Sep 14,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.top(fast)
# Loading work.rca(fast)
# Loading work.as3(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'ds'. The port definition is at: as_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /top/F12 File: top.v Line: 16
# da=0010 db=1010 dcin=1 ds=1 dcarry=0 
# notmatched
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:12:33 on Sep 14,2025
# vlog -reportprogress 300 top.v "+acc" 
# -- Compiling module rca
# -- Compiling module rca_tb
# -- Compiling module as3
# -- Compiling module as3_tb
# -- Compiling module top
# 
# Top level modules:
# 	rca_tb
# 	as3_tb
# 	top
# End time: 15:12:34 on Sep 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:12:35 on Sep 14,2025, Elapsed time: 0:02:04
# Errors: 2, Warnings: 1
# vsim top 
# Start time: 15:12:35 on Sep 14,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top(fast)
# Loading work.rca(fast)
# Loading work.as3(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'ds'. The port definition is at: as_3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /top/F12 File: top.v Line: 16
# a=0010 b=1010 cin=1 sum=1101 carry=0 
# da=0010 db=1010 dcin=1 ds=1 dcarry=0 
# notmatched
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:14:21 on Sep 14,2025
# vlog -reportprogress 300 top.v "+acc" 
# -- Compiling module rca
# -- Compiling module rca_tb
# -- Compiling module as3
# -- Compiling module as3_tb
# -- Compiling module top
# 
# Top level modules:
# 	rca_tb
# 	as3_tb
# 	top
# End time: 15:14:21 on Sep 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:14:22 on Sep 14,2025, Elapsed time: 0:01:47
# Errors: 0, Warnings: 1
# vsim top 
# Start time: 15:14:22 on Sep 14,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top(fast)
# Loading work.rca(fast)
# Loading work.as3(fast)
# a=0010 b=1010 cin=1 sum=1101 carry=0 
# da=0010 db=1010 dcin=1 ds=1101 dcarry=0 
# matched
# End time: 15:17:12 on Sep 14,2025, Elapsed time: 0:02:50
# Errors: 0, Warnings: 0
