module adc_dac_top(
	input clk,
	output [13:0] ADC_A,
	output [13:0] DAC_A,
	output mode,
	output adc_clk_A,
	output dac_clk_A,
	output adc_en_A,
	output dac_wrt_A
);

	reg [13:0] address;
	 
	always @(posedge clk) 
		begin
			address = ADC_A;
			DAC_A = address;
		end


	assign mode = 1;
	assign adc_en_A = 1;
	assign adc_clk_A = clk;
	assign dac_wrt_A = clk;
	assign dac_clk_A = clk;



 
endmodule



