module Or_Using_TwoOneMUX_TB;
reg a,b;
wire y;
Or_Using_TwoOneMUX uut(a,b,y);
initial begin
a=0;b=0;
#10
a=0;b=1;
#10
a=1;b=0;
#10
a=1;b=1;
#10
$finish();
end
endmodule
