#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1a1b0a0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x1a2b720_0 .var "A", 0 0;
v0x1a2b7f0_0 .var "B", 0 0;
v0x1a2b8a0_0 .net "CARRY", 0 0, v0x1a2b5d0_0; 1 drivers
v0x1a2b950_0 .net "SUM", 0 0, v0x1a2b670_0; 1 drivers
S_0x1a1b190 .scope module, "uut" "half_adder" 2 8, 3 1, S_0x1a1b0a0;
 .timescale 0 0;
v0x19f8990_0 .net "A", 0 0, v0x1a2b720_0; 1 drivers
v0x1a2b530_0 .net "B", 0 0, v0x1a2b7f0_0; 1 drivers
v0x1a2b5d0_0 .var "CARRY", 0 0;
v0x1a2b670_0 .var "SUM", 0 0;
E_0x19f6e50 .event edge, v0x19f8990_0, v0x1a2b530_0;
    .scope S_0x1a1b190;
T_0 ;
    %wait E_0x19f6e50;
    %load/v 8, v0x19f8990_0, 1;
    %load/v 9, v0x1a2b530_0, 1;
    %xor 8, 9, 1;
    %set/v v0x1a2b670_0, 8, 1;
    %load/v 8, v0x19f8990_0, 1;
    %load/v 9, v0x1a2b530_0, 1;
    %and 8, 9, 1;
    %set/v v0x1a2b5d0_0, 8, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1a1b0a0;
T_1 ;
    %vpi_call 2 17 "$dumpfile", "waveform.vcd";
    %vpi_call 2 18 "$dumpvars", 1'sb0, S_0x1a1b0a0;
    %set/v v0x1a2b720_0, 0, 1;
    %set/v v0x1a2b7f0_0, 0, 1;
    %delay 5, 0;
    %set/v v0x1a2b720_0, 0, 1;
    %set/v v0x1a2b7f0_0, 1, 1;
    %delay 5, 0;
    %set/v v0x1a2b720_0, 1, 1;
    %set/v v0x1a2b7f0_0, 0, 1;
    %delay 5, 0;
    %set/v v0x1a2b720_0, 1, 1;
    %set/v v0x1a2b7f0_0, 1, 1;
    %vpi_call 2 30 "$finish";
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
