<?xml version="1.0" encoding="utf-8"?>
<!-- File naming: <part/series name>.svd -->
<!--
  Copyright (C) 2012-2014 ARM Limited. All rights reserved.

  Purpose: System Viewer Description (SVD) Example (Schema Version 1.1)
           This is a description of a none-existent and incomplete device
		   for demonstration purposes only.
		   
  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are met:
   - Redistributions of source code must retain the above copyright
     notice, this list of conditions and the following disclaimer.
   - Redistributions in binary form must reproduce the above copyright
     notice, this list of conditions and the following disclaimer in the
     documentation and/or other materials provided with the distribution.
   - Neither the name of ARM nor the names of its contributors may be used 
     to endorse or promote products derived from this software without 
     specific prior written permission.

  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  POSSIBILITY OF SUCH DAMAGE.
 -->
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
  <vendor>ABOV Semiconductor Co., Ltd.</vendor>
  <!-- device vendor name -->
  <vendorID>ABOV</vendorID>
  <!-- device vendor short name -->
  <name>A31G21x</name>
  <!-- name of part-->
  <series>A31G21x</series>
  <!-- device series the device belongs to -->
  <version>1.0</version>
  <!-- version of this description, adding CMSIS-SVD 1.1 tags -->
  <description>ARM 32-bit Cortex-M0+ Microcontroller based device, CPU clock up to 48MHz, etc. </description>
  <licenseText>
    <!-- this license text will appear in header file. \n force line breaks -->
    ARM Limited (ARM) is supplying this software for use with Cortex-M\n
    processor based microcontroller, but can be equally used for other\n
    suitable  processor architectures. This file can be freely distributed.\n
    Modifications to this file shall be clearly marked.\n
    \n
    THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED\n
    OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF\n
    MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.\n
    ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR\n
    CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  </licenseText>
  <cpu>
    <!-- details about the cpu embedded in the device -->
    <name>CM0PLUS</name>
    <revision>r0p1</revision>
    <endian>little</endian>
    <mpuPresent>false</mpuPresent>
    <fpuPresent>false</fpuPresent>
    <vtorPresent>true</vtorPresent>
    <nvicPrioBits>2</nvicPrioBits>
    <vendorSystickConfig>false</vendorSystickConfig>
  </cpu>
  <addressUnitBits>8</addressUnitBits>
  <!-- byte addressable memory -->
  <width>32</width>
  <!-- bus width is 32 bits -->
  <!-- default settings implicitly inherited by subsequent sections -->
  <size>32</size>
  <!-- this is the default size (number of bits) of all peripherals
                                                                       and register that do not define "size" themselves -->
  <access>read-write</access>
  <!-- default access permission for all subsequent registers -->
  <resetValue>0x00000000</resetValue>
  <!-- by default all bits of the registers are initialized to 0 on reset -->
  <resetMask>0xFFFFFFFF</resetMask>
  <!-- by default all 32Bits of the registers are used -->
  <peripherals>
    <!--SCU-->
    <peripheral>
      <name>SCU</name>
      <version>1.0</version>
      <description>System Control Unit</description>
      <groupName>SCU</groupName>
      <baseAddress>0x40000000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!--SMR : System Mode Register-->
        <register>
          <name>SMR</name>
          <description>System Mode Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>ROSCAON</name>
              <description>ROSC Always on select bit in power down mode
0: ROSC is automatically off entering power down mode
1: ROSC isn't automatically off entering power down mode</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>BGRAON</name>
              <description>BGR Always on select bit in power down mode
0: BGR is automatically off entering power down mode
1: BGR isn't automatically off entering power down mode</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>VDCAON</name>
              <description>VDC Always on select bit in power down mode</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PREVMODE</name>
              <description>Previous operating mode before current reset event</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SCR : System Control Register-->
        <register>
          <name>SCR</name>
          <description>System Control Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>On writes, write 0x9EB3 to these bits, otherwise the write is ignored.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>SWRST</name>
              <description>Internal soft reset activation bit (check RSER[4] for reset)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--WUER : Wake up source enable register-->
        <register>
          <name>WUER</name>
          <description>Wake up source enable register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>GPIOFWUE</name>
              <description>Enable wakeup source of GPIOF port pin change event</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOEWUE</name>
              <description>Enable wakeup source of GPIOE port pin change event</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIODWUE</name>
              <description>Enable wakeup source of GPIOD port pin change event</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOCWUE</name>
              <description>Enable wakeup source of GPIOC port pin change event</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOBWUE</name>
              <description>Enable wakeup source of GPIOB port pin change event</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOAWUE</name>
              <description>Enable wakeup source of GPIOA port pin change event</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WTWUE</name>
              <description>Enable wakeup source of watch timer event</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDTWUE</name>
              <description>Enable wakeup source of watchdog timer event</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LVDWUE</name>
              <description>Enable wakeup source of LVD event</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--WUSR : Wake up source status register-->
        <register>
          <name>WUSR</name>
          <description>Wake up source status register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>GPIOFWU</name>
              <description>Status of wakeup source of GPIOF port pin change event</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>GPIOEWU</name>
              <description>Status of wakeup source of GPIOE port pin change event</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>GPIODWU</name>
              <description>Status of wakeup source of GPIOD port pin change event</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>GPIOCWU</name>
              <description>Status of wakeup source of GPIOC port pin change event</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>GPIOBWU</name>
              <description>Status of wakeup source of GPIOB port pin change event</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>GPIOAWU</name>
              <description>Status of wakeup source of GPIOA port pin change event</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>WTWU</name>
              <description>Status of wakeup source of watch timer event</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>WDTWU</name>
              <description>Status of wakeup source of watchdog timer event</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>LVDWU</name>
              <description>Status of wakeup source of LVD event</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!--RSER : Reset source enable register-->
        <register>
          <name>RSER</name>
          <description>Reset source enable register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000049</resetValue>
          <fields>
            <field>
              <name>PINRST</name>
              <description>External pin reset enable bit</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CPURST</name>
              <description>CPU request reset enable bit</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SWRST</name>
              <description>Software reset enable bit</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDTRST</name>
              <description>Watchdog Timer reset enable bit</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCKFRST</name>
              <description>MCLK Clock fail reset enable bit</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MOFRST</name>
              <description>MOSC Clock fail reset enable bit</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LVDRST</name>
              <description>LVD reset enable bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--RSSR : Reset source status register-->
        <register>
          <name>RSSR</name>
          <description>Reset source status register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000049</resetValue>
          <fields>
            <field>
              <name>PORST</name>
              <description>Power on reset status bit</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PINRST</name>
              <description>External pin reset status bit</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CPURST</name>
              <description>CPU request reset status bit</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SWRST</name>
              <description>Software reset status bit</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDTRST</name>
              <description>Watchdog Timer reset status bit</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCKFRST</name>
              <description>MCLK Clock fail reset status bit</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MOFRST</name>
              <description>MOSC Clock fail reset status bit</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LVDRST</name>
              <description>LVD reset status bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PRER1 : Peripheral reset enable register 1-->
        <register>
          <name>PRER1</name>
          <description>Peripheral reset enable register 1</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>WT</name>
              <description>WT reset mask</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER21</name>
              <description>TIMER21 reset mask</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER20</name>
              <description>TIMER20 reset mask</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER30</name>
              <description>TIMER30 reset mask</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER13</name>
              <description>TIMER13 reset mask</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER12</name>
              <description>TIMER12 reset mask</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER11</name>
              <description>TIMER11 reset mask</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER10</name>
              <description>TIMER10 reset mask</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOF</name>
              <description>GPIOF reset mask</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOE</name>
              <description>GPIOE reset mask</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOD</name>
              <description>GPIOD reset mask</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOC</name>
              <description>GPIOC reset mask</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOB</name>
              <description>GPIOB reset mask</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOA</name>
              <description>GPIOA reset mask</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA</name>
              <description>DMA reset mask</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PCU</name>
              <description>PCU reset mask</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDT</name>
              <description>WDT reset mask</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FMC</name>
              <description>FMC reset mask</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SCU</name>
              <description>SCU reset mask</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PRER2 : Peripheral reset enable register 1-->
        <register>
          <name>PRER2</name>
          <description>Peripheral reset enable register 2</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>CRC</name>
              <description>CRC reset mask</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LED</name>
              <description>LED reset mask</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TOUCH</name>
              <description>TOUCH reset mask</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ADC</name>
              <description>ADC reset mask</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>UART1</name>
              <description>UART1 reset mask</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>UART0</name>
              <description>UART0 reset mask</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPI21</name>
              <description>SPI21 reset mask</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPI20</name>
              <description>SPI20 reset mask</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART11</name>
              <description>USART11 reset mask</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART10</name>
              <description>USART10 reset mask</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1</name>
              <description>I2C1 reset mask</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0</name>
              <description>I2C0 reset mask</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PER1 : Peripheral enable register 1-->
        <register>
          <name>PER1</name>
          <description>Peripheral enable register 1</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>WT</name>
              <description>WT function enable</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER21</name>
              <description>TIMER21 function enable</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER20</name>
              <description>TIMER20 function enable</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER30</name>
              <description>TIMER30 function enable</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER13</name>
              <description>TIMER13 function enable</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER12</name>
              <description>TIMER12 function enable</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER11</name>
              <description>TIMER11 function enable</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER10</name>
              <description>TIMER10 function enable</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOF</name>
              <description>GPIOF function enable</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOE</name>
              <description>GPIOE function enable</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOD</name>
              <description>GPIOD function enable</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOC</name>
              <description>GPIOC function enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOB</name>
              <description>GPIOB function enable</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOA</name>
              <description>GPIOA function enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA</name>
              <description>DMA function enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PER2 : Peripheral enable register 2-->
        <register>
          <name>PER2</name>
          <description>Peripheral enable register 2</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>CRC</name>
              <description>CRC function enable</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LED</name>
              <description>LED function enable</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TOUCH</name>
              <description>TOUCH function enable</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ADC</name>
              <description>ADC function enable</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>UART1</name>
              <description>UART1 function enable</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>UART0</name>
              <description>UART0 function enable</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPI21</name>
              <description>SPI21 function enable</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPI20</name>
              <description>SPI20 function enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART11</name>
              <description>USART11 function enable</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART10</name>
              <description>USART10 function enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1</name>
              <description>I2C1 function enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0</name>
              <description>I2C0 function enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PCER1 : Peripheral clock enable register 1-->
        <register>
          <name>PCER1</name>
          <description>Peripheral clock enable register 1</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>WT</name>
              <description>WT clock enable</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER21</name>
              <description>TIMER21 clock enable</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER20</name>
              <description>TIMER20 clock enable</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER30</name>
              <description>TIMER30 clock enable</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER14</name>
              <description>TIMER14 clock enable</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER13</name>
              <description>TIMER13 clock enable</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER12</name>
              <description>TIMER12 clock enable</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER11</name>
              <description>TIMER11 clock enable</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER10</name>
              <description>TIMER10 clock enable</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOF</name>
              <description>GPIOF clock enable</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOE</name>
              <description>GPIOE clock enable</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOD</name>
              <description>GPIOD clock enable</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOC</name>
              <description>GPIOC clock enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOB</name>
              <description>GPIOB clock enable</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOA</name>
              <description>GPIOA clock enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA</name>
              <description>DMA clock enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PCER2 : Peripheral clock enable register 2-->
        <register>
          <name>PCER2</name>
          <description>Peripheral clock enable register 2</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>CRC</name>
              <description>CRC clock enable</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LED</name>
              <description>LED clock enable</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TOUCH</name>
              <description>TOUCH clock enable</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ADC</name>
              <description>ADC clock enable</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>UART1</name>
              <description>UART1 clock enable</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>UART0</name>
              <description>UART0 clock enable</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPI21</name>
              <description>SPI21 clock enable</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPI20</name>
              <description>SPI20 clock enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART11</name>
              <description>USART11 clock enable</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART10</name>
              <description>USART10 clock enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1</name>
              <description>I2C1 clock enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0</name>
              <description>I2C0 clock enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PPCLKSR : Peripheral clock selection register-->
        <register>
          <name>PPCLKSR</name>
          <description>Peripheral clock selection register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>T1xCLK</name>
              <description>Timer 1x Clock Selection bit</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>T20CLK</name>
              <description>Timer 20 Clock Selection bit</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CLK</name>
              <description>Timer 30 Clock Selection bit</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LEDCLK</name>
              <description>LED Clock Selection bit</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WTCLK</name>
              <description>Watch Timer Clock Selection bit
Note) These bits should be changed during the WTEN bit of watch timer control register (WTCR) is "0b"</description>
              <bitOffset>3</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDTCLK</name>
              <description>Watch-dog Timer Clock Selection bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CSCR : Clock Source Control register-->
        <register>
          <name>CSCR</name>
          <description>Clock Source Control register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000800</resetValue>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>On writes, write 0xA507 to these bits, otherwise the write is ignored.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>SOSCCON</name>
              <description>External crystal sub oscillator control</description>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LSICON</name>
              <description>Low speed internal oscillator control</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>HSICON</name>
              <description>High speed internal oscillator control</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MOSCCON</name>
              <description>External crystal main oscillator control</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SCCR : System Clock Control register-->
        <register>
          <name>SCCR</name>
          <description>System Clock Control register</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>On writes, write 0x570A to these bits, otherwise the write is ignored.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>FINSEL</name>
              <description>PLL input source FIN select register</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCLKSEL</name>
              <description>System clock select register</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CMR : Clock Monitoring register-->
        <register>
          <name>CMR</name>
          <description>Clock Monitoring register</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000090</resetValue>
          <fields>
            <field>
              <name>MCLKREC</name>
              <description>MCLK fail auto recovery</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SOSCMNT</name>
              <description>External sub oscillator monitoring enable</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SOSCIE</name>
              <description>External sub oscillator fail interrupt enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SOSCFAIL</name>
              <description>External sub oscillator fail interrupt</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SOSCSTS</name>
              <description>External sub oscillator status</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCLKMNT</name>
              <description>MCLK monitoring enable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCLKIE</name>
              <description>MCLK fail interrupt enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCLKFAIL</name>
              <description>MCLK fail interrupt</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCLKSTS</name>
              <description>MCLK clock status</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MOSCMNT</name>
              <description>External main oscillator monitoring enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MOSCIE</name>
              <description>External main oscillator fail interrupt enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MOSCFAIL</name>
              <description>External main oscillator fail interrupt</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MOSCSTS</name>
              <description>External main oscillator status</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--NMIR : NMI control register-->
        <register>
          <name>NMIR</name>
          <description>NMI control register</description>
          <addressOffset>0x4C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>ACCESSCODE</name>
              <description>This field enables writing access to this register.
Writing 0xA32C is to enable writing.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>WDTINTSTS</name>
              <description>WDT Interrupt condition status bit
This bit can't invoke NMI interrupt without enable bit</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>MCLKFAILSTS</name>
              <description>MCLK Fail condition status bit
This bit can't invoke NMI interrupt without enable bit</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>LVDSTS</name>
              <description>LVD condition status bit
This bit can't invoke NMI interrupt without enable bit</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>WDTINTEN</name>
              <description>WDT Interrupt condition enable for NMI interrupt</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCLKFAILEN</name>
              <description>MCLK Fail condition enable for NMI interrupt</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LVDEN</name>
              <description>LVD Fail condition enable for NMI interrupt</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--COR : Clock Output Control register-->
        <register>
          <name>COR</name>
          <description>Clock Output Control register</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000f</resetValue>
          <fields>
            <field>
              <name>CLKOEN</name>
              <description>Clock output enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CLKODIV</name>
              <description>Clock output divider value
CLKO=MCLK (CLKODIV=0)
CLKO=MCLK/2(CLKODIV+1)  (CLKODIV &gt; 0)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PLLCON : PLL Control register-->
        <register>
          <name>PLLCON</name>
          <description>PLL Control register</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>LOCK</name>
              <description>LOCK status</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PLLRSTB</name>
              <description>PLL reset</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PLLEN</name>
              <description>PLL enable</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>BYPASSB</name>
              <description>FIN bypass</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PLLMODE</name>
              <description>PLL VCO mode</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PREDIV</name>
              <description>FIN predivider
FIN divided by (PREDIV + 1), (FIN/1 ~ FIN/8)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>POSTDIV1</name>
              <description>Feedback control 1 (N1)
N1 = POSTDIV1 + 1</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>POSTDIV2</name>
              <description>Feedback control 1 (N2)
N2 = POSTDIV2 + 1</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDIV</name>
              <description>output divider control (P)
P = OUTDIV + 1</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--VDCCON : VDC Control register-->
        <register>
          <name>VDCCON</name>
          <description>VDC Control register</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x040f007f</resetValue>
          <fields>
            <field>
              <name>VDC15_WTIDKY</name>
              <description>VDC15 Write Identification Key
On writes, write 0x5 to these bits, otherwise the write is ignored.</description>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>VDC15_PDBGR</name>
              <description>VDC15 1.2V BGR / 1.0V Buffer Power Down Signal
*In BGR on off, VDCLOCK_I should be 0
</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>VDC15_STOP</name>
              <description>VDC15 STOP Mode Control Signal</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>VDC15_IDLE</name>
              <description>VDC15 STOP1 Mode Control Signal</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>VDC15_LOCK</name>
              <description>VDC15 VDCLOCK Control Signal for *BGR Stabilization
*In BGR off on Sequence, VDCLOCK_I should be 0 during 120usec</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>VDCWDLY_WEN</name>
              <description>VDCWDLY value write enable. VDCWDLY value can be written with writing '1' to VDCWDLY_WEN bit simultaneously.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>VDCWDLY</name>
              <description>VDC warm-up delay count value. 
When SCU is waked up from powerdown mode, the warm-up delay is inserted for VDC output being stabilized.
The amount of delay can be defined with this register value 7F : 4msec </description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--LSICON: LSI Control Register-->
        <register>
          <name>LSICON</name>
          <description>LSI Control Register</description>
          <addressOffset>0x6c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>EN_LDO</name>
              <description>Internal LDO On/Off</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SKIP_LS</name>
              <description>Internal Level Shifter control signal</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--EOSCR : External Oscillator control register-->
        <register>
          <name>EOSCR</name>
          <description>External Oscillator control register</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00002014</resetValue>
          <fields>
            <field>
              <name>ESEN</name>
              <description>Write enable for External SOSC</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>ESISEL</name>
              <description>Internal Level Shifter control signal</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ESNCBYPS</name>
              <description>Noise Cancel Bypass enable for External SOSC</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>EMEN</name>
              <description>Write enable for External MOSC</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>ISE</name>
              <description>Select current for External MOSC</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>NCOPT</name>
              <description>Noise Cancel delay Option for External MOSC</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>NCSKIP</name>
              <description>Noise Cancel Bypass enable for External SOSC</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--EMODR : External mode pin read register-->
        <register>
          <name>EMODR</name>
          <description>External mode pin read register</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCANMD</name>
              <description>SCAN Mode level</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>TEST</name>
              <description>TEST Mode level</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>BOOT</name>
              <description>BOOT pin level</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!-- MCCR1: Miscellaneous Clock Control Register 1 -->
        <register>
          <name>MCCR1</name>
          <description>Miscellaneous Clock Control Register 1</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TEXT1CSEL</name>
              <description>TIMER1n EXT Clock source select bit</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TEXT1DIV</name>
              <description>TIMER1n EXT Clock N divider
To change the value, set 0x0 first without changing TEXT1CSEL</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>STCSEL</name>
              <description>systick clock source sel</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>STDIV</name>
              <description>SYSTICK Clock N divider
To change the value, set 0x0 first without changing STCSEL</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- MCCR2: Miscellaneous Clock Control Register 2 -->
        <register>
          <name>MCCR2</name>
          <description>Miscellaneous Clock Control Register 2</description>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TEXT3CSEL</name>
              <description>TIMER 30 EXT Clock source select bit</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TEXT3DIV</name>
              <description>TIMER 30 EXT Clock N divider
To change the value, set 0x0 first without changing TEXT3DIV</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TEXT2CSEL</name>
              <description>TEXT2CSEL</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TEXT2DIV</name>
              <description>TIMER 20 EXT Clock N divider
To change the value, set 0x0 first without changing TEXT2CSEL</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- MCCR3: Miscellaneous Clock Control Register 3 -->
        <register>
          <name>MCCR3</name>
          <description>Miscellaneous Clock Control Register 3</description>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>WTEXTCSEL</name>
              <description>WTEXTCSEL</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WTEXTCDIV</name>
              <description>WT External Clock N divider
To change the value, set 0x0 first without changing WTEXTCSEL</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDTCSEL</name>
              <description>WDT clock sel</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDTDIV</name>
              <description>WDT Clock N divider
To change the value, set 0x0 first without changing WDTCSEL</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- MCCR4: Miscellaneous Clock Control Register 4 -->
        <register>
          <name>MCCR4</name>
          <description>Miscellaneous Clock Control Register 4</description>
          <addressOffset>0x9C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PD1CSEL</name>
              <description>Debounce Clock for PORT source select bit (PD,PE,PF)</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PD1DIV</name>
              <description>PORT Debounce Clock N divider (PD,PE,PF)
To change the value, set 0x0 first without changing PD1CSEL</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>PD0CSEL</name>
              <description>Debounce Clock for PORT source select bit (PA,PB,PC)</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PD0DIV</name>
              <description>PORT Debounce Clock N divider  (PA,PB,PC)
To change the value, set 0x0 first without changing PD0CSEL</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!-- MCCR5: Miscellaneous Clock Control Register 5 -->
        <register>
          <name>MCCR5</name>
          <description>Miscellaneous Clock Control Register 5</description>
          <addressOffset>0xA0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>LEDCSEL</name>
              <description>LED Clock source select bit</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LEDDIV</name>
              <description>LED Clock N divider
To change the value, set 0x0 first without changing LEDCSEL</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- MCCR6: Miscellaneous Clock Control Register 6 -->
        <register>
          <name>MCCR6</name>
          <description>Miscellaneous Clock Control Register 6</description>
          <addressOffset>0xA4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>T3CAPSEL</name>
              <description>Timer30 Capture Enable bit</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TSEN</name>
              <description>Temperature Sensor enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TSPRES</name>
              <description>Temperature Sensor period</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--SCUCC-->
    <peripheral>
      <name>SCUCC</name>
      <version>1.0</version>
      <description>CHIP CONFIGURATION</description>
      <groupName>SCU</groupName>
      <baseAddress>0x4000f000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x00c</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>SYSCLKFAIL</name>
        <value>01</value>
      </interrupt>
      <registers>
        <!--VENDORID : Vendor Identification Register-->
        <register>
          <name>VENDORID</name>
          <description>Vendor Identification Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x41424f56</resetValue>
          <fields>
            <field>
              <name>VENDID</name>
              <description>Vendor Identification bits</description>
              <bitRange>[31:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!--CHIPID : Chip Identification Register-->
        <register>
          <name>CHIPID</name>
          <description>Chip Identification Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x4d31f000</resetValue>
          <fields>
            <field>
              <name>CHIPID</name>
              <description>Chip Identification bits. 0x4D31F000: 32k bytes flash memory for program 0x4D31F001: 16k bytes flash memory for program</description>
              <bitRange>[31:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!--REVNR : Revision Number Register-->
        <register>
          <name>REVNR</name>
          <description>Revision Number Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>REVNO</name>
              <description>Chip Revision Number. These bits are fixed by manufacturer.</description>
              <bitRange>[07:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--SCULV-->
    <peripheral>
      <name>SCULV</name>
      <description>LOW VOLTAGE INDICATOR(LVI) AND LOW VOLTAGE RESET(LVR)</description>
      <version>1.0</version>
      <groupName>SCU</groupName>
      <baseAddress>0x40005100</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x00c</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!--LVICR : Low Voltage Indicator Control Register-->
        <register>
          <name>LVICR</name>
          <description>Low Voltage Indicator Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>LVIEN</name>
              <description>LVI Enable bit</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LVINTEN</name>
              <description>LVI Interrupt Enable bit</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LVIFLAG</name>
              <description>LVI Interrupt Flag bit</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LVIVS</name>
              <description>LVI Voltage Selection bits</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--LVRCR : Low Voltage Reset Control Register-->
        <register>
          <name>LVRCR</name>
          <description>Low Voltage Reset Control Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>LVREN</name>
              <description>LVR Enable bits</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--LVRCNFIG : Configuration for Low Voltage Reset-->
        <register>
          <name>LVRCNFIG</name>
          <description>Configuration for Low Voltage Reset</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key
On writes, write 0x72A5 to these bits, otherwise the write is ignored.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>LVRENM</name>
              <description>LVR Reset Operation Control Master Configuration</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LVRVS</name>
              <description>LVR Voltage Selection bits</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
      <interrupt>
        <name>LVI</name>
        <value>00</value>
      </interrupt>
    </peripheral>
    <!--PA-->
    <peripheral>
      <name>PA</name>
      <version>1.0</version>
      <description>General Port A</description>
      <groupName>GPIO</groupName>
      <baseAddress>0x40001000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x3C</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>GPIOAB</name>
        <value>03</value>
      </interrupt>
      <registers>
        <!--MOD : Port n Mode Register-->
        <register>
          <name>MOD</name>
          <description>Port n Mode Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>MODE7</name>
              <description>Pin 7 Mode Selection bits</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE6</name>
              <description>Pin 6 Mode Selection bits</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE5</name>
              <description>Pin 5 Mode Selection bits</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE4</name>
              <description>Pin 4 Mode Selection bits</description>
              <bitRange>[09:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE3</name>
              <description>Pin 3 Mode Selection bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE2</name>
              <description>Pin 2 Mode Selection bits</description>
              <bitRange>[05:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE1</name>
              <description>Pin 1 Mode Selection bits</description>
              <bitRange>[03:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE0</name>
              <description>Pin 0 Mode Selection bits</description>
              <bitRange>[01:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--TYP : Port n Output Type Selection Register-->
        <register>
          <name>TYP</name>
          <description>Port n Output Type Selection Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>TYP7</name>
              <description>Pin 7 Output Type Selection bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP6</name>
              <description>Pin 6 Output Type Selection bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP5</name>
              <description>Pin 5 Output Type Selection bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP4</name>
              <description>Pin 4 Output Type Selection bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP3</name>
              <description>Pin 3 Output Type Selection bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP2</name>
              <description>Pin 2 Output Type Selection bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP1</name>
              <description>Pin 1 Output Type Selection bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP0</name>
              <description>Pin 0 Output Type Selection bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--AFSR1 : Port n Alternative Function Selection Register 1-->
        <register>
          <name>AFSR1</name>
          <description>Port n Alternative Function Selection Register 1</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>AFSR7</name>
              <description>Pin 7 Alternative Function Selection bits</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR6</name>
              <description>Pin 6 Alternative Function Selection bits</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR5</name>
              <description>Pin 5 Alternative Function Selection bits</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR4</name>
              <description>Pin 4 Alternative Function Selection bits</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR3</name>
              <description>Pin 3 Alternative Function Selection bits</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR2</name>
              <description>Pin 2 Alternative Function Selection bits</description>
              <bitRange>[11:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR1</name>
              <description>Pin 1 Alternative Function Selection bits</description>
              <bitRange>[07:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR0</name>
              <description>Pin 0 Alternative Function Selection bits</description>
              <bitRange>[03:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PUPD : Port n Pull-up/down Resistor Selection Register-->
        <register>
          <name>PUPD</name>
          <description>Port n Pull-up/down Resistor Selection Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>PUPD7</name>
              <description>Pin 7 Pull-up/down Resistor Selection bits</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD6</name>
              <description>Pin 6 Pull-up/down Resistor Selection bits</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD5</name>
              <description>Pin 5 Pull-up/down Resistor Selection bits</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD4</name>
              <description>Pin 4 Pull-up/down Resistor Selection bits</description>
              <bitRange>[09:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD3</name>
              <description>Pin 3 Pull-up/down Resistor Selection bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD2</name>
              <description>Pin 2 Pull-up/down Resistor Selection bits</description>
              <bitRange>[05:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD1</name>
              <description>Pin 1 Pull-up/down Resistor Selection bits</description>
              <bitRange>[03:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD0</name>
              <description>Pin 0 Pull-up/down Resistor Selection bits</description>
              <bitRange>[01:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--INDR : Port n Input Data Register-->
        <register>
          <name>INDR</name>
          <description>Port n Input Data Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>INDR7</name>
              <description>Pin 7 Input Data bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR6</name>
              <description>Pin 6 Input Data bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR5</name>
              <description>Pin 5 Input Data bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR4</name>
              <description>Pin 4 Input Data bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR3</name>
              <description>Pin 3 Input Data bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR2</name>
              <description>Pin 2 Input Data bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR1</name>
              <description>Pin 1 Input Data bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR0</name>
              <description>Pin 0 Input Data bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!--OUTDR : Port n Output Data Register-->
        <register>
          <name>OUTDR</name>
          <description>Port n Output Data Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>OUTDR7</name>
              <description>Pin 7 Output Data bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR6</name>
              <description>Pin 6 Output Data bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR5</name>
              <description>Pin 5 Output Data bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR4</name>
              <description>Pin 4 Output Data bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR3</name>
              <description>Pin 3 Output Data bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR2</name>
              <description>Pin 2 Output Data bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR1</name>
              <description>Pin 1 Output Data bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR0</name>
              <description>Pin 0 Output Data bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--BSR : Port n Output Bit Set Register-->
        <register>
          <name>BSR</name>
          <description>Port n Output Bit Set Register</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>BSR7</name>
              <description>Pin 7 Output Set bit. This bit is always read to 0</description>
              <bitRange>[07:07]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR6</name>
              <description>Pin 6 Output Set bit. This bit is always read to 0</description>
              <bitRange>[06:06]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR5</name>
              <description>Pin 5 Output Set bit. This bit is always read to 0</description>
              <bitRange>[05:05]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR4</name>
              <description>Pin 4 Output Set bit. This bit is always read to 0</description>
              <bitRange>[04:04]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR3</name>
              <description>Pin 3 Output Set bit. This bit is always read to 0</description>
              <bitRange>[03:03]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR2</name>
              <description>Pin 2 Output Set bit. This bit is always read to 0</description>
              <bitRange>[02:02]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR1</name>
              <description>Pin 1 Output Set bit. This bit is always read to 0</description>
              <bitRange>[01:01]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR0</name>
              <description>Pin 0 Output Set bit. This bit is always read to 0</description>
              <bitRange>[00:00]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <!--BCR : Port n Output Bit Clear Register-->
        <register>
          <name>BCR</name>
          <description>Port n Output Bit Clear Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>BCR7</name>
              <description>Pin 7 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[07:07]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR6</name>
              <description>Pin 6 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[06:06]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR5</name>
              <description>Pin 5 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[05:05]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR4</name>
              <description>Pin 4 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[04:04]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR3</name>
              <description>Pin 3 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[03:03]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR2</name>
              <description>Pin 2 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[02:02]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR1</name>
              <description>Pin 1 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[01:01]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR0</name>
              <description>Pin 0 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[00:00]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <!--OUTDMSK : Port n Output Bit Clear Register-->
        <register>
          <name>OUTDMSK</name>
          <description>Port n Output Data Mask Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>OUTDMSK7</name>
              <description>Pin 7 Output Data Mask bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK6</name>
              <description>Pin 6 Output Data Mask bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK5</name>
              <description>Pin 5 Output Data Mask bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK4</name>
              <description>Pin 4 Output Data Mask bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK3</name>
              <description>Pin 3 Output Data Mask bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK2</name>
              <description>Pin 2 Output Data Mask bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK1</name>
              <description>Pin 1 Output Data Mask bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK0</name>
              <description>Pin 0 Output Data Mask bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--DBCR : Port n Output Bit Clear Register-->
        <register>
          <name>DBCR</name>
          <description>Port n Debounce Control Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>DBEN7</name>
              <description>Pin 7 Debounce Enable bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN6</name>
              <description>Pin 6 Debounce Enable bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN5</name>
              <description>Pin 5 Debounce Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN4</name>
              <description>Pin 4 Debounce Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN3</name>
              <description>Pin 3 Debounce Enable bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN2</name>
              <description>Pin 2 Debounce Enable bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN1</name>
              <description>Pin 1 Debounce Enable bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN0</name>
              <description>Pin 0 Debounce Enable bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--IER : Port n interrupt enable register-->
        <register>
          <name>IER</name>
          <description>Port n interrupt enable register</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>P7</name>
              <description>P7  interrupt enable</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P6</name>
              <description>P6 interrupt enable</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P5</name>
              <description>P5  interrupt enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P4</name>
              <description>P4 interrupt enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P3</name>
              <description>P3  interrupt enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P2</name>
              <description>P2 interrupt enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P1</name>
              <description>P1 interrupt enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P0</name>
              <description>P0 interrupt enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!--ISR : Port n interrupt status register-->
        <register>
          <name>ISR</name>
          <description>Port n interrupt status register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>P7</name>
              <description>P7  interrupt status</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P6</name>
              <description>P6 interrupt status</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P5</name>
              <description>P5  interrupt status</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P4</name>
              <description>P4 interrupt status</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P3</name>
              <description>P3  interrupt status</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P2</name>
              <description>P2 interrupt status</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P1</name>
              <description>P1 interrupt status</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P0</name>
              <description>P0 interrupt status</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!--ICR : Port n interrupt control register-->
        <register>
          <name>ICR</name>
          <description>Port n interrupt control register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>P7</name>
              <description>P7  interrupt control</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P6</name>
              <description>P6 interrupt control</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P5</name>
              <description>P5  interrupt control</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P4</name>
              <description>P4 interrupt control</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P3</name>
              <description>P3  interrupt control</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P2</name>
              <description>P2 interrupt control</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P1</name>
              <description>P1 interrupt control</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P0</name>
              <description>P0 interrupt control</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--PB-->
    <peripheral derivedFrom="PA">
      <name>PB</name>
      <baseAddress>0x40001100</baseAddress>
    </peripheral>
    <!--PC-->
    <peripheral derivedFrom="PA">
      <name>PC</name>
      <baseAddress>0x40001200</baseAddress>
      <interrupt>
        <name>GPIOCD</name>
        <value>04</value>
      </interrupt>
    </peripheral>
    <!--PD-->
    <peripheral derivedFrom="PA">
      <name>PD</name>
      <baseAddress>0x40001300</baseAddress>
    </peripheral>
    <!--PE-->
    <peripheral derivedFrom="PA">
      <name>PE</name>
      <baseAddress>0x40001400</baseAddress>
      <interrupt>
        <name>GPIOE</name>
        <value>05</value>
      </interrupt>
    </peripheral>
    <!--PF-->
    <peripheral derivedFrom="PA">
      <name>PF</name>
      <baseAddress>0x40001500</baseAddress>
      <interrupt>
        <name>GPIOF</name>
        <value>06</value>
      </interrupt>
      <registers>
        <!--PLSR -->
        <register>
          <name>PLSR</name>
          <description>PORT F level select register </description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000007</resetMask>
          <fields>
            <field>
              <name>PF7LSB</name>
              <description>PORTF 7 Level Select bit</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PF6LSB</name>
              <description>PORTF 6 Level Select bit</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PF5LSB</name>
              <description>PORTF 5 Level Select bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--PCU-->
    <peripheral>
      <name>PCU</name>
      <version>1.0</version>
      <description>Port Control Mode Enable Register</description>
      <baseAddress>0x40001F00</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0xFF</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!--KEYR : Port LED KEY Register -->
        <register>
          <name>KEYR</name>
          <description>Port LED KEY Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SEGENKEY</name>
              <description>Writing 0xA087 in  Operation Key register</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>COMENKEY</name>
              <description>Writing 0x0702 in Operation Key register</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SEGR : Port LED SEG Register -->
        <register>
          <name>SEGR</name>
          <description>Port LED SEG Register </description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SEG9</name>
              <description>LED SEG9x Signal bit</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SEG8</name>
              <description>LED SEG8 Signal bit</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SEG7</name>
              <description>LED SEG7 Signal bit</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SEG6</name>
              <description>LED SEG6 Signal bit</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SEG5</name>
              <description>LED SEG5 Signal bit</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SEG4</name>
              <description>LED SEG4 Signal bit</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SEG3</name>
              <description>LED SEG3 Signal bit</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SEG2</name>
              <description>LED SEG2 Signal bit</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SEG1</name>
              <description>LED SEG1 Signal bit</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SEG0</name>
              <description>LED SEGx Signal bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--COMR : Port LED COM Register-->
        <register>
          <name>COMR</name>
          <description>Port LED COM Register </description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>LED_ENDF</name>
              <description>Led end signal</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>COM15</name>
              <description>LED COMx Signal</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>COM14</name>
              <description>LED COMx Signal</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>COM13</name>
              <description>LED COMx Signal</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>COM12</name>
              <description>LED COMx Signal</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>COM11</name>
              <description>LED COMx Signal</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>COM10</name>
              <description>LED COMx Signal</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>COM9</name>
              <description>LED COMx Signal</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>COM8</name>
              <description>LED COMx Signal</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>COM7</name>
              <description>LED COMx Signal</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>COM6</name>
              <description>LED COMx Signal</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>COM5</name>
              <description>LED COMx Signal</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>COM4</name>
              <description>LED COMx Signal</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>COM3</name>
              <description>LED COMx Signal</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>COM2</name>
              <description>LED COMx Signal</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>COM1</name>
              <description>LED COM1 Signal</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>COM0</name>
              <description>LED COMx Signal</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- PORTEN: Port Access Enable -->
        <register>
          <name>PORTEN</name>
          <description>Port Access Enable 0x15-&gt;0x51</description>
          <addressOffset>0xF0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>PORTEN</name>
              <description>Writing the sequence of 0x15 and 0x51 in this register enables</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--FMC-->
    <peripheral>
      <name>FMC</name>
      <version>1.0</version>
      <description>FLASH MEMORY CONTROLLER</description>
      <groupName>FMC</groupName>
      <baseAddress>0x40000100</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x180</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!--MR : Port Access Enable-->
        <register>
          <name>MR</name>
          <description>Flash Memory Mode Select register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>ACODE</name>
              <description>Access Code.
5A-&gt;A5 : Flash mode entry
A5-&gt;5A : Trim mode entry
81-&gt;28 : AMBA mode entry
66-&gt;99 : PROT mode entry
39-&gt;7D : test mode entry(hidden)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
          </fields>
        </register>
        <!--CR : Flash Memory Control register-->
        <register>
          <name>CR</name>
          <description>Flash Memory Control register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x05000000</resetValue>
          <fields>
            <field>
              <name>LOCKSEL</name>
              <description>LOCK(read protection) access enable.</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SELFPGM</name>
              <description>When this bit is set("1"), PGM/ERS/HVEN will be cleared automatically after WRBUSY falling edge. It also enable CPU wait control when HVEN bit is set(1)
(start of program or erase operation)It also affects to PMODE bit operation.
</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IFEN</name>
              <description>Info(OTP1/2/3) block enable</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BBLOCK</name>
              <description>Boot Block(1st 4KB) protection enable/disable from Mass(bulk) erase</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MAS</name>
              <description>Mass(bulk) erase enable/disable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SECT4K</name>
              <description>Sector 4K erase enable/disable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SECT1K</name>
              <description>Sector 1K erase enable/disable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PMODE</name>
              <description>PMODE enable/disable
(Flash Address path is connected with FMAR) PMODE only valid when SELFPGM bit was not set(when SELFPGM = 0)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WADCK</name>
              <description>Program/Erase address data latch clock enable/disable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PGM</name>
              <description>Program mode enable/disable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ERS</name>
              <description>Erase mode enable/disable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>HVEN</name>
              <description>High Voltage cycle enable/disable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--AR : Flash Memory Address register-->
        <register>
          <name>AR</name>
          <description>Flash Memory Address register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>FADDR</name>
              <description>Word(32-bit) base address : 64K-word address for 256KB Flash.
Auto Incremental after WADCK trigger (after latching of target address).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--DR : Flash Memory Data register-->
        <register>
          <name>DR</name>
          <description>Flash Memory Data register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>FDATA</name>
              <description>Word size(32-bit) data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <!--BUSY : Flash Write Busy Status Register-->
        <register>
          <name>BUSY</name>
          <description>Flash Write Busy Status Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>WRBUSY</name>
              <description>Write Busy status bit 
FLBUSY bit goes high after set HVEN bit (in CTRL register).
FLBUSY bit goes low when WRBUSY becomes low after program(or erase) complete.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--CRC : Flash CRC-CCITT check value-->
        <register>
          <name>CRC</name>
          <description>Flash CRC-CCITT check value</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>CRC16</name>
              <description>CRC16 check value read register
polynomial: (1 + x5 + x12 + x16)
data width: 32 (the first serial bit is D[31])</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--CFG : Flash Memory Config Register-->
        <register>
          <name>CFG</name>
          <description>Flash Memory Config Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00008200</resetValue>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. On writes, write 0x7858 to these bits, otherwise the write is ignored.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>WAIT</name>
              <description>This bits only be written in AMBA mode and MSB 16-bit (bit [31:16]) must be 0x7858
</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>CRCINIT</name>
              <description>When this bit is set('1'), CRC register will be initialized
It should be reset again before read flash to generate CRC16 calculation
(Initial value of FMCRC is 0xFFFF)</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CRCEN</name>
              <description>CRC16 enable
CRC value will be calculated at every flash read timing</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--WPROT : Write Protection Register-->
        <register>
          <name>WPROT</name>
          <description>Write Protection Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>WPROT</name>
              <description>Write protection
each 8 KB segments for whole memory address (needs 16 bits for 128KB flash)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <!--LOCK : Flash LOCK register-->
        <register>
          <name>LOCK</name>
          <description>Flash LOCK register</description>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000ff</resetValue>
          <fields>
            <field>
              <name>RPROT</name>
              <description>Read protection
0x0000_00FF is Default. Any other value will lock falsh(enable read protection)
In user mode, 0xFF can not be written
To unlock, user must erase LOCK area of Flash next to MAS(bulk) erase
- 1st MAS(bult) erase and then erase LOCK area
- To unlock the flash, pin reset or power on reset required</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--DMA0-->
    <peripheral>
      <name>DMA0</name>
      <version>1.0</version>
      <description>FLASH MEMORY CONTROLLER</description>
      <groupName>DMA</groupName>
      <baseAddress>0x40000400</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x10</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!--CR : DMA Channel n Control Register-->
        <register>
          <name>CR</name>
          <description>DMA Channel n Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>TRANSCNT</name>
              <description>Number of DMA transfer remained
Required transfer number should be written before enable DMA transfer.
0 : DMA transfer is done.
N : N transfers are remained.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>12</bitWidth>
            </field>
            <field>
              <name>PERISEL</name>
              <description>Peripheral selction
N : Associated peripheral selection. 
Refer to DMA Peripheral connection table</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>SIZE</name>
              <description>Bus transfer size.
00: DMA transfer is byte size transfer
01: DMA transfer is half word size transfer
10: DMA transfer is word size transfer
11: Reserved</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>DIR</name>
              <description>Select transfer direction.
0: Transfer direction is from memory to peripheral. (TX)
1: Transfer direction is from peripheral to memory. (RX)</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--SR : DMA Channel n Status Register-->
        <register>
          <name>SR</name>
          <description>DMA Channel n Status Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>EOT</name>
              <description>End of transfer.
0: Data to be transferred is existing. TRANSCNT shows non zero value 
1: All data is transferred. TRANSCNT shows now 0</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DMAEN</name>
              <description>DMA Enable
0: DMA is in stop or hold state
1: DMA is running or enabled</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--PAR : DMA Channel n Peripheral Address-->
        <register>
          <name>PAR</name>
          <description>DMA Channel n Peripheral Address</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>PAR</name>
              <description>Target Peripheral address of transmit buffer or receive buffer.
Address is fixed address when each transfer is done.
If DIR is "0" this address is destination address of data transfer.
If DIR is "1", this address is source address of data transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--MAR : DMA Channel n Memory Address-->
        <register>
          <name>MAR</name>
          <description>DMA Channel n Memory Address</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x20000000</resetValue>
          <fields>
            <field>
              <name>MAR</name>
              <description>Target memory address of data transfer.
Address is automatically incremented according to SIZE bits when each transfer is done.
If DIR is "0" this address is source address of data transfer.
If DIR is "1", this address is destination address of data transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--DMA1-->
    <peripheral derivedFrom="DMA0">
      <name>DMA1</name>
      <baseAddress>0x40000410</baseAddress>
    </peripheral>
    <!--DMA2-->
    <peripheral derivedFrom="DMA0">
      <name>DMA2</name>
      <baseAddress>0x40000420</baseAddress>
    </peripheral>
    <!--DMA3-->
    <peripheral derivedFrom="DMA0">
      <name>DMA3</name>
      <baseAddress>0x40000430</baseAddress>
    </peripheral>
    <!--WDT-->
    <peripheral>
      <name>WDT</name>
      <version>1.0</version>
      <description>WATCH-DOG TIMER</description>
      <groupName>WDT</groupName>
      <baseAddress>0x40001a00</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x020</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>WDT</name>
        <value>02</value>
      </interrupt>
      <registers>
        <register>
          <name>CR</name>
          <description>Watch-dog Timer Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. On writes, write 0x5A69 to these bits, otherwise the write is ignored.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>RSTEN</name>
              <description>Watch-dog Timer Reset Enable bits</description>
              <bitOffset>10</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CNTEN</name>
              <description>Watch-dog Timer Counter Enable bits</description>
              <bitOffset>4</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WINMIEN</name>
              <description>Watch-dog Timer Window Match Interrupt Enable bit</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>UNFIEN</name>
              <description>Watch-dog Timer Underflow Interrupt Enable bit</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CLKDIV</name>
              <description>Watch-dog Timer Clock Divider bits, The clock which is selected by PPCLKSR[0]</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SR</name>
          <description>Watch-dog Timer Status Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000080</resetValue>
          <resetMask>0x0000083</resetMask>
          <fields>
            <field>
              <name>DBGCNTEN</name>
              <description>Watch-dog Timer Counter Enable bit. When the core is halted in the debug mode. Note: This bit is cleared to "0b" only by POR reset.</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RUN_CORE_HALTED</name>
                  <description>The watch-dog timer counter continues even if the core is halted.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STOP_CORE_HALTED</name>
                  <description>The watch-dog timer counter is stopped when the core is halted.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WINMIFLAG</name>
              <description>Watch-dog Timer Window Match Interrupt Flag bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WDT_WDM_IF_CLR</name>
                  <description>No request occurred</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WDT_WDM_IF_SET</name>
                  <description>Request occurred, This bit is cleared to '0' when write '1'.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UNFIFLAG</name>
              <description>Watch-dog Timer Underflow Interrupt Flag bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WDT_UDF_IF_CLR</name>
                  <description>No request occurred</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WDT_UDF_IF_SET</name>
                  <description>Request occurred, This bit is cleared to '0' when write '1'.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DR</name>
          <description>Watch-dog Timer Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000fff</resetValue>
          <resetMask>0x00ffffff</resetMask>
          <fields>
            <field>
              <name>DATA</name>
              <description>Watch-dog Timer Data bits. The range is 0x000000 to 0xFFFFFF.</description>
              <bitRange>[23:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CNT</name>
          <description>Watch-dog Timer Counter Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000fff</resetValue>
          <resetMask>0x00ffffff</resetMask>
          <fields>
            <field>
              <name>CNT</name>
              <description>Watch-dog Timer Counter bits.</description>
              <bitRange>[23:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WINDR</name>
          <description>Watch-dog Timer Window Data Register (Note: Once any value is written to this window data register, the register can't be changed until a system reset.)</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00001fff</resetValue>
          <resetMask>0x00ffffff</resetMask>
          <fields>
            <field>
              <name>WDATA</name>
              <description>Watch-dog Timer Window Data bits. The range is 0x000000 to 0xFFFFFF.</description>
              <bitRange>[23:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CNTR</name>
          <description>Watch-dog Timer Counter Reload Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>CNTR</name>
              <description>Watch-dog Timer Counter Reload bits.</description>
              <bitRange>[07:00]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RELOAD_WDTDR</name>
                  <description>Reload the WDTDR value to watch-dog timer counter and re-start. (Automatically cleared to "0x00" after operation)</description>
                  <value>0x6a</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNLOAD_WDTDR</name>
                  <description>No effect</description>
                  <value>0x00</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--WT-->
    <peripheral>
      <name>WT</name>
      <version>1.0</version>
      <description>WATCH TIMER</description>
      <groupName>WT</groupName>
      <baseAddress>0x40002000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x010</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>WT</name>
        <value>12</value>
      </interrupt>
      <registers>
        <register>
          <name>CR</name>
          <description>Watch Timer Control Register</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000bb</resetMask>
          <fields>
            <field>
              <name>WTEN</name>
              <description>Watch Timer Operation Enable bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_WT</name>
                  <description>Disable watch timer operation</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_WT</name>
                  <description>Enable watch timer operation</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WTINTV</name>
              <description>Watch Timer Interval Selection bits.</description>
              <bitRange>[05:04]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WT_IF_INTERVAL_7</name>
                  <description>fWT/2^7</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WT_IF_INTERVAL_13</name>
                  <description>fWT/2^13</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WT_IF_INTERVAL_14</name>
                  <description>fWT/2^14</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WT_IF_INTERVAL_14_</name>
                  <description>fWT/(2^14x(WTDR value + 1))</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WTIEN</name>
              <description>Watch Timer Interrupt Enable bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_WT_INT</name>
                  <description>Disable watch timer interrupt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_WT_INT</name>
                  <description>Enable watch timer interrupt</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WTIFLAG</name>
              <description>Watch Timer Interrupt Flag bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WT_IF_CLR</name>
                  <description>No request occurred</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WT_IF_SET</name>
                  <description>Request occurred, This bit is cleared to '0' when write '1'.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WTCLR</name>
              <description>Watch Timer Counter and Divider Clear bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LET_WT_CNT_BE</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLEAR_WT_CNT</name>
                  <description>Clear the counter and divider (Automatically cleared to "0b" after operation)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DR</name>
          <description>Watch Timer Data Register</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000fff</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>WTDATA</name>
              <description>Watch Timer Data bits. The range is 0x001 to 0xFFF.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CNT</name>
          <description>Watch Timer Counter Register</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>CNT</name>
              <description>Watch Timer Counter bits.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--TIMER10-->
    <peripheral>
      <name>TIMER10</name>
      <version>1.0</version>
      <description>TIMER COUNTER 10/11/12</description>
      <groupName>TC</groupName>
      <baseAddress>0x40002100</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TIMER10</name>
        <value>07</value>
      </interrupt>
      <registers>
        <register>
          <name>CR</name>
          <description>Timer/Counter n Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000f9ff</resetMask>
          <fields>
            <field>
              <name>TnEN</name>
              <description>Timer n Operation Enable bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCLK</name>
              <description>Timer n Clock Selection bit (Note: This bit should be changed during TnEN bit is "0b".)</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnMS</name>
              <description>Timer n Operation Mode Selection bits (Note: These bits should be changed during TnEN bit is "0b".)</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnECE</name>
              <description>Timer n External Clock Edge Selection bit</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnOPOL</name>
              <description>TnOUT Polarity Selection bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCPOL</name>
              <description>Timer n Capture Polarity Selection bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnMIEN</name>
              <description>Timer n Match Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCIEN</name>
              <description>Timer n Capture Interrupt Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnMIFLAG</name>
              <description>Timer n Match Interrupt Flag bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCIFLAG</name>
              <description>Timer n Capture Interrupt Flag bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnPAU</name>
              <description>Timer n Counter Temporary Pause Control bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCLR</name>
              <description>Timer n Counter and Prescaler Clear bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ADR</name>
          <description>Timer/Counter n A Data Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>ADATA</name>
              <description>Timer/Counter n A Data bits. The range is 0x0000 to 0xFFFF. Note: Do not write "0000H" in the TnADR register when PPG mode.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>BDR</name>
          <description>Timer/Counter n B Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>BDATA</name>
              <description>Timer/Counter n B Data bits. The range is 0x0000 to 0xFFFF.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CAPDR</name>
          <description>Timer/Counter n Capture Data Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>CAPD</name>
              <description>Timer/Counter n Capture Data bits.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PREDR</name>
          <description>Timer/Counter n Prescaler Data Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000fff</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>PRED</name>
              <description>Timer/Counter n Prescaler Data bits.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CNT</name>
          <description>Timer/Counter n Counter Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>CNT</name>
              <description>Timer/Counter n Counter bits.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--TIMER11-->
    <peripheral derivedFrom="TIMER10">
      <name>TIMER11</name>
      <baseAddress>0x40002200</baseAddress>
      <interrupt>
        <name>TIMER11</name>
        <value>08</value>
      </interrupt>
    </peripheral>
    <!--TIMER12-->
    <peripheral derivedFrom="TIMER10">
      <name>TIMER12</name>
      <baseAddress>0x40002300</baseAddress>
      <interrupt>
        <name>TIMER12</name>
        <value>09</value>
      </interrupt>
    </peripheral>
    <!--TIMER13-->
    <peripheral derivedFrom="TIMER10">
      <name>TIMER13</name>
      <baseAddress>0x40002700</baseAddress>
      <interrupt>
        <name>TIMER13</name>
        <value>21</value>
      </interrupt>
    </peripheral>
    <!--TIMER20-->
    <peripheral>
      <name>TIMER20</name>
      <version>1.0</version>
      <description>TIMER COUNTER 20/21</description>
      <groupName>TC</groupName>
      <baseAddress>0x40002500</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x020</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TIMER20</name>
        <value>15</value>
      </interrupt>
      <registers>
        <register>
          <name>CR</name>
          <description>Timer/Counter n Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>TnEN</name>
              <description>Timer n Operation Enable bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCLK</name>
              <description>Timer n Clock Selection bit (Note: This bit should be changed during TnEN bit is "0b".)</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnMS</name>
              <description>Timer n Operation Mode Selection bits (Note: These bits should be changed during TnEN bit is "0b".)</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnECE</name>
              <description>Timer n External Clock Edge Selection bit</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnOPOL</name>
              <description>TnOUT Polarity Selection bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCPOL</name>
              <description>Timer n Capture Polarity Selection bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnMIEN</name>
              <description>Timer n Match Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCIEN</name>
              <description>Timer n Capture Interrupt Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnMIFLAG</name>
              <description>Timer n Match Interrupt Flag bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCIFLAG</name>
              <description>Timer n Capture Interrupt Flag bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnPAU</name>
              <description>Timer n Counter Temporary Pause Control bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TnCLR</name>
              <description>Timer n Counter and Prescaler Clear bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ADR</name>
          <description>Timer/Counter n A Data Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xffffffff</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>ADATA</name>
              <description>Timer/Counter n A Data bits. The range is 0x00000000 to 0xFFFFFFFF. Note: Do not write "00000000H" in the TnADR register when PPG mode.</description>
              <bitRange>[31:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>BDR</name>
          <description>Timer/Counter n B Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xffffffff</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>BDATA</name>
              <description>Timer/Counter n B Data bits. The range is 0x00000000 to 0xFFFFFFFF.</description>
              <bitRange>[31:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CAPDR</name>
          <description>Timer/Counter n Capture Data Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CAPD</name>
              <description>Timer/Counter n Capture Data bits.</description>
              <bitRange>[31:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PREDR</name>
          <description>Timer/Counter n Prescaler Data Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000fff</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>PRED</name>
              <description>Timer/Counter n Prescaler Data bits.P</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CNT</name>
          <description>Timer/Counter n Counter Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CNT</name>
              <description>Timer/Counter n Counter bits.</description>
              <bitRange>[31:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--TIMER21-->
    <peripheral derivedFrom="TIMER20">
      <name>TIMER21</name>
      <baseAddress>0x40002600</baseAddress>
      <interrupt>
        <name>TIMER21</name>
        <value>16</value>
      </interrupt>
    </peripheral>
    <!--TIMER30-->
    <peripheral>
      <name>TIMER30</name>
      <version>1.0</version>
      <description>TIMER COUNTER 30</description>
      <groupName>TC</groupName>
      <baseAddress>0x40002400</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x040</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TIMER30</name>
        <value>13</value>
      </interrupt>
      <registers>
        <register>
          <name>CR</name>
          <description>Timer/Counter 30 Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>T30EN</name>
              <description>Timer 30 Operation Enable bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_T30</name>
                  <description>Disable timer 30 operation</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_T30</name>
                  <description>Enable timer 30 operation (Counter clear and start)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>T30CLK</name>
              <description>Timer 30 Clock Selection bit (Note: This bit should be changed during T30EN bit is "0b".)</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SELECT_INTERNAL_CLK</name>
                  <description>Select an internal prescaler clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SELECT_EXTERNAL_CLK</name>
                  <description>Select an external clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>T30MS</name>
              <description>Timer 30 Operation Mode Selection bits (Note: These bits should be changed during T30EN bit is "0b".)</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INTERVAL_MODE</name>
                  <description>Interval mode (All match interrupts can occur)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAPTURE_MODE</name>
                  <description>Capture mode (The Period-match interrupt can occur)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BACK_TO_BACK_MODE</name>
                  <description>Back-to-back mode (All interrupts can occur)</description>
                  <value>2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>T30ECE</name>
              <description>Timer 30 External Clock Edge Selection bit</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FORCA</name>
              <description>Timer 30 Output Mode Selection bit. This bit should be changed when the T30EN is "0b". Note: If this bit is changed on operation, it shall apply from the next period.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DLYEN</name>
              <description>Delay Time Insertion Enable bit</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DLYPOS</name>
              <description>Delay Time Insertion Position</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CPOL</name>
              <description>Timer 30 Capture Polarity Selection bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UPDT</name>
              <description>Data Reload Time Selection bits</description>
              <bitRange>[05:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PMOC</name>
              <description>Period Match Interrupt Occurrence Selection (Note: A period match counter is cleared as 0x00 when the T3nCLR bit is set or the PMOC[2:0] bits are changed.)</description>
              <bitRange>[03:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CLR</name>
              <description>Timer 30 Counter and Prescaler Clear bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LET_T30_CNT_BE</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLEAR_T30_CNT</name>
                  <description>Clear timer 30 counter and prescaler (Automatically cleared to "0b" after operation)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PDR</name>
          <description>Timer/Counter 30 Period Data Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>PDATA</name>
              <description>Timer/Counter 30 Period Data bits. The range is 0x0002 to 0xFFFF.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ADR</name>
          <description>Timer/Counter 30 A Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>ADATA</name>
              <description>Timer/Counter 30 A Data bits. The range is 0x0000 to 0xFFFF.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>BDR</name>
          <description>Timer/Counter 30 B Data Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>BDATA</name>
              <description>Timer/Counter 30 B Data bits. The range is 0x0000 to 0xFFFF.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CDR</name>
          <description>Timer/Counter 30 C Data Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>CDATA</name>
              <description>Timer/Counter 30 C Data bits. The range is 0x0000 to 0xFFFF.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CAPDR</name>
          <description>Timer/Counter 30 Capture Data Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>CAPD</name>
              <description>Timer/Counter 30 Capture Data bits.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PREDR</name>
          <description>Timer/Counter 30 Prescaler Data Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000fff</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>PRED</name>
              <description>Timer/Counter 30 Prescaler Data bits.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CNT</name>
          <description>Timer/Counter 30 Counter Register</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>CNT</name>
              <description>Timer/Counter 30 Counter bits.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>OUTCR</name>
          <description>Timer/Counter 30 Output Control Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ff77</resetMask>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. On writes, write 0xE06C to these bits, otherwise the write is ignored.</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>POLB</name>
              <description>PWM30xB Output Polarity Selection bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>POLA</name>
              <description>PWM30xA Output Polarity Selection bit</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PABOE</name>
              <description>PWM30AB Output Enable bit</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PBBOE</name>
              <description>PWM30BB Output Enable bit</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PCBOE</name>
              <description>PWM30CB Output Enable bit</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PAAOE</name>
              <description>PWM30AA Output Enable bit</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PBAOE</name>
              <description>PWM30BA Output Enable bit</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PCAOE</name>
              <description>PWM30CA Output Enable bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLAB</name>
              <description>Configure PWM30AB output When Disable</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLBB</name>
              <description>Configure PWM30BB output When Disable</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLCB</name>
              <description>Configure PWM30CB output When Disable</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLAA</name>
              <description>Configure PWM30AA output When Disable</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLBA</name>
              <description>Configure PWM30BA output When Disable</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLCA</name>
              <description>Configure PWM30CA output When Disable</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DLY</name>
          <description>Timer/Counter 30 PWM Output Delay Data Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000003ff</resetMask>
          <fields>
            <field>
              <name>DLY</name>
              <description>Timer/Counter 30 PWM Delay Data bits. Delay time: DLY[9:0]/fT30</description>
              <bitRange>[09:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INTCR</name>
          <description>Timer/Counter 30 Interrupt Control Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000007f</resetMask>
          <fields>
            <field>
              <name>HIZIEN</name>
              <description>Timer 30 Output High-Impedance Interrupt Enable bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CIEN</name>
              <description>Timer 30 Capture Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30BTIEN</name>
              <description>Timer 30 Bottom Interrupt Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30PMIEN</name>
              <description>Timer 30 Period Match Interrupt Enable bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30AMIEN</name>
              <description>Timer 30 A-ch Match Interrupt Enable bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30BMIEN</name>
              <description>Timer 30 B-ch Match Interrupt Enable bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CMIEN</name>
              <description>Timer 30 C-ch Match Interrupt Enable bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INTFLAG</name>
          <description>Timer/Counter 30 Interrupt Flag Register</description>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000007f</resetMask>
          <fields>
            <field>
              <name>HIZIFLAG</name>
              <description>Timer 30 Output High-Impedance Interrupt Flag bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CIFLAG</name>
              <description>Timer 30 Capture Interrupt Flag bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30BTIFLAG</name>
              <description>Timer 30 Bottom Interrupt Flag bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30PMIFLAG</name>
              <description>Timer 30 Period Match Interrupt Flag bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30AMIFLAG</name>
              <description>Timer 30 A-ch Match Interrupt Flag bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30BMIFLAG</name>
              <description>Timer 30 B-ch Match Interrupt Flag bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CMIFLAG</name>
              <description>Timer 30 C-ch Match Interrupt Flag bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HIZCR</name>
          <description>Timer/Counter 30 High-Impedance Control Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000097</resetMask>
          <fields>
            <field>
              <name>HIZEN</name>
              <description>PWM30xA/PWM30xB Output High-Impedance Enable bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HIZSW</name>
              <description>High-Impedance Output Software Setting</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HEDGE</name>
              <description>High-Impedance Edge Selection</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HIZSTA</name>
              <description>High-Impedance Status</description>
              <bitRange>[01:01]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>HIZCLR</name>
              <description>High-Impedance Output Clear bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ADTCR</name>
          <description>Timer/Counter 30 A/DC Trigger Control Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000001f</resetMask>
          <fields>
            <field>
              <name>T30BTTG</name>
              <description>Select Timer 30 Bottom for A/DC Trigger Signal Generator</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30PMTG</name>
              <description>Select Timer 30 Period Match for A/DC Trigger Signal Generator</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30AMTG</name>
              <description>Select Timer 30 A-ch Match for A/DC Trigger Signal Generator</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30BMTG</name>
              <description>Select Timer 30 B-ch Match for A/DC Trigger Signal Generator</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CMTG</name>
              <description>Select Timer 30 C-ch Match for A/DC Trigger Signal Generator</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ADTDR</name>
          <description>Timer/Counter 30 A/DC Trigger Generator Data Register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00003fff</resetMask>
          <fields>
            <field>
              <name>ADTDATA</name>
              <description>Timer/Counter 30 A/DC Trigger Generation Data bits.</description>
              <bitRange>[13:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--USART10-->
    <peripheral>
      <name>USART10</name>
      <version>1.0</version>
      <description>USART 10 (UART + SPI)</description>
      <groupName>USART</groupName>
      <baseAddress>0x40003800</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>USART10</name>
        <value>11</value>
      </interrupt>
      <registers>
        <register>
          <name>CR1</name>
          <description>USARTn Control Register 1</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>USTnMS</name>
              <description>USARTn Operation Mode Selection bits</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASYNC</name>
                  <description>Asynchronous Mode (UART)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYNC</name>
                  <description>Synchronous Mode</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI</name>
                  <description>SPI mode</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USTnP</name>
              <description>Selects Parity Generation and Check method (only UART mode)</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PARITY</name>
                  <description>No parity</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EVEN</name>
                  <description>Even parity</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ODD</name>
                  <description>Odd parity</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USTnS</name>
              <description>Selects the length of data bit in a frame when Asynchronous or Synchronous mode</description>
              <bitRange>[11:09]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>5BIT</name>
                  <description>5 bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>6BIT</name>
                  <description>6 bit</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>7BIT</name>
                  <description>7 bit</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>8BIT</name>
                  <description>8 bit</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>9BIT</name>
                  <description>9 bit</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ORDn</name>
              <description>Selects the first data bit to be transmitted (only SPI mode)</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LSB_FIRST</name>
                  <description>LSB-first</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MSB_FIRST</name>
                  <description>MSB-first</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CPOLn</name>
              <description>Selects the clock polarity of ACK in synchronous or SPI mode</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CHANGE_AT_FALLING_EDGE</name>
                  <description>TXD Change @Rising Edge, RXD Change @Falling Edge</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHANGE_AT_RISING_EDGE</name>
                  <description>TXD Change @Falling Edge, RXD Change @Rising Edge</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CPHAn</name>
              <description>(null)The CPOLn and this bit determine if data are sampled on the leading or trailing edge of SCK (only SPI mode)</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPL_STP</name>
                  <description>Sample / Setup</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STP_SPL</name>
                  <description>Setup / Sample</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DRIEn</name>
              <description>Transmit Data Register Empty Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXCIEn</name>
              <description>Transmit Complete Interrupt Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXCIEn</name>
              <description>Receive Complete Interrupt Enable bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEIEn</name>
              <description>Asynchronous Wake-up Interrupt Enable bit in Deep Sleep Mode. When device is in deep sleep mode, if RXD goes to low level, an interrupt can be requested to wake-up system (only UART mode)</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXEn</name>
              <description>Enables the Transmitter unit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXEn</name>
              <description>Enables the Receiver unit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CR2</name>
          <description>USARTn Control Register 2</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000003ff</resetMask>
          <fields>
            <field>
              <name>USTnEN</name>
              <description>(nActivate USARTn Block by supplyingull)</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBLSn</name>
              <description>Selects receiver sampling rate (only UART mode)</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MASTERn</name>
              <description>Selects master or slave in SPI or Synchronous mode and controls the direction of SCK pin</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LOOPSn</name>
              <description>Control the Loop Back mode of USARTn for test mode</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DISSCKn</name>
              <description>In synchronous mode operation, selects the waveform of SCK output</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>USTnSSEN</name>
              <description>This bit controls the SS pin operation (only SPI mode)</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FXCHn</name>
              <description>SPI port function exchange control bit (only SPI mode)</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>USTnSB</name>
              <description>Selects the length of stop bit in Asynchronous or Synchronous mode</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>USTnTX8</name>
              <description>The ninth bit of data frame in Asynchronous or Synchronous mode of operation. Write this bit first before loading the USTnDR register</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>USTnRX8</name>
              <description>The ninth bit of data frame in Asynchronous or Synchronous mode of operation. Read this bit first before reading the receive buffer (only UART mode)</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ST</name>
          <description>USARTn Status Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000080</resetValue>
          <resetMask>0x000000f7</resetMask>
          <fields>
            <field>
              <name>DREn</name>
              <description>Transmit Data Register Empty Interrupt Flag</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXCn</name>
              <description>Transmit Complete Interrupt Flag</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXCn</name>
              <description>Receive Complete Interrupt Flag</description>
              <bitRange>[05:05]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WAKEn</name>
              <description>Asynchronous Wake-up Interrupt Flag</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DORn</name>
              <description>This bit is set if data OverRun occurs</description>
              <bitRange>[02:02]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FEn</name>
              <description>This bit is set if the first stop bit of next character in the receive buffer is detected as '0'. This bit is valid until the receive buffer is read (only UART mode)</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PEn</name>
              <description>This bit is set if the next character in the receive buffer has a Parity Error while parity is checked. This bit is valid until the receive buffer is read (only UART mode)</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>BDR</name>
          <description>USARTn Baud Rate Generation Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000FFF</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>BDATA</name>
              <description>The value in this register is used to generate internal baud rate in UART mode or to generate SCK clock in SPI mode. To prevent malfunction, do not write '0' in UART mode and do not write '0' or '1' in synchronous or SPI mode.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DR</name>
          <description>USARTn Data Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>DATA</name>
              <description>The USART Transmit buffer and Receive buffer share the same I/O address with this DATA register. The Transmit Data Buffer is the destination for data written to the USTnDR register. Reading the USTnDR register returns the contents of the Receive Buffer. Write to this register only when the DRE flag is set. In SPI master mode, the SCK clock is generated when data are written to this register.</description>
              <bitRange>[07:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--USART11-->
    <peripheral derivedFrom="USART10">
      <name>USART11</name>
      <baseAddress>0x40003900</baseAddress>
      <interrupt>
        <name>USART11</name>
        <value>17</value>
      </interrupt>
    </peripheral>
    <!-- UART0-->
    <peripheral>
      <name>UART0</name>
      <version>1.0</version>
      <description>UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER</description>
      <groupName>UART</groupName>
      <baseAddress>0x40004000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>UART0</name>
        <value>19</value>
      </interrupt>
      <registers>
        <!-- RBR: Receive Buffer Register -->
        <register>
          <name>RBR</name>
          <description>Receive Buffer Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>RBR</name>
              <description>recevied/transmit data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!-- THR: Transmit Data Hold Register -->
        <register>
          <name>THR</name>
          <description>Transmit Data Hold Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>THR</name>
              <description>recevied/transmit data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!-- IER: UART Interrupt Enable Register -->
        <register>
          <name>IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>DTXIEN</name>
              <description>DMA transmit done interrupt enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DRXIEN</name>
              <description>DMA Receiver line status interrupt enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RLSIE</name>
              <description>receiver line status interrupt enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>THREIE</name>
              <description>Transmit holding register empty interrupt enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DRIE</name>
              <description>Data receive interrupt enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- IIR: UART Interrupt ID Register -->
        <register>
          <name>IIR</name>
          <description>UART Interrupt ID Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>TXE</name>
              <description>Interrupt source ID</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IID</name>
              <description>Interrupt source ID</description>
              <bitOffset>1</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>IPEN</name>
              <description>Interrupt pending bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- LCR: UART Line Control Register -->
        <register>
          <name>LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>BREAK</name>
              <description>BREAK</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>STICKP</name>
              <description>STICK</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PARITY</name>
              <description>PARITY</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PEN</name>
              <description>parity bit transfer enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>STOPBIT</name>
              <description>STOPBIT</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DLEN</name>
              <description>Data length in one transfer word</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!-- DCR: UART Data Control Register -->
        <register>
          <name>DCR</name>
          <description>UART Data Control Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>LBON</name>
              <description>Local loopback test mode enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXINV</name>
              <description>Rx Data Inversion selection</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXINV</name>
              <description>TX Data Inversion selection</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- LSR: UART Line Status Register -->
        <register>
          <name>LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000060</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>TEMT</name>
              <description>Transmit empty</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>THRE</name>
              <description>Transmit holding register empty</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BI</name>
              <description>break condition indication bit</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FE</name>
              <description>frame error</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PE</name>
              <description>parity error</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OE</name>
              <description>overrun error</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DR</name>
              <description>Data recevied</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- BDR: Baud rate Divisor Latch Register -->
        <register>
          <name>BDR</name>
          <description>Baud rate Divisor Latch Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>BDR</name>
              <description>baudrate setting</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- BFR: Baud rate Fraction Counter Register -->
        <register>
          <name>BFR</name>
          <description>Baud rate Fraction Counter Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>BFR</name>
              <description>Fraction counter value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!-- IDTR: Inter-frame Delay Time Register -->
        <register>
          <name>IDTR</name>
          <description>Inter-frame Delay Time Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>SMS</name>
              <description>Start Bit Multi Sampling Enable bit</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DMS</name>
              <description>Data Bit Multi sampling enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WAITVAL</name>
              <description>wait time is decied by this value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!-- UART1-->
    <peripheral derivedFrom="UART0">
      <name>UART1</name>
      <baseAddress>0x40004100</baseAddress>
      <interrupt>
        <name>UART1</name>
        <value>20</value>
      </interrupt>
    </peripheral>
    <!--I2C0-->
    <peripheral>
      <name>I2C0</name>
      <version>1.0</version>
      <description>I2C 0</description>
      <groupName>I2C</groupName>
      <baseAddress>0x40004800</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>I2C0</name>
        <value>10</value>
      </interrupt>
      <registers>
        <register>
          <name>CR</name>
          <description>I2Cn Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>I2CnEN</name>
              <description>Activate I2Cn Block by supplying</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXDLYENBn</name>
              <description>I2CnSDHR Register Control bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2CnIEN</name>
              <description>I2Cn Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>I2CnIFLAG</name>
              <description>I2Cn Interrupt Flag bit. This bit is cleared when write any values in the I2CnST register.</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ACKnEN</name>
              <description>Controls ACK signal generation at ninth SCL period. Notes) ACK signal is output (SDA = 0) for the following 3 cases. Where x = 0 and 1. 1. When received address packet equals to SLAx[6:0] bits in I2CnSARx register. 2. When received address packet equals to value 0x00 with GCALLn enabled. 3. When I2Cn operates as a receiver (master or slave)</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMASTERn</name>
              <description>Represent Operation Mode of I2Cn</description>
              <bitRange>[02:02]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>STOPCn</name>
              <description>STOP Condition Generation When I2Cn is master.</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STARTCn</name>
              <description>START Condition Generation When I2Cn is master.</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ST</name>
          <description>I2Cn Status Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>GCALLn</name>
              <description>This bit has different meaning depending on whether I2C is master or slave. When I2C is a master, this bit represents whether it received AACK (address ACK) from slave.</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TENDn</name>
              <description>This bit is set when 1-byte of data is transferred completely.</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STOPDn</name>
              <description>This bit is set when a STOP condition is detected.</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSELn</name>
              <description>This bit is set when I2C is addressed by other master.</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MLOSTn</name>
              <description>This bit represents the result of bus arbitration in master mode.</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BUSYn</name>
              <description>This bit reflects bus status.</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TMODEn</name>
              <description>This bit is used to indicate whether I2C is transmitter or receiver.</description>
              <bitRange>[01:01]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RXACKn</name>
              <description>This bit shows the state of ACK signal.</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SAR1</name>
          <description>I2Cn Slave Address Register 1</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>SLAn</name>
              <description>These bits configure the slave address 0 in slave mode.</description>
              <bitRange>[07:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GCALLnEN</name>
              <description>This bit decides whether I2Cn allows general call address 0 or not in I2Cn slave mode.</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SAR2</name>
          <description>I2Cn Slave Address Register 2</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>SLAn</name>
              <description>These bits configure the slave address 1 in slave mode.</description>
              <bitRange>[07:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GCALLnEN</name>
              <description>This bit decides whether I2Cn allows general call address 1 or not in I2Cn slave mode.</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DR</name>
          <description>I2Cn Data Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>DATA</name>
              <description>The I2CnDR Transmit buffer and Receive buffer share the same I/O address with this DATA register. The Transmit Data Buffer is the destination for data written to the I2CnDR register. Reading the I2CnDR register returns the contents of the Receive Buffer.</description>
              <bitRange>[07:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SDHR</name>
          <description>I2Cn SDA Hold Time Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>HLDT</name>
              <description>This register is used to control SDA output timing from the falling edge of SCL. Note that SDA is changed after tPCLK X (I2CnSDHR+2). In master mode, load half the value of I2CnSCLR to this register to make SDA change in the middle of SCL. In slave mode, configure this register regarding the frequency of SCL from master. The SDA is changed after tPCLK X (I2CnSDHR+2) in master mode. So, to insure operation in slave mode, the value tPCLK X (I2CnSDHR + 2) must be smaller than the period of SCL.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SCLR</name>
          <description>I2Cn SCL Low Period Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000003f</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>SCLL</name>
              <description>This register defines the low period of SCL in master mode. The base clock is PCLK and the period is calculated by the formula: tPCLK X (4 X I2CnSCLR + 2) where tPCLK is the period of PCLK.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SCHR</name>
          <description>I2Cn SCL High Period Register</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000003f</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>SCLH</name>
              <description>This register defines the high period of SCL in master mode. The base clock is PCLK and the period is calculated by the formula: tPCLK X (4 X I2CnSCHR + 2) where tPCLK is the period of PCLK.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--I2C1-->
    <peripheral derivedFrom="I2C0">
      <name>I2C1</name>
      <baseAddress>0x40004900</baseAddress>
      <interrupt>
        <name>I2C1</name>
        <value>14</value>
      </interrupt>
    </peripheral>
    <!--SPI20-->
    <peripheral>
      <name>SPI20</name>
      <version>1.0</version>
      <description>Serial Peripheral Interface Bus</description>
      <groupName>SPI</groupName>
      <baseAddress>0x40004C00</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>SPI20</name>
        <value>25</value>
      </interrupt>
      <registers>
        <register>
          <name>TDR</name>
          <description>SPI2 n Transmit Data Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TDR</name>
              <description>Transmit Data Bit</description>
              <bitRange>[16:00]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RDR</name>
          <description>SPI n Received Data Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>RDR</name>
              <description>Received Data Bit</description>
              <bitRange>[16:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CR</name>
          <description>SPI Control Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00001020</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TXBC</name>
              <description>Tx Buffer Clear Bit</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXBC</name>
              <description>Rx Buffer Clear Bit</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXDIE</name>
              <description>DMA Tx Complete Interrupt Enable Bit</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDIE</name>
              <description>DMA Rx Complete Interrupt Enable Bit</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSCIE</name>
              <description>SS Edge Changed Interrupt Enable Bit</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXIE</name>
              <description>Transmit Interrupt Enable Bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXIE</name>
              <description>Received Interrupt Enable Bit</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSMOD</name>
              <description>SS Auto/Manual Output Selection Bit in Master Mode</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSOUT</name>
              <description>SS Output Signal Control Bit</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LBE</name>
              <description>Loop-back Mode Selection Bit in Master Mode</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSMASK</name>
              <description>SS Signal Masking in Slave Mode</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSMO</name>
              <description>SS Output Signal Selection Bit</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSPOL</name>
              <description>SS Signal Polarity Selection Bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MS</name>
              <description>Master/Slave Selection Bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MSBF</name>
              <description>MSB/LSB Transmit Advance Selection Bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CPHA</name>
              <description>SPI Clock Phase Bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CPOL</name>
              <description>SPI Clock Polarity Bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BITSZ</name>
              <description>Transmit/Receive Bit Size Selection Bit</description>
              <bitRange>[01:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>8_BIT</name>
                  <description>Size is 8 bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>9_BIT</name>
                  <description>Size is 9 bit</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>16_BIT</name>
                  <description>Size is 16 bit</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>17_BIT</name>
                  <description>Size is 17 bit</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SR</name>
          <description>SPI n Status Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000006</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TXDMAF</name>
              <description>DMA Transmit Operation Complete Flag</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMAF</name>
              <description>DMA Received Operation Complete Flag</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SBUSY</name>
              <description>Transmit/Received Operating Flag</description>
              <bitRange>[07:07]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SSDET</name>
              <description>SS Signal Rising or Falling Edge Detected Flag</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSON</name>
              <description>SS Signal Status Flag</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OVRF</name>
              <description>Received Overrun Error Flag</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UDRF</name>
              <description>Transmit Underrun Error Flag</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXIDLE</name>
              <description>Transmit Operating Flag</description>
              <bitRange>[02:02]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRDY</name>
              <description>Transmit Buffer Empty Flag</description>
              <bitRange>[01:01]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RRDY</name>
              <description>Received Buffer Empty Flag</description>
              <bitRange>[00:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>BR</name>
          <description>SPI n Baud Rate Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000ff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>BR</name>
              <description>Baud Rate Setting Bit</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EN</name>
          <description>SPI n Enable Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>ENABLE</name>
              <description>SPI Enable Bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LR</name>
          <description>SPI n Delay Length Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00010101</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SPL</name>
              <description>SPI STOP Length Value Bit</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BTL</name>
              <description>SPI Burst Length Value Bit</description>
              <bitRange>[15:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STL</name>
              <description>SPI Start Length Value Bit</description>
              <bitRange>[07:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--SPI21-->
    <peripheral derivedFrom="SPI20">
      <name>SPI21</name>
      <version>1.0</version>
      <description>Serial Peripheral Interface Bus</description>
      <groupName>SPI</groupName>
      <baseAddress>0x40004D00</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>SPI21</name>
        <value>26</value>
      </interrupt>
    </peripheral>
    <!--ADC-->
    <peripheral>
      <name>ADC</name>
      <version>1.0</version>
      <description>12-BIT A/D CONVERTER</description>
      <groupName>ADC</groupName>
      <baseAddress>0x40003000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x010</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>ADC</name>
        <value>18</value>
      </interrupt>
      <registers>
        <register>
          <name>CR</name>
          <description>A/D Converter Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000bd3f</resetMask>
          <fields>
            <field>
              <name>ADCEN</name>
              <description>A/DC Module Enable bit (The A/DC is automatically disabled at power down mode)</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_ADC</name>
                  <description>Disable A/DC module operation</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_ADC</name>
                  <description>Enable A/DC module operation</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRIG</name>
              <description>A/DC Trigger Signal Selection bits</description>
              <bitRange>[13:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADST</name>
                  <description>ADST</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T10_A_MATCH</name>
                  <description>Timer 10 A-match signal</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T11_A_MATCH</name>
                  <description>Timer 11 A-match signal</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T12_A_MATCH</name>
                  <description>Timer 12 A-match signal</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>T30_SIGNAL</name>
                  <description>A/DC trigger signal from timer 30</description>
                  <value>4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>REFSEL</name>
              <description>A/DC Reference Selection bit</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VDD</name>
                  <description>Select analog power (VDD)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AVREF</name>
                  <description>Select external reference (AVREF)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADST</name>
              <description>A/DC Conversion Start bit. This bit is automatically cleared to "0b" after operation</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NONE</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>START_AD_CONVERSION</name>
                  <description>Trigger signal generation for conversion start</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADCIEN</name>
              <description>A/DC Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_ADC_INT</name>
                  <description>Disable A/DC interrupt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_ADC_INT</name>
                  <description>Enable A/DC interrupt</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADCIFLAG</name>
              <description>A/DC Interrupt Flag bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADC_IF_CLR</name>
                  <description>No request occurred</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_IF_SET</name>
                  <description>Request occurred, This bit is cleared to '0' when write '1'.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADSEL</name>
              <description>A/D Converter Channel Selection bits</description>
              <bitRange>[03:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>AN0</name>
                  <description>AN0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN1</name>
                  <description>AN1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN2</name>
                  <description>AN2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN3</name>
                  <description>AN3</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN4</name>
                  <description>AN4</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN5</name>
                  <description>AN5</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN6</name>
                  <description>AN6</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN7</name>
                  <description>AN7</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN8</name>
                  <description>AN8</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN9</name>
                  <description>AN9</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AN10</name>
                  <description>AN10</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VDD18</name>
                  <description>VDD15</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DR</name>
          <description>A/D Converter Data Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>ADDATA</name>
              <description>A/D Converter Result Data bits</description>
              <bitRange>[11:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PREDR</name>
          <description>A/D Converter Prescaler Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000f</resetValue>
          <resetMask>0x0000001f</resetMask>
          <fields>
            <field>
              <name>PRED</name>
              <description>A/D Converter Prescaler Data bits.</description>
              <bitRange>[04:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--DAC-->
    <peripheral>
      <name>DAC</name>
      <version>1.0</version>
      <description>5-BIT D/A CONVERTER</description>
      <groupName>DAC</groupName>
      <baseAddress>0x40003450</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0x00</offset>
        <size>0x24</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!--CR : D/A Converter Control Register-->
        <register>
          <name>CR</name>
          <description>D/A Converter Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>DACEN</name>
              <description>D/A Converter Enable Bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--DR : D/A Converter Data Register-->
        <register>
          <name>DR</name>
          <description>D/A Converter Buffer Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>DADTA</name>
              <description>D/A Converter Data Data 
The DADATA[11:4] is a binary format.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!--DACEN: D/A Converter PORT pin is enabled  Register-->
        <register>
          <name>DACEN</name>
          <description>D/A Converter Control TEST Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>DACPORT</name>
              <description>D/A output Enable Bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--TOUCH-->
    <peripheral>
      <name>TOUCH</name>
      <version>1.0</version>
      <description>TOUCH</description>
      <groupName>TOUCH</groupName>
      <baseAddress>0x40003600</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x188</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TOUCH</name>
        <value>29</value>
      </interrupt>
      <registers>
        <!--SUM_CH0 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH0</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH1 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH1</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH2 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH2</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH3 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH3</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH4 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH4</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH5 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH5</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH6 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH6</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH7 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH7</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH8 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH8</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH9 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH9</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH10 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH10</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH11 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH11</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH12 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH12</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH13 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH13</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH14 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH14</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH15 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH15</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH16 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH16</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH17 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH17</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH18 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH18</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH19 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH19</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH20 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH20</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH21 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH21</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH22 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH22</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SUM_CH23 : Touch Sensor Channel 0~23 Sum Register-->
        <register>
          <name>SUM_CH23</name>
          <description>Touch Sensor Channel 0~23 Sum Register</description>
          <addressOffset>0x5c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SUM_CH_DATA</name>
              <description>Touch Sensor Channel n Sum or ADC Data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO0 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO0</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO1 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO1</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO2 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO2</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO3 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO3</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0x6c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO4 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO4</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO5 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO5</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO6 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO6</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO7 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO7</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0x7c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO8 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO8</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO9 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO9</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO10 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO10</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO11 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO11</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0x8c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO12 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO12</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO13 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO13</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO14 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO14</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO15 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO15</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0x9c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO16 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO16</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0xa0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO17 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO17</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0xa4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO18 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO18</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0xa8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO19 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO19</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0xac</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO20 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO20</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0xb0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO21 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO21</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0xb4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO22 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO22</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0xb8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--SCO23 : Touch Sensor Offset Capacitor Selection Register for CH0~23-->
        <register>
          <name>SCO23</name>
          <description>Touch Sensor Offset Capacitor Selection Register for CH0~23</description>
          <addressOffset>0xbc</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SCO</name>
              <description>Touch Sensor Offset Capacitor Selection
0_0000_0000b: 0pF
0_0000_0001b: 0.1pF
0_0000_0010b: 0.2pF
0_0000_0100b: 0.4pF
0_0000_1000b: 0.8pF
0_0001_0000b: 1.6pF
0_0010_0000b: 3.2pF
0_0100_0000b: 6.4pF
0_1000_0000b: 12.8pF
1_0000_0000b: 25.6pF
--
1_1111_1111b: 51.1pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <!--CON : Touch Sensor Control Register-->
        <register>
          <name>CON</name>
          <description>Touch Sensor Control Register</description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>OSC_EN</name>
              <description>Oscillator Enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>BGR_EN</name>
              <description>Band Gap Reference Enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TS_IF</name>
              <description>Touch Sensor Interrupt Flag</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TS_RUN</name>
              <description>Touch Sensor Enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--MODE : Touch Sensor Mode Register-->
        <register>
          <name>MODE</name>
          <description>Touch Sensor Mode Register</description>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000010</resetValue>
          <fields>
            <field>
              <name>SREF</name>
              <description>External Reference Offset Enable
0: Disable
1: Enable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SC_GAIN</name>
              <description>Gain Calibration Capacitor Enable
0: Gain Calibration Capacitor Disable (Default)
1: Gain Calibration Capacitor Enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SAP</name>
              <description>Touch Sensor Selection
01: Touch Sensor mode Select (Default)
10: ADC. The result of ADC is stored only at SUM_CH0 register</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PORT</name>
              <description>Port Configuration During Inactive Status
00: Input Floating
01: Output Low
10: Output High</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SUM_CNT : Touch Sensor Sum Repeat Count Register-->
        <register>
          <name>SUM_CNT</name>
          <description>Touch Sensor Sum Repeat Count Register</description>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <fields>
            <field>
              <name>TS_SUM_CNT</name>
              <description>Touch Sensor Sum Repeat Count</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CH_SEL : Touch Sensor Channel Selection Register-->
        <register>
          <name>CH_SEL</name>
          <description>Touch Sensor Channel Selection Register</description>
          <addressOffset>0x10c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>CH23_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH22_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH21_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH20_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH19_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH18_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH17_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH16_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH15_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH14_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH13_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH12_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH11_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH10_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH9_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH8_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH7_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH6_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH5_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH4_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH3_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH2_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH1_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH0_SEL</name>
              <description>Touch Sensor Channel Selection Register
0: Disable (Default)
1: Enable Touch Key</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SLP_CR : Touch Sensor Low Pass Filter Control Register-->
        <register>
          <name>SLP_CR</name>
          <description>Touch Sensor Low Pass Filter Control Register</description>
          <addressOffset>0x114</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <fields>
            <field>
              <name>SLP_C</name>
              <description>Capacitor Trimming for Input Low Pass Filter
000: 0pF
001: 4pF
010: 8pF
011: 12pF
100: 16pF
101: 20pF
110: 24pF
111: 28pF</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SLP_R</name>
              <description>Resistor Trimming for Input Low Pass Filter
0000: Channel open
0001: 0k
0010: 5k
0100: 10k
1000: 20k
1110: 2.8k
0110: 3.3k
1010: 4.0k
1100: 6.7k</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--ADC_CH_SEL : ADC Channel Selection Register-->
        <register>
          <name>ADC_CH_SEL</name>
          <description>ADC Channel Selection Register</description>
          <addressOffset>0x118</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>CH23_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH22_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH21_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH20_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH19_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH18_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH17_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH16_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH15_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH14_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH13_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH12_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH11_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH10_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH9_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH8_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH7_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH6_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH5_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH4_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH3_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH2_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH1_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CH0_SEL</name>
              <description>ADC Channel Selection
0: Disable (Default)
1: Enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--INTEG_CNT : Touch Sensor Sensing Integration Count Register-->
        <register>
          <name>INTEG_CNT</name>
          <description>Touch Sensor Sensing Integration Count Register</description>
          <addressOffset>0x11c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000032</resetValue>
          <fields>
            <field>
              <name>TS_INTEG_CNT</name>
              <description>Touch Sensor Sensing Integration Count</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--FREQ_NUM : Touch Sensor Frequency Number Register-->
        <register>
          <name>FREQ_NUM</name>
          <description>Touch Sensor Frequency Number Register</description>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000ff</resetValue>
          <fields>
            <field>
              <name>TS_FREQ_NUM</name>
              <description>Touch Sensor Frequency Number</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--FREQ_DEL : Touch Sensor Frequency Delta Register-->
        <register>
          <name>FREQ_DEL</name>
          <description>Touch Sensor Frequency Delta Register</description>
          <addressOffset>0x124</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>TS_FREQ_DEL</name>
              <description>Touch Sensor Frequency Delta Register</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CLK_CFG : Touch Sensor Clock Configuration Register-->
        <register>
          <name>CLK_CFG</name>
          <description>Touch Sensor Clock Configuration Register</description>
          <addressOffset>0x128</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000030</resetValue>
          <fields>
            <field>
              <name>ACLKSEL</name>
              <description>ADC Clock Source Select
0: Touch Sensor Clock
1: System MCU Clock</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ACLKDIV</name>
              <description>ADC Clock Divider
000: OSCsys / 1 (48MHz)
001: OSCsys / 2 (24MHz)
010: OSCsys / 4 (12MHz)
011: OSCsys / 8 (6MHz, default)
100: OSCsys / 16
101: OSCsys / 32
110: OSCsys / 64
111: OSCsys / 128</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TSCLKOE</name>
              <description>Divided Touch Sensor Clock Output Enable
0: Clock Output Disable (Default)
1: Clock Output Enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TSCLKDIV</name>
              <description>Touch Sensor Clock Divider
000: OSCts / 1 (27MHz)
001: OSCts / 2
010: OSCts / 4
011: OSCts / 8
100: OSCts / 16
101: OSCts / 32
110: OSCts / 64
111: OSCts / 128</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--TRIM_OSC : Touch Sensor RING Oscillator Trimming Selection Register-->
        <register>
          <name>TRIM_OSC</name>
          <description>Touch Sensor RING Oscillator Trimming Selection Register</description>
          <addressOffset>0x12c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000b8</resetValue>
          <fields>
            <field>
              <name>TRIM_OSC</name>
              <description>Touch Sensor RING Oscillator Trimming Selection
0x00: 44MHz (maximum)
0xB8: 27MHz (default)
0xFF: 6MHz (minimum)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--TRIM_A_OSC : Touch Sensor RING Oscillator Trimming for ADC Register-->
        <register>
          <name>TRIM_A_OSC</name>
          <description>Touch Sensor RING Oscillator Trimming for ADC Register</description>
          <addressOffset>0x130</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000ff</resetValue>
          <fields>
            <field>
              <name>TRIM_A_OSC</name>
              <description>Touch Sensor RING Oscillator Trimming for ADC
0x00: 44MHz (maximum)
0xB8: 27MHz (default)
0xFF: 6MHz (minimum)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SCI : Touch Sensor Input Capacitor Selection Register-->
        <register>
          <name>SCI</name>
          <description>Touch Sensor Input Capacitor Selection Register</description>
          <addressOffset>0x134</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000034</resetValue>
          <fields>
            <field>
              <name>IBIAS_TRIM</name>
              <description>BGR Current Bias Control</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SCI</name>
              <description>Touch Sensor Input Capacitor Selection
000: 1.2pF
001: 2.4pF
010: 3.6pF
011: 4.8pF
100: 6.0pF
101: 7.2pF
110: 8.4pF
111: 9.6pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SCC : Touch Sensor Conversion Capacitor Selection Register-->
        <register>
          <name>SCC</name>
          <description>Touch Sensor Conversion Capacitor Selection Register</description>
          <addressOffset>0x138</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000004</resetValue>
          <fields>
            <field>
              <name>SCC</name>
              <description>Touch Sensor Conversion Capacitor Selection
000: 2.4pF
001: 4.8pF
010: 7.2pF
011: 9.6pF
100: 12.0pF
101: 14.4pF
110: 16.8pF
111: 19.2pF</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SVREF : Touch Sensor VREF Resistor Selection Register-->
        <register>
          <name>SVREF</name>
          <description>Touch Sensor VREF Resistor Selection Register</description>
          <addressOffset>0x13c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000004</resetValue>
          <fields>
            <field>
              <name>SVREF</name>
              <description>Touch Sensor VREF Resistor Selection 
0000: Open
0001: 2.5k
0010: 5k
0100: 10k
1000: 20k
1111: 1.3k</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--TAR : Touch Sensor Integration AMP Reset Register-->
        <register>
          <name>TAR</name>
          <description>Touch Sensor Integration AMP Reset Register</description>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000020</resetValue>
          <fields>
            <field>
              <name>TAR</name>
              <description>Touch Sensor Integration AMP Reset Register</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--TRST : Touch Sensor Reset time of Sensing Register-->
        <register>
          <name>TRST</name>
          <description>Touch Sensor Reset time of Sensing Register</description>
          <addressOffset>0x144</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000003</resetValue>
          <fields>
            <field>
              <name>TRST</name>
              <description>Touch Sensor Reset time of Sensing</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--TDRV : Touch Sensor Sample time of Sensing Register-->
        <register>
          <name>TDRV</name>
          <description>Touch Sensor Sample time of Sensing Register</description>
          <addressOffset>0x148</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000003</resetValue>
          <fields>
            <field>
              <name>TDRV</name>
              <description>Touch Sensor Driving time of Sensing</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--TINT : Touch Sensor Integration time of Sensing Register-->
        <register>
          <name>TINT</name>
          <description>Touch Sensor Integration time of Sensing Register</description>
          <addressOffset>0x14c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000014</resetValue>
          <fields>
            <field>
              <name>TINT</name>
              <description>Touch Sensor Integration time of Sensing</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--TD : Touch Sensor Differential AMP Sampling Register-->
        <register>
          <name>TD</name>
          <description>Touch Sensor Differential AMP Sampling Register</description>
          <addressOffset>0x150</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000020</resetValue>
          <fields>
            <field>
              <name>TD</name>
              <description>Touch Sensor Differential AMP Sampling</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--TWR : Touch Sensor Wait time Register-->
        <register>
          <name>TWR</name>
          <description>Touch Sensor Wait time Register</description>
          <addressOffset>0x154</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000010</resetValue>
          <fields>
            <field>
              <name>TWR</name>
              <description>Touch Sensor Wait Time</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--TLED : LED stable time Register-->
        <register>
          <name>TLED</name>
          <description>LED stable time Register</description>
          <addressOffset>0x158</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>TLED</name>
              <description>LED stable Time</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--LED-->
    <peripheral>
      <name>LED</name>
      <version>1.0</version>
      <description>LED DRIVER/CONTROLLER</description>
      <groupName>LED</groupName>
      <baseAddress>0x40006000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x044</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>LED</name>
        <value>28</value>
      </interrupt>
      <registers>
        <!--COMOE : COM Output Enable Register-->
        <register>
          <name>COMOE</name>
          <description>COM Output Enable Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>COMOE2</name>
              <description>Port Mode Select2</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COMOE1</name>
              <description>Port Mode Select1</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SEGOE : SEG Output Enable Register-->
        <register>
          <name>SEGOE</name>
          <description>SEG Output Enable Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SEGOE2</name>
              <description>Port Mode Select2</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SEGOE1</name>
              <description>Port Mode Select1</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PRESD : LED Prescaler Data Register-->
        <register>
          <name>PRESD</name>
          <description>LED Prescaler Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>PRESD</name>
              <description>Pre-scale value of LED clock
LED Clock = fCLK/(PRESD + 1)
(fCLK is a selected input clock)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--COMER : COM EnableRegister-->
        <register>
          <name>COMER</name>
          <description>COM EnableRegister</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>COM15</name>
              <description>Only Selected COM of COM0 and COM26 is active.</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COM14</name>
              <description>Only Selected COM of COM0 and COM26 is active.</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COM13</name>
              <description>Only Selected COM of COM0 and COM26 is active.</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COM12</name>
              <description>Only Selected COM of COM0 and COM26 is active.</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COM11</name>
              <description>Only Selected COM of COM0 and COM26 is active.</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COM10</name>
              <description>Only Selected COM of COM0 and COM26 is active.</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COM9</name>
              <description>Only Selected COM of COM0 and COM26 is active.</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COM8</name>
              <description>Only Selected COM of COM0 and COM26 is active.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COM7</name>
              <description>Only Selected COM of COM0 and COM26 is active.</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COM6</name>
              <description>Only Selected COM of COM0 and COM26 is active.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COM5</name>
              <description>Only Selected COM of COM0 and COM26 is active.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COM4</name>
              <description>Only Selected COM of COM0 and COM26 is active.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COM3</name>
              <description>Only Selected COM of COM0 and COM26 is active.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COM2</name>
              <description>Only Selected COM of COM0 and COM26 is active.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COM1</name>
              <description>Only Selected COM of COM0 and COM26 is active.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COM0</name>
              <description>Only Selected COM of COM0 and COM26 is active.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--COMPWID : COM Pulse Width Control Register-->
        <register>
          <name>COMPWID</name>
          <description>COM Pulse Width Control Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>COMPWID</name>
              <description>COM Pulse Width Control bits
COM Width= LED CLK/(COMPWID + 1)
(LED CLK is Prescaler output clock)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--DIMM1 : COM Dimming Control Register1-->
        <register>
          <name>DIMM1</name>
          <description>COM Dimming Control Register1</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>COMDIMM3</name>
              <description>COM3 Dimming Control bits
Dimmed COM Width = COM Width - Overlaptime - LEDCLK*COMDIMM3</description>
              <bitOffset>24</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COMDIMM2</name>
              <description>COM2 Dimming Control bits
Dimmed COM Width = COM Width - Overlaptime- LEDCLK*COMDIMM2</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COMDIMM1</name>
              <description>COM1 Dimming Control bits
Dimmed COM Width = COM Width - Overlaptime - LEDCLK*COMDIMM1</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COMDIMM0</name>
              <description>COM0 Dimming Control bits
Dimmed COM Width = COM Width - Overlaptime - LEDCLK*COMDIMM0</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--DIMM2 : COM Dimming Control Register2-->
        <register>
          <name>DIMM2</name>
          <description>COM Dimming Control Register2</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>COMDIMM7</name>
              <description>COM7 Dimming Control bits
Dimmed COM Width = COM Width - Overlaptime - LEDCLK*COMDIMM7</description>
              <bitOffset>24</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COMDIMM6</name>
              <description>COM6 Dimming Control bits
Dimmed COM Width = COM Width - Overlaptime - LEDCLK*COMDIMM6</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COMDIMM5</name>
              <description>COM5 Dimming Control bits
Dimmed COM Width = COM Width - Overlaptime - LEDCLK*COMDIMM5</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COMDIMM4</name>
              <description>COM4 Dimming Control bits
Dimmed COM Width = COM Width - Overlaptime - LEDCLK*COMDIMM4</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--DIMM3 : COM Dimming Control Register3-->
        <register>
          <name>DIMM3</name>
          <description>COM Dimming Control Register3</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>COMDIMM11</name>
              <description>COM11 Dimming Control bits
Dimmed COM Width = COM Width - Overlaptime - LEDCLK*COMDIMM11</description>
              <bitOffset>24</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COMDIMM10</name>
              <description>COM10 Dimming Control bits
Dimmed COM Width = COM Width - Overlaptime - LEDCLK*COMDIMM10</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COMDIMM9</name>
              <description>COM9 Dimming Control bits
Dimmed COM Width = COM Width - Overlaptime - LEDCLK*COMDIMM9</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COMDIMM8</name>
              <description>COM8 Dimming Control bits
Dimmed COM Width = COM Width - Overlaptime - LEDCLK*COMDIMM8</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--DIMM4 : COM Dimming Control Register4-->
        <register>
          <name>DIMM4</name>
          <description>COM Dimming Control Register4</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>COMDIMM15</name>
              <description>COM15 Dimming Control bits
Dimmed COM Width = COM Width - Overlaptime - LEDCLK*COMDIMM15</description>
              <bitOffset>24</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COMDIMM14</name>
              <description>COM14 Dimming Control bits
Dimmed COM Width = COM Width - Overlaptime - LEDCLK*COMDIMM14</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COMDIMM13</name>
              <description>COM13 Dimming Control bits
Dimmed COM Width = COM Width - Overlaptime - LEDCLK*COMDIMM13</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>COMDIMM12</name>
              <description>COM12 Dimming Control bits
Dimmed COM Width = COM Width - Overlaptime - LEDCLK*COMDIMM12</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--STPD : LED STOP Duration Register-->
        <register>
          <name>STPD</name>
          <description>LED STOP Duration Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>LEDSTPD</name>
              <description>LED STOP Duration Register (since LED Start)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SR : LED STATUS Register-->
        <register>
          <name>SR</name>
          <description>LED STATUS Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <fields>
            <field>
              <name>MATCHF</name>
              <description>Flag to occur when LEDSTPD reg match with counter</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LED_INT</name>
              <description>LED Interrupt Flag(in LED_INTE=1)</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LED_INTE</name>
              <description>LED Interrupt Enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LED_ENDF</name>
              <description>LED Operation End Flag</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CON2 : LED Control Register2-->
        <register>
          <name>CON2</name>
          <description>LED Control Register2</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>OVERLAP</name>
              <description>OVERLAP TIME Select</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>OVERTS</name>
              <description>OVERLAP TIME Select</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CON1 : LED Control Register1-->
        <register>
          <name>CON1</name>
          <description>LED Control Register1</description>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>MD</name>
              <description>Mode Select</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LEDEN</name>
              <description>LED Enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LEDST</name>
              <description>LED START, STOP Operation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--CRC-->
    <peripheral>
      <name>CRC</name>
      <version>1.0</version>
      <description>CYCLIC REDUNDANCY CHECK AND CHECKSUM</description>
      <groupName>CRC</groupName>
      <baseAddress>0x40000300</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x020</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>CRC</name>
        <value>31</value>
      </interrupt>
      <registers>
        <!--CR : CRC/Checksum Control Register.-->
        <register>
          <name>CR</name>
          <description>CRC/Checksum Control Register. Notes: 1. The CRCRLT register and the CRC/Checksum block should be initialized by writing "1b" to the RLTCLR bit before a new CRC/Checksum calculation. 2. The CRCRUN bit should be set to "1b" last time after setting appropriate values to the registers. 3. On the user mode, it will be calculated every writing data to the CRCIN register during CRCRUN==1. 4. On the user mode with SARINC==0, the block is finished by writing "0b" to the CRCRUN bit. 4. It is prohibited writing any data to the CRCIN register during CRCRUN==0. 5. The checksum is calculated by byte unit. Ex) On 0x34A7E991, CRCRLT = 0x34 + 0xA7 + 0xE9 + 0x91.</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>CRCINTEN</name>
              <description>CRC interrupt enable bit</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CRCINTF</name>
              <description>CRC interrupt flag bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODS</name>
              <description>User/Auto Mode Selection bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RLTCLR</name>
              <description>CRC/Checksum Result Data Register (CRCRLT) Initialization bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MDSEL</name>
              <description>CRC/Checksum Selection bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>POLYS</name>
              <description>Polynomial Selection bit (CRC only)</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIRSTBS</name>
              <description>First Shifted-in Selection bit (CRC only)</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CRCRUN</name>
              <description>CRC/Checksum Start Control and Busy bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--IN : CRC/Checksum Input Data Register-->
        <register>
          <name>IN</name>
          <description>CRC/Checksum Input Data Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>INDATA</name>
              <description>CRC Input Data bit</description>
              <bitRange>[31:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--RLT : CRC/Checksum Result Data Register-->
        <register>
          <name>RLT</name>
          <description>CRC/Checksum Result Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000ffff</resetValue>
          <fields>
            <field>
              <name>RLTDATA</name>
              <description>CRC Result Data bit</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--INIT : CRC/Checksum Initial Data Register-->
        <register>
          <name>INIT</name>
          <description>CRC/Checksum Initial Data Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>INIDATA</name>
              <description>CRC Initial Data bit</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>