('pcm', 24);('imply', 13);('fig', 12);('rram', 10);('nimp', 10);('hrs', 6);('neumann', 5);('dec', 5);('te', 5);('lrs', 5);('nov', 5);('pim', 4);('journal vol xx xx xxxx', 4);('rc', 4);('letters vol', 4);('kim', 4);('xxx xx', 3);('ots', 3);('rram imply', 3);('advanced intelligent systems', 3);('c w', 3);('logic operations', 2);('memory array', 2);('stateful', 2);('pcmbased', 2);('cpu', 2);('xx', 2);('phasechange memory', 2);('ge', 2);('tinpt', 2);('gst', 2);('experimental', 2);('bottom electrode', 2);('applying', 2);('vth', 2);('iv', 2);('output cell', 2);('ovonic', 2);('furthermore', 2);('logic gates', 2);('voltage pulses', 2);('gate voltage', 2);('rise time', 2);('proceedings ieee', 2);('sep', 2);('b c', 2);('nano', 2);('research vol', 2);('w son', 2);('w c', 2);('feb', 2);('ibmmacronix', 2);('ieee symposium vlsi', 2);('gallo', 2);('nature communications', 2);('applied physics', 2);('materials', 2);('ieee journal vol xx xx xxxx', 1);('logic', 1);('phase', 1);('memorybarak hoffer nicol wainstein member ieee christopher neumann eric pop fellow ieee eilam yalonmember ieee shahar kvatinsky senior member ieeeabstract stateful', 1);('logic digital processinginmemory technique', 1);('address von', 1);('memory bottleneck', 1);('backward compatibility standardvon', 1);('architectures stateful logic memory cells', 1);('movingany data', 1);('resistive memory', 1);('ram rram', 1);('present new methodto design stateful logic', 1);('different resistive memory phase', 1);('logic gate types', 1);('imply nimpusing', 1);('materials stateful logic circuitsare', 1);('mechanism functionality', 1);('stateful logic form functionallycomplete', 1);('enable sequential execution logicfunction', 1);('digitalprocessinginmemory systemsindex', 1);('terms', 1);('ntroductionfor', 1);('years computers', 1);('architecture separates memory processing units', 1);('simple incessant data movement limitssystem performance memory access time', 1);('time bottleneck', 1);('morethan memory speed bandwidth', 1);('attractive approach', 1);('problemis processinginmemory', 1);('computation capabilities memory', 1);('reduces need', 1);('bandwidth energychiptochip transfers', 1);('performance andenergy efciency 2an', 1);('number applications highperformance', 1);('hpc', 1);('databases data analyticsand', 1);('neural networks', 1);('memory capacityto meet needs workloads', 1);('large data', 1);('drammanuscript', 1);('date', 1);('current versionxxx', 1);('researchcouncil', 1);('unions horizon', 1);('innovationprograme grant', 1);('europeanresearch', 1);('unions horizon europe researchand innovation programe grant', 1);('hoffer n wainstein eilam yalon kvatinsky', 1);('erna viterbi faculty electrical computer engineeringtechnionisrael', 1);('institute technology', 1);('haifa', 1);('israel', 1);('email shahareetechnionacilc', 1);('neumann e pop', 1);('electrical engineering stanford', 1);('stanford ca', 1);('usascaling', 1);('years becomea', 1);('herculean', 1);('new technologies resistive randomaccessmemory', 1);('ram cbramand', 1);('5these technologies', 1);('memory capacity addnonvolatility', 1);('persistent memory types ofpersistent memories', 1);('storage classmemory scm', 1);('storage andmemory characteristics', 1);('scm', 1);('applications stand tobenet availability largecapacity memory butthe performance', 1);('incessant datamovement', 1);('memorystateful logic', 1);('memristive memory technologies eg', 1);('orcbram stateful logic gates input output', 1);('form resistance result', 1);('output memory cellwithout reading input cells beforehand', 1);('stateful logicgates', 1);('complete eg gates desiredfunction', 1);('sequence stateful logicoperations', 1);('architecturessuch memristive memory processing unit mmpu 14and', 1);('racer', 1);('massive intrinsic parallelism highperformance energyefcient processing', 1);('backward compatibility von', 1);('architecturesprior studies stateful logic', 1);('bipolarrram devices', 1);('suffer reliabilityand variability issues', 1);('large scale', 1);('mature resistivetechnology', 1);('fast operation speed', 1);('low power goodreliability high density integration', 1);('intel optanetechnology', 1);('previous studies', 1);('analog neuromorphic computation', 1);('nonstateful binary logic operations', 1);('stateful logic usingpcm devices', 1);('new circuit topologies voltage schemesare', 1);('knowledge singlestateful logic method', 1);('test cycle 44in method', 1);('sequentialvoltage pulses', 1);('operationin paper', 1);('anew method', 1);('stateful logic operations', 1);('ina single step', 1);('different logic gates', 1);('nor2022 ieee personal', 1);('permission ieee', 1);('current future media', 1);('promotional purposes', 1);('new collective works resale redistribution servers', 1);('component work worksarxiv221214377v1 cset', 1);('conned pcm', 1);('crosssection', 1);('schematic bcrosssection', 1);('electron microscopy', 1);('sem', 1);('cd 3d cartoon thecrystalline amorphous states', 1);('evaporation', 1);('wis', 1);('form bottom electrode', 1);('sputtering', 1);('2sb2te5gst layer', 1);('top electrode', 1);('area diameter', 1);('d\x18125', 1);('schematic', 1);('b optical topview', 1);('threecells', 1);('waveform generatorsare', 1);('top electrode cell bottom electrode', 1);('k resistorcpmarks total parasitic capacitance', 1);('thepads probesimply', 1);('repeatable resultsour', 1);('logical set', 1);('sequentialexecution logic function inmemory gates arecompatible memory crossbar structure', 1);('multiple rows 14ii', 1);('tateful logic phase change memorya phasechange memory devicesphasechange', 1);('memory exploits behavior certainchalcogenide materials', 1);('amorphous crystalline phases 45these materials', 1);('germanium antimony tellurium ge', 1);('amorphous phasepresents', 1);('electrical resistivity crystalline phaseexhibits', 1);('low resistivity', 1);('certainvolume phase', 1);('betweentwo electrodes', 1);('joule', 1);('alters phase state thematerial reset pulse', 1);('signicant portionof phase', 1);('material pulse', 1);('molten material quenches amorphousphase', 1);('following', 1);('reset pulse device ahigh resistive state', 1);('pulse anamplitude threshold voltage', 1);('amorphous region crystallizesafter', 1);('set', 1);('pulse device', 1);('low resistivestate', 1);('resistance state', 1);('phasecongurationour setup', 1);('cells sharedbottom electrode', 1);('reading eachcell', 1);('logic operations writeverifyscheme', 1);('maximum cycle', 1);('singledevice characterize', 1);('andreset use', 1);('ns risewidthfallpulses', 1);('1\x16sread pulse', 1);('lrslogical', 1);('current voltage power', 1);('setand reset devices', 1);('3ac multiplepulses', 1);('orreset event', 1);('endurance test shows adevice', 1);('10x resistance window', 1);('104cycles degradation resistance distributionafter', 1);('current voltagewaveforms', 1);('typical set operationare', 1);('operation basis', 1);('logic operations threshold', 1);('transition ofthe device amorphous state crystalline state isshown', 1);('phasechange memory stateful logicthe', 1);('stateful logic gate', 1);('inputs thirddevice output', 1);('additional input cost', 1);('dataie destructive operation', 1);('k conguration', 1);('node aswell', 1);('similar material implication', 1);('voltage pulses topelectrode', 1);('input cells', 1);('resistive states inputs', 1);('notethat', 1);('in1 in2', 1);('interchangeable asmemory cells row', 1);('phenomenon 46that occurs voltage', 1);('output cell aboveits threshold voltage', 1);('crystallizationof output cell', 1);('logic operation', 1);('event endurance data', 1);('thedegradation output device voltage selection anddesign methodology', 1);('rramieee journal vol xx xx xxxx', 1);('inhouse', 1);('device characteristics', 1);('dc', 1);('reset versus vs', 1);('current b', 1);('voltage andc power', 1);('endurance', 1);('data representative', 1);('device device', 1);('writeverify scheme voltages', 1);('vand', 1);('risewidthfall pulses', 1);('current', 1);('thepcm cell', 1);('operation threshold', 1);('\x18100 ns voltage', 1);('complete crystallizationprocess f', 1);('transition device amorphous state', 1);('crystalline state', 1);('voltage 12v', 1);('ivwas', 1);('triangular voltage ramp', 1);('\x16s rise fall timesfig', 1);('schematics pcm', 1);('stateful logic gates', 1);('crossbar structure gate b', 1);('gate c gate', 1);('isummary applied voltages configurations eachnode realize logic gatesgatevoltagecongurationtein1 tein2 teout beallnor', 1);('\x1812vth \x1812vth \x18vth', 1);('rimply', 1);('\x1812vth f \x18vth', 1);('ror', 1);('fnimp', 1);('\x18vth \x1813vth', 1);('resistor f marks nodeleft', 1);('stateful logic', 1);('voltage divider expressionsare', 1);('characterize voltage distribution', 1);('theoutput input cells', 1);('design principle iscompatible crossbar memory structure', 1);('differentlogic functions ie', 1);('imply nimp', 1);('onthis principle', 1);('part peripheral circuitry foreach wordline crossbar', 1);('table summarizethe voltages congurations', 1);('differentlogic gates', 1);('crossbar structure', 1);('thecrossbar', 1);('general form acrossbar memory vertical bitlines horizontal wordlines principles', 1);('mitigate sneakpath andwritedisturb phenomena', 1);('mechanism ofan', 1);('threshold voltage', 1);('inthe presence', 1);('distribution voltages', 1);('functionality thegates future work plan', 1);('verifystateful logic', 1);('pcmots', 1);('crossbarsa operation', 1);('output cellto', 1);('beusing', 1);('te in1te in2', 1);('causes voltage', 1);('vthonly', 1);('hrs additionally', 1);('state inputs', 1);('unchanged themaximum voltage', 1);('input cell \x1812vth', 1);('similarlya', 1);('destructive implication', 1);('heretein2is', 1);('andthe voltage', 1);('in1 hrs anieee journal vol xx xx xxxx', 1);('iterations b', 1);('gates xaxis operationor', 1);('cell yaxis', 1);('scatter median box', 1);('input iterations allthe gates', 1);('logic operation exhibit input stabilityor operation', 1);('te in1 te in2', 1);('vthto te thiscauses', 1);('lrs similarly', 1);('te in1and\x1813vthto te in2', 1);('output cellis', 1);('vthonly in1 lrs in2', 1);('previous works', 1);('xor', 1);('gate canbe', 1);('operationtwice output', 1);('inputs logicset', 1);('complete functionallycomplete synthesis tools', 1);('execution steps', 1);('logic function', 1);('sequential operations gates 11iii', 1);('e xperimentsa device fabricationpcm', 1);('tungsten w form bottom electrodes', 1);('bes', 1);('sio', 1);('chemical vapor deposition', 1);('pecvd', 1);('ebeam lithography', 1);('insitu ar', 1);('thensputtering', 1);('tin', 1);('tes', 1);('contact padsb', 1);('electrical measurementsthe', 1);('measurement setup', 1);('threepcm cells', 1);('reading cellas', 1);('electrical', 1);('keysight b1500a', 1);('b1530 wgfmu', 1);('keysight msox3104toscilloscopec experimental demonstrationwe', 1);('functionality robustness', 1);('devices test iteration weexamine', 1);('input combinations', 1);('eachexperiment', 1);('writeverify procedure initializethe inputs output', 1);('states b', 1);('thevoltage pulses', 1);('logic function andc cells reading', 1);('output result verifythe stability inputs writeverify procedure', 1);('inputoutput cells', 1);('voltage thebe', 1);('input case gate', 1);('threshold b', 1);('node changes', 1);('tothe resistive state inputs c gate voltage', 1);('eventnoticeable voltage', 1);('in1 lrs in2', 1);('switch event', 1);('noticeable voltage', 1);('iiexperimental demonstrations stateful logictechnology functions stepsno testsreported8 rram imply', 1);('rramnand nornimpmajority3parity31', 1);('rramimply nimpand ornor1', 1);('rram nand', 1);('rram nimp', 1);('imply nimp1', 1);('50voltage pulses resistance', 1);('rangethe voltage pulses resistance', 1);('iia', 1);('stateful operation', 1);('logical result', 1);('stability inputsthis', 1);('rramworks', 1);('iterations anor b', 1);('logic gates shownin', 1);('gate test iterations', 1);('coupletriplet devices resultsshow', 1);('successful logic operation iterations', 1);('meaningfulchange resistance', 1);('input degradationis negligible', 1);('note work proofofconcept conclusive results', 1);('degradationadditional measurements', 1);('tableii', 1);('previous experimental demonstrations statefullogic', 1);('demonstration usingpcm', 1);('energy latencynumbers', 1);('experimental demonstrations proofofconcepts', 1);('differentmeasurement setup work', 1);('stateful logic work', 1);('steps forcomputation', 1);('stateful logic uses asingle step execution', 1);('different functions donot', 1);('output initialization computation step thiscomparison', 1);('compared rramstateful', 1);('logic complexity operations similarand', 1);('actual difference terms latency energy lieson', 1);('different device properties', 1);('future work plan', 1);('rram pcm', 1);('stateful logic methods usingexperimental measurementsin gate test', 1);('testhen', 1);('increase voltage', 1);('te outto', 1);('te in1and te in2at', 1);('applythe voltage scheme', 1);('gate test', 1);('te in2is', 1);('norand imply', 1);('10k max value forlrs', 1);('output highenough', 1);('complete crystallization output switchingwhile', 1);('thethreshold voltage', 1);('cases gatetest', 1);('te in1and te in2and', 1);('v te outwith', 1);('\x16sand pulselength', 1);('similarly nimp', 1);('te outand', 1);('v te in1and', 1);('v te in2with', 1);('\x16sand pulse lengthof 1\x16sthe shape voltage pulses', 1);('parts whereas theieee', 1);('longrise time pulses', 1);('compensate thelong', 1);('experimental setupand', 1);('therc', 1);('large parasiticcapacitance pads probes', 1);('effective resistancethat', 1);('node differ gates dueto', 1);('different circuits', 1);('gates thisproblem', 1);('in1in20', 1);('input casesince impedance', 1);('node relativelyhigh inputs output', 1);('long rise time output', 1);('switch regardless thestate inputs inputs', 1);('takestime voltage', 1);('node update steadystate voltage', 1);('gates issue isless distinct', 1);('circuit uses', 1);('resistor thatconnects', 1);('node ground decreases valueof', 1);('delay issignicant', 1);('large experimentalsetup results', 1);('setupparasitic capacitance', 1);('factor affectcrossbar size selection performance logic gatesthe', 1);('eachinput case', 1);('allfollowsthe', 1);('constant voltage', 1);('otherwisethe', 1);('allremains', 1);('output switchedonce voltage', 1);('te vth nimptests', 1);('constant trend', 1);('outputcell belowvth cases output switcheda meaningful', 1);('allis', 1);('outputiv c', 1);('onclusionto', 1);('tackle incessant data movement', 1);('cpuand', 1);('computation capabilities topcm technology', 1);('new circuits requiredwe', 1);('new method performfour stateful logic gates', 1);('pcm imply', 1);('andnimp single step', 1);('correctand robust logic operation', 1);('test iterations demonstratedfor gate', 1);('gates crossbar', 1);('multiple rows', 1);('reignite scientic interest thepcm technology', 1);('disregardedfor stateful logic paves path', 1);('pcmbaseddigital', 1);('processinginmemory architecturesacknowledgementfabrication', 1);('stanford nanofabricationfacility snf technion micronano fabrication unitmnfureferences1 john', 1);('hennessy patterson computer architecture', 1);('approach', 1);('morgan kaufmann', 1);('mutlu ghose j g', 1);('r ausavarungnirun amodern', 1);('primer processing memory', 1);('j mandelman r h dennard g', 1);('bronner j k debrosser divakaruni li', 1);('j radens challenges', 1);('future directionsfor', 1);('dynamic randomaccess memory dram', 1);('ibm journalof', 1);('research development vol', 1);('shiratake scaling', 1);('future draminieee', 1);('memory', 1);('imw', 1);('doi101109imw4882320209108122 pp', 1);('yu p chen emerging', 1);('memory technologies', 1);('recent', 1);('trends andprospects', 1);('ieee solidstate circuits magazine', 1);('doi 101109mssc201625461996 w', 1);('fong', 1);('neumann hs p wong phasechangememory towards storageclass memory ieee transactions', 1);('devices', 1);('chen reram history status', 1);('ieee transactionson electron devices', 1);('apr', 1);('j borghetti g snider p j kuekes j j yang r stewart', 1);('williams memristive', 1);('enable stateful logic operationsvia material implication', 1);('nature', 1);('apr2010', 1);('doi 101038nature089409', 1);('kvatinsky belousov liman g satat n wald e g friedmana kolodny u', 1);('weiser magicmemristoraided', 1);('ieeetransactions circuits systems ii express briefs', 1);('doi 101109tcsii2014235729210', 1);('j reuben r benhur n wald n talati haj ali p e gaillardonand kvatinsky memristive', 1);('logic framework evaluation andcomparison', 1);('symposium', 1);('timing modeling optimization simulation', 1);('nov2017', 1);('doi 101109patmos2017810695911', 1);('r benhur r ronen hajali bhattacharjee eliahu n peledand kvatinsky simpler', 1);('synthesis', 1);('ieee transactions computeraided', 1);('integrated circuits systems', 1);('doi 101109tcad2019293118812', 1);('r ronen eliahu leitersdorf n peled k korgaonkar chattopadhyay', 1);('perach kvatinsky', 1);('bitlet model', 1);('analytical model', 1);('pim cpu systems', 1);('j emergtechnol comput syst', 1);('leitersdorf r ronen kvatinsky multpim fast', 1);('statefulmultiplication processinginmemory', 1);('ieee transactions circuits systems ii express briefs', 1);('doi 101109tcsii2021311821514', 1);('hajali r benhur n wald r ronen kvatinsky', 1);('memristive memory processing unit', 1);('ieee micro', 1);('q truong e chen su', 1);('shen', 1);('glass l', 1);('r carleyj bain ghose racer bitpipelined', 1);('processing usingresistive memory', 1);('micro54', 1);('annual ieeeacm', 1);('symposium microarchitecture', 1);('micro', 1);('newyork ny usa', 1);('computing machinery', 1);('isbn', 1);('jang yang h seong k kim j choi g im', 1);('choi zerostaticpower', 1);('nonvolatile logicinmemory circuits forexible electronics', 1);('jul2017', 1);('doi 101007s122740171449y17', 1);('h bae', 1);('jang h', 1);('h jung h lee j', 1);('bjeon g', 1);('son w', 1);('tcho k yu g im choi k choifunctional circuitry commercial fabric', 1);('textilecompatiblenanoscale film coating process fibertronics nano', 1);('letters vol 17no', 1);('doi 101021acsnanolett7b0343518 b c', 1);('jang nam', 1);('j koo j choi g im sh k', 1);('sy choi memristive logicinmemory integrated circuits energyefcient flexible electronics advanced functional materials', 1);('vol 28no', 1);('jan', 1);('doi 101002adfm20170472519', 1);('z sun e ambrosi bricalli ielmini logic', 1);('computingwith stateful neural networks resistive switches', 1);('advanced materials', 1);('doi 101002adma201802554ieee', 1);('shen p huang fan r han z zhou', 1);('gao h wu h qianl liu x liu x zhang j kang stateful logic operations', 1);('resistor resistive', 1);('access memory arrayieee electron device', 1);('jul', 1);('2019doi 101109led2019293194721', 1);('k kim r williams', 1);('stateful memristor gatesfor complete cascading logic ieee transactions circuits', 1);('regular papers', 1);('july', 1);('2019doi 101109tcsi2019292681122', 1);('n xu g', 1);('h j kim x shao k j yoon h', 1);('park l', 1);('fangk kim', 1);('hwang', 1);('stateful logic family', 1);('newlogic primitive circuit', 1);('antiparallel bipolar', 1);('intelligent systems', 1);('j j', 1);('jeon g kim', 1);('k kim stateful', 1);('inmemory logic system andits', 1);('practical implementation', 1);('bipolartype memristivecrossbar array', 1);('doi 101002aisy20190015624 b', 1);('hoffer v rana menzel r waser kvatinsky experimental demonstration memristoraided logic magic', 1);('valencechange memory vcm ieee transactions electron devices', 1);('jun', 1);('doi 101109ted2020300124725', 1);('k kim memristive', 1);('stateful logic foredge boolean computers', 1);('doi 101002aisy20200027826 l', 1);('liu li x huang j chen z yang kh xue xuh chen p zhou x miao lowpower', 1);('memristive logic', 1);('controllable oxidation', 1);('hfse2 inmemory', 1);('advanced', 1);('science vol', 1);('j h kim h', 1);('g kim j j', 1);('jeon k mkim', 1);('universal error correction method memristive stateful logicdevices', 1);('practical nearmemory', 1);('advanced intelligentsystems', 1);('doi 101002aisy20200008128', 1);('h cheng', 1);('chien brightsky h ho zhu rayr bruce', 1);('yeh h', 1);('lung', 1);('lam novelfastswitching', 1);('highdata retention phasechange memory basedon', 1);('gasbge', 1);('iedm', 1);('h cheng kuo', 1);('chien', 1);('yeh', 1);('chou n gongl gignac', 1);('h yang', 1);('cheng', 1);('lavoie hopstaken r lbruce', 1);('buzi e k lai', 1);('carta ray h lee h kim brightsky h', 1);('lung si', 1);('incorporation assegechalcogenides', 1);('thermal stability high endurance extremelylowvthdrift 3d', 1);('stackable crosspoint memory', 1);('pcramjoint project', 1);('ieeejun', 1);('doi 101109vlsitechnology1821720209265039 pp', 1);('n gong', 1);('chien chou', 1);('yeh n li h cheng', 1);('chengi kuo', 1);('yang r bruce ray', 1);('gignac lin', 1);('millert perri', 1);('buzi h utomo', 1);('carta e lai h ho h lungand brightsky', 1);('noverication multilevelcell mlc operationin crosspoint otspcm', 1);('memory jointproject', 1);('ieee jun', 1);('2020doi 101109vlsitechnology1821720209265020 pp', 1);('j choe intel', 1);('xpoint memory die removed', 1);('optanetmpcm', 1);('insights', 1);('suri bichler querlioz cueto', 1);('perniola v sousad vuillaume', 1);('gamrat', 1);('desalvo phase', 1);('memory synapse ultradense neuromorphic systems', 1);('application', 1);('tocomplex visual pattern extraction', 1);('electron devicesmeeting ieee dec', 1);('doi 101109iedm20116131488', 1);('isbn9781457705052 issn', 1);('burr r shelby sidler', 1);('c di', 1);('nolfo j jang boybatr shenoy p narayanan k virwani e u giacometti', 1);('nkurdi h hwang experimental demonstration tolerancingof largescale neural network', 1);('synapses', 1);('phasechange memory synaptic weight element ieee transactionson electron devices', 1);('sebastian tuma n papandreou', 1);('kull parnelland e eleftheriou temporal', 1);('correlation detection', 1);('computationalphasechange memory', 1);('pp 110dec', 1);('boybat', 1);('gallo r nandakumar moraitis parnellt tuma', 1);('rajendran leblebici sebastian e eleftheriou neuromorphic', 1);('multimemristive synapsesnature', 1);('communications', 1);('v joshi', 1);('gallo haefeli boybat r nandakumarc piveteau dazzi', 1);('rajendran sebastian e eleftheriouaccurate', 1);('deep neural network inference', 1);('computational phasechange memory', 1);('pp 113dec', 1);('r nandakumar', 1);('piveteau v joshi g mariani boybat g karunaratne r khaddamaljameh u eggera petropoulos antonakopoulos', 1);('rajendran sebastian', 1);('eleftheriou mixedprecision deep learning based computational memory frontiers neuroscience', 1);('may', 1);('2020doi 103389fnins20200040638', 1);('sebastian', 1);('gallo e eleftheriou computational', 1);('physicsd applied physics', 1);('aug', 1);('xu x mai j lin', 1);('zhang li h tong x hou p zhouand x miao recent', 1);('advances neuromorphic devices', 1);('onchalcogenide phasechange materials', 1);('advanced functional materials', 1);('doi 101002adfm20200341940', 1);('li p zhong', 1);('deng x zhou', 1);('xu x miaononvolatile boolean', 1);('onphasechange memory journal', 1);('lu x cheng j feng x guan x miao logic', 1);('gates realizedby nonvolatile', 1);('getesb2te3', 1);('super lattice phasechange memory amagnetic eld input', 1);('p 023506jul', 1);('loke j skelton wj wang th lee r zhao tc chongand r elliott ultrafast', 1);('phasechange logic device', 1);('proceedings', 1);('national academy', 1);('vol 111no', 1);('doi 101073pnas140763311143', 1);('giannopoulos singh', 1);('gallo v p jonnalagaddas hamdioui sebastian inmemory', 1);('database query', 1);('cassinerio n ciocchini ielmini logic computationin phase', 1);('memory switchingadvanced materials', 1);('raoux', 1);('xiong wuttig e pop phase', 1);('materialsand phase', 1);('mrs', 1);('bulletin vol', 1);('r ovshinsky reversible', 1);('physical review', 1);('doi 101103physrevlett21145047', 1);('n wald kvatinsky', 1);('design methodology stateful memristivelogic gates', 1);('international conference thescience', 1);('electrical engineering', 1);('doi 101109icsee2016780615548', 1);('ielmini', 1);('lacaita phase', 1);('materials nonvolatilestorage', 1);('adam', 1);('hoskins prezioso', 1);('strukov optimizedstateful', 1);('material implication logic threedimensional data manipulation', 1);('doi101007s122740161260150 l', 1);('j yu wang', 1);('chen h zhu q q sun j ding p zhou', 1);('zhang stateful logic operations implemented graphiteresistive switching memory ieee electron device', 1);('letters vol 39no', 1);('doi 101109led2018280311751', 1);('z wang', 1);('chen h zhu qq sun sj ding wzhang atomic layerdeposited hfaloxbased rram lowoperating v', 1);('computing inmemory applications nanoscaleresearch', 1);('neumann hs p wong e pop k saraswat', 1);('effect ofinterfaces phase', 1);('siemon wouters hamdioui menzel memristivedevice', 1);('circuit design exploration computationinmemory', 1);('ieee intern symp circuits systems iscas ieee may', 1);('doi 101109iscas20198702600 pp', 1);