#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14270dd50 .scope module, "regfl_tb" "regfl_tb" 2 64;
 .timescale 0 0;
P_0x14270ad40 .param/l "CLK_PERIOD" 1 2 83, +C4<00000000000000000000000001100100>;
P_0x14270ad80 .param/l "RST_PULSE" 1 2 84, +C4<00000000000000000000000000011001>;
P_0x14270adc0 .param/l "RUNNING_CYCLES" 1 2 85, +C4<00000000000000000000000000001101>;
v0x1427234e0_0 .net "blk_out", 511 0, L_0x142724130;  1 drivers
v0x142723570_0 .var "clk", 0 0;
v0x142723600_0 .var "data_in", 63 0;
v0x142723690_0 .var "index", 2 0;
v0x142723760_0 .var "rst_b", 0 0;
v0x142723830_0 .var "write_enable", 0 0;
S_0x14270e090 .scope module, "regfl_tb" "regfl" 2 73, 2 24 0, S_0x14270dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 3 "s";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 512 "q";
v0x142722cc0_0 .net "clk", 0 0, v0x142723570_0;  1 drivers
v0x142722e50_0 .net "d", 63 0, v0x142723600_0;  1 drivers
v0x142722fe0 .array "data", 0 7;
v0x142722fe0_0 .net v0x142722fe0 0, 63 0, v0x14271e400_0; 1 drivers
v0x142722fe0_1 .net v0x142722fe0 1, 63 0, v0x14271ee20_0; 1 drivers
v0x142722fe0_2 .net v0x142722fe0 2, 63 0, v0x14271f850_0; 1 drivers
v0x142722fe0_3 .net v0x142722fe0 3, 63 0, v0x142720280_0; 1 drivers
v0x142722fe0_4 .net v0x142722fe0 4, 63 0, v0x142720ce0_0; 1 drivers
v0x142722fe0_5 .net v0x142722fe0 5, 63 0, v0x142721700_0; 1 drivers
v0x142722fe0_6 .net v0x142722fe0 6, 63 0, v0x1427220e0_0; 1 drivers
v0x142722fe0_7 .net v0x142722fe0 7, 63 0, v0x142722b00_0; 1 drivers
v0x1427230b0_0 .net "o", 7 0, v0x14271da00_0;  1 drivers
v0x142723160_0 .net "q", 511 0, L_0x142724130;  alias, 1 drivers
v0x142723230_0 .net "rst_b", 0 0, v0x142723760_0;  1 drivers
v0x1427233c0_0 .net "s", 2 0, v0x142723690_0;  1 drivers
v0x142723450_0 .net "we", 0 0, v0x142723830_0;  1 drivers
L_0x142723900 .part v0x14271da00_0, 0, 1;
L_0x1427239e0 .part v0x14271da00_0, 1, 1;
L_0x142723a80 .part v0x14271da00_0, 2, 1;
L_0x142723be0 .part v0x14271da00_0, 3, 1;
L_0x142723ca0 .part v0x14271da00_0, 4, 1;
L_0x142723dd0 .part v0x14271da00_0, 5, 1;
L_0x142723e90 .part v0x14271da00_0, 6, 1;
L_0x142724090 .part v0x14271da00_0, 7, 1;
LS_0x142724130_0_0 .concat [ 64 64 64 64], v0x142722b00_0, v0x1427220e0_0, v0x142721700_0, v0x142720ce0_0;
LS_0x142724130_0_4 .concat [ 64 64 64 64], v0x142720280_0, v0x14271f850_0, v0x14271ee20_0, v0x14271e400_0;
L_0x142724130 .concat [ 256 256 0 0], LS_0x142724130_0_0, LS_0x142724130_0_4;
S_0x14270def0 .scope module, "dec0" "dec" 2 38, 2 1 0, S_0x14270e090;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "s";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 8 "o";
P_0x142709d60 .param/l "w" 0 2 1, +C4<00000000000000000000000000000011>;
v0x142709b00_0 .net "e", 0 0, v0x142723830_0;  alias, 1 drivers
v0x14271da00_0 .var "o", 7 0;
v0x14271daa0_0 .net "s", 2 0, v0x142723690_0;  alias, 1 drivers
E_0x1427078e0 .event anyedge, v0x142709b00_0, v0x14271daa0_0;
S_0x14271db40 .scope generate, "reg_inst[0]" "reg_inst[0]" 2 47, 2 47 0, S_0x14270e090;
 .timescale 0 0;
P_0x14271dd20 .param/l "i" 1 2 47, +C4<00>;
S_0x14271dda0 .scope module, "reg_inst" "rgst" 2 48, 2 13 0, S_0x14271db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x14271df60 .param/l "w" 0 2 14, +C4<00000000000000000000000001000000>;
v0x14271e190_0 .net "clk", 0 0, v0x142723570_0;  alias, 1 drivers
L_0x138040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14271e240_0 .net "clr", 0 0, L_0x138040010;  1 drivers
v0x14271e2e0_0 .net "d", 63 0, v0x142723600_0;  alias, 1 drivers
v0x14271e370_0 .net "ld", 0 0, L_0x142723900;  1 drivers
v0x14271e400_0 .var "q", 63 0;
v0x14271e4b0_0 .net "rst_b", 0 0, v0x142723760_0;  alias, 1 drivers
E_0x14271e140/0 .event negedge, v0x14271e4b0_0;
E_0x14271e140/1 .event posedge, v0x14271e190_0;
E_0x14271e140 .event/or E_0x14271e140/0, E_0x14271e140/1;
S_0x14271e5e0 .scope generate, "reg_inst[1]" "reg_inst[1]" 2 47, 2 47 0, S_0x14270e090;
 .timescale 0 0;
P_0x14271e7c0 .param/l "i" 1 2 47, +C4<01>;
S_0x14271e840 .scope module, "reg_inst" "rgst" 2 48, 2 13 0, S_0x14271e5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x14271ea00 .param/l "w" 0 2 14, +C4<00000000000000000000000001000000>;
v0x14271ebc0_0 .net "clk", 0 0, v0x142723570_0;  alias, 1 drivers
L_0x138040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14271ec70_0 .net "clr", 0 0, L_0x138040058;  1 drivers
v0x14271ed00_0 .net "d", 63 0, v0x142723600_0;  alias, 1 drivers
v0x14271ed90_0 .net "ld", 0 0, L_0x1427239e0;  1 drivers
v0x14271ee20_0 .var "q", 63 0;
v0x14271eed0_0 .net "rst_b", 0 0, v0x142723760_0;  alias, 1 drivers
S_0x14271efe0 .scope generate, "reg_inst[2]" "reg_inst[2]" 2 47, 2 47 0, S_0x14270e090;
 .timescale 0 0;
P_0x14271f1b0 .param/l "i" 1 2 47, +C4<010>;
S_0x14271f250 .scope module, "reg_inst" "rgst" 2 48, 2 13 0, S_0x14271efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x14271f410 .param/l "w" 0 2 14, +C4<00000000000000000000000001000000>;
v0x14271f5d0_0 .net "clk", 0 0, v0x142723570_0;  alias, 1 drivers
L_0x1380400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14271f6a0_0 .net "clr", 0 0, L_0x1380400a0;  1 drivers
v0x14271f730_0 .net "d", 63 0, v0x142723600_0;  alias, 1 drivers
v0x14271f7c0_0 .net "ld", 0 0, L_0x142723a80;  1 drivers
v0x14271f850_0 .var "q", 63 0;
v0x14271f920_0 .net "rst_b", 0 0, v0x142723760_0;  alias, 1 drivers
S_0x14271fa40 .scope generate, "reg_inst[3]" "reg_inst[3]" 2 47, 2 47 0, S_0x14270e090;
 .timescale 0 0;
P_0x14271fc40 .param/l "i" 1 2 47, +C4<011>;
S_0x14271fcc0 .scope module, "reg_inst" "rgst" 2 48, 2 13 0, S_0x14271fa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x14271fe80 .param/l "w" 0 2 14, +C4<00000000000000000000000001000000>;
v0x142720040_0 .net "clk", 0 0, v0x142723570_0;  alias, 1 drivers
L_0x1380400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1427200d0_0 .net "clr", 0 0, L_0x1380400e8;  1 drivers
v0x142720160_0 .net "d", 63 0, v0x142723600_0;  alias, 1 drivers
v0x1427201f0_0 .net "ld", 0 0, L_0x142723be0;  1 drivers
v0x142720280_0 .var "q", 63 0;
v0x142720320_0 .net "rst_b", 0 0, v0x142723760_0;  alias, 1 drivers
S_0x142720440 .scope generate, "reg_inst[4]" "reg_inst[4]" 2 47, 2 47 0, S_0x14270e090;
 .timescale 0 0;
P_0x142720600 .param/l "i" 1 2 47, +C4<0100>;
S_0x142720690 .scope module, "reg_inst" "rgst" 2 48, 2 13 0, S_0x142720440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x142720850 .param/l "w" 0 2 14, +C4<00000000000000000000000001000000>;
v0x142720a10_0 .net "clk", 0 0, v0x142723570_0;  alias, 1 drivers
L_0x138040130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142720aa0_0 .net "clr", 0 0, L_0x138040130;  1 drivers
v0x142720b40_0 .net "d", 63 0, v0x142723600_0;  alias, 1 drivers
v0x142720c50_0 .net "ld", 0 0, L_0x142723ca0;  1 drivers
v0x142720ce0_0 .var "q", 63 0;
v0x142720d80_0 .net "rst_b", 0 0, v0x142723760_0;  alias, 1 drivers
S_0x142720f00 .scope generate, "reg_inst[5]" "reg_inst[5]" 2 47, 2 47 0, S_0x14270e090;
 .timescale 0 0;
P_0x1427210c0 .param/l "i" 1 2 47, +C4<0101>;
S_0x142721140 .scope module, "reg_inst" "rgst" 2 48, 2 13 0, S_0x142720f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x142721300 .param/l "w" 0 2 14, +C4<00000000000000000000000001000000>;
v0x1427214c0_0 .net "clk", 0 0, v0x142723570_0;  alias, 1 drivers
L_0x138040178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142721550_0 .net "clr", 0 0, L_0x138040178;  1 drivers
v0x1427215e0_0 .net "d", 63 0, v0x142723600_0;  alias, 1 drivers
v0x142721670_0 .net "ld", 0 0, L_0x142723dd0;  1 drivers
v0x142721700_0 .var "q", 63 0;
v0x1427217a0_0 .net "rst_b", 0 0, v0x142723760_0;  alias, 1 drivers
S_0x1427218c0 .scope generate, "reg_inst[6]" "reg_inst[6]" 2 47, 2 47 0, S_0x14270e090;
 .timescale 0 0;
P_0x142721a80 .param/l "i" 1 2 47, +C4<0110>;
S_0x142721b10 .scope module, "reg_inst" "rgst" 2 48, 2 13 0, S_0x1427218c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x142721cd0 .param/l "w" 0 2 14, +C4<00000000000000000000000001000000>;
v0x142721e90_0 .net "clk", 0 0, v0x142723570_0;  alias, 1 drivers
L_0x1380401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142721f20_0 .net "clr", 0 0, L_0x1380401c0;  1 drivers
v0x142721fc0_0 .net "d", 63 0, v0x142723600_0;  alias, 1 drivers
v0x142722050_0 .net "ld", 0 0, L_0x142723e90;  1 drivers
v0x1427220e0_0 .var "q", 63 0;
v0x142722180_0 .net "rst_b", 0 0, v0x142723760_0;  alias, 1 drivers
S_0x1427222a0 .scope generate, "reg_inst[7]" "reg_inst[7]" 2 47, 2 47 0, S_0x14270e090;
 .timescale 0 0;
P_0x14271fc00 .param/l "i" 1 2 47, +C4<0111>;
S_0x142722520 .scope module, "reg_inst" "rgst" 2 48, 2 13 0, S_0x1427222a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x1427226e0 .param/l "w" 0 2 14, +C4<00000000000000000000000001000000>;
v0x1427228a0_0 .net "clk", 0 0, v0x142723570_0;  alias, 1 drivers
L_0x138040208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142722940_0 .net "clr", 0 0, L_0x138040208;  1 drivers
v0x1427229e0_0 .net "d", 63 0, v0x142723600_0;  alias, 1 drivers
v0x142722a70_0 .net "ld", 0 0, L_0x142724090;  1 drivers
v0x142722b00_0 .var "q", 63 0;
v0x142722ba0_0 .net "rst_b", 0 0, v0x142723760_0;  alias, 1 drivers
    .scope S_0x14271dda0;
T_0 ;
    %wait E_0x14271e140;
    %load/vec4 v0x14271e4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14271e400_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14271e240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14271e400_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x14271e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x14271e2e0_0;
    %assign/vec4 v0x14271e400_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14271e840;
T_1 ;
    %wait E_0x14271e140;
    %load/vec4 v0x14271eed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14271ee20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14271ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14271ee20_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x14271ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x14271ed00_0;
    %assign/vec4 v0x14271ee20_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14271f250;
T_2 ;
    %wait E_0x14271e140;
    %load/vec4 v0x14271f920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14271f850_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14271f6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14271f850_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x14271f7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x14271f730_0;
    %assign/vec4 v0x14271f850_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14271fcc0;
T_3 ;
    %wait E_0x14271e140;
    %load/vec4 v0x142720320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x142720280_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1427200d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x142720280_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x1427201f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x142720160_0;
    %assign/vec4 v0x142720280_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x142720690;
T_4 ;
    %wait E_0x14271e140;
    %load/vec4 v0x142720d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x142720ce0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x142720aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x142720ce0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x142720c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x142720b40_0;
    %assign/vec4 v0x142720ce0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x142721140;
T_5 ;
    %wait E_0x14271e140;
    %load/vec4 v0x1427217a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x142721700_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x142721550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x142721700_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x142721670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x1427215e0_0;
    %assign/vec4 v0x142721700_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x142721b10;
T_6 ;
    %wait E_0x14271e140;
    %load/vec4 v0x142722180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1427220e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x142721f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1427220e0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x142722050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x142721fc0_0;
    %assign/vec4 v0x1427220e0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x142722520;
T_7 ;
    %wait E_0x14271e140;
    %load/vec4 v0x142722ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x142722b00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x142722940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x142722b00_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x142722a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x1427229e0_0;
    %assign/vec4 v0x142722b00_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14270def0;
T_8 ;
    %wait E_0x1427078e0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14271da00_0, 0, 8;
    %load/vec4 v0x142709b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x14271daa0_0;
    %store/vec4 v0x14271da00_0, 4, 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14270dd50;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142723570_0, 0, 1;
    %pushi/vec4 13, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 50, 0;
    %load/vec4 v0x142723570_0;
    %inv;
    %store/vec4 v0x142723570_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x14270dd50;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142723760_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142723760_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x14270dd50;
T_11 ;
    %pushi/vec4 13, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 102 "$urandom" 32 {0 0 0};
    %pad/u 3;
    %store/vec4 v0x142723690_0, 0, 3;
    %vpi_func 2 103 "$urandom" 32 {0 0 0};
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142723600_0, 4, 32;
    %vpi_func 2 104 "$urandom" 32 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142723600_0, 4, 32;
    %delay 100, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x14270dd50;
T_12 ;
    %vpi_call 2 111 "$display", "wr_en | index | data | blk" {0 0 0};
    %vpi_call 2 112 "$monitor", " %b  |  %x  | %x  |  %x ", v0x142723830_0, v0x142723690_0, v0x142723600_0, v0x1427234e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142723830_0, 0, 1;
    %delay 600, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142723830_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142723830_0, 0, 1;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "regfl.v";
