# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vlib work
vcom -reportprogress 300 -work work /home/jwk0425/cpre381/ProjectPart1/cpre3810-toolflow/proj/src/TopLevel/Fetch_Logic.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 00:50:25 on Oct 25,2025
# vcom -reportprogress 300 -work work /home/jwk0425/cpre381/ProjectPart1/cpre3810-toolflow/proj/src/TopLevel/Fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Fetch_Logic
# -- Compiling architecture Behavioral of Fetch_Logic
# ** Error: /home/jwk0425/cpre381/ProjectPart1/cpre3810-toolflow/proj/src/TopLevel/Fetch_Logic.vhd(97): Cannot read output "next_pc".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: /home/jwk0425/cpre381/ProjectPart1/cpre3810-toolflow/proj/src/TopLevel/Fetch_Logic.vhd(107): VHDL Compiler exiting
# End time: 00:50:25 on Oct 25,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/jwk0425/cpre381/ProjectPart1/cpre3810-toolflow/proj/src/TopLevel/Fetch_Logic.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 00:54:28 on Oct 25,2025
# vcom -reportprogress 300 -work work /home/jwk0425/cpre381/ProjectPart1/cpre3810-toolflow/proj/src/TopLevel/Fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Fetch_Logic
# -- Compiling architecture Behavioral of Fetch_Logic
# End time: 00:54:28 on Oct 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jwk0425/cpre381/ProjectPart1/cpre3810-toolflow/proj/src/TopLevel/tb_Fetch_Logic.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 00:54:31 on Oct 25,2025
# vcom -reportprogress 300 -work work /home/jwk0425/cpre381/ProjectPart1/cpre3810-toolflow/proj/src/TopLevel/tb_Fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_Fetch_Logic
# -- Compiling architecture sim of tb_Fetch_Logic
# -- Loading entity Fetch_Logic
# End time: 00:54:31 on Oct 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_fetch_logic
# vsim -voptargs="+acc" work.tb_fetch_logic 
# Start time: 00:54:37 on Oct 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_fetch_logic(sim)#1
# Loading work.fetch_logic(behavioral)#1
add wave -position insertpoint sim:/tb_fetch_logic/*
run 200
# End time: 01:12:26 on Oct 25,2025, Elapsed time: 0:17:49
# Errors: 0, Warnings: 1
