\hypertarget{union__hw__i2s__rcr3}{}\section{\+\_\+hw\+\_\+i2s\+\_\+rcr3 Union Reference}
\label{union__hw__i2s__rcr3}\index{\+\_\+hw\+\_\+i2s\+\_\+rcr3@{\+\_\+hw\+\_\+i2s\+\_\+rcr3}}


H\+W\+\_\+\+I2\+S\+\_\+\+R\+C\+R3 -\/ S\+AI Receive Configuration 3 Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+i2s.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__i2s__rcr3_1_1__hw__i2s__rcr3__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+rcr3\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__i2s__rcr3_a183f9ed774f57dbc11615b9e91b66a69}{}\label{union__hw__i2s__rcr3_a183f9ed774f57dbc11615b9e91b66a69}

\item 
struct \hyperlink{struct__hw__i2s__rcr3_1_1__hw__i2s__rcr3__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+rcr3\+::\+\_\+hw\+\_\+i2s\+\_\+rcr3\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__i2s__rcr3_ac0de7998217bdf7d5e086c9e048f9d12}{}\label{union__hw__i2s__rcr3_ac0de7998217bdf7d5e086c9e048f9d12}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+I2\+S\+\_\+\+R\+C\+R3 -\/ S\+AI Receive Configuration 3 Register (RW) 

Reset value\+: 0x00000000U

This register must not be altered when R\+C\+SR\mbox{[}RE\mbox{]} is set. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2s.\+h\end{DoxyCompactItemize}
