Bench	PID		time	Instr Ret	Unh Clk Cycles	l2 trans reqs	l1lines	l2lines	Per Core bw	Power	Power2	Power3	bandwidth	 	IPC	MEM INTENSIITY	L2->L1 BW (MB)	L3->L2 BW (MB)	MM->L3 BW (MB)	L2 REUSE	L3 REUSE
stream_d0_jacLR
	61437		 20390   	2947342128.91	8026344235.86	3138241.21	132835997.82	88643795.00	87294616.47	2.00	0	97.00	0	0	.41	3138241.21	9.54	6.34	6.24	1.52	1.01
	61439		 13728   	3132450765.00	8327362918.07	90000.07	91515346.07	91675834.00	89670418.78	44.64	0	97.00	0	0	.47	90000.07	5.86	5.87	5.74	.99	1.02
	61457		  6233   	2794632901.85	7664141242.85	99885.57	84414610.42	84686617.00	82301718.28	34.28	0	97.00	0	0	.36	99885.57	6.04	6.05	5.89	.99	1.03
