SYSTEM DE4_SOPC
{
   # 
   # Generated by: com.altera.sopcmodel.ensemble.EnsembleGeneratePTF
   # Date: 2013.03.05.15:23:40
   # 
   #    clock_source "ext_clk"
   #    altera_avalon_pll "pll"
   #    altera_avalon_sysid "sysid"
   #    altera_avalon_jtag_uart "jtag_uart"
   #    altera_avalon_timer "high_res_timer"
   #    altera_avalon_timer "sys_timer"
   #    triple_speed_ethernet "tse_mac"
   #    altera_avalon_pio "led_pio"
   #    altera_avalon_clock_crossing "peripheral_clock_crossing"
   #    altera_avalon_pio "sw_pio"
   #    altera_avalon_pio "pb_pio"
   #    altera_avalon_pio "seven_seg_pio"
   #    altera_jtag_avalon_master "master_0"
   #    triple_speed_ethernet "tse_mac1"
   #    triple_speed_ethernet "tse_mac2"
   #    triple_speed_ethernet "tse_mac3"
   #    ethernet_port_interface "ethernet_port_interface_0"
   #    altera_avalon_pcie_compiler "pcie_compiler_0"
   #    clock_source "cal_blk_clk_0"
   # 
   #    Contains 62 connections.
   # 
   System_Wizard_Version = "8.0";
   Builder_Application = "sopc_builder_ca";
   #. values for Builder_Application are:
   #.    sopc_builder_preview --> 6.1p, 7.0p prerelease versions
   #.    sopc_builder_ca      --> 7.1 and later
   #.    (missing) --> 6.0 or earlier
   WIZARD_SCRIPT_ARGUMENTS 
   {
      hdl_language = "verilog";
      device_family = "STRATIXIV";
      device_family_id = "STRATIXIV";
      generate_sdk = "0";
      do_build_sim = "0";
      hardcopy_compatible = "0";
      CLOCKS 
      {
         CLOCK ext_clk
         {
            frequency = "125000000";
            source = "External";
            Is_Clock_Source = "0";
            display_name = "ext_clk";
            pipeline = "0";
            clock_module_connection_point_for_c2h = "ext_clk.clk";
         }
         CLOCK pll_c0
         {
            frequency = "125000000";
            source = "";
            Is_Clock_Source = "1";
            display_name = "c0 from pll";
            pipeline = "0";
            clock_module_connection_point_for_c2h = "pll.c0";
         }
         CLOCK pll_sys_clk
         {
            frequency = "125000000";
            source = "pll_c0";
            Is_Clock_Source = "0";
            display_name = "pll_sys_clk";
         }
         CLOCK pll_c1
         {
            frequency = "10000000";
            source = "";
            Is_Clock_Source = "1";
            display_name = "c1 from pll";
            pipeline = "0";
            clock_module_connection_point_for_c2h = "pll.c1";
         }
         CLOCK pll_c1_out
         {
            frequency = "10000000";
            source = "pll_c1";
            Is_Clock_Source = "0";
            display_name = "pll_c1_out";
         }
         CLOCK cal_blk_clk_0
         {
            frequency = "50000000";
            source = "External";
            Is_Clock_Source = "0";
            display_name = "cal_blk_clk_0";
            pipeline = "0";
            clock_module_connection_point_for_c2h = "cal_blk_clk_0.clk";
         }
      }
   }
   MODULE pll
   {
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT address
            {
               type = "address";
               width = "3";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               type = "chipselect";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT read
            {
               type = "read";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               type = "readdata";
               width = "16";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT write
            {
               type = "write";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               type = "writedata";
               width = "16";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT resetrequest
            {
               type = "resetrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Write_Wait_States = "0cycles";
            Read_Wait_States = "1cycles";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "16";
            Address_Width = "3";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            Clock_Source = "ext_clk";
            Has_Clock = "1";
            MASTERED_BY master_0/master
            {
               priority = "1";
               Offset_Address = "0x21001140";
            }
            Base_Address = "0x21001140";
         }
      }
      PORT_WIRING 
      {
         PORT c0
         {
            type = "out_clk";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT c1
         {
            type = "out_clk";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         areset = "None";
         pfdena = "None";
         locked = "None";
         pllena = "None";
         scanclk = "None";
         scandata = "None";
         scanread = "None";
         scanwrite = "None";
         scanclkena = "None";
         scanaclr = "None";
         scandataout = "None";
         scandone = "None";
         configupdate = "None";
         phasecounterselect = "None";
         phasedone = "None";
         phaseupdown = "None";
         phasestep = "None";
         UI_CONTROL 
         {
            pllena_port_exist = "0";
         }
         ALTPLL_PORTS 
         {
            PORT inclk0
            {
               Is_Enabled = "1";
               direction = "input";
               width = "1";
            }
            PORT c0
            {
               Is_Enabled = "1";
               direction = "output";
               type = "out_clk";
               width = "1";
            }
            PORT c1
            {
               Is_Enabled = "1";
               direction = "output";
               type = "out_clk";
               width = "1";
            }
         }
         CLOCK_SOURCES 
         {
            CLOCK c0
            {
               DIVIDE_BY = "1";
               DUTY_CYCLE = "50";
               MULTIPLY_BY = "1";
               PHASE_SHIFT = "0";
               clk_index = "0";
               clock_freq = "125000000";
               clock_unit = "MHz";
               type = "out_clk";
            }
            CLOCK c1
            {
               DIVIDE_BY = "25";
               DUTY_CYCLE = "50";
               MULTIPLY_BY = "2";
               PHASE_SHIFT = "0";
               clk_index = "1";
               clock_freq = "10000000";
               clock_unit = "MHz";
               type = "out_clk";
            }
         }
         CLOCK_INFO 
         {
            CLOCK inclk0
            {
               clock_freq = "125000000";
               clock_unit = "MHz";
               type = "in_clk";
            }
         }
         CNX_INFO 
         {
            CONSTANT 
            {
               STRING 
               {
                  BANDWIDTH_TYPE = "AUTO";
                  CLK0_PHASE_SHIFT = "0";
                  CLK1_PHASE_SHIFT = "0";
                  COMPENSATE_CLOCK = "CLK0";
                  INTENDED_DEVICE_FAMILY = "Stratix IV";
                  LPM_TYPE = "altpll";
                  OPERATION_MODE = "NORMAL";
                  PLL_TYPE = "AUTO";
                  PORT_ACTIVECLOCK = "PORT_UNUSED";
                  PORT_ARESET = "PORT_UNUSED";
                  PORT_CLKBAD0 = "PORT_UNUSED";
                  PORT_CLKBAD1 = "PORT_UNUSED";
                  PORT_CLKLOSS = "PORT_UNUSED";
                  PORT_CLKSWITCH = "PORT_UNUSED";
                  PORT_CONFIGUPDATE = "PORT_UNUSED";
                  PORT_FBIN = "PORT_UNUSED";
                  PORT_FBOUT = "PORT_UNUSED";
                  PORT_INCLK0 = "PORT_USED";
                  PORT_INCLK1 = "PORT_UNUSED";
                  PORT_LOCKED = "PORT_UNUSED";
                  PORT_PFDENA = "PORT_UNUSED";
                  PORT_PHASECOUNTERSELECT = "PORT_UNUSED";
                  PORT_PHASEDONE = "PORT_UNUSED";
                  PORT_PHASESTEP = "PORT_UNUSED";
                  PORT_PHASEUPDOWN = "PORT_UNUSED";
                  PORT_PLLENA = "PORT_UNUSED";
                  PORT_SCANACLR = "PORT_UNUSED";
                  PORT_SCANCLK = "PORT_UNUSED";
                  PORT_SCANCLKENA = "PORT_UNUSED";
                  PORT_SCANDATA = "PORT_UNUSED";
                  PORT_SCANDATAOUT = "PORT_UNUSED";
                  PORT_SCANDONE = "PORT_UNUSED";
                  PORT_SCANREAD = "PORT_UNUSED";
                  PORT_SCANWRITE = "PORT_UNUSED";
                  PORT_clk0 = "PORT_USED";
                  PORT_clk1 = "PORT_USED";
                  PORT_clk2 = "PORT_UNUSED";
                  PORT_clk3 = "PORT_UNUSED";
                  PORT_clk4 = "PORT_UNUSED";
                  PORT_clk5 = "PORT_UNUSED";
                  PORT_clk6 = "PORT_UNUSED";
                  PORT_clk7 = "PORT_UNUSED";
                  PORT_clk8 = "PORT_UNUSED";
                  PORT_clk9 = "PORT_UNUSED";
                  PORT_clkena0 = "PORT_UNUSED";
                  PORT_clkena1 = "PORT_UNUSED";
                  PORT_clkena2 = "PORT_UNUSED";
                  PORT_clkena3 = "PORT_UNUSED";
                  PORT_clkena4 = "PORT_UNUSED";
                  PORT_clkena5 = "PORT_UNUSED";
                  USING_FBMIMICBIDIR_PORT = "OFF";
               }
               NUMERIC 
               {
                  CLK0_DIVIDE_BY = "1";
                  CLK0_DUTY_CYCLE = "50";
                  CLK0_MULTIPLY_BY = "1";
                  CLK1_DIVIDE_BY = "25";
                  CLK1_DUTY_CYCLE = "50";
                  CLK1_MULTIPLY_BY = "2";
                  INCLK0_INPUT_FREQUENCY = "8000";
                  WIDTH_CLOCK = "10";
               }
            }
            LIBRARY = "altera_mf altera_mf.altera_mf_components.all";
            PRIVATE 
            {
               STRING 
               {
                  ACTIVECLK_CHECK = "0";
                  BANDWIDTH = "1.000";
                  BANDWIDTH_FEATURE_ENABLED = "1";
                  BANDWIDTH_FREQ_UNIT = "MHz";
                  BANDWIDTH_PRESET = "Low";
                  BANDWIDTH_USE_AUTO = "1";
                  BANDWIDTH_USE_PRESET = "0";
                  CLKBAD_SWITCHOVER_CHECK = "0";
                  CLKLOSS_CHECK = "0";
                  CLKSWITCH_CHECK = "0";
                  CNX_NO_COMPENSATE_RADIO = "0";
                  CREATE_CLKBAD_CHECK = "0";
                  CREATE_INCLK1_CHECK = "0";
                  CUR_DEDICATED_CLK = "c0";
                  CUR_FBIN_CLK = "e0";
                  DEVICE_SPEED_GRADE = "Any";
                  DUTY_CYCLE0 = "50.00000000";
                  DUTY_CYCLE1 = "50.00000000";
                  EFF_OUTPUT_FREQ_VALUE0 = "125.000000";
                  EFF_OUTPUT_FREQ_VALUE1 = "10.000000";
                  EXPLICIT_SWITCHOVER_COUNTER = "0";
                  EXT_FEEDBACK_RADIO = "0";
                  GLOCKED_COUNTER_EDIT_CHANGED = "1";
                  GLOCKED_FEATURE_ENABLED = "0";
                  GLOCKED_MODE_CHECK = "0";
                  HAS_MANUAL_SWITCHOVER = "1";
                  INCLK0_FREQ_EDIT = "125.0";
                  INCLK0_FREQ_UNIT_COMBO = "MHz";
                  INCLK1_FREQ_EDIT = "100.000";
                  INCLK1_FREQ_EDIT_CHANGED = "1";
                  INCLK1_FREQ_UNIT_CHANGED = "1";
                  INCLK1_FREQ_UNIT_COMBO = "MHz";
                  INTENDED_DEVICE_FAMILY = "Stratix IV";
                  INT_FEEDBACK__MODE_RADIO = "1";
                  LOCKED_OUTPUT_CHECK = "0";
                  LONG_SCAN_RADIO = "1";
                  LVDS_MODE_DATA_RATE = "Not Available";
                  LVDS_PHASE_SHIFT_UNIT0 = "ps";
                  LVDS_PHASE_SHIFT_UNIT1 = "ps";
                  MIG_DEVICE_SPEED_GRADE = "Any";
                  NORMAL_MODE_RADIO = "1";
                  OUTPUT_FREQ0 = "50.00000000";
                  OUTPUT_FREQ1 = "10.00000000";
                  OUTPUT_FREQ_MODE0 = "0";
                  OUTPUT_FREQ_MODE1 = "1";
                  OUTPUT_FREQ_UNIT0 = "MHz";
                  OUTPUT_FREQ_UNIT1 = "MHz";
                  PHASE_RECONFIG_FEATURE_ENABLED = "1";
                  PHASE_RECONFIG_INPUTS_CHECK = "0";
                  PHASE_SHIFT0 = "0.00000000";
                  PHASE_SHIFT1 = "0.00000000";
                  PHASE_SHIFT_STEP_ENABLED_CHECK = "0";
                  PHASE_SHIFT_UNIT0 = "ps";
                  PHASE_SHIFT_UNIT1 = "ps";
                  PLL_ADVANCED_PARAM_CHECK = "0";
                  PLL_ARESET_CHECK = "0";
                  PLL_FBMIMIC_CHECK = "0";
                  PLL_PFDENA_CHECK = "0";
                  PRIMARY_CLK_COMBO = "inclk0";
                  RECONFIG_FILE = "altpllpll_0.mif";
                  SACN_INPUTS_CHECK = "0";
                  SCAN_FEATURE_ENABLED = "1";
                  SELF_RESET_LOCK_LOSS = "0";
                  SHORT_SCAN_RADIO = "0";
                  SPREAD_FEATURE_ENABLED = "0";
                  SPREAD_FREQ = "50.000";
                  SPREAD_FREQ_UNIT = "KHz";
                  SPREAD_PERCENT = "0.500";
                  SPREAD_USE = "0";
                  SRC_SYNCH_COMP_RADIO = "0";
                  STICKY_CLK0 = "1";
                  STICKY_CLK1 = "1";
                  SWITCHOVER_FEATURE_ENABLED = "1";
                  SYNTH_WRAPPER_GEN_POSTFIX = "0";
                  USE_CLK0 = "1";
                  USE_CLK1 = "1";
                  ZERO_DELAY_RADIO = "0";
               }
               NUMERIC 
               {
                  DIV_FACTOR0 = "1";
                  DIV_FACTOR1 = "1";
                  GLOCK_COUNTER_EDIT = "1048575";
                  LVDS_MODE_DATA_RATE_DIRTY = "0";
                  MULT_FACTOR0 = "1";
                  MULT_FACTOR1 = "1";
                  PLL_AUTOPLL_CHECK = "1";
                  PLL_ENHPLL_CHECK = "0";
                  PLL_FASTPLL_CHECK = "0";
                  PLL_LVDS_PLL_CHECK = "0";
                  PLL_TARGET_HARCOPY_CHECK = "0";
                  SWITCHOVER_COUNT_EDIT = "1";
                  USE_MIL_SPEED_GRADE = "0";
               }
            }
            USED_PORT 
            {
               c0 
               {
                  VALUE_1 = "0";
                  VALUE_2 = "0";
                  VALUE_3 = "0";
                  VALUE_4 = "0";
                  VALUE_5 = "OUTPUT_CLK_EXT";
                  VALUE_6 = "VCC";
                  VALUE_7 = "c0";
               }
               c1 
               {
                  VALUE_1 = "0";
                  VALUE_2 = "0";
                  VALUE_3 = "0";
                  VALUE_4 = "0";
                  VALUE_5 = "OUTPUT_CLK_EXT";
                  VALUE_6 = "VCC";
                  VALUE_7 = "c1";
               }
               inclk0 
               {
                  VALUE_1 = "0";
                  VALUE_2 = "0";
                  VALUE_3 = "0";
                  VALUE_4 = "0";
                  VALUE_5 = "INPUT_CLK_EXT";
                  VALUE_6 = "GND";
                  VALUE_7 = "inclk0";
               }
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Required_Device_Family = "STRATIX,STRATIXII,STRATIXIII,STRATIXIV,CYCLONE,CYCLONEII,CYCLONEIII,TARPON,CYCLONEIV,CYCLONEV,STRATIXGX,STRATIXIIGX,STRATIXIIGXLITE,ARRIAGX,ARRIAII,ARRIAIIGZ,ARRIAV,HARDCOPYII,HARDCOPYIII,HARDCOPYIV";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Default_Module_Name = "pll";
         Top_Level_Ports_Are_Enumerated = "1";
      }
      class = "altera_avalon_pll";
      class_version = "11.1";
   }
   MODULE sysid
   {
      SLAVE control_slave
      {
         PORT_WIRING 
         {
            PORT clock
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT address
            {
               type = "address";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Write_Wait_States = "0cycles";
            Read_Wait_States = "1cycles";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "1";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            MASTERED_BY master_0/master
            {
               priority = "1";
               Offset_Address = "0x21001090";
            }
            Base_Address = "0x21001090";
         }
      }
      class = "altera_avalon_sysid";
      class_version = "11.1";
      SYSTEM_BUILDER_INFO 
      {
         Date_Modified = "";
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         Fixed_Module_Name = "sysid";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "pll_sys_clk";
         Has_Clock = "1";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         id = "0";
         timestamp = "1362514660";
         regenerate_values = "0";
      }
   }
   MODULE jtag_uart
   {
      SLAVE avalon_jtag_slave
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT rst_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT av_irq
            {
               type = "irq";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT av_chipselect
            {
               type = "chipselect";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT av_address
            {
               type = "address";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT av_read_n
            {
               type = "read_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT av_readdata
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT av_write_n
            {
               type = "write_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT av_writedata
            {
               type = "writedata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT av_waitrequest
            {
               type = "waitrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT dataavailable
            {
               type = "dataavailable";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT readyfordata
            {
               type = "readyfordata";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Has_IRQ = "1";
            Bus_Type = "avalon";
            Read_Wait_States = "peripheral_controlled";
            Write_Wait_States = "peripheral_controlled";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "1";
            Address_Alignment = "native";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "1";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            JTAG_Hub_Base_Id = "262254";
            JTAG_Hub_Instance_Id = "0";
            Connection_Limit = "1";
            MASTERED_BY master_0/master
            {
               priority = "1";
               Offset_Address = "0x21001080";
            }
            IRQ_MASTER pcie_compiler_0/bar0_Non_Prefetchable
            {
               IRQ_Number = "0";
            }
            Base_Address = "0x21001080";
         }
      }
      class = "altera_avalon_jtag_uart";
      class_version = "11.1";
      iss_model_name = "altera_avalon_jtag_uart";
      WIZARD_SCRIPT_ARGUMENTS 
      {
         write_depth = "64";
         read_depth = "64";
         write_threshold = "8";
         read_threshold = "8";
         read_char_stream = "";
         showascii = "1";
         relativepath = "1";
         read_le = "0";
         write_le = "0";
         altera_show_unreleased_jtag_uart_features = "1";
      }
      SIMULATION 
      {
         DISPLAY 
         {
            SIGNAL av_chipselect
            {
               name = "av_chipselect";
            }
            SIGNAL av_address
            {
               name = "av_address";
            }
            SIGNAL av_read_n
            {
               name = "av_read_n";
            }
            SIGNAL av_readdata
            {
               name = "av_readdata";
               radix = "hexadecimal";
            }
            SIGNAL av_write_n
            {
               name = "av_write_n";
            }
            SIGNAL av_writedata
            {
               name = "av_writedata";
               radix = "hexadecimal";
            }
            SIGNAL av_waitrequest
            {
               name = "av_waitrequest";
            }
            SIGNAL dataavailable
            {
               name = "dataavailable";
            }
            SIGNAL readyfordata
            {
               name = "readyfordata";
            }
         }
         INTERACTIVE_IN drive
         {
            enable = "0";
            file = "_input_data_stream.dat";
            mutex = "_input_data_mutex.dat";
            log = "_in.log";
            rate = "100";
            signals = "temp,list";
            exe = "nios2-terminal";
         }
         INTERACTIVE_OUT log
         {
            enable = "1";
            exe = "perl -- atail-f.pl";
            file = "_output_stream.dat";
            radix = "ascii";
            signals = "temp,list";
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Is_Enabled = "1";
         Clock_Source = "pll_sys_clk";
         Has_Clock = "1";
      }
   }
   MODULE high_res_timer
   {
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT irq
            {
               type = "irq";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT address
            {
               type = "address";
               width = "3";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               type = "writedata";
               width = "16";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               type = "readdata";
               width = "16";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               type = "chipselect";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               type = "write_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Has_IRQ = "1";
            Bus_Type = "avalon";
            Write_Wait_States = "0cycles";
            Read_Wait_States = "1cycles";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "16";
            Address_Width = "3";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            MASTERED_BY master_0/master
            {
               priority = "1";
               Offset_Address = "0x21001040";
            }
            IRQ_MASTER pcie_compiler_0/bar0_Non_Prefetchable
            {
               IRQ_Number = "1";
            }
            Base_Address = "0x21001040";
         }
      }
      class = "altera_avalon_timer";
      class_version = "11.1";
      iss_model_name = "altera_avalon_timer";
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         View 
         {
            Settings_Summary = "Timer with 1 ms timeout period.";
            Is_Collapsed = "1";
         }
         Clock_Source = "pll_sys_clk";
         Has_Clock = "1";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         always_run = "0";
         fixed_period = "0";
         snapshot = "1";
         period = "1";
         period_units = "ms";
         reset_output = "0";
         timeout_pulse_output = "0";
         load_value = "124999";
         counter_size = "32";
         mult = "0.0010";
         ticks_per_sec = "1000";
      }
   }
   MODULE sys_timer
   {
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT irq
            {
               type = "irq";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT address
            {
               type = "address";
               width = "3";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               type = "writedata";
               width = "16";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               type = "readdata";
               width = "16";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               type = "chipselect";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               type = "write_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Has_IRQ = "1";
            Bus_Type = "avalon";
            Write_Wait_States = "0cycles";
            Read_Wait_States = "1cycles";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "16";
            Address_Width = "3";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            MASTERED_BY master_0/master
            {
               priority = "1";
               Offset_Address = "0x21001000";
            }
            IRQ_MASTER pcie_compiler_0/bar0_Non_Prefetchable
            {
               IRQ_Number = "2";
            }
            Base_Address = "0x21001000";
         }
      }
      class = "altera_avalon_timer";
      class_version = "11.1";
      iss_model_name = "altera_avalon_timer";
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         View 
         {
            Settings_Summary = "Timer with 10 ms timeout period.";
            Is_Collapsed = "1";
         }
         Clock_Source = "pll_sys_clk";
         Has_Clock = "1";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         always_run = "0";
         fixed_period = "0";
         snapshot = "1";
         period = "10";
         period_units = "ms";
         reset_output = "0";
         timeout_pulse_output = "0";
         load_value = "1249999";
         counter_size = "32";
         mult = "0.0010";
         ticks_per_sec = "100";
      }
   }
   MODULE tse_mac
   {
      SLAVE transmit
      {
         PORT_WIRING 
         {
            PORT ff_tx_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_data
            {
               type = "data";
               width = "8";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_eop
            {
               type = "endofpacket";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_err
            {
               type = "error";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_rdy
            {
               type = "ready";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT ff_tx_sop
            {
               type = "startofpacket";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_wren
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
            MASTERED_BY ethernet_port_interface_0/avalon_streaming_source
            {
               priority = "0";
            }
         }
      }
      MASTER receive
      {
         PORT_WIRING 
         {
            PORT ff_rx_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_rx_data
            {
               type = "data";
               width = "8";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT ff_rx_dval
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT ff_rx_eop
            {
               type = "endofpacket";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT ff_rx_rdy
            {
               type = "ready";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_rx_sop
            {
               type = "startofpacket";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT rx_err
            {
               type = "error";
               width = "6";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
         }
      }
      SLAVE control_port
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset
            {
               type = "reset";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT address
            {
               type = "address";
               width = "8";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT read
            {
               type = "read";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               type = "writedata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT write
            {
               type = "write";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT waitrequest
            {
               type = "waitrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Read_Wait_States = "peripheral_controlled";
            Write_Wait_States = "peripheral_controlled";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "dynamic";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Address_Span = "1024";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "8";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
            MASTERED_BY master_0/master
            {
               priority = "1";
               Offset_Address = "0x20000000";
            }
            MASTERED_BY ethernet_port_interface_0/avalon_master_1
            {
               priority = "1";
               Offset_Address = "0x20000000";
            }
            Base_Address = "0x20000000";
         }
      }
      PORT_WIRING 
      {
         PORT mdio_out
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT mdio_oen
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT mdio_in
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT mdc
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_an
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_char_err
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_link
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_disp_err
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_crs
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_col
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT txp
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT rxp
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT ref_clk
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT rx_recovclkout
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         UNASSIGNED = "unassigned";
         TRANSMIT_FIFO_DEPTH = "2048";
         RECEIVE_FIFO_DEPTH = "2048";
         FIFO_WIDTH = "8";
         ENABLE_MACLITE = "0";
         MACLITE_GIGE = "0";
         USE_MDIO = "1";
         NUMBER_OF_CHANNEL = "1";
         NUMBER_OF_MAC_MDIO_SHARED = "1";
         IS_MULTICHANNEL_MAC = "0";
         MDIO_SHARED = "0";
         REGISTER_SHARED = "0";
         PCS = "1";
         PCS_SGMII = "1";
         PCS_ID = "0";
      }
      SIMULATION 
      {
         Module_Name = "tse_mac_loopback";
         DISPLAY 
         {
            SIGNAL mdio_out
            {
               name = "mdio_out";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL mdio_oen
            {
               name = "mdio_oen";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL mdio_in
            {
               name = "mdio_in";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL mdc
            {
               name = "mdc";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_an
            {
               name = "led_an";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_char_err
            {
               name = "led_char_err";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_link
            {
               name = "led_link";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_disp_err
            {
               name = "led_disp_err";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_crs
            {
               name = "led_crs";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_col
            {
               name = "led_col";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL txp
            {
               name = "txp";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL rxp
            {
               name = "rxp";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL ref_clk
            {
               name = "ref_clk";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL rx_recovclkout
            {
               name = "rx_recovclkout";
               radix = "binary";
               conditional = "1";
            }
         }
         PORT_WIRING 
         {
            PORT txp
            {
               type = "export";
               direction = "Input";
               width = "1";
               __exclusive_name = "txp_from_the_tse_mac";
               Is_Enabled = "1";
            }
            PORT rxp
            {
               type = "export";
               direction = "Output";
               width = "1";
               __exclusive_name = "rxp_to_the_tse_mac";
               Is_Enabled = "1";
            }
            PORT ref_clk
            {
               type = "export";
               direction = "Output";
               width = "1";
               __exclusive_name = "ref_clk_to_the_tse_mac";
               Is_Enabled = "1";
            }
         }
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "C:/altera/11.1/quartus/eda/sim_lib/stratixiigx_hssi_atoms.v,C:/altera/11.1/quartus/eda/sim_lib/stratixiv_hssi_atoms.v,tse_mac.vo,tse_mac_loopback.v";
      }
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Pins_Assigned_Automatically = "1";
      }
      class = "triple_speed_ethernet";
      class_version = "11.1";
   }
   MODULE led_pio
   {
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT address
            {
               type = "address";
               width = "2";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               type = "write_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               type = "writedata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               type = "chipselect";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Write_Wait_States = "0cycles";
            Read_Wait_States = "1cycles";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "2";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            MASTERED_BY peripheral_clock_crossing/m1
            {
               priority = "1";
               Offset_Address = "0x30000000";
            }
            Base_Address = "0x70000000";
         }
      }
      PORT_WIRING 
      {
         PORT out_port
         {
            type = "export";
            width = "8";
            direction = "output";
            Is_Enabled = "1";
         }
      }
      class = "altera_avalon_pio";
      class_version = "11.1";
      SYSTEM_BUILDER_INFO 
      {
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "pll_c1_out";
         Has_Clock = "1";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0";
         has_tri = "0";
         has_out = "1";
         has_in = "0";
         capture = "0";
         Data_Width = "8";
         reset_value = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         bit_clearing_edge_register = "0";
         bit_modifying_output_register = "0";
      }
   }
   MODULE peripheral_clock_crossing
   {
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT slave_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT slave_reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT slave_address
            {
               type = "address";
               width = "28";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT slave_nativeaddress
            {
               type = "nativeaddress";
               width = "28";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT slave_read
            {
               type = "read";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT slave_write
            {
               type = "write";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT slave_writedata
            {
               type = "writedata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT slave_byteenable
            {
               type = "byteenable";
               width = "4";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT slave_readdata
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT slave_readdatavalid
            {
               type = "readdatavalid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT slave_waitrequest
            {
               type = "waitrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Read_Wait_States = "peripheral_controlled";
            Write_Wait_States = "peripheral_controlled";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "dynamic";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Address_Span = "1073741824";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "32";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "28";
            Opaque_Bridges_To = "m1";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
            MASTERED_BY master_0/master
            {
               priority = "1";
               Offset_Address = "0x40000000";
            }
            Base_Address = "0x40000000";
         }
      }
      MASTER m1
      {
         PORT_WIRING 
         {
            PORT master_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT master_reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT master_address
            {
               type = "address";
               width = "30";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT master_nativeaddress
            {
               type = "nativeaddress";
               width = "28";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT master_read
            {
               type = "read";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT master_write
            {
               type = "write";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT master_writedata
            {
               type = "writedata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT master_byteenable
            {
               type = "byteenable";
               width = "4";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT master_readdata
            {
               type = "readdata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT master_readdatavalid
            {
               type = "readdatavalid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT master_waitrequest
            {
               type = "waitrequest";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Asynchronous = "0";
            DBS_Big_Endian = "0";
            Adapts_To = "";
            Do_Stream_Reads = "0";
            Do_Stream_Writes = "0";
            Max_Address_Width = "32";
            Data_Width = "32";
            Address_Width = "30";
            Opaque_Bridges_To = "s1";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            Clock_Source = "pll_c1_out";
            Has_Clock = "1";
         }
         MEMORY_MAP 
         {
            Entry led_pio/s1
            {
               address = "0x30000000";
               span = "0x00000020";
               is_bridge = "0";
            }
            Entry sw_pio/s1
            {
               address = "0x30000020";
               span = "0x00000020";
               is_bridge = "0";
            }
            Entry pb_pio/s1
            {
               address = "0x30000040";
               span = "0x00000020";
               is_bridge = "0";
            }
            Entry seven_seg_pio/s1
            {
               address = "0x30000060";
               span = "0x00000020";
               is_bridge = "0";
            }
         }
      }
      class = "altera_avalon_clock_crossing";
      class_version = "11.1";
      iss_model_name = "altera_avalon_clock_crossing";
      WIZARD_SCRIPT_ARGUMENTS 
      {
         Upstream_FIFO_Depth = "64";
         Downstream_FIFO_Depth = "16";
         Data_Width = "32";
         Native_Address_Width = "28";
         Use_Byte_Enable = "1";
         Use_Burst_Count = "0";
         Maximum_Burst_Size = "8";
         Upstream_Use_Register = "0";
         Downstream_Use_Register = "0";
         Slave_Synchronizer_Depth = "3";
         Master_Synchronizer_Depth = "3";
         Device_Family = "STRATIXIV";
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Has_Clock = "0";
         Is_Bridge = "1";
      }
   }
   MODULE sw_pio
   {
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT address
            {
               type = "address";
               width = "2";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Write_Wait_States = "0cycles";
            Read_Wait_States = "1cycles";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "2";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            MASTERED_BY peripheral_clock_crossing/m1
            {
               priority = "1";
               Offset_Address = "0x30000020";
            }
            Base_Address = "0x70000020";
         }
      }
      PORT_WIRING 
      {
         PORT in_port
         {
            type = "export";
            width = "8";
            direction = "input";
            Is_Enabled = "1";
         }
      }
      class = "altera_avalon_pio";
      class_version = "11.1";
      SYSTEM_BUILDER_INFO 
      {
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "pll_c1_out";
         Has_Clock = "1";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0";
         has_tri = "0";
         has_out = "0";
         has_in = "1";
         capture = "0";
         Data_Width = "8";
         reset_value = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         bit_clearing_edge_register = "0";
         bit_modifying_output_register = "0";
      }
   }
   MODULE pb_pio
   {
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT address
            {
               type = "address";
               width = "2";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Write_Wait_States = "0cycles";
            Read_Wait_States = "1cycles";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "2";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            MASTERED_BY peripheral_clock_crossing/m1
            {
               priority = "1";
               Offset_Address = "0x30000040";
            }
            Base_Address = "0x70000040";
         }
      }
      PORT_WIRING 
      {
         PORT in_port
         {
            type = "export";
            width = "4";
            direction = "input";
            Is_Enabled = "1";
         }
      }
      class = "altera_avalon_pio";
      class_version = "11.1";
      SYSTEM_BUILDER_INFO 
      {
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "pll_c1_out";
         Has_Clock = "1";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0";
         has_tri = "0";
         has_out = "0";
         has_in = "1";
         capture = "0";
         Data_Width = "4";
         reset_value = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         bit_clearing_edge_register = "0";
         bit_modifying_output_register = "0";
      }
   }
   MODULE seven_seg_pio
   {
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT address
            {
               type = "address";
               width = "2";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT write_n
            {
               type = "write_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               type = "writedata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT chipselect
            {
               type = "chipselect";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Write_Wait_States = "0cycles";
            Read_Wait_States = "1cycles";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "native";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "2";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            MASTERED_BY peripheral_clock_crossing/m1
            {
               priority = "1";
               Offset_Address = "0x30000060";
            }
            Base_Address = "0x70000060";
         }
      }
      PORT_WIRING 
      {
         PORT out_port
         {
            type = "export";
            width = "16";
            direction = "output";
            Is_Enabled = "1";
         }
      }
      class = "altera_avalon_pio";
      class_version = "11.1";
      SYSTEM_BUILDER_INFO 
      {
         Is_Enabled = "1";
         Instantiate_In_System_Module = "1";
         Wire_Test_Bench_Values = "1";
         Top_Level_Ports_Are_Enumerated = "1";
         Clock_Source = "pll_c1_out";
         Has_Clock = "1";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         Do_Test_Bench_Wiring = "0";
         Driven_Sim_Value = "0";
         has_tri = "0";
         has_out = "1";
         has_in = "0";
         capture = "0";
         Data_Width = "16";
         reset_value = "0";
         edge_type = "NONE";
         irq_type = "NONE";
         bit_clearing_edge_register = "0";
         bit_modifying_output_register = "0";
      }
   }
   MODULE master_0
   {
      MASTER master
      {
         PORT_WIRING 
         {
            PORT clk_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT clk_reset_reset
            {
               type = "reset";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT master_address
            {
               type = "address";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT master_readdata
            {
               type = "readdata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT master_read
            {
               type = "read";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT master_write
            {
               type = "write";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT master_writedata
            {
               type = "writedata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT master_waitrequest
            {
               type = "waitrequest";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT master_readdatavalid
            {
               type = "readdatavalid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT master_byteenable
            {
               type = "byteenable";
               width = "4";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT master_reset_reset
            {
               type = "resetrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Asynchronous = "0";
            DBS_Big_Endian = "0";
            Adapts_To = "";
            Do_Stream_Reads = "0";
            Do_Stream_Writes = "0";
            Max_Address_Width = "32";
            Data_Width = "32";
            Address_Width = "32";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
         }
         MEMORY_MAP 
         {
            Entry peripheral_clock_crossing/s1
            {
               address = "0x40000000";
               span = "0x40000000";
               is_bridge = "1";
            }
            Entry led_pio/s1
            {
               address = "0x70000000";
               span = "0x00000020";
               is_bridge = "0";
            }
            Entry sw_pio/s1
            {
               address = "0x70000020";
               span = "0x00000020";
               is_bridge = "0";
            }
            Entry pb_pio/s1
            {
               address = "0x70000040";
               span = "0x00000020";
               is_bridge = "0";
            }
            Entry seven_seg_pio/s1
            {
               address = "0x70000060";
               span = "0x00000020";
               is_bridge = "0";
            }
            Entry tse_mac/control_port
            {
               address = "0x20000000";
               span = "0x00000400";
               is_bridge = "0";
            }
            Entry sys_timer/s1
            {
               address = "0x21001000";
               span = "0x00000040";
               is_bridge = "0";
            }
            Entry high_res_timer/s1
            {
               address = "0x21001040";
               span = "0x00000040";
               is_bridge = "0";
            }
            Entry jtag_uart/avalon_jtag_slave
            {
               address = "0x21001080";
               span = "0x00000010";
               is_bridge = "0";
            }
            Entry sysid/control_slave
            {
               address = "0x21001090";
               span = "0x00000010";
               is_bridge = "0";
            }
            Entry pll/s1
            {
               address = "0x21001140";
               span = "0x00000040";
               is_bridge = "0";
            }
            Entry tse_mac1/control_port
            {
               address = "0x20000400";
               span = "0x00000400";
               is_bridge = "0";
            }
            Entry tse_mac2/control_port
            {
               address = "0x20000800";
               span = "0x00000400";
               is_bridge = "0";
            }
            Entry tse_mac3/control_port
            {
               address = "0x20000c00";
               span = "0x00000400";
               is_bridge = "0";
            }
            Entry ethernet_port_interface_0/control_port
            {
               address = "0x00000000";
               span = "0x20000000";
               is_bridge = "0";
            }
         }
      }
      class = "no_legacy_module";
      class_version = "11.1";
      gtf_class_name = "altera_jtag_avalon_master";
      gtf_class_version = "11.1";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Bridge = "0";
         Is_Enabled = "1";
         Clock_Source = "pll_sys_clk";
         Has_Clock = "1";
      }
      HDL_INFO 
      {
         PLI_Files = "C:/altera/11.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/bytestream_pli.dll";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
      }
   }
   MODULE tse_mac1
   {
      SLAVE transmit
      {
         PORT_WIRING 
         {
            PORT ff_tx_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_data
            {
               type = "data";
               width = "8";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_eop
            {
               type = "endofpacket";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_err
            {
               type = "error";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_rdy
            {
               type = "ready";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT ff_tx_sop
            {
               type = "startofpacket";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_wren
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
            MASTERED_BY ethernet_port_interface_0/avalon_streaming_source_1
            {
               priority = "0";
            }
         }
      }
      MASTER receive
      {
         PORT_WIRING 
         {
            PORT ff_rx_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_rx_data
            {
               type = "data";
               width = "8";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT ff_rx_dval
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT ff_rx_eop
            {
               type = "endofpacket";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT ff_rx_rdy
            {
               type = "ready";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_rx_sop
            {
               type = "startofpacket";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT rx_err
            {
               type = "error";
               width = "6";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
         }
      }
      SLAVE control_port
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset
            {
               type = "reset";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT address
            {
               type = "address";
               width = "8";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT read
            {
               type = "read";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               type = "writedata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT write
            {
               type = "write";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT waitrequest
            {
               type = "waitrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Read_Wait_States = "peripheral_controlled";
            Write_Wait_States = "peripheral_controlled";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "dynamic";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Address_Span = "1024";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "8";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
            MASTERED_BY master_0/master
            {
               priority = "1";
               Offset_Address = "0x20000400";
            }
            MASTERED_BY ethernet_port_interface_0/avalon_master_1
            {
               priority = "1";
               Offset_Address = "0x20000400";
            }
            Base_Address = "0x20000400";
         }
      }
      PORT_WIRING 
      {
         PORT mdio_out
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT mdio_oen
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT mdio_in
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT mdc
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_an
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_char_err
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_link
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_disp_err
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_crs
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_col
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT txp
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT rxp
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT ref_clk
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT rx_recovclkout
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         UNASSIGNED = "unassigned";
         TRANSMIT_FIFO_DEPTH = "2048";
         RECEIVE_FIFO_DEPTH = "2048";
         FIFO_WIDTH = "8";
         ENABLE_MACLITE = "0";
         MACLITE_GIGE = "0";
         USE_MDIO = "1";
         NUMBER_OF_CHANNEL = "1";
         NUMBER_OF_MAC_MDIO_SHARED = "1";
         IS_MULTICHANNEL_MAC = "0";
         MDIO_SHARED = "0";
         REGISTER_SHARED = "0";
         PCS = "1";
         PCS_SGMII = "1";
         PCS_ID = "0";
      }
      SIMULATION 
      {
         Module_Name = "tse_mac1_loopback";
         DISPLAY 
         {
            SIGNAL mdio_out
            {
               name = "mdio_out";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL mdio_oen
            {
               name = "mdio_oen";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL mdio_in
            {
               name = "mdio_in";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL mdc
            {
               name = "mdc";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_an
            {
               name = "led_an";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_char_err
            {
               name = "led_char_err";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_link
            {
               name = "led_link";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_disp_err
            {
               name = "led_disp_err";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_crs
            {
               name = "led_crs";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_col
            {
               name = "led_col";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL txp
            {
               name = "txp";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL rxp
            {
               name = "rxp";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL ref_clk
            {
               name = "ref_clk";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL rx_recovclkout
            {
               name = "rx_recovclkout";
               radix = "binary";
               conditional = "1";
            }
         }
         PORT_WIRING 
         {
            PORT txp
            {
               type = "export";
               direction = "Input";
               width = "1";
               __exclusive_name = "txp_from_the_tse_mac1";
               Is_Enabled = "1";
            }
            PORT rxp
            {
               type = "export";
               direction = "Output";
               width = "1";
               __exclusive_name = "rxp_to_the_tse_mac1";
               Is_Enabled = "1";
            }
            PORT ref_clk
            {
               type = "export";
               direction = "Output";
               width = "1";
               __exclusive_name = "ref_clk_to_the_tse_mac1";
               Is_Enabled = "1";
            }
         }
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "C:/altera/11.1/quartus/eda/sim_lib/stratixiigx_hssi_atoms.v,C:/altera/11.1/quartus/eda/sim_lib/stratixiv_hssi_atoms.v,tse_mac1.vo,tse_mac1_loopback.v";
      }
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Pins_Assigned_Automatically = "1";
      }
      class = "triple_speed_ethernet";
      class_version = "11.1";
   }
   MODULE tse_mac2
   {
      SLAVE transmit
      {
         PORT_WIRING 
         {
            PORT ff_tx_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_data
            {
               type = "data";
               width = "8";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_eop
            {
               type = "endofpacket";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_err
            {
               type = "error";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_rdy
            {
               type = "ready";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT ff_tx_sop
            {
               type = "startofpacket";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_wren
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
            MASTERED_BY ethernet_port_interface_0/avalon_streaming_source_2
            {
               priority = "0";
            }
         }
      }
      MASTER receive
      {
         PORT_WIRING 
         {
            PORT ff_rx_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_rx_data
            {
               type = "data";
               width = "8";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT ff_rx_dval
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT ff_rx_eop
            {
               type = "endofpacket";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT ff_rx_rdy
            {
               type = "ready";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_rx_sop
            {
               type = "startofpacket";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT rx_err
            {
               type = "error";
               width = "6";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
         }
      }
      SLAVE control_port
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset
            {
               type = "reset";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT address
            {
               type = "address";
               width = "8";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT read
            {
               type = "read";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               type = "writedata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT write
            {
               type = "write";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT waitrequest
            {
               type = "waitrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Read_Wait_States = "peripheral_controlled";
            Write_Wait_States = "peripheral_controlled";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "dynamic";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Address_Span = "1024";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "8";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
            MASTERED_BY master_0/master
            {
               priority = "1";
               Offset_Address = "0x20000800";
            }
            MASTERED_BY ethernet_port_interface_0/avalon_master_1
            {
               priority = "1";
               Offset_Address = "0x20000800";
            }
            Base_Address = "0x20000800";
         }
      }
      PORT_WIRING 
      {
         PORT mdio_out
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT mdio_oen
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT mdio_in
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT mdc
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_an
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_char_err
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_link
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_disp_err
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_crs
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_col
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT txp
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT rxp
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT ref_clk
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT rx_recovclkout
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         UNASSIGNED = "unassigned";
         TRANSMIT_FIFO_DEPTH = "2048";
         RECEIVE_FIFO_DEPTH = "2048";
         FIFO_WIDTH = "8";
         ENABLE_MACLITE = "0";
         MACLITE_GIGE = "0";
         USE_MDIO = "1";
         NUMBER_OF_CHANNEL = "1";
         NUMBER_OF_MAC_MDIO_SHARED = "1";
         IS_MULTICHANNEL_MAC = "0";
         MDIO_SHARED = "0";
         REGISTER_SHARED = "0";
         PCS = "1";
         PCS_SGMII = "1";
         PCS_ID = "0";
      }
      SIMULATION 
      {
         Module_Name = "tse_mac2_loopback";
         DISPLAY 
         {
            SIGNAL mdio_out
            {
               name = "mdio_out";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL mdio_oen
            {
               name = "mdio_oen";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL mdio_in
            {
               name = "mdio_in";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL mdc
            {
               name = "mdc";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_an
            {
               name = "led_an";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_char_err
            {
               name = "led_char_err";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_link
            {
               name = "led_link";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_disp_err
            {
               name = "led_disp_err";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_crs
            {
               name = "led_crs";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_col
            {
               name = "led_col";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL txp
            {
               name = "txp";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL rxp
            {
               name = "rxp";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL ref_clk
            {
               name = "ref_clk";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL rx_recovclkout
            {
               name = "rx_recovclkout";
               radix = "binary";
               conditional = "1";
            }
         }
         PORT_WIRING 
         {
            PORT txp
            {
               type = "export";
               direction = "Input";
               width = "1";
               __exclusive_name = "txp_from_the_tse_mac2";
               Is_Enabled = "1";
            }
            PORT rxp
            {
               type = "export";
               direction = "Output";
               width = "1";
               __exclusive_name = "rxp_to_the_tse_mac2";
               Is_Enabled = "1";
            }
            PORT ref_clk
            {
               type = "export";
               direction = "Output";
               width = "1";
               __exclusive_name = "ref_clk_to_the_tse_mac2";
               Is_Enabled = "1";
            }
         }
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "C:/altera/11.1/quartus/eda/sim_lib/stratixiigx_hssi_atoms.v,C:/altera/11.1/quartus/eda/sim_lib/stratixiv_hssi_atoms.v,tse_mac2.vo,tse_mac2_loopback.v";
      }
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Pins_Assigned_Automatically = "1";
      }
      class = "triple_speed_ethernet";
      class_version = "11.1";
   }
   MODULE tse_mac3
   {
      SLAVE transmit
      {
         PORT_WIRING 
         {
            PORT ff_tx_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_data
            {
               type = "data";
               width = "8";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_eop
            {
               type = "endofpacket";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_err
            {
               type = "error";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_rdy
            {
               type = "ready";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT ff_tx_sop
            {
               type = "startofpacket";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_tx_wren
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
            MASTERED_BY ethernet_port_interface_0/avalon_streaming_source_3
            {
               priority = "0";
            }
         }
      }
      MASTER receive
      {
         PORT_WIRING 
         {
            PORT ff_rx_clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_rx_data
            {
               type = "data";
               width = "8";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT ff_rx_dval
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT ff_rx_eop
            {
               type = "endofpacket";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT ff_rx_rdy
            {
               type = "ready";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT ff_rx_sop
            {
               type = "startofpacket";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT rx_err
            {
               type = "error";
               width = "6";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
         }
      }
      SLAVE control_port
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset
            {
               type = "reset";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT address
            {
               type = "address";
               width = "8";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT readdata
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT read
            {
               type = "read";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT writedata
            {
               type = "writedata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT write
            {
               type = "write";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT waitrequest
            {
               type = "waitrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Read_Wait_States = "peripheral_controlled";
            Write_Wait_States = "peripheral_controlled";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "dynamic";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Address_Span = "1024";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "8";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
            MASTERED_BY master_0/master
            {
               priority = "1";
               Offset_Address = "0x20000c00";
            }
            MASTERED_BY ethernet_port_interface_0/avalon_master_1
            {
               priority = "1";
               Offset_Address = "0x20000c00";
            }
            Base_Address = "0x20000c00";
         }
      }
      PORT_WIRING 
      {
         PORT mdio_out
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT mdio_oen
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT mdio_in
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT mdc
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_an
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_char_err
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_link
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_disp_err
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_crs
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT led_col
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT txp
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT rxp
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT ref_clk
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT rx_recovclkout
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
         UNASSIGNED = "unassigned";
         TRANSMIT_FIFO_DEPTH = "2048";
         RECEIVE_FIFO_DEPTH = "2048";
         FIFO_WIDTH = "8";
         ENABLE_MACLITE = "0";
         MACLITE_GIGE = "0";
         USE_MDIO = "1";
         NUMBER_OF_CHANNEL = "1";
         NUMBER_OF_MAC_MDIO_SHARED = "1";
         IS_MULTICHANNEL_MAC = "0";
         MDIO_SHARED = "0";
         REGISTER_SHARED = "0";
         PCS = "1";
         PCS_SGMII = "1";
         PCS_ID = "0";
      }
      SIMULATION 
      {
         Module_Name = "tse_mac3_loopback";
         DISPLAY 
         {
            SIGNAL mdio_out
            {
               name = "mdio_out";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL mdio_oen
            {
               name = "mdio_oen";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL mdio_in
            {
               name = "mdio_in";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL mdc
            {
               name = "mdc";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_an
            {
               name = "led_an";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_char_err
            {
               name = "led_char_err";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_link
            {
               name = "led_link";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_disp_err
            {
               name = "led_disp_err";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_crs
            {
               name = "led_crs";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL led_col
            {
               name = "led_col";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL txp
            {
               name = "txp";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL rxp
            {
               name = "rxp";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL ref_clk
            {
               name = "ref_clk";
               radix = "binary";
               conditional = "1";
            }
            SIGNAL rx_recovclkout
            {
               name = "rx_recovclkout";
               radix = "binary";
               conditional = "1";
            }
         }
         PORT_WIRING 
         {
            PORT txp
            {
               type = "export";
               direction = "Input";
               width = "1";
               __exclusive_name = "txp_from_the_tse_mac3";
               Is_Enabled = "1";
            }
            PORT rxp
            {
               type = "export";
               direction = "Output";
               width = "1";
               __exclusive_name = "rxp_to_the_tse_mac3";
               Is_Enabled = "1";
            }
            PORT ref_clk
            {
               type = "export";
               direction = "Output";
               width = "1";
               __exclusive_name = "ref_clk_to_the_tse_mac3";
               Is_Enabled = "1";
            }
         }
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "C:/altera/11.1/quartus/eda/sim_lib/stratixiigx_hssi_atoms.v,C:/altera/11.1/quartus/eda/sim_lib/stratixiv_hssi_atoms.v,tse_mac3.vo,tse_mac3_loopback.v";
      }
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Pins_Assigned_Automatically = "1";
      }
      class = "triple_speed_ethernet";
      class_version = "11.1";
   }
   MODULE ethernet_port_interface_0
   {
      SLAVE control_port
      {
         PORT_WIRING 
         {
            PORT clk
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset
            {
               type = "reset";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT control_port_address
            {
               type = "address";
               width = "27";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT control_port_read
            {
               type = "read";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT control_port_readdata
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT control_port_write
            {
               type = "write";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT control_port_writedata
            {
               type = "writedata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT control_port_waitrequest
            {
               type = "waitrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Read_Wait_States = "peripheral_controlled";
            Write_Wait_States = "peripheral_controlled";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "dynamic";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Address_Span = "536870912";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "27";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            MASTERED_BY master_0/master
            {
               priority = "1";
               Offset_Address = "0x00000000";
            }
            Base_Address = "0x00000000";
         }
      }
      SLAVE avalon_slave
      {
         SYSTEM_BUILDER_INFO 
         {
            Has_IRQ = "1";
            Bus_Type = "avalon";
            Read_Wait_States = "peripheral_controlled";
            Write_Wait_States = "peripheral_controlled";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "dynamic";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Address_Span = "536870912";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "1";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "27";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            MASTERED_BY pcie_compiler_0/bar0_Non_Prefetchable
            {
               priority = "1";
               Offset_Address = "0x00000000";
            }
            IRQ_MASTER pcie_compiler_0/bar0_Non_Prefetchable
            {
               IRQ_Number = "3";
            }
            Base_Address = "0x00000000";
         }
         PORT_WIRING 
         {
            PORT interrupt_request
            {
               type = "irq";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT rxm_read_bar_0_1
            {
               type = "read";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT rxm_write_bar_0_1
            {
               type = "write";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT rxm_address_bar_0_1
            {
               type = "address";
               width = "27";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT rxm_writedata_bar_0_1
            {
               type = "writedata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT rxm_wait_request_bar_0_1
            {
               type = "waitrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT rxm_readdata_bar_0_1
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT rxm_read_valid_bar_0_1
            {
               type = "readdatavalid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
      }
      MASTER avalon_master_1
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Asynchronous = "0";
            DBS_Big_Endian = "0";
            Adapts_To = "";
            Do_Stream_Reads = "0";
            Do_Stream_Writes = "0";
            Max_Address_Width = "32";
            Data_Width = "32";
            Address_Width = "32";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
         }
         PORT_WIRING 
         {
            PORT rxm_read_bar_1_out
            {
               type = "read";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT rxm_write_bar_1_out
            {
               type = "write";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT rxm_address_bar_1_out
            {
               type = "address";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT rxm_wait_request_bar_1_in
            {
               type = "waitrequest";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT rxm_readdata_bar_1_in
            {
               type = "readdata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT rxm_read_valid_bar_1_in
            {
               type = "readdatavalid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT rxm_writedata_bar_1_out
            {
               type = "writedata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         MEMORY_MAP 
         {
            Entry tse_mac3/control_port
            {
               address = "0x20000c00";
               span = "0x00000400";
               is_bridge = "0";
            }
            Entry tse_mac2/control_port
            {
               address = "0x20000800";
               span = "0x00000400";
               is_bridge = "0";
            }
            Entry tse_mac1/control_port
            {
               address = "0x20000400";
               span = "0x00000400";
               is_bridge = "0";
            }
            Entry tse_mac/control_port
            {
               address = "0x20000000";
               span = "0x00000400";
               is_bridge = "0";
            }
         }
      }
      PORT_WIRING 
      {
         PORT protocol
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT user_sw
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
      }
      MASTER avalon_master
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Asynchronous = "0";
            DBS_Big_Endian = "0";
            Adapts_To = "";
            Do_Stream_Reads = "0";
            Do_Stream_Writes = "0";
            Max_Address_Width = "32";
            Data_Width = "32";
            Address_Width = "32";
            Maximum_Burst_Size = "512";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
         }
         PORT_WIRING 
         {
            PORT txs_chip_select
            {
               type = "chipselect";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT txs_read
            {
               type = "read";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT txs_write
            {
               type = "write";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT txs_address
            {
               type = "address";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT txs_burst_count
            {
               type = "burstcount";
               width = "10";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT txs_writedata
            {
               type = "writedata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT txs_byteenable
            {
               type = "byteenable";
               width = "4";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT txs_read_valid
            {
               type = "readdatavalid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT txs_readdata
            {
               type = "readdata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT txs_wait_request
            {
               type = "waitrequest";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         MEMORY_MAP 
         {
            Entry pcie_compiler_0/Tx_Interface
            {
               address = "0x00000000";
               span = "0x02000000";
               is_bridge = "0";
            }
         }
      }
      SLAVE avalon_slave_1
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Read_Wait_States = "peripheral_controlled";
            Write_Wait_States = "peripheral_controlled";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "dynamic";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Address_Span = "536870912";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "1";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "27";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            MASTERED_BY pcie_compiler_0/bar1_Non_Prefetchable
            {
               priority = "1";
               Offset_Address = "0x20000000";
            }
            Base_Address = "0x20000000";
         }
         PORT_WIRING 
         {
            PORT rxm_read_bar_1
            {
               type = "read";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT rxm_write_bar_1
            {
               type = "write";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT rxm_address_bar_1
            {
               type = "address";
               width = "27";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT rxm_writedata_bar_1
            {
               type = "writedata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT rxm_wait_request_bar_1
            {
               type = "waitrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT rxm_readdata_bar_1
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT rxm_read_valid_bar_1
            {
               type = "readdatavalid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
      }
      MASTER avalon_streaming_source_3
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
         }
         PORT_WIRING 
         {
            PORT source_data3
            {
               type = "data";
               width = "8";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT source_ready3
            {
               type = "ready";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT source_valid3
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT source_error3
            {
               type = "error";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT source_startofpacket3
            {
               type = "startofpacket";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT source_endofpacket3
            {
               type = "endofpacket";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
      }
      MASTER avalon_streaming_source_2
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
         }
         PORT_WIRING 
         {
            PORT source_data2
            {
               type = "data";
               width = "8";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT source_ready2
            {
               type = "ready";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT source_valid2
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT source_error2
            {
               type = "error";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT source_startofpacket2
            {
               type = "startofpacket";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT source_endofpacket2
            {
               type = "endofpacket";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
      }
      MASTER avalon_streaming_source_1
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
         }
         PORT_WIRING 
         {
            PORT source_data1
            {
               type = "data";
               width = "8";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT source_ready1
            {
               type = "ready";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT source_valid1
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT source_error1
            {
               type = "error";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT source_startofpacket1
            {
               type = "startofpacket";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT source_endofpacket1
            {
               type = "endofpacket";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
      }
      MASTER avalon_streaming_source
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
         }
         PORT_WIRING 
         {
            PORT source_data0
            {
               type = "data";
               width = "8";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT source_ready0
            {
               type = "ready";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT source_valid0
            {
               type = "valid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT source_error0
            {
               type = "error";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT source_startofpacket0
            {
               type = "startofpacket";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT source_endofpacket0
            {
               type = "endofpacket";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
      }
      SLAVE avalon_streaming_sink_3
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            MASTERED_BY tse_mac3/receive
            {
               priority = "0";
            }
         }
         PORT_WIRING 
         {
            PORT sink_data3
            {
               type = "data";
               width = "8";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_ready3
            {
               type = "ready";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT sink_valid3
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_error3
            {
               type = "error";
               width = "6";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_startofpacket3
            {
               type = "startofpacket";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_endofpacket3
            {
               type = "endofpacket";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
      }
      SLAVE avalon_streaming_sink_2
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            MASTERED_BY tse_mac2/receive
            {
               priority = "0";
            }
         }
         PORT_WIRING 
         {
            PORT sink_data2
            {
               type = "data";
               width = "8";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_ready2
            {
               type = "ready";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT sink_valid2
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_error2
            {
               type = "error";
               width = "6";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_startofpacket2
            {
               type = "startofpacket";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_endofpacket2
            {
               type = "endofpacket";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
      }
      SLAVE avalon_streaming_sink_1
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            MASTERED_BY tse_mac1/receive
            {
               priority = "0";
            }
         }
         PORT_WIRING 
         {
            PORT sink_data1
            {
               type = "data";
               width = "8";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_ready1
            {
               type = "ready";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT sink_valid1
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_error1
            {
               type = "error";
               width = "6";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_startofpacket1
            {
               type = "startofpacket";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_endofpacket1
            {
               type = "endofpacket";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
      }
      SLAVE avalon_streaming_sink
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "atlantic";
            Accepts_Internal_Connections = "1";
            MASTERED_BY tse_mac/receive
            {
               priority = "0";
            }
         }
         PORT_WIRING 
         {
            PORT sink_data0
            {
               type = "data";
               width = "8";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_ready0
            {
               type = "ready";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT sink_valid0
            {
               type = "valid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_error0
            {
               type = "error";
               width = "6";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_startofpacket0
            {
               type = "startofpacket";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT sink_endofpacket0
            {
               type = "endofpacket";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
      }
      class = "no_legacy_module";
      class_version = "1.0";
      gtf_class_name = "ethernet_port_interface";
      gtf_class_version = "1.0";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Bridge = "0";
         Is_Enabled = "1";
         Clock_Source = "pll_sys_clk";
         Has_Clock = "1";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "D:/kekai_jan29/Mar5_4core_switch/projects/DE4_Reference_Router_with_DMA/synth/windows/ethernet_port_interface.v,D:/kekai_jan29/Mar5_4core_switch/projects/DE4_Reference_Router_with_DMA/synth/windows/ethernet_port_interface_0.v";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
      }
   }
   MODULE pcie_compiler_0
   {
      MASTER bar0_Non_Prefetchable
      {
         PORT_WIRING 
         {
            PORT AvlClk_i
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT RxmIrqNum_i
            {
               type = "irqnumber";
               width = "6";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT RxmIrq_i
            {
               type = "irq";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT RxmAddress_o
            {
               type = "address";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmBurstCount_o
            {
               type = "burstcount";
               width = "10";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmByteEnable_o
            {
               type = "byteenable";
               width = "8";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmRead_o
            {
               type = "read";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmReadData_i
            {
               type = "readdata";
               width = "64";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT RxmReadDataValid_i
            {
               type = "readdatavalid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT RxmWaitRequest_i
            {
               type = "waitrequest";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT RxmWrite_o
            {
               type = "write";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmWriteData_o
            {
               type = "writedata";
               width = "64";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmResetRequest_o
            {
               type = "resetrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Has_IRQ = "1";
            Irq_Scheme = "priority_encoded";
            Bus_Type = "avalon";
            Is_Asynchronous = "0";
            DBS_Big_Endian = "0";
            Adapts_To = "";
            Do_Stream_Reads = "0";
            Do_Stream_Writes = "0";
            Max_Address_Width = "32";
            Data_Width = "64";
            Address_Width = "32";
            Maximum_Burst_Size = "512";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
         }
         MEMORY_MAP 
         {
            Entry ethernet_port_interface_0/avalon_slave
            {
               address = "0x00000000";
               span = "0x20000000";
               is_bridge = "0";
            }
         }
      }
      PORT_WIRING 
      {
         PORT cal_blk_clk
         {
            type = "clk";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT pcie_rstn
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
            _exclusive_name = "pcie_rstn_pcie_compiler_0";
         }
         PORT phystatus_ext
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
            _exclusive_name = "phystatus_ext_pcie_compiler_0";
         }
         PORT rx_in0
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
            _exclusive_name = "rx_in0_pcie_compiler_0";
         }
         PORT refclk
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
            _exclusive_name = "refclk_pcie_compiler_0";
         }
         PORT rxdata0_ext
         {
            type = "export";
            width = "8";
            direction = "input";
            Is_Enabled = "1";
            _exclusive_name = "rxdata0_ext_pcie_compiler_0";
         }
         PORT reconfig_clk
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
            _exclusive_name = "reconfig_clk_pcie_compiler_0";
         }
         PORT reconfig_togxb
         {
            type = "export";
            width = "4";
            direction = "input";
            Is_Enabled = "1";
            _exclusive_name = "reconfig_togxb_pcie_compiler_0";
         }
         PORT gxb_powerdown
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
            _exclusive_name = "gxb_powerdown_pcie_compiler_0";
         }
         PORT pll_powerdown
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
            _exclusive_name = "pll_powerdown_pcie_compiler_0";
         }
         PORT fixedclk_serdes
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
            _exclusive_name = "fixedclk_serdes_pcie_compiler_0";
         }
         PORT busy_altgxb_reconfig
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
            _exclusive_name = "busy_altgxb_reconfig_pcie_compiler_0";
         }
         PORT rxdatak0_ext
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
            _exclusive_name = "rxdatak0_ext_pcie_compiler_0";
         }
         PORT rxelecidle0_ext
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
            _exclusive_name = "rxelecidle0_ext_pcie_compiler_0";
         }
         PORT rxstatus0_ext
         {
            type = "export";
            width = "3";
            direction = "input";
            Is_Enabled = "1";
            _exclusive_name = "rxstatus0_ext_pcie_compiler_0";
         }
         PORT rxvalid0_ext
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
            _exclusive_name = "rxvalid0_ext_pcie_compiler_0";
         }
         PORT test_in
         {
            type = "export";
            width = "40";
            direction = "input";
            Is_Enabled = "1";
            _exclusive_name = "test_in_pcie_compiler_0";
         }
         PORT pipe_mode
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
            _exclusive_name = "pipe_mode_pcie_compiler_0";
         }
         PORT clk125_out
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
            _exclusive_name = "clk125_out_pcie_compiler_0";
         }
         PORT tx_out0
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
            _exclusive_name = "tx_out0_pcie_compiler_0";
         }
         PORT powerdown_ext
         {
            type = "export";
            width = "2";
            direction = "output";
            Is_Enabled = "1";
            _exclusive_name = "powerdown_ext_pcie_compiler_0";
         }
         PORT rxpolarity0_ext
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
            _exclusive_name = "rxpolarity0_ext_pcie_compiler_0";
         }
         PORT reconfig_fromgxb
         {
            type = "export";
            width = "17";
            direction = "output";
            Is_Enabled = "1";
            _exclusive_name = "reconfig_fromgxb_pcie_compiler_0";
         }
         PORT clk250_out
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
            _exclusive_name = "clk250_out_pcie_compiler_0";
         }
         PORT clk500_out
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
            _exclusive_name = "clk500_out_pcie_compiler_0";
         }
         PORT rate_ext
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
            _exclusive_name = "rate_ext_pcie_compiler_0";
         }
         PORT test_out
         {
            type = "export";
            width = "9";
            direction = "output";
            Is_Enabled = "1";
            _exclusive_name = "test_out_pcie_compiler_0";
         }
         PORT txcompl0_ext
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
            _exclusive_name = "txcompl0_ext_pcie_compiler_0";
         }
         PORT txdata0_ext
         {
            type = "export";
            width = "8";
            direction = "output";
            Is_Enabled = "1";
            _exclusive_name = "txdata0_ext_pcie_compiler_0";
         }
         PORT txdatak0_ext
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
            _exclusive_name = "txdatak0_ext_pcie_compiler_0";
         }
         PORT txdetectrx_ext
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
            _exclusive_name = "txdetectrx_ext_pcie_compiler_0";
         }
         PORT txelecidle0_ext
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
            _exclusive_name = "txelecidle0_ext_pcie_compiler_0";
         }
      }
      SLAVE Tx_Interface
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Read_Wait_States = "peripheral_controlled";
            Write_Wait_States = "peripheral_controlled";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "dynamic";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Address_Span = "33554432";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "32";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "64";
            Address_Width = "22";
            Maximum_Burst_Size = "512";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
            MASTERED_BY ethernet_port_interface_0/avalon_master
            {
               priority = "1";
               Offset_Address = "0x00000000";
            }
            Base_Address = "0x00000000";
         }
         PORT_WIRING 
         {
            PORT TxsChipSelect_i
            {
               type = "chipselect";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT TxsByteEnable_i
            {
               type = "byteenable";
               width = "8";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT TxsReadData_o
            {
               type = "readdata";
               width = "64";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT TxsWriteData_i
            {
               type = "writedata";
               width = "64";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT TxsAddress_i
            {
               type = "address";
               width = "22";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT TxsRead_i
            {
               type = "read";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT TxsWrite_i
            {
               type = "write";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT TxsReadDataValid_o
            {
               type = "readdatavalid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT TxsWaitRequest_o
            {
               type = "waitrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT TxsBurstCount_i
            {
               type = "burstcount";
               width = "10";
               direction = "input";
               Is_Enabled = "1";
            }
         }
      }
      SLAVE Control_Register_Access
      {
         SYSTEM_BUILDER_INFO 
         {
            Has_IRQ = "1";
            Bus_Type = "avalon";
            Read_Wait_States = "peripheral_controlled";
            Write_Wait_States = "peripheral_controlled";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "dynamic";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Address_Span = "16384";
            Read_Latency = "0";
            Is_Memory_Device = "0";
            Maximum_Pending_Read_Transactions = "0";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "32";
            Address_Width = "12";
            Maximum_Burst_Size = "1";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
            MASTERED_BY pcie_compiler_0/bar2_Non_Prefetchable
            {
               priority = "1";
               Offset_Address = "0x80000000";
            }
            Base_Address = "0x80000000";
         }
         PORT_WIRING 
         {
            PORT CraIrq_o
            {
               type = "irq";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT CraChipSelect_i
            {
               type = "chipselect";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT CraAddress_i
            {
               type = "address";
               width = "12";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT CraByteEnable_i
            {
               type = "byteenable";
               width = "4";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT CraRead
            {
               type = "read";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT CraReadData_o
            {
               type = "readdata";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT CraWrite
            {
               type = "write";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT CraWriteData_i
            {
               type = "writedata";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT CraWaitRequest_o
            {
               type = "waitrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
      }
      MASTER bar2_Non_Prefetchable
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Asynchronous = "0";
            DBS_Big_Endian = "0";
            Adapts_To = "";
            Do_Stream_Reads = "0";
            Do_Stream_Writes = "0";
            Max_Address_Width = "32";
            Data_Width = "64";
            Address_Width = "32";
            Maximum_Burst_Size = "512";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
         }
         PORT_WIRING 
         {
            PORT RxmAddress_o
            {
               type = "address";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmBurstCount_o
            {
               type = "burstcount";
               width = "10";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmByteEnable_o
            {
               type = "byteenable";
               width = "8";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmRead_o
            {
               type = "read";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmReadData_i
            {
               type = "readdata";
               width = "64";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT RxmReadDataValid_i
            {
               type = "readdatavalid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT RxmWaitRequest_i
            {
               type = "waitrequest";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT RxmWrite_o
            {
               type = "write";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmWriteData_o
            {
               type = "writedata";
               width = "64";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmResetRequest_o
            {
               type = "resetrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         MEMORY_MAP 
         {
            Entry pcie_compiler_0/Control_Register_Access
            {
               address = "0x80000000";
               span = "0x00004000";
               is_bridge = "0";
            }
         }
      }
      MASTER bar1_Non_Prefetchable
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Asynchronous = "0";
            DBS_Big_Endian = "0";
            Adapts_To = "";
            Do_Stream_Reads = "0";
            Do_Stream_Writes = "0";
            Max_Address_Width = "32";
            Data_Width = "64";
            Address_Width = "32";
            Maximum_Burst_Size = "512";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            Clock_Source = "pll_sys_clk";
            Has_Clock = "1";
         }
         PORT_WIRING 
         {
            PORT RxmAddress_o
            {
               type = "address";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmBurstCount_o
            {
               type = "burstcount";
               width = "10";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmByteEnable_o
            {
               type = "byteenable";
               width = "8";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmRead_o
            {
               type = "read";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmReadData_i
            {
               type = "readdata";
               width = "64";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT RxmReadDataValid_i
            {
               type = "readdatavalid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT RxmWaitRequest_i
            {
               type = "waitrequest";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT RxmWrite_o
            {
               type = "write";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmWriteData_o
            {
               type = "writedata";
               width = "64";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT RxmResetRequest_o
            {
               type = "resetrequest";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         MEMORY_MAP 
         {
            Entry ethernet_port_interface_0/avalon_slave_1
            {
               address = "0x20000000";
               span = "0x20000000";
               is_bridge = "0";
            }
         }
      }
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Clock_Source = "cal_blk_clk_0";
         Has_Clock = "1";
      }
      SIMULATION 
      {
         Module_Name = "pcie_compiler_0_testbench";
         PORT_WIRING 
         {
            preserve = "1";
            PORT pcie_rstn
            {
               direction = "output";
               width = "1";
               __exclusive_name = "pcie_rstn_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT phystatus_ext
            {
               direction = "output";
               width = "1";
               __exclusive_name = "phystatus_ext_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT rx_in0
            {
               direction = "output";
               width = "1";
               __exclusive_name = "rx_in0_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT refclk
            {
               direction = "output";
               width = "1";
               __exclusive_name = "refclk_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT rxdata0_ext
            {
               direction = "output";
               width = "8";
               __exclusive_name = "rxdata0_ext_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT reconfig_clk
            {
               direction = "output";
               width = "1";
               __exclusive_name = "reconfig_clk_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT reconfig_togxb
            {
               direction = "output";
               width = "4";
               __exclusive_name = "reconfig_togxb_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT gxb_powerdown
            {
               direction = "output";
               width = "1";
               __exclusive_name = "gxb_powerdown_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT pll_powerdown
            {
               direction = "output";
               width = "1";
               __exclusive_name = "pll_powerdown_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT fixedclk_serdes
            {
               direction = "output";
               width = "1";
               __exclusive_name = "fixedclk_serdes_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT busy_altgxb_reconfig
            {
               direction = "output";
               width = "1";
               __exclusive_name = "busy_altgxb_reconfig_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT rxdatak0_ext
            {
               direction = "output";
               width = "1";
               __exclusive_name = "rxdatak0_ext_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT rxelecidle0_ext
            {
               direction = "output";
               width = "1";
               __exclusive_name = "rxelecidle0_ext_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT rxstatus0_ext
            {
               direction = "output";
               width = "3";
               __exclusive_name = "rxstatus0_ext_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT rxvalid0_ext
            {
               direction = "output";
               width = "1";
               __exclusive_name = "rxvalid0_ext_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT test_in
            {
               direction = "output";
               width = "40";
               __exclusive_name = "test_in_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT pipe_mode
            {
               direction = "output";
               width = "1";
               __exclusive_name = "pipe_mode_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT clk125_out
            {
               direction = "input";
               width = "1";
               __exclusive_name = "clk125_out_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT tx_out0
            {
               direction = "input";
               width = "1";
               __exclusive_name = "tx_out0_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT powerdown_ext
            {
               direction = "input";
               width = "2";
               __exclusive_name = "powerdown_ext_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT rxpolarity0_ext
            {
               direction = "input";
               width = "1";
               __exclusive_name = "rxpolarity0_ext_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT reconfig_fromgxb
            {
               direction = "input";
               width = "17";
               __exclusive_name = "reconfig_fromgxb_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT clk250_out
            {
               direction = "input";
               width = "1";
               __exclusive_name = "clk250_out_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT clk500_out
            {
               direction = "input";
               width = "1";
               __exclusive_name = "clk500_out_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT rate_ext
            {
               direction = "input";
               width = "1";
               __exclusive_name = "rate_ext_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT test_out
            {
               direction = "input";
               width = "9";
               __exclusive_name = "test_out_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT txcompl0_ext
            {
               direction = "input";
               width = "1";
               __exclusive_name = "txcompl0_ext_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT txdata0_ext
            {
               direction = "input";
               width = "8";
               __exclusive_name = "txdata0_ext_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT txdatak0_ext
            {
               direction = "input";
               width = "1";
               __exclusive_name = "txdatak0_ext_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT txdetectrx_ext
            {
               direction = "input";
               width = "1";
               __exclusive_name = "txdetectrx_ext_pcie_compiler_0";
               Is_Enabled = "1";
            }
            PORT txelecidle0_ext
            {
               direction = "input";
               width = "1";
               __exclusive_name = "txelecidle0_ext_pcie_compiler_0";
               Is_Enabled = "1";
            }
         }
      }
      HDL_INFO 
      {
         ModelSim_Inc_Path = "../pcie_compiler_0_examples/common/testbench ";
         Synthesis_Only_Files = "__PROJECT__DIRECTORY__/pcie_compiler_0.v";
         Simulation_HDL_Files = "pcie_compiler_0_core.vo,pcie_compiler_0.v,pcie_compiler_0_serdes.v,pcie_compiler_0_examples/sopc/testbench/altpcietb_bfm_driver.v,pcie_compiler_0_examples/sopc/testbench/pcie_compiler_0_testbench.v,pcie_compiler_0_examples/common/testbench/altpcie_rs_serdes.v,pcie_compiler_0_examples/common/testbench/altpcie_phasefifo.v,pcie_compiler_0_examples/common/testbench/altpcie_pll_125_250.v,pcie_compiler_0_examples/common/testbench/altpcie_pll_100_125.v,pcie_compiler_0_examples/common/testbench/altpcie_pll_100_250.v,pcie_compiler_0_examples/common/testbench/altpcie_pll_phy0.v,pcie_compiler_0_examples/common/testbench/altpcie_pll_phy1_62p5.v,pcie_compiler_0_examples/common/testbench/altpcie_pll_phy2.v,pcie_compiler_0_examples/common/testbench/altpcie_pll_phy3_62p5.v,pcie_compiler_0_examples/common/testbench/altpcie_pll_phy4_62p5.v,pcie_compiler_0_examples/common/testbench/altpcie_pll_phy5_62p5.v,pcie_compiler_0_examples/common/testbench/altpcietb_bfm_log_common.v,pcie_compiler_0_examples/common/testbench/altpcietb_bfm_req_intf_common.v,pcie_compiler_0_examples/common/testbench/altpcietb_bfm_rp_top_x8_pipen1b.v,pcie_compiler_0_examples/common/testbench/altpcietb_bfm_rpvar_64b_x8_gen1_pipen1b.vo,pcie_compiler_0_examples/common/testbench/altpcietb_bfm_shmem_common.v,pcie_compiler_0_examples/common/testbench/altpcietb_bfm_vc_intf.v,pcie_compiler_0_examples/common/testbench/altpcietb_pipe_phy.v,pcie_compiler_0_examples/common/testbench/altpcietb_rst_clk.v,pcie_compiler_0_examples/common/testbench/altpcietb_ltssm_mon.v,pcie_compiler_0_examples/common/testbench/altpcietb_pipe_xtx2yrx.v,c:/altera/11.1/quartus/eda/sim_lib/stratixgx_mf.v,C:/altera/11.1/quartus/eda/sim_lib/stratixiigx_hssi_atoms.v,c:/altera/11.1/quartus/eda/sim_lib/arriaii_hssi_atoms.v,c:/altera/11.1/quartus/eda/sim_lib/arriaii_pcie_hip_atoms.v,c:/altera/11.1/quartus/eda/sim_lib/stratixiv_pcie_hip_atoms.v,C:/altera/11.1/quartus/eda/sim_lib/stratixiv_hssi_atoms.v,c:/altera/11.1/quartus/eda/sim_lib/hardcopyiv_pcie_hip_atoms.v,c:/altera/11.1/quartus/eda/sim_lib/hardcopyiv_hssi_atoms.v,c:/altera/11.1/quartus/eda/sim_lib/cycloneiv_pcie_hip_atoms.v,c:/altera/11.1/quartus/eda/sim_lib/cycloneiv_hssi_atoms.v";
      }
      class = "altera_avalon_pcie_compiler";
      class_version = "11.1 Build 173";
   }
}
