library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity GshiftRegister is
port(
clk: in  std_logic;
Q:   out std_logic_vector(7 downto 0));
end;

architecture one of GshiftRegister is
counter: std_logic_vector(2 downto 0) := "000";
begin

process (clk)
begin
if (clk 'event and clk = '0') then
	if (counter = "111") then
		counter <= "000";
		Q <= (others => '0');
	else
		counter <= counter + 1;
		Q <= Q(6 downto 0) & '1';
	end if;
end if;
end process;

end;