ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_ipa.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c"
  20              		.section	.text.ipa_deinit,"ax",%progbits
  21              		.align	1
  22              		.global	ipa_deinit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	ipa_deinit:
  28              	.LFB116:
   1:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
   2:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \file    gd32f4xx_ipa.c
   3:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief   IPA driver
   4:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
   5:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
  10:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
  11:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*
  12:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
  14:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** are permitted provided that the following conditions are met:
  16:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
  17:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****        list of conditions and the following disclaimer.
  19:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****        this list of conditions and the following disclaimer in the documentation
  21:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****        and/or other materials provided with the distribution.
  22:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****        may be used to endorse or promote products derived from this software without
  24:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****        specific prior written permission.
  25:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
  26:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 2


  31:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** OF SUCH DAMAGE.
  36:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
  37:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
  38:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** #include "gd32f4xx_ipa.h"
  39:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
  40:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** #define IPA_DEFAULT_VALUE   0x00000000U
  41:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
  42:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
  43:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    deinitialize IPA registers
  44:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  none
  45:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
  46:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
  47:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
  48:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_deinit(void)
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
  29              		.loc 1 49 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  50:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     rcu_periph_reset_enable(RCU_IPARST);
  38              		.loc 1 50 5 view .LVU1
  39 0002 40F21740 		movw	r0, #1047
  40 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  41              	.LVL0:
  51:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     rcu_periph_reset_disable(RCU_IPARST);
  42              		.loc 1 51 5 view .LVU2
  43 000a 40F21740 		movw	r0, #1047
  44 000e FFF7FEFF 		bl	rcu_periph_reset_disable
  45              	.LVL1:
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
  46              		.loc 1 52 1 is_stmt 0 view .LVU3
  47 0012 08BD     		pop	{r3, pc}
  48              		.cfi_endproc
  49              	.LFE116:
  51              		.section	.text.ipa_transfer_enable,"ax",%progbits
  52              		.align	1
  53              		.global	ipa_transfer_enable
  54              		.syntax unified
  55              		.thumb
  56              		.thumb_func
  58              	ipa_transfer_enable:
  59              	.LFB117:
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
  54:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    enable IPA transfer
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  none
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 3


  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
  60:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_transfer_enable(void)
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
  60              		.loc 1 61 1 is_stmt 1 view -0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 0
  63              		@ frame_needed = 0, uses_anonymous_args = 0
  64              		@ link register save eliminated.
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_CTL |= IPA_CTL_TEN;
  65              		.loc 1 62 5 view .LVU5
  66 0000 024A     		ldr	r2, .L4
  67 0002 1368     		ldr	r3, [r2]
  68              		.loc 1 62 13 is_stmt 0 view .LVU6
  69 0004 43F00103 		orr	r3, r3, #1
  70 0008 1360     		str	r3, [r2]
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
  71              		.loc 1 63 1 view .LVU7
  72 000a 7047     		bx	lr
  73              	.L5:
  74              		.align	2
  75              	.L4:
  76 000c 00B00240 		.word	1073917952
  77              		.cfi_endproc
  78              	.LFE117:
  80              		.section	.text.ipa_transfer_hangup_enable,"ax",%progbits
  81              		.align	1
  82              		.global	ipa_transfer_hangup_enable
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  87              	ipa_transfer_hangup_enable:
  88              	.LFB118:
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    enable IPA transfer hang up
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  none
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_transfer_hangup_enable(void)
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
  89              		.loc 1 72 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_CTL |= IPA_CTL_THU;
  94              		.loc 1 73 5 view .LVU9
  95 0000 024A     		ldr	r2, .L7
  96 0002 1368     		ldr	r3, [r2]
  97              		.loc 1 73 13 is_stmt 0 view .LVU10
  98 0004 43F00203 		orr	r3, r3, #2
  99 0008 1360     		str	r3, [r2]
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 100              		.loc 1 74 1 view .LVU11
 101 000a 7047     		bx	lr
 102              	.L8:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 4


 103              		.align	2
 104              	.L7:
 105 000c 00B00240 		.word	1073917952
 106              		.cfi_endproc
 107              	.LFE118:
 109              		.section	.text.ipa_transfer_hangup_disable,"ax",%progbits
 110              		.align	1
 111              		.global	ipa_transfer_hangup_disable
 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 116              	ipa_transfer_hangup_disable:
 117              	.LFB119:
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    disable IPA transfer hang up
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  none
  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_transfer_hangup_disable(void)
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 118              		.loc 1 83 1 is_stmt 1 view -0
 119              		.cfi_startproc
 120              		@ args = 0, pretend = 0, frame = 0
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 122              		@ link register save eliminated.
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_CTL &= ~(IPA_CTL_THU);
 123              		.loc 1 84 5 view .LVU13
 124 0000 024A     		ldr	r2, .L10
 125 0002 1368     		ldr	r3, [r2]
 126              		.loc 1 84 13 is_stmt 0 view .LVU14
 127 0004 23F00203 		bic	r3, r3, #2
 128 0008 1360     		str	r3, [r2]
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 129              		.loc 1 85 1 view .LVU15
 130 000a 7047     		bx	lr
 131              	.L11:
 132              		.align	2
 133              	.L10:
 134 000c 00B00240 		.word	1073917952
 135              		.cfi_endproc
 136              	.LFE119:
 138              		.section	.text.ipa_transfer_stop_enable,"ax",%progbits
 139              		.align	1
 140              		.global	ipa_transfer_stop_enable
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 145              	ipa_transfer_stop_enable:
 146              	.LFB120:
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    enable IPA transfer stop
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  none
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
  91:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 5


  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_transfer_stop_enable(void)
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 147              		.loc 1 94 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		@ link register save eliminated.
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_CTL |= IPA_CTL_TST;
 152              		.loc 1 95 5 view .LVU17
 153 0000 024A     		ldr	r2, .L13
 154 0002 1368     		ldr	r3, [r2]
 155              		.loc 1 95 13 is_stmt 0 view .LVU18
 156 0004 43F00403 		orr	r3, r3, #4
 157 0008 1360     		str	r3, [r2]
  96:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 158              		.loc 1 96 1 view .LVU19
 159 000a 7047     		bx	lr
 160              	.L14:
 161              		.align	2
 162              	.L13:
 163 000c 00B00240 		.word	1073917952
 164              		.cfi_endproc
 165              	.LFE120:
 167              		.section	.text.ipa_transfer_stop_disable,"ax",%progbits
 168              		.align	1
 169              		.global	ipa_transfer_stop_disable
 170              		.syntax unified
 171              		.thumb
 172              		.thumb_func
 174              	ipa_transfer_stop_disable:
 175              	.LFB121:
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
  99:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    disable IPA transfer stop
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  none
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_transfer_stop_disable(void)
 105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 176              		.loc 1 105 1 is_stmt 1 view -0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 0
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180              		@ link register save eliminated.
 106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_CTL &= ~(IPA_CTL_TST);
 181              		.loc 1 106 5 view .LVU21
 182 0000 024A     		ldr	r2, .L16
 183 0002 1368     		ldr	r3, [r2]
 184              		.loc 1 106 13 is_stmt 0 view .LVU22
 185 0004 23F00403 		bic	r3, r3, #4
 186 0008 1360     		str	r3, [r2]
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 187              		.loc 1 107 1 view .LVU23
 188 000a 7047     		bx	lr
 189              	.L17:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 6


 190              		.align	2
 191              	.L16:
 192 000c 00B00240 		.word	1073917952
 193              		.cfi_endproc
 194              	.LFE121:
 196              		.section	.text.ipa_foreground_lut_loading_enable,"ax",%progbits
 197              		.align	1
 198              		.global	ipa_foreground_lut_loading_enable
 199              		.syntax unified
 200              		.thumb
 201              		.thumb_func
 203              	ipa_foreground_lut_loading_enable:
 204              	.LFB122:
 108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    enable IPA foreground LUT loading
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  none
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_foreground_lut_loading_enable(void)
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 205              		.loc 1 115 1 is_stmt 1 view -0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209              		@ link register save eliminated.
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_FPCTL |= IPA_FPCTL_FLLEN;
 210              		.loc 1 116 5 view .LVU25
 211 0000 024A     		ldr	r2, .L19
 212 0002 D369     		ldr	r3, [r2, #28]
 213              		.loc 1 116 15 is_stmt 0 view .LVU26
 214 0004 43F02003 		orr	r3, r3, #32
 215 0008 D361     		str	r3, [r2, #28]
 117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 216              		.loc 1 117 1 view .LVU27
 217 000a 7047     		bx	lr
 218              	.L20:
 219              		.align	2
 220              	.L19:
 221 000c 00B00240 		.word	1073917952
 222              		.cfi_endproc
 223              	.LFE122:
 225              		.section	.text.ipa_background_lut_loading_enable,"ax",%progbits
 226              		.align	1
 227              		.global	ipa_background_lut_loading_enable
 228              		.syntax unified
 229              		.thumb
 230              		.thumb_func
 232              	ipa_background_lut_loading_enable:
 233              	.LFB123:
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    enable IPA background LUT loading
 121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  none
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 7


 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_background_lut_loading_enable(void)
 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 234              		.loc 1 126 1 is_stmt 1 view -0
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 0
 237              		@ frame_needed = 0, uses_anonymous_args = 0
 238              		@ link register save eliminated.
 127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_BPCTL |= IPA_BPCTL_BLLEN;
 239              		.loc 1 127 5 view .LVU29
 240 0000 024A     		ldr	r2, .L22
 241 0002 536A     		ldr	r3, [r2, #36]
 242              		.loc 1 127 15 is_stmt 0 view .LVU30
 243 0004 43F02003 		orr	r3, r3, #32
 244 0008 5362     		str	r3, [r2, #36]
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 245              		.loc 1 128 1 view .LVU31
 246 000a 7047     		bx	lr
 247              	.L23:
 248              		.align	2
 249              	.L22:
 250 000c 00B00240 		.word	1073917952
 251              		.cfi_endproc
 252              	.LFE123:
 254              		.section	.text.ipa_pixel_format_convert_mode_set,"ax",%progbits
 255              		.align	1
 256              		.global	ipa_pixel_format_convert_mode_set
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 261              	ipa_pixel_format_convert_mode_set:
 262              	.LVL2:
 263              	.LFB124:
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    set pixel format convert mode, the function is invalid when the IPA transfer is enabl
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  pfcm: pixel format convert mode
 133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                 only one parameter can be selected which is shown as below:
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_FGTODE: foreground memory to destination memory without pixel format convert
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_FGTODE_PF_CONVERT: foreground memory to destination memory with pixel format 
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_FGBGTODE: blending foreground and background memory to destination memory
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_FILL_UP_DE: fill up destination memory with specific color
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_pixel_format_convert_mode_set(uint32_t pfcm)
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 264              		.loc 1 142 1 is_stmt 1 view -0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268              		@ link register save eliminated.
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_CTL &= ~(IPA_CTL_PFCM);
 269              		.loc 1 143 5 view .LVU33
 270 0000 044B     		ldr	r3, .L25
 271 0002 1A68     		ldr	r2, [r3]
 272              		.loc 1 143 13 is_stmt 0 view .LVU34
 273 0004 22F44032 		bic	r2, r2, #196608
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 8


 274 0008 1A60     		str	r2, [r3]
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_CTL |= pfcm;
 275              		.loc 1 144 5 is_stmt 1 view .LVU35
 276 000a 1A68     		ldr	r2, [r3]
 277              		.loc 1 144 13 is_stmt 0 view .LVU36
 278 000c 0243     		orrs	r2, r2, r0
 279 000e 1A60     		str	r2, [r3]
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 280              		.loc 1 145 1 view .LVU37
 281 0010 7047     		bx	lr
 282              	.L26:
 283 0012 00BF     		.align	2
 284              	.L25:
 285 0014 00B00240 		.word	1073917952
 286              		.cfi_endproc
 287              	.LFE124:
 289              		.section	.text.ipa_foreground_struct_para_init,"ax",%progbits
 290              		.align	1
 291              		.global	ipa_foreground_struct_para_init
 292              		.syntax unified
 293              		.thumb
 294              		.thumb_func
 296              	ipa_foreground_struct_para_init:
 297              	.LVL3:
 298              	.LFB125:
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    initialize the structure of IPA foreground parameter struct with the default values, 
 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                 suggested that call this function after an ipa_foreground_parameter_struct structur
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  none
 151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] foreground_struct: the data needed to initialize foreground
 152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   foreground_memaddr: foreground memory base address
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   foreground_lineoff: foreground line offset
 154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   foreground_prealpha: foreground pre-defined alpha value
 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   foreground_alpha_algorithm: IPA_FG_ALPHA_MODE_0,IPA_FG_ALPHA_MODE_1,IPA_FG_ALPHA_
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   foreground_pf: foreground pixel format(FOREGROUND_PPF_ARGB8888,FOREGROUND_PPF_RGB
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                             FOREGROUND_PPF_ARG1555,FOREGROUND_PPF_ARGB4444,FOREGROUND_PPF_L8,FOREGR
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                             FOREGROUND_PPF_AL88,FOREGROUND_PPF_L4,FOREGROUND_PPF_A8,FOREGROUND_PPF_
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   foreground_prered: foreground pre-defined red value
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   foreground_pregreen: foreground pre-defined green value
 161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   foreground_preblue: foreground pre-defined blue value
 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_foreground_struct_para_init(ipa_foreground_parameter_struct *foreground_struct)
 165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 299              		.loc 1 165 1 is_stmt 1 view -0
 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 0
 302              		@ frame_needed = 0, uses_anonymous_args = 0
 303              		@ link register save eliminated.
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* initialize the struct parameters with default values */
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     foreground_struct->foreground_memaddr = IPA_DEFAULT_VALUE;
 304              		.loc 1 167 5 view .LVU39
 305              		.loc 1 167 43 is_stmt 0 view .LVU40
 306 0000 0023     		movs	r3, #0
 307 0002 0360     		str	r3, [r0]
 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     foreground_struct->foreground_lineoff = IPA_DEFAULT_VALUE;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 9


 308              		.loc 1 168 5 is_stmt 1 view .LVU41
 309              		.loc 1 168 43 is_stmt 0 view .LVU42
 310 0004 4360     		str	r3, [r0, #4]
 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     foreground_struct->foreground_prealpha = IPA_DEFAULT_VALUE;
 311              		.loc 1 169 5 is_stmt 1 view .LVU43
 312              		.loc 1 169 44 is_stmt 0 view .LVU44
 313 0006 8360     		str	r3, [r0, #8]
 170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     foreground_struct->foreground_alpha_algorithm = IPA_FG_ALPHA_MODE_0;
 314              		.loc 1 170 5 is_stmt 1 view .LVU45
 315              		.loc 1 170 51 is_stmt 0 view .LVU46
 316 0008 C360     		str	r3, [r0, #12]
 171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     foreground_struct->foreground_pf = FOREGROUND_PPF_ARGB8888;
 317              		.loc 1 171 5 is_stmt 1 view .LVU47
 318              		.loc 1 171 38 is_stmt 0 view .LVU48
 319 000a 0361     		str	r3, [r0, #16]
 172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     foreground_struct->foreground_prered = IPA_DEFAULT_VALUE;
 320              		.loc 1 172 5 is_stmt 1 view .LVU49
 321              		.loc 1 172 42 is_stmt 0 view .LVU50
 322 000c 4361     		str	r3, [r0, #20]
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     foreground_struct->foreground_pregreen = IPA_DEFAULT_VALUE;
 323              		.loc 1 173 5 is_stmt 1 view .LVU51
 324              		.loc 1 173 44 is_stmt 0 view .LVU52
 325 000e 8361     		str	r3, [r0, #24]
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     foreground_struct->foreground_preblue = IPA_DEFAULT_VALUE;
 326              		.loc 1 174 5 is_stmt 1 view .LVU53
 327              		.loc 1 174 43 is_stmt 0 view .LVU54
 328 0010 C361     		str	r3, [r0, #28]
 175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 329              		.loc 1 175 1 view .LVU55
 330 0012 7047     		bx	lr
 331              		.cfi_endproc
 332              	.LFE125:
 334              		.section	.text.ipa_foreground_init,"ax",%progbits
 335              		.align	1
 336              		.global	ipa_foreground_init
 337              		.syntax unified
 338              		.thumb
 339              		.thumb_func
 341              	ipa_foreground_init:
 342              	.LVL4:
 343              	.LFB126:
 176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    initialize foreground parameters
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  foreground_struct: the data needed to initialize foreground
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   foreground_memaddr: foreground memory base address
 181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   foreground_lineoff: foreground line offset
 182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   foreground_prealpha: foreground pre-defined alpha value
 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   foreground_alpha_algorithm: IPA_FG_ALPHA_MODE_0,IPA_FG_ALPHA_MODE_1,IPA_FG_ALPHA_
 184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   foreground_pf: foreground pixel format(FOREGROUND_PPF_ARGB8888,FOREGROUND_PPF_RGB
 185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                             FOREGROUND_PPF_ARG1555,FOREGROUND_PPF_ARGB4444,FOREGROUND_PPF_L8,FOREGR
 186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                             FOREGROUND_PPF_AL88,FOREGROUND_PPF_L4,FOREGROUND_PPF_A8,FOREGROUND_PPF_
 187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   foreground_prered: foreground pre-defined red value
 188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   foreground_pregreen: foreground pre-defined green value
 189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   foreground_preblue: foreground pre-defined blue value
 190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 10


 192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_foreground_init(ipa_foreground_parameter_struct *foreground_struct)
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 344              		.loc 1 194 1 is_stmt 1 view -0
 345              		.cfi_startproc
 346              		@ args = 0, pretend = 0, frame = 0
 347              		@ frame_needed = 0, uses_anonymous_args = 0
 348              		@ link register save eliminated.
 349              		.loc 1 194 1 is_stmt 0 view .LVU57
 350 0000 30B4     		push	{r4, r5}
 351              	.LCFI1:
 352              		.cfi_def_cfa_offset 8
 353              		.cfi_offset 4, -8
 354              		.cfi_offset 5, -4
 195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     FlagStatus tempflag = RESET;
 355              		.loc 1 195 5 is_stmt 1 view .LVU58
 356              	.LVL5:
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(RESET != (IPA_CTL & IPA_CTL_TEN)) {
 357              		.loc 1 196 5 view .LVU59
 358              		.loc 1 196 18 is_stmt 0 view .LVU60
 359 0002 214B     		ldr	r3, .L34
 360 0004 1B68     		ldr	r3, [r3]
 361              		.loc 1 196 7 view .LVU61
 362 0006 13F0010F 		tst	r3, #1
 363 000a 35D0     		beq	.L31
 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         tempflag = SET;
 364              		.loc 1 197 9 is_stmt 1 view .LVU62
 365              	.LVL6:
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         /* reset the TEN in order to configure the following bits */
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_CTL &= ~IPA_CTL_TEN;
 366              		.loc 1 199 9 view .LVU63
 367 000c 1E4A     		ldr	r2, .L34
 368 000e 1368     		ldr	r3, [r2]
 369              		.loc 1 199 17 is_stmt 0 view .LVU64
 370 0010 23F00103 		bic	r3, r3, #1
 371 0014 1360     		str	r3, [r2]
 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         tempflag = SET;
 372              		.loc 1 197 18 view .LVU65
 373 0016 0124     		movs	r4, #1
 374              	.LVL7:
 375              	.L29:
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* foreground memory base address configuration */
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_FMADDR &= ~(IPA_FMADDR_FMADDR);
 376              		.loc 1 203 5 is_stmt 1 view .LVU66
 377 0018 1B4B     		ldr	r3, .L34
 378 001a DA68     		ldr	r2, [r3, #12]
 379              		.loc 1 203 16 is_stmt 0 view .LVU67
 380 001c 0022     		movs	r2, #0
 381 001e DA60     		str	r2, [r3, #12]
 204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_FMADDR = foreground_struct->foreground_memaddr;
 382              		.loc 1 204 5 is_stmt 1 view .LVU68
 383              		.loc 1 204 35 is_stmt 0 view .LVU69
 384 0020 0268     		ldr	r2, [r0]
 385              		.loc 1 204 16 view .LVU70
 386 0022 DA60     		str	r2, [r3, #12]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 11


 205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* foreground line offset configuration */
 206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_FLOFF &= ~(IPA_FLOFF_FLOFF);
 387              		.loc 1 206 5 is_stmt 1 view .LVU71
 388 0024 1A69     		ldr	r2, [r3, #16]
 389              		.loc 1 206 15 is_stmt 0 view .LVU72
 390 0026 22F47F52 		bic	r2, r2, #16320
 391 002a 22F03F02 		bic	r2, r2, #63
 392 002e 1A61     		str	r2, [r3, #16]
 207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_FLOFF = foreground_struct->foreground_lineoff;
 393              		.loc 1 207 5 is_stmt 1 view .LVU73
 394              		.loc 1 207 34 is_stmt 0 view .LVU74
 395 0030 4268     		ldr	r2, [r0, #4]
 396              		.loc 1 207 15 view .LVU75
 397 0032 1A61     		str	r2, [r3, #16]
 208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* foreground pixel format pre-defined alpha, alpha calculation algorithm configuration */
 209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_FPCTL &= ~(IPA_FPCTL_FPDAV | IPA_FPCTL_FAVCA | IPA_FPCTL_FPF);
 398              		.loc 1 209 5 is_stmt 1 view .LVU76
 399 0034 D969     		ldr	r1, [r3, #28]
 400              		.loc 1 209 15 is_stmt 0 view .LVU77
 401 0036 154A     		ldr	r2, .L34+4
 402 0038 0A40     		ands	r2, r2, r1
 403 003a DA61     		str	r2, [r3, #28]
 210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_FPCTL |= (foreground_struct->foreground_prealpha << 24U);
 404              		.loc 1 210 5 is_stmt 1 view .LVU78
 405 003c DA69     		ldr	r2, [r3, #28]
 406              		.loc 1 210 36 is_stmt 0 view .LVU79
 407 003e 8168     		ldr	r1, [r0, #8]
 408              		.loc 1 210 15 view .LVU80
 409 0040 42EA0162 		orr	r2, r2, r1, lsl #24
 410 0044 DA61     		str	r2, [r3, #28]
 211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_FPCTL |= foreground_struct->foreground_alpha_algorithm;
 411              		.loc 1 211 5 is_stmt 1 view .LVU81
 412 0046 DA69     		ldr	r2, [r3, #28]
 413              		.loc 1 211 35 is_stmt 0 view .LVU82
 414 0048 C168     		ldr	r1, [r0, #12]
 415              		.loc 1 211 15 view .LVU83
 416 004a 0A43     		orrs	r2, r2, r1
 417 004c DA61     		str	r2, [r3, #28]
 212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_FPCTL |= foreground_struct->foreground_pf;
 418              		.loc 1 212 5 is_stmt 1 view .LVU84
 419 004e DA69     		ldr	r2, [r3, #28]
 420              		.loc 1 212 35 is_stmt 0 view .LVU85
 421 0050 0169     		ldr	r1, [r0, #16]
 422              		.loc 1 212 15 view .LVU86
 423 0052 0A43     		orrs	r2, r2, r1
 424 0054 DA61     		str	r2, [r3, #28]
 213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* foreground pre-defined red green blue configuration */
 214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_FPV &= ~(IPA_FPV_FPDRV | IPA_FPV_FPDGV | IPA_FPV_FPDBV);
 425              		.loc 1 214 5 is_stmt 1 view .LVU87
 426 0056 1A6A     		ldr	r2, [r3, #32]
 427              		.loc 1 214 13 is_stmt 0 view .LVU88
 428 0058 02F07F42 		and	r2, r2, #-16777216
 429 005c 1A62     		str	r2, [r3, #32]
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_FPV |= ((foreground_struct->foreground_prered << 16U) | (foreground_struct->foreground_preg
 430              		.loc 1 215 5 is_stmt 1 view .LVU89
 431 005e 196A     		ldr	r1, [r3, #32]
 432              		.loc 1 215 83 is_stmt 0 view .LVU90
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 12


 433 0060 8269     		ldr	r2, [r0, #24]
 434              		.loc 1 215 105 view .LVU91
 435 0062 1202     		lsls	r2, r2, #8
 436              		.loc 1 215 63 view .LVU92
 437 0064 4569     		ldr	r5, [r0, #20]
 438 0066 42EA0542 		orr	r2, r2, r5, lsl #16
 216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                 | (foreground_struct->foreground_preblue));
 439              		.loc 1 216 37 view .LVU93
 440 006a C069     		ldr	r0, [r0, #28]
 441              	.LVL8:
 442              		.loc 1 216 17 view .LVU94
 443 006c 0243     		orrs	r2, r2, r0
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_FPV |= ((foreground_struct->foreground_prered << 16U) | (foreground_struct->foreground_preg
 444              		.loc 1 215 13 view .LVU95
 445 006e 0A43     		orrs	r2, r2, r1
 446 0070 1A62     		str	r2, [r3, #32]
 217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(SET == tempflag) {
 447              		.loc 1 218 5 is_stmt 1 view .LVU96
 448              		.loc 1 218 7 is_stmt 0 view .LVU97
 449 0072 1CB9     		cbnz	r4, .L33
 450              	.L28:
 219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         /* restore the state of TEN */
 220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_CTL |= IPA_CTL_TEN;
 221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 451              		.loc 1 222 1 view .LVU98
 452 0074 30BC     		pop	{r4, r5}
 453              	.LCFI2:
 454              		.cfi_remember_state
 455              		.cfi_restore 5
 456              		.cfi_restore 4
 457              		.cfi_def_cfa_offset 0
 458              	.LVL9:
 459              		.loc 1 222 1 view .LVU99
 460 0076 7047     		bx	lr
 461              	.LVL10:
 462              	.L31:
 463              	.LCFI3:
 464              		.cfi_restore_state
 195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(RESET != (IPA_CTL & IPA_CTL_TEN)) {
 465              		.loc 1 195 16 view .LVU100
 466 0078 0024     		movs	r4, #0
 467 007a CDE7     		b	.L29
 468              	.LVL11:
 469              	.L33:
 220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 470              		.loc 1 220 9 is_stmt 1 view .LVU101
 471 007c 1A46     		mov	r2, r3
 472 007e 1B68     		ldr	r3, [r3]
 220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 473              		.loc 1 220 17 is_stmt 0 view .LVU102
 474 0080 43F00103 		orr	r3, r3, #1
 475 0084 1360     		str	r3, [r2]
 476              		.loc 1 222 1 view .LVU103
 477 0086 F5E7     		b	.L28
 478              	.L35:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 13


 479              		.align	2
 480              	.L34:
 481 0088 00B00240 		.word	1073917952
 482 008c F0FFFC00 		.word	16580592
 483              		.cfi_endproc
 484              	.LFE126:
 486              		.section	.text.ipa_background_struct_para_init,"ax",%progbits
 487              		.align	1
 488              		.global	ipa_background_struct_para_init
 489              		.syntax unified
 490              		.thumb
 491              		.thumb_func
 493              	ipa_background_struct_para_init:
 494              	.LVL12:
 495              	.LFB127:
 223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    initialize the structure of IPA background parameter struct with the default values, 
 226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                 suggested that call this function after an ipa_background_parameter_struct structur
 227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  none
 228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] background_struct: the data needed to initialize background
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   background_memaddr: background memory base address
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   background_lineoff: background line offset
 231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   background_prealpha: background pre-defined alpha value
 232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   background_alpha_algorithm: IPA_BG_ALPHA_MODE_0,IPA_BG_ALPHA_MODE_1,IPA_BG_ALPHA_
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   background_pf: background pixel format(BACKGROUND_PPF_ARGB8888,BACKGROUND_PPF_RGB
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                             BACKGROUND_PPF_ARG1555,BACKGROUND_PPF_ARGB4444,BACKGROUND_PPF_L8,BACKGR
 235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                             BACKGROUND_PPF_AL88,BACKGROUND_PPF_L4,BACKGROUND_PPF_A8,BACKGROUND_PPF_
 236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   background_prered: background pre-defined red value
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   background_pregreen: background pre-defined green value
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   background_preblue: background pre-defined blue value
 239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_background_struct_para_init(ipa_background_parameter_struct *background_struct)
 242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 496              		.loc 1 242 1 is_stmt 1 view -0
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 0
 499              		@ frame_needed = 0, uses_anonymous_args = 0
 500              		@ link register save eliminated.
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* initialize the struct parameters with default values */
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     background_struct->background_memaddr = IPA_DEFAULT_VALUE;
 501              		.loc 1 244 5 view .LVU105
 502              		.loc 1 244 43 is_stmt 0 view .LVU106
 503 0000 0023     		movs	r3, #0
 504 0002 0360     		str	r3, [r0]
 245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     background_struct->background_lineoff = IPA_DEFAULT_VALUE;
 505              		.loc 1 245 5 is_stmt 1 view .LVU107
 506              		.loc 1 245 43 is_stmt 0 view .LVU108
 507 0004 4360     		str	r3, [r0, #4]
 246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     background_struct->background_prealpha = IPA_DEFAULT_VALUE;
 508              		.loc 1 246 5 is_stmt 1 view .LVU109
 509              		.loc 1 246 44 is_stmt 0 view .LVU110
 510 0006 8360     		str	r3, [r0, #8]
 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     background_struct->background_alpha_algorithm = IPA_BG_ALPHA_MODE_0;
 511              		.loc 1 247 5 is_stmt 1 view .LVU111
 512              		.loc 1 247 51 is_stmt 0 view .LVU112
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 14


 513 0008 C360     		str	r3, [r0, #12]
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     background_struct->background_pf = BACKGROUND_PPF_ARGB8888;
 514              		.loc 1 248 5 is_stmt 1 view .LVU113
 515              		.loc 1 248 38 is_stmt 0 view .LVU114
 516 000a 0361     		str	r3, [r0, #16]
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     background_struct->background_prered = IPA_DEFAULT_VALUE;
 517              		.loc 1 249 5 is_stmt 1 view .LVU115
 518              		.loc 1 249 42 is_stmt 0 view .LVU116
 519 000c 4361     		str	r3, [r0, #20]
 250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     background_struct->background_pregreen = IPA_DEFAULT_VALUE;
 520              		.loc 1 250 5 is_stmt 1 view .LVU117
 521              		.loc 1 250 44 is_stmt 0 view .LVU118
 522 000e 8361     		str	r3, [r0, #24]
 251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     background_struct->background_preblue = IPA_DEFAULT_VALUE;
 523              		.loc 1 251 5 is_stmt 1 view .LVU119
 524              		.loc 1 251 43 is_stmt 0 view .LVU120
 525 0010 C361     		str	r3, [r0, #28]
 252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 526              		.loc 1 252 1 view .LVU121
 527 0012 7047     		bx	lr
 528              		.cfi_endproc
 529              	.LFE127:
 531              		.section	.text.ipa_background_init,"ax",%progbits
 532              		.align	1
 533              		.global	ipa_background_init
 534              		.syntax unified
 535              		.thumb
 536              		.thumb_func
 538              	ipa_background_init:
 539              	.LVL13:
 540              	.LFB128:
 253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    initialize background parameters
 256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  background_struct: the data needed to initialize background
 257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   background_memaddr: background memory base address
 258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   background_lineoff: background line offset
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   background_prealpha: background pre-defined alpha value
 260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   background_alpha_algorithm: IPA_BG_ALPHA_MODE_0,IPA_FG_ALPHA_MODE_1,IPA_FG_ALPHA_
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   background_pf: background pixel format(BACKGROUND_PPF_ARGB8888,BACKGROUND_PPF_RGB
 262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                             BACKGROUND_PPF_ARG1555,BACKGROUND_PPF_ARGB4444,BACKGROUND_PPF_L8,BACKGR
 263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                             BACKGROUND_PPF_AL88,BACKGROUND_PPF_L4,BACKGROUND_PPF_A8,BACKGROUND_PPF_
 264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   background_prered: background pre-defined red value
 265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   background_pregreen: background pre-defined green value
 266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   background_preblue: background pre-defined blue value
 267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_background_init(ipa_background_parameter_struct *background_struct)
 271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 541              		.loc 1 271 1 is_stmt 1 view -0
 542              		.cfi_startproc
 543              		@ args = 0, pretend = 0, frame = 0
 544              		@ frame_needed = 0, uses_anonymous_args = 0
 545              		@ link register save eliminated.
 546              		.loc 1 271 1 is_stmt 0 view .LVU123
 547 0000 30B4     		push	{r4, r5}
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 15


 548              	.LCFI4:
 549              		.cfi_def_cfa_offset 8
 550              		.cfi_offset 4, -8
 551              		.cfi_offset 5, -4
 272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     FlagStatus tempflag = RESET;
 552              		.loc 1 272 5 is_stmt 1 view .LVU124
 553              	.LVL14:
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(RESET != (IPA_CTL & IPA_CTL_TEN)) {
 554              		.loc 1 273 5 view .LVU125
 555              		.loc 1 273 18 is_stmt 0 view .LVU126
 556 0002 214B     		ldr	r3, .L43
 557 0004 1B68     		ldr	r3, [r3]
 558              		.loc 1 273 7 view .LVU127
 559 0006 13F0010F 		tst	r3, #1
 560 000a 35D0     		beq	.L40
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         tempflag = SET;
 561              		.loc 1 274 9 is_stmt 1 view .LVU128
 562              	.LVL15:
 275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         /* reset the TEN in order to configure the following bits */
 276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_CTL &= ~IPA_CTL_TEN;
 563              		.loc 1 276 9 view .LVU129
 564 000c 1E4A     		ldr	r2, .L43
 565 000e 1368     		ldr	r3, [r2]
 566              		.loc 1 276 17 is_stmt 0 view .LVU130
 567 0010 23F00103 		bic	r3, r3, #1
 568 0014 1360     		str	r3, [r2]
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         tempflag = SET;
 569              		.loc 1 274 18 view .LVU131
 570 0016 0124     		movs	r4, #1
 571              	.LVL16:
 572              	.L38:
 277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* background memory base address configuration */
 280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_BMADDR &= ~(IPA_BMADDR_BMADDR);
 573              		.loc 1 280 5 is_stmt 1 view .LVU132
 574 0018 1B4B     		ldr	r3, .L43
 575 001a 5A69     		ldr	r2, [r3, #20]
 576              		.loc 1 280 16 is_stmt 0 view .LVU133
 577 001c 0022     		movs	r2, #0
 578 001e 5A61     		str	r2, [r3, #20]
 281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_BMADDR = background_struct->background_memaddr;
 579              		.loc 1 281 5 is_stmt 1 view .LVU134
 580              		.loc 1 281 35 is_stmt 0 view .LVU135
 581 0020 0268     		ldr	r2, [r0]
 582              		.loc 1 281 16 view .LVU136
 583 0022 5A61     		str	r2, [r3, #20]
 282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* background line offset configuration */
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_BLOFF &= ~(IPA_BLOFF_BLOFF);
 584              		.loc 1 283 5 is_stmt 1 view .LVU137
 585 0024 9A69     		ldr	r2, [r3, #24]
 586              		.loc 1 283 15 is_stmt 0 view .LVU138
 587 0026 22F47F52 		bic	r2, r2, #16320
 588 002a 22F03F02 		bic	r2, r2, #63
 589 002e 9A61     		str	r2, [r3, #24]
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_BLOFF = background_struct->background_lineoff;
 590              		.loc 1 284 5 is_stmt 1 view .LVU139
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 16


 591              		.loc 1 284 34 is_stmt 0 view .LVU140
 592 0030 4268     		ldr	r2, [r0, #4]
 593              		.loc 1 284 15 view .LVU141
 594 0032 9A61     		str	r2, [r3, #24]
 285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* background pixel format pre-defined alpha, alpha calculation algorithm configuration */
 286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_BPCTL &= ~(IPA_BPCTL_BPDAV | IPA_BPCTL_BAVCA | IPA_BPCTL_BPF);
 595              		.loc 1 286 5 is_stmt 1 view .LVU142
 596 0034 596A     		ldr	r1, [r3, #36]
 597              		.loc 1 286 15 is_stmt 0 view .LVU143
 598 0036 154A     		ldr	r2, .L43+4
 599 0038 0A40     		ands	r2, r2, r1
 600 003a 5A62     		str	r2, [r3, #36]
 287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_BPCTL |= (background_struct->background_prealpha << 24U);
 601              		.loc 1 287 5 is_stmt 1 view .LVU144
 602 003c 5A6A     		ldr	r2, [r3, #36]
 603              		.loc 1 287 36 is_stmt 0 view .LVU145
 604 003e 8168     		ldr	r1, [r0, #8]
 605              		.loc 1 287 15 view .LVU146
 606 0040 42EA0162 		orr	r2, r2, r1, lsl #24
 607 0044 5A62     		str	r2, [r3, #36]
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_BPCTL |= background_struct->background_alpha_algorithm;
 608              		.loc 1 288 5 is_stmt 1 view .LVU147
 609 0046 5A6A     		ldr	r2, [r3, #36]
 610              		.loc 1 288 35 is_stmt 0 view .LVU148
 611 0048 C168     		ldr	r1, [r0, #12]
 612              		.loc 1 288 15 view .LVU149
 613 004a 0A43     		orrs	r2, r2, r1
 614 004c 5A62     		str	r2, [r3, #36]
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_BPCTL |= background_struct->background_pf;
 615              		.loc 1 289 5 is_stmt 1 view .LVU150
 616 004e 5A6A     		ldr	r2, [r3, #36]
 617              		.loc 1 289 35 is_stmt 0 view .LVU151
 618 0050 0169     		ldr	r1, [r0, #16]
 619              		.loc 1 289 15 view .LVU152
 620 0052 0A43     		orrs	r2, r2, r1
 621 0054 5A62     		str	r2, [r3, #36]
 290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* background pre-defined red green blue configuration */
 291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_BPV &= ~(IPA_BPV_BPDRV | IPA_BPV_BPDGV | IPA_BPV_BPDBV);
 622              		.loc 1 291 5 is_stmt 1 view .LVU153
 623 0056 9A6A     		ldr	r2, [r3, #40]
 624              		.loc 1 291 13 is_stmt 0 view .LVU154
 625 0058 02F07F42 		and	r2, r2, #-16777216
 626 005c 9A62     		str	r2, [r3, #40]
 292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_BPV |= ((background_struct->background_prered << 16U) | (background_struct->background_preg
 627              		.loc 1 292 5 is_stmt 1 view .LVU155
 628 005e 996A     		ldr	r1, [r3, #40]
 629              		.loc 1 292 83 is_stmt 0 view .LVU156
 630 0060 8269     		ldr	r2, [r0, #24]
 631              		.loc 1 292 105 view .LVU157
 632 0062 1202     		lsls	r2, r2, #8
 633              		.loc 1 292 63 view .LVU158
 634 0064 4569     		ldr	r5, [r0, #20]
 635 0066 42EA0542 		orr	r2, r2, r5, lsl #16
 293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                 | (background_struct->background_preblue));
 636              		.loc 1 293 37 view .LVU159
 637 006a C069     		ldr	r0, [r0, #28]
 638              	.LVL17:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 17


 639              		.loc 1 293 17 view .LVU160
 640 006c 0243     		orrs	r2, r2, r0
 292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_BPV |= ((background_struct->background_prered << 16U) | (background_struct->background_preg
 641              		.loc 1 292 13 view .LVU161
 642 006e 0A43     		orrs	r2, r2, r1
 643 0070 9A62     		str	r2, [r3, #40]
 294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(SET == tempflag) {
 644              		.loc 1 295 5 is_stmt 1 view .LVU162
 645              		.loc 1 295 7 is_stmt 0 view .LVU163
 646 0072 1CB9     		cbnz	r4, .L42
 647              	.L37:
 296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         /* restore the state of TEN */
 297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_CTL |= IPA_CTL_TEN;
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 648              		.loc 1 299 1 view .LVU164
 649 0074 30BC     		pop	{r4, r5}
 650              	.LCFI5:
 651              		.cfi_remember_state
 652              		.cfi_restore 5
 653              		.cfi_restore 4
 654              		.cfi_def_cfa_offset 0
 655              	.LVL18:
 656              		.loc 1 299 1 view .LVU165
 657 0076 7047     		bx	lr
 658              	.LVL19:
 659              	.L40:
 660              	.LCFI6:
 661              		.cfi_restore_state
 272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(RESET != (IPA_CTL & IPA_CTL_TEN)) {
 662              		.loc 1 272 16 view .LVU166
 663 0078 0024     		movs	r4, #0
 664 007a CDE7     		b	.L38
 665              	.LVL20:
 666              	.L42:
 297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 667              		.loc 1 297 9 is_stmt 1 view .LVU167
 668 007c 1A46     		mov	r2, r3
 669 007e 1B68     		ldr	r3, [r3]
 297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 670              		.loc 1 297 17 is_stmt 0 view .LVU168
 671 0080 43F00103 		orr	r3, r3, #1
 672 0084 1360     		str	r3, [r2]
 673              		.loc 1 299 1 view .LVU169
 674 0086 F5E7     		b	.L37
 675              	.L44:
 676              		.align	2
 677              	.L43:
 678 0088 00B00240 		.word	1073917952
 679 008c F0FFFC00 		.word	16580592
 680              		.cfi_endproc
 681              	.LFE128:
 683              		.section	.text.ipa_destination_struct_para_init,"ax",%progbits
 684              		.align	1
 685              		.global	ipa_destination_struct_para_init
 686              		.syntax unified
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 18


 687              		.thumb
 688              		.thumb_func
 690              	ipa_destination_struct_para_init:
 691              	.LVL21:
 692              	.LFB129:
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    initialize the structure of IPA destination parameter struct with the default values,
 303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                 suggested that call this function after an ipa_destination_parameter_struct structu
 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  none
 305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] destination_struct: the data needed to initialize destination parameter
 306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   destination_pf: IPA_DPF_ARGB8888,IPA_DPF_RGB888,IPA_DPF_RGB565,IPA_DPF_ARGB1555,
 307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                               IPA_DPF_ARGB4444,refer to ipa_dpf_enum
 308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   destination_lineoff: destination line offset
 309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   destination_prealpha: destination pre-defined alpha value
 310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   destination_prered: destination pre-defined red value
 311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   destination_pregreen: destination pre-defined green value
 312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   destination_preblue: destination pre-defined blue value
 313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   destination_memaddr: destination memory base address
 314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   image_width: width of the image to be processed
 315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   image_height: height of the image to be processed
 316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_destination_struct_para_init(ipa_destination_parameter_struct *destination_struct)
 319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 693              		.loc 1 319 1 is_stmt 1 view -0
 694              		.cfi_startproc
 695              		@ args = 0, pretend = 0, frame = 0
 696              		@ frame_needed = 0, uses_anonymous_args = 0
 697              		@ link register save eliminated.
 320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* initialize the struct parameters with default values */
 321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     destination_struct->destination_pf = IPA_DPF_ARGB8888;
 698              		.loc 1 321 5 view .LVU171
 699              		.loc 1 321 40 is_stmt 0 view .LVU172
 700 0000 0023     		movs	r3, #0
 701 0002 C360     		str	r3, [r0, #12]
 322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     destination_struct->destination_lineoff = IPA_DEFAULT_VALUE;
 702              		.loc 1 322 5 is_stmt 1 view .LVU173
 703              		.loc 1 322 45 is_stmt 0 view .LVU174
 704 0004 4360     		str	r3, [r0, #4]
 323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     destination_struct->destination_prealpha = IPA_DEFAULT_VALUE;
 705              		.loc 1 323 5 is_stmt 1 view .LVU175
 706              		.loc 1 323 46 is_stmt 0 view .LVU176
 707 0006 8360     		str	r3, [r0, #8]
 324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     destination_struct->destination_prered = IPA_DEFAULT_VALUE;
 708              		.loc 1 324 5 is_stmt 1 view .LVU177
 709              		.loc 1 324 44 is_stmt 0 view .LVU178
 710 0008 0361     		str	r3, [r0, #16]
 325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     destination_struct->destination_pregreen = IPA_DEFAULT_VALUE;
 711              		.loc 1 325 5 is_stmt 1 view .LVU179
 712              		.loc 1 325 46 is_stmt 0 view .LVU180
 713 000a 4361     		str	r3, [r0, #20]
 326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     destination_struct->destination_preblue = IPA_DEFAULT_VALUE;
 714              		.loc 1 326 5 is_stmt 1 view .LVU181
 715              		.loc 1 326 45 is_stmt 0 view .LVU182
 716 000c 8361     		str	r3, [r0, #24]
 327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     destination_struct->destination_memaddr = IPA_DEFAULT_VALUE;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 19


 717              		.loc 1 327 5 is_stmt 1 view .LVU183
 718              		.loc 1 327 45 is_stmt 0 view .LVU184
 719 000e 0360     		str	r3, [r0]
 328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     destination_struct->image_width = IPA_DEFAULT_VALUE;
 720              		.loc 1 328 5 is_stmt 1 view .LVU185
 721              		.loc 1 328 37 is_stmt 0 view .LVU186
 722 0010 C361     		str	r3, [r0, #28]
 329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     destination_struct->image_height = IPA_DEFAULT_VALUE;
 723              		.loc 1 329 5 is_stmt 1 view .LVU187
 724              		.loc 1 329 38 is_stmt 0 view .LVU188
 725 0012 0362     		str	r3, [r0, #32]
 330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 726              		.loc 1 330 1 view .LVU189
 727 0014 7047     		bx	lr
 728              		.cfi_endproc
 729              	.LFE129:
 731              		.section	.text.ipa_destination_init,"ax",%progbits
 732              		.align	1
 733              		.global	ipa_destination_init
 734              		.syntax unified
 735              		.thumb
 736              		.thumb_func
 738              	ipa_destination_init:
 739              	.LVL22:
 740              	.LFB130:
 331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    initialize destination parameters
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  destination_struct: the data needed to initialize destination parameters
 335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   destination_pf: IPA_DPF_ARGB8888,IPA_DPF_RGB888,IPA_DPF_RGB565,IPA_DPF_ARGB1555,
 336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                                 IPA_DPF_ARGB4444,refer to ipa_dpf_enum
 337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   destination_lineoff: destination line offset
 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   destination_prealpha: destination pre-defined alpha value
 339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   destination_prered: destination pre-defined red value
 340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   destination_pregreen: destination pre-defined green value
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   destination_preblue: destination pre-defined blue value
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   destination_memaddr: destination memory base address
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   image_width: width of the image to be processed
 344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                   image_height: height of the image to be processed
 345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_destination_init(ipa_destination_parameter_struct *destination_struct)
 349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 741              		.loc 1 349 1 is_stmt 1 view -0
 742              		.cfi_startproc
 743              		@ args = 0, pretend = 0, frame = 0
 744              		@ frame_needed = 0, uses_anonymous_args = 0
 745              		@ link register save eliminated.
 746              		.loc 1 349 1 is_stmt 0 view .LVU191
 747 0000 30B4     		push	{r4, r5}
 748              	.LCFI7:
 749              		.cfi_def_cfa_offset 8
 750              		.cfi_offset 4, -8
 751              		.cfi_offset 5, -4
 350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     uint32_t destination_pixelformat;
 752              		.loc 1 350 5 is_stmt 1 view .LVU192
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 20


 351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     FlagStatus tempflag = RESET;
 753              		.loc 1 351 5 view .LVU193
 754              	.LVL23:
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(RESET != (IPA_CTL & IPA_CTL_TEN)) {
 755              		.loc 1 352 5 view .LVU194
 756              		.loc 1 352 18 is_stmt 0 view .LVU195
 757 0002 454B     		ldr	r3, .L60
 758 0004 1B68     		ldr	r3, [r3]
 759              		.loc 1 352 7 view .LVU196
 760 0006 13F0010F 		tst	r3, #1
 761 000a 13D0     		beq	.L56
 353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         tempflag = SET;
 762              		.loc 1 353 9 is_stmt 1 view .LVU197
 763              	.LVL24:
 354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         /* reset the TEN in order to configure the following bits */
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_CTL &= ~IPA_CTL_TEN;
 764              		.loc 1 355 9 view .LVU198
 765 000c 424A     		ldr	r2, .L60
 766 000e 1368     		ldr	r3, [r2]
 767              		.loc 1 355 17 is_stmt 0 view .LVU199
 768 0010 23F00103 		bic	r3, r3, #1
 769 0014 1360     		str	r3, [r2]
 353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         tempflag = SET;
 770              		.loc 1 353 18 view .LVU200
 771 0016 0124     		movs	r4, #1
 772              	.LVL25:
 773              	.L47:
 356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* destination pixel format configuration */
 359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_DPCTL &= ~(IPA_DPCTL_DPF);
 774              		.loc 1 359 5 is_stmt 1 view .LVU201
 775 0018 3F4A     		ldr	r2, .L60
 776 001a 536B     		ldr	r3, [r2, #52]
 777              		.loc 1 359 15 is_stmt 0 view .LVU202
 778 001c 23F00703 		bic	r3, r3, #7
 779 0020 5363     		str	r3, [r2, #52]
 360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_DPCTL = destination_struct->destination_pf;
 780              		.loc 1 360 5 is_stmt 1 view .LVU203
 781              		.loc 1 360 35 is_stmt 0 view .LVU204
 782 0022 C368     		ldr	r3, [r0, #12]
 783              		.loc 1 360 15 view .LVU205
 784 0024 5363     		str	r3, [r2, #52]
 361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     destination_pixelformat = destination_struct->destination_pf;
 785              		.loc 1 361 5 is_stmt 1 view .LVU206
 786              	.LVL26:
 362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* destination pixel format ARGB8888 */
 363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     switch(destination_pixelformat) {
 787              		.loc 1 363 5 view .LVU207
 788 0026 042B     		cmp	r3, #4
 789 0028 15D8     		bhi	.L48
 790 002a DFE803F0 		tbb	[pc, r3]
 791              	.L50:
 792 002e 05       		.byte	(.L54-.L50)/2
 793 002f 31       		.byte	(.L53-.L50)/2
 794 0030 3F       		.byte	(.L52-.L50)/2
 795 0031 4D       		.byte	(.L51-.L50)/2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 21


 796 0032 5E       		.byte	(.L49-.L50)/2
 797              	.LVL27:
 798 0033 00       		.p2align 1
 799              	.L56:
 351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(RESET != (IPA_CTL & IPA_CTL_TEN)) {
 800              		.loc 1 351 16 is_stmt 0 view .LVU208
 801 0034 0024     		movs	r4, #0
 802 0036 EFE7     		b	.L47
 803              	.LVL28:
 804              	.L54:
 364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     case IPA_DPF_ARGB8888:
 365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV &= ~(IPA_DPV_DPDBV_0 | (IPA_DPV_DPDGV_0) | (IPA_DPV_DPDRV_0) | (IPA_DPV_DPDAV_0));
 805              		.loc 1 365 9 is_stmt 1 view .LVU209
 806 0038 374A     		ldr	r2, .L60
 807 003a 936B     		ldr	r3, [r2, #56]
 808              	.LVL29:
 809              		.loc 1 365 17 is_stmt 0 view .LVU210
 810 003c 0023     		movs	r3, #0
 811 003e 9363     		str	r3, [r2, #56]
 812              	.LVL30:
 366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV = (destination_struct->destination_preblue | (destination_struct->destination_pregr
 813              		.loc 1 366 9 is_stmt 1 view .LVU211
 814              		.loc 1 366 38 is_stmt 0 view .LVU212
 815 0040 8369     		ldr	r3, [r0, #24]
 816              		.loc 1 366 81 view .LVU213
 817 0042 4169     		ldr	r1, [r0, #20]
 818              		.loc 1 366 60 view .LVU214
 819 0044 43EA0123 		orr	r3, r3, r1, lsl #8
 367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 16U)
 820              		.loc 1 367 41 view .LVU215
 821 0048 0169     		ldr	r1, [r0, #16]
 822              		.loc 1 367 20 view .LVU216
 823 004a 43EA0143 		orr	r3, r3, r1, lsl #16
 368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prealpha << 24U));
 824              		.loc 1 368 41 view .LVU217
 825 004e 8168     		ldr	r1, [r0, #8]
 826              		.loc 1 368 20 view .LVU218
 827 0050 43EA0163 		orr	r3, r3, r1, lsl #24
 366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV = (destination_struct->destination_preblue | (destination_struct->destination_pregr
 828              		.loc 1 366 17 view .LVU219
 829 0054 9363     		str	r3, [r2, #56]
 369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         break;
 830              		.loc 1 369 9 is_stmt 1 view .LVU220
 831              	.L48:
 370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* destination pixel format RGB888 */
 371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     case IPA_DPF_RGB888:
 372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV &= ~(IPA_DPV_DPDBV_1 | (IPA_DPV_DPDGV_1) | (IPA_DPV_DPDRV_1));
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV = (destination_struct->destination_preblue | (destination_struct->destination_pregr
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 16U));
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         break;
 376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* destination pixel format RGB565 */
 377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     case IPA_DPF_RGB565:
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV &= ~(IPA_DPV_DPDBV_2 | (IPA_DPV_DPDGV_2) | (IPA_DPV_DPDRV_2));
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV = (destination_struct->destination_preblue | (destination_struct->destination_pregr
 380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 11U));
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         break;
 382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* destination pixel format ARGB1555 */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 22


 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     case IPA_DPF_ARGB1555:
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV &= ~(IPA_DPV_DPDBV_3 | (IPA_DPV_DPDGV_3) | (IPA_DPV_DPDRV_3) | (IPA_DPV_DPDAV_3));
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV = (destination_struct->destination_preblue | (destination_struct->destination_pregr
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 10U)
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prealpha << 15U));
 388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         break;
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* destination pixel format ARGB4444 */
 390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     case IPA_DPF_ARGB4444:
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV &= ~(IPA_DPV_DPDBV_4 | (IPA_DPV_DPDGV_4) | (IPA_DPV_DPDRV_4) | (IPA_DPV_DPDAV_4));
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV = (destination_struct->destination_preblue | (destination_struct->destination_pregr
 393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 8U)
 394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prealpha << 12U));
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         break;
 396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     default:
 397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         break;
 398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* destination memory base address configuration */
 400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_DMADDR &= ~(IPA_DMADDR_DMADDR);
 832              		.loc 1 400 5 view .LVU221
 833 0056 304B     		ldr	r3, .L60
 834 0058 DA6B     		ldr	r2, [r3, #60]
 835              		.loc 1 400 16 is_stmt 0 view .LVU222
 836 005a 0022     		movs	r2, #0
 837 005c DA63     		str	r2, [r3, #60]
 401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_DMADDR = destination_struct->destination_memaddr;
 838              		.loc 1 401 5 is_stmt 1 view .LVU223
 839              		.loc 1 401 36 is_stmt 0 view .LVU224
 840 005e 0268     		ldr	r2, [r0]
 841              		.loc 1 401 16 view .LVU225
 842 0060 DA63     		str	r2, [r3, #60]
 402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* destination line offset configuration */
 403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_DLOFF &= ~(IPA_DLOFF_DLOFF);
 843              		.loc 1 403 5 is_stmt 1 view .LVU226
 844 0062 1A6C     		ldr	r2, [r3, #64]
 845              		.loc 1 403 15 is_stmt 0 view .LVU227
 846 0064 22F47F52 		bic	r2, r2, #16320
 847 0068 22F03F02 		bic	r2, r2, #63
 848 006c 1A64     		str	r2, [r3, #64]
 404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_DLOFF = destination_struct->destination_lineoff;
 849              		.loc 1 404 5 is_stmt 1 view .LVU228
 850              		.loc 1 404 35 is_stmt 0 view .LVU229
 851 006e 4268     		ldr	r2, [r0, #4]
 852              		.loc 1 404 15 view .LVU230
 853 0070 1A64     		str	r2, [r3, #64]
 405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* image size configuration */
 406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_IMS &= ~(IPA_IMS_HEIGHT | IPA_IMS_WIDTH);
 854              		.loc 1 406 5 is_stmt 1 view .LVU231
 855 0072 5A6C     		ldr	r2, [r3, #68]
 856              		.loc 1 406 13 is_stmt 0 view .LVU232
 857 0074 02F04042 		and	r2, r2, #-1073741824
 858 0078 5A64     		str	r2, [r3, #68]
 407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_IMS |= ((destination_struct->image_width << 16U) | (destination_struct->image_height));
 859              		.loc 1 407 5 is_stmt 1 view .LVU233
 860 007a 5A6C     		ldr	r2, [r3, #68]
 861              		.loc 1 407 36 is_stmt 0 view .LVU234
 862 007c C569     		ldr	r5, [r0, #28]
 863              		.loc 1 407 79 view .LVU235
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 23


 864 007e 016A     		ldr	r1, [r0, #32]
 865              		.loc 1 407 58 view .LVU236
 866 0080 41EA0541 		orr	r1, r1, r5, lsl #16
 867              		.loc 1 407 13 view .LVU237
 868 0084 0A43     		orrs	r2, r2, r1
 869 0086 5A64     		str	r2, [r3, #68]
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(SET == tempflag) {
 870              		.loc 1 409 5 is_stmt 1 view .LVU238
 871              		.loc 1 409 7 is_stmt 0 view .LVU239
 872 0088 002C     		cmp	r4, #0
 873 008a 3FD1     		bne	.L59
 874              	.L46:
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         /* restore the state of TEN */
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_CTL |= IPA_CTL_TEN;
 412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 875              		.loc 1 413 1 view .LVU240
 876 008c 30BC     		pop	{r4, r5}
 877              	.LCFI8:
 878              		.cfi_remember_state
 879              		.cfi_restore 5
 880              		.cfi_restore 4
 881              		.cfi_def_cfa_offset 0
 882              	.LVL31:
 883              		.loc 1 413 1 view .LVU241
 884 008e 7047     		bx	lr
 885              	.LVL32:
 886              	.L53:
 887              	.LCFI9:
 888              		.cfi_restore_state
 372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV = (destination_struct->destination_preblue | (destination_struct->destination_pregr
 889              		.loc 1 372 9 is_stmt 1 view .LVU242
 890 0090 214A     		ldr	r2, .L60
 891 0092 936B     		ldr	r3, [r2, #56]
 892              	.LVL33:
 372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV = (destination_struct->destination_preblue | (destination_struct->destination_pregr
 893              		.loc 1 372 17 is_stmt 0 view .LVU243
 894 0094 03F07F43 		and	r3, r3, #-16777216
 895 0098 9363     		str	r3, [r2, #56]
 896              	.LVL34:
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 16U));
 897              		.loc 1 373 9 is_stmt 1 view .LVU244
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 16U));
 898              		.loc 1 373 38 is_stmt 0 view .LVU245
 899 009a 8369     		ldr	r3, [r0, #24]
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 16U));
 900              		.loc 1 373 81 view .LVU246
 901 009c 4169     		ldr	r1, [r0, #20]
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 16U));
 902              		.loc 1 373 60 view .LVU247
 903 009e 43EA0123 		orr	r3, r3, r1, lsl #8
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         break;
 904              		.loc 1 374 41 view .LVU248
 905 00a2 0169     		ldr	r1, [r0, #16]
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         break;
 906              		.loc 1 374 20 view .LVU249
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 24


 907 00a4 43EA0143 		orr	r3, r3, r1, lsl #16
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 16U));
 908              		.loc 1 373 17 view .LVU250
 909 00a8 9363     		str	r3, [r2, #56]
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* destination pixel format RGB565 */
 910              		.loc 1 375 9 is_stmt 1 view .LVU251
 911 00aa D4E7     		b	.L48
 912              	.LVL35:
 913              	.L52:
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV = (destination_struct->destination_preblue | (destination_struct->destination_pregr
 914              		.loc 1 378 9 view .LVU252
 915 00ac 1A4A     		ldr	r2, .L60
 916 00ae 936B     		ldr	r3, [r2, #56]
 917              	.LVL36:
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV = (destination_struct->destination_preblue | (destination_struct->destination_pregr
 918              		.loc 1 378 17 is_stmt 0 view .LVU253
 919 00b0 1B0C     		lsrs	r3, r3, #16
 920 00b2 1B04     		lsls	r3, r3, #16
 921 00b4 9363     		str	r3, [r2, #56]
 922              	.LVL37:
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 11U));
 923              		.loc 1 379 9 is_stmt 1 view .LVU254
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 11U));
 924              		.loc 1 379 38 is_stmt 0 view .LVU255
 925 00b6 8369     		ldr	r3, [r0, #24]
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 11U));
 926              		.loc 1 379 81 view .LVU256
 927 00b8 4169     		ldr	r1, [r0, #20]
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 11U));
 928              		.loc 1 379 60 view .LVU257
 929 00ba 43EA4113 		orr	r3, r3, r1, lsl #5
 380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         break;
 930              		.loc 1 380 41 view .LVU258
 931 00be 0169     		ldr	r1, [r0, #16]
 380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         break;
 932              		.loc 1 380 20 view .LVU259
 933 00c0 43EAC123 		orr	r3, r3, r1, lsl #11
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 11U));
 934              		.loc 1 379 17 view .LVU260
 935 00c4 9363     		str	r3, [r2, #56]
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* destination pixel format ARGB1555 */
 936              		.loc 1 381 9 is_stmt 1 view .LVU261
 937 00c6 C6E7     		b	.L48
 938              	.LVL38:
 939              	.L51:
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV = (destination_struct->destination_preblue | (destination_struct->destination_pregr
 940              		.loc 1 384 9 view .LVU262
 941 00c8 134A     		ldr	r2, .L60
 942 00ca 936B     		ldr	r3, [r2, #56]
 943              	.LVL39:
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV = (destination_struct->destination_preblue | (destination_struct->destination_pregr
 944              		.loc 1 384 17 is_stmt 0 view .LVU263
 945 00cc 1B0C     		lsrs	r3, r3, #16
 946 00ce 1B04     		lsls	r3, r3, #16
 947 00d0 9363     		str	r3, [r2, #56]
 948              	.LVL40:
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 10U)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 25


 949              		.loc 1 385 9 is_stmt 1 view .LVU264
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 10U)
 950              		.loc 1 385 38 is_stmt 0 view .LVU265
 951 00d2 8369     		ldr	r3, [r0, #24]
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 10U)
 952              		.loc 1 385 81 view .LVU266
 953 00d4 4169     		ldr	r1, [r0, #20]
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 10U)
 954              		.loc 1 385 60 view .LVU267
 955 00d6 43EA4113 		orr	r3, r3, r1, lsl #5
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prealpha << 15U));
 956              		.loc 1 386 41 view .LVU268
 957 00da 0169     		ldr	r1, [r0, #16]
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prealpha << 15U));
 958              		.loc 1 386 20 view .LVU269
 959 00dc 43EA8123 		orr	r3, r3, r1, lsl #10
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         break;
 960              		.loc 1 387 41 view .LVU270
 961 00e0 8168     		ldr	r1, [r0, #8]
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         break;
 962              		.loc 1 387 20 view .LVU271
 963 00e2 43EAC133 		orr	r3, r3, r1, lsl #15
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 10U)
 964              		.loc 1 385 17 view .LVU272
 965 00e6 9363     		str	r3, [r2, #56]
 388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* destination pixel format ARGB4444 */
 966              		.loc 1 388 9 is_stmt 1 view .LVU273
 967 00e8 B5E7     		b	.L48
 968              	.LVL41:
 969              	.L49:
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV = (destination_struct->destination_preblue | (destination_struct->destination_pregr
 970              		.loc 1 391 9 view .LVU274
 971 00ea 0B4A     		ldr	r2, .L60
 972 00ec 936B     		ldr	r3, [r2, #56]
 973              	.LVL42:
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_DPV = (destination_struct->destination_preblue | (destination_struct->destination_pregr
 974              		.loc 1 391 17 is_stmt 0 view .LVU275
 975 00ee 1B0C     		lsrs	r3, r3, #16
 976 00f0 1B04     		lsls	r3, r3, #16
 977 00f2 9363     		str	r3, [r2, #56]
 978              	.LVL43:
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 8U)
 979              		.loc 1 392 9 is_stmt 1 view .LVU276
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 8U)
 980              		.loc 1 392 38 is_stmt 0 view .LVU277
 981 00f4 8369     		ldr	r3, [r0, #24]
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 8U)
 982              		.loc 1 392 81 view .LVU278
 983 00f6 4169     		ldr	r1, [r0, #20]
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 8U)
 984              		.loc 1 392 60 view .LVU279
 985 00f8 43EA0113 		orr	r3, r3, r1, lsl #4
 393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prealpha << 12U));
 986              		.loc 1 393 41 view .LVU280
 987 00fc 0169     		ldr	r1, [r0, #16]
 393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prealpha << 12U));
 988              		.loc 1 393 20 view .LVU281
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 26


 989 00fe 43EA0123 		orr	r3, r3, r1, lsl #8
 394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         break;
 990              		.loc 1 394 41 view .LVU282
 991 0102 8168     		ldr	r1, [r0, #8]
 394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         break;
 992              		.loc 1 394 20 view .LVU283
 993 0104 43EA0133 		orr	r3, r3, r1, lsl #12
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                    | (destination_struct->destination_prered << 8U)
 994              		.loc 1 392 17 view .LVU284
 995 0108 9363     		str	r3, [r2, #56]
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     default:
 996              		.loc 1 395 9 is_stmt 1 view .LVU285
 997 010a A4E7     		b	.L48
 998              	.L59:
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 999              		.loc 1 411 9 view .LVU286
 1000 010c 1A46     		mov	r2, r3
 1001 010e 1B68     		ldr	r3, [r3]
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 1002              		.loc 1 411 17 is_stmt 0 view .LVU287
 1003 0110 43F00103 		orr	r3, r3, #1
 1004 0114 1360     		str	r3, [r2]
 1005              		.loc 1 413 1 view .LVU288
 1006 0116 B9E7     		b	.L46
 1007              	.L61:
 1008              		.align	2
 1009              	.L60:
 1010 0118 00B00240 		.word	1073917952
 1011              		.cfi_endproc
 1012              	.LFE130:
 1014              		.section	.text.ipa_foreground_lut_init,"ax",%progbits
 1015              		.align	1
 1016              		.global	ipa_foreground_lut_init
 1017              		.syntax unified
 1018              		.thumb
 1019              		.thumb_func
 1021              	ipa_foreground_lut_init:
 1022              	.LVL44:
 1023              	.LFB131:
 414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    initialize IPA foreground LUT parameters
 417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  fg_lut_num: foreground LUT number of pixel
 418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  fg_lut_pf: foreground LUT pixel format(IPA_LUT_PF_ARGB8888, IPA_LUT_PF_RGB888)
 419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  fg_lut_addr: foreground LUT memory base address
 420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_foreground_lut_init(uint8_t fg_lut_num, uint8_t fg_lut_pf, uint32_t fg_lut_addr)
 424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 1024              		.loc 1 424 1 is_stmt 1 view -0
 1025              		.cfi_startproc
 1026              		@ args = 0, pretend = 0, frame = 0
 1027              		@ frame_needed = 0, uses_anonymous_args = 0
 1028              		@ link register save eliminated.
 1029              		.loc 1 424 1 is_stmt 0 view .LVU290
 1030 0000 30B4     		push	{r4, r5}
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 27


 1031              	.LCFI10:
 1032              		.cfi_def_cfa_offset 8
 1033              		.cfi_offset 4, -8
 1034              		.cfi_offset 5, -4
 425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     FlagStatus tempflag = RESET;
 1035              		.loc 1 425 5 is_stmt 1 view .LVU291
 1036              	.LVL45:
 426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(RESET != (IPA_FPCTL & IPA_FPCTL_FLLEN)) {
 1037              		.loc 1 426 5 view .LVU292
 1038              		.loc 1 426 18 is_stmt 0 view .LVU293
 1039 0002 164B     		ldr	r3, .L71
 1040 0004 DB69     		ldr	r3, [r3, #28]
 1041              		.loc 1 426 7 view .LVU294
 1042 0006 13F0200F 		tst	r3, #32
 1043 000a 19D0     		beq	.L67
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         tempflag = SET;
 1044              		.loc 1 427 9 is_stmt 1 view .LVU295
 1045              	.LVL46:
 428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         /* reset the FLLEN in order to configure the following bits */
 429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_FPCTL &= ~IPA_FPCTL_FLLEN;
 1046              		.loc 1 429 9 view .LVU296
 1047 000c 134C     		ldr	r4, .L71
 1048 000e E369     		ldr	r3, [r4, #28]
 1049              		.loc 1 429 19 is_stmt 0 view .LVU297
 1050 0010 23F02003 		bic	r3, r3, #32
 1051 0014 E361     		str	r3, [r4, #28]
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         tempflag = SET;
 1052              		.loc 1 427 18 view .LVU298
 1053 0016 0125     		movs	r5, #1
 1054              	.LVL47:
 1055              	.L63:
 430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 431:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* foreground LUT number of pixel configuration */
 433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_FPCTL |= ((uint32_t)fg_lut_num << 8U);
 1056              		.loc 1 433 5 is_stmt 1 view .LVU299
 1057 0018 104C     		ldr	r4, .L71
 1058 001a E369     		ldr	r3, [r4, #28]
 1059              		.loc 1 433 15 is_stmt 0 view .LVU300
 1060 001c 43EA0020 		orr	r0, r3, r0, lsl #8
 1061              	.LVL48:
 1062              		.loc 1 433 15 view .LVU301
 1063 0020 E061     		str	r0, [r4, #28]
 434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* foreground LUT pixel format configuration */
 435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(IPA_LUT_PF_RGB888 == fg_lut_pf) {
 1064              		.loc 1 435 5 is_stmt 1 view .LVU302
 1065              		.loc 1 435 7 is_stmt 0 view .LVU303
 1066 0022 0129     		cmp	r1, #1
 1067 0024 0ED0     		beq	.L69
 436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_FPCTL |= IPA_FPCTL_FLPF;
 437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     } else {
 438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_FPCTL &= ~(IPA_FPCTL_FLPF);
 1068              		.loc 1 438 9 is_stmt 1 view .LVU304
 1069 0026 0D49     		ldr	r1, .L71
 1070              	.LVL49:
 1071              		.loc 1 438 9 is_stmt 0 view .LVU305
 1072 0028 CB69     		ldr	r3, [r1, #28]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 28


 1073              		.loc 1 438 19 view .LVU306
 1074 002a 23F01003 		bic	r3, r3, #16
 1075 002e CB61     		str	r3, [r1, #28]
 1076              	.L65:
 439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* foreground LUT memory base address configuration */
 441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_FLMADDR &= ~(IPA_FLMADDR_FLMADDR);
 1077              		.loc 1 441 5 is_stmt 1 view .LVU307
 1078 0030 0A4B     		ldr	r3, .L71
 1079 0032 D96A     		ldr	r1, [r3, #44]
 1080              		.loc 1 441 17 is_stmt 0 view .LVU308
 1081 0034 0021     		movs	r1, #0
 1082 0036 D962     		str	r1, [r3, #44]
 442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_FLMADDR = fg_lut_addr;
 1083              		.loc 1 442 5 is_stmt 1 view .LVU309
 1084              		.loc 1 442 17 is_stmt 0 view .LVU310
 1085 0038 DA62     		str	r2, [r3, #44]
 443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(SET == tempflag) {
 1086              		.loc 1 444 5 is_stmt 1 view .LVU311
 1087              		.loc 1 444 7 is_stmt 0 view .LVU312
 1088 003a 45B9     		cbnz	r5, .L70
 1089              	.LVL50:
 1090              	.L62:
 445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         /* restore the state of FLLEN */
 446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_FPCTL |= IPA_FPCTL_FLLEN;
 447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 1091              		.loc 1 448 1 view .LVU313
 1092 003c 30BC     		pop	{r4, r5}
 1093              	.LCFI11:
 1094              		.cfi_remember_state
 1095              		.cfi_restore 5
 1096              		.cfi_restore 4
 1097              		.cfi_def_cfa_offset 0
 1098              	.LVL51:
 1099              		.loc 1 448 1 view .LVU314
 1100 003e 7047     		bx	lr
 1101              	.LVL52:
 1102              	.L67:
 1103              	.LCFI12:
 1104              		.cfi_restore_state
 425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(RESET != (IPA_FPCTL & IPA_FPCTL_FLLEN)) {
 1105              		.loc 1 425 16 view .LVU315
 1106 0040 0025     		movs	r5, #0
 1107 0042 E9E7     		b	.L63
 1108              	.LVL53:
 1109              	.L69:
 436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     } else {
 1110              		.loc 1 436 9 is_stmt 1 view .LVU316
 1111 0044 E369     		ldr	r3, [r4, #28]
 436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     } else {
 1112              		.loc 1 436 19 is_stmt 0 view .LVU317
 1113 0046 43F01003 		orr	r3, r3, #16
 1114 004a E361     		str	r3, [r4, #28]
 1115 004c F0E7     		b	.L65
 1116              	.LVL54:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 29


 1117              	.L70:
 446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 1118              		.loc 1 446 9 is_stmt 1 view .LVU318
 1119 004e 1A46     		mov	r2, r3
 1120              	.LVL55:
 446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 1121              		.loc 1 446 9 is_stmt 0 view .LVU319
 1122 0050 DB69     		ldr	r3, [r3, #28]
 1123              	.LVL56:
 446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 1124              		.loc 1 446 19 view .LVU320
 1125 0052 43F02003 		orr	r3, r3, #32
 1126 0056 D361     		str	r3, [r2, #28]
 1127              	.LVL57:
 1128              		.loc 1 448 1 view .LVU321
 1129 0058 F0E7     		b	.L62
 1130              	.L72:
 1131 005a 00BF     		.align	2
 1132              	.L71:
 1133 005c 00B00240 		.word	1073917952
 1134              		.cfi_endproc
 1135              	.LFE131:
 1137              		.section	.text.ipa_background_lut_init,"ax",%progbits
 1138              		.align	1
 1139              		.global	ipa_background_lut_init
 1140              		.syntax unified
 1141              		.thumb
 1142              		.thumb_func
 1144              	ipa_background_lut_init:
 1145              	.LVL58:
 1146              	.LFB132:
 449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    initialize IPA background LUT parameters
 452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  bg_lut_num: background LUT number of pixel
 453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  bg_lut_pf: background LUT pixel format(IPA_LUT_PF_ARGB8888, IPA_LUT_PF_RGB888)
 454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  bg_lut_addr: background LUT memory base address
 455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_background_lut_init(uint8_t bg_lut_num, uint8_t bg_lut_pf, uint32_t bg_lut_addr)
 459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 1147              		.loc 1 459 1 is_stmt 1 view -0
 1148              		.cfi_startproc
 1149              		@ args = 0, pretend = 0, frame = 0
 1150              		@ frame_needed = 0, uses_anonymous_args = 0
 1151              		@ link register save eliminated.
 1152              		.loc 1 459 1 is_stmt 0 view .LVU323
 1153 0000 30B4     		push	{r4, r5}
 1154              	.LCFI13:
 1155              		.cfi_def_cfa_offset 8
 1156              		.cfi_offset 4, -8
 1157              		.cfi_offset 5, -4
 460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     FlagStatus tempflag = RESET;
 1158              		.loc 1 460 5 is_stmt 1 view .LVU324
 1159              	.LVL59:
 461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(RESET != (IPA_BPCTL & IPA_BPCTL_BLLEN)) {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 30


 1160              		.loc 1 461 5 view .LVU325
 1161              		.loc 1 461 18 is_stmt 0 view .LVU326
 1162 0002 164B     		ldr	r3, .L82
 1163 0004 5B6A     		ldr	r3, [r3, #36]
 1164              		.loc 1 461 7 view .LVU327
 1165 0006 13F0200F 		tst	r3, #32
 1166 000a 19D0     		beq	.L78
 462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         tempflag = SET;
 1167              		.loc 1 462 9 is_stmt 1 view .LVU328
 1168              	.LVL60:
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         /* reset the BLLEN in order to configure the following bits */
 464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_BPCTL &= ~IPA_BPCTL_BLLEN;
 1169              		.loc 1 464 9 view .LVU329
 1170 000c 134C     		ldr	r4, .L82
 1171 000e 636A     		ldr	r3, [r4, #36]
 1172              		.loc 1 464 19 is_stmt 0 view .LVU330
 1173 0010 23F02003 		bic	r3, r3, #32
 1174 0014 6362     		str	r3, [r4, #36]
 462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         tempflag = SET;
 1175              		.loc 1 462 18 view .LVU331
 1176 0016 0125     		movs	r5, #1
 1177              	.LVL61:
 1178              	.L74:
 465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* background LUT number of pixel configuration */
 468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_BPCTL |= ((uint32_t)bg_lut_num << 8U);
 1179              		.loc 1 468 5 is_stmt 1 view .LVU332
 1180 0018 104C     		ldr	r4, .L82
 1181 001a 636A     		ldr	r3, [r4, #36]
 1182              		.loc 1 468 15 is_stmt 0 view .LVU333
 1183 001c 43EA0020 		orr	r0, r3, r0, lsl #8
 1184              	.LVL62:
 1185              		.loc 1 468 15 view .LVU334
 1186 0020 6062     		str	r0, [r4, #36]
 469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* background LUT pixel format configuration */
 470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(IPA_LUT_PF_RGB888 == bg_lut_pf) {
 1187              		.loc 1 470 5 is_stmt 1 view .LVU335
 1188              		.loc 1 470 7 is_stmt 0 view .LVU336
 1189 0022 0129     		cmp	r1, #1
 1190 0024 0ED0     		beq	.L80
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_BPCTL |= IPA_BPCTL_BLPF;
 472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     } else {
 473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_BPCTL &= ~(IPA_BPCTL_BLPF);
 1191              		.loc 1 473 9 is_stmt 1 view .LVU337
 1192 0026 0D49     		ldr	r1, .L82
 1193              	.LVL63:
 1194              		.loc 1 473 9 is_stmt 0 view .LVU338
 1195 0028 4B6A     		ldr	r3, [r1, #36]
 1196              		.loc 1 473 19 view .LVU339
 1197 002a 23F01003 		bic	r3, r3, #16
 1198 002e 4B62     		str	r3, [r1, #36]
 1199              	.L76:
 474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* background LUT memory base address configuration */
 476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_BLMADDR &= ~(IPA_BLMADDR_BLMADDR);
 1200              		.loc 1 476 5 is_stmt 1 view .LVU340
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 31


 1201 0030 0A4B     		ldr	r3, .L82
 1202 0032 196B     		ldr	r1, [r3, #48]
 1203              		.loc 1 476 17 is_stmt 0 view .LVU341
 1204 0034 0021     		movs	r1, #0
 1205 0036 1963     		str	r1, [r3, #48]
 477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_BLMADDR = bg_lut_addr;
 1206              		.loc 1 477 5 is_stmt 1 view .LVU342
 1207              		.loc 1 477 17 is_stmt 0 view .LVU343
 1208 0038 1A63     		str	r2, [r3, #48]
 478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(SET == tempflag) {
 1209              		.loc 1 479 5 is_stmt 1 view .LVU344
 1210              		.loc 1 479 7 is_stmt 0 view .LVU345
 1211 003a 45B9     		cbnz	r5, .L81
 1212              	.LVL64:
 1213              	.L73:
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         /* restore the state of BLLEN */
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_BPCTL |= IPA_BPCTL_BLLEN;
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 483:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 1214              		.loc 1 483 1 view .LVU346
 1215 003c 30BC     		pop	{r4, r5}
 1216              	.LCFI14:
 1217              		.cfi_remember_state
 1218              		.cfi_restore 5
 1219              		.cfi_restore 4
 1220              		.cfi_def_cfa_offset 0
 1221              	.LVL65:
 1222              		.loc 1 483 1 view .LVU347
 1223 003e 7047     		bx	lr
 1224              	.LVL66:
 1225              	.L78:
 1226              	.LCFI15:
 1227              		.cfi_restore_state
 460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(RESET != (IPA_BPCTL & IPA_BPCTL_BLLEN)) {
 1228              		.loc 1 460 16 view .LVU348
 1229 0040 0025     		movs	r5, #0
 1230 0042 E9E7     		b	.L74
 1231              	.LVL67:
 1232              	.L80:
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     } else {
 1233              		.loc 1 471 9 is_stmt 1 view .LVU349
 1234 0044 636A     		ldr	r3, [r4, #36]
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     } else {
 1235              		.loc 1 471 19 is_stmt 0 view .LVU350
 1236 0046 43F01003 		orr	r3, r3, #16
 1237 004a 6362     		str	r3, [r4, #36]
 1238 004c F0E7     		b	.L76
 1239              	.LVL68:
 1240              	.L81:
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 1241              		.loc 1 481 9 is_stmt 1 view .LVU351
 1242 004e 1A46     		mov	r2, r3
 1243              	.LVL69:
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 1244              		.loc 1 481 9 is_stmt 0 view .LVU352
 1245 0050 5B6A     		ldr	r3, [r3, #36]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 32


 1246              	.LVL70:
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 1247              		.loc 1 481 19 view .LVU353
 1248 0052 43F02003 		orr	r3, r3, #32
 1249 0056 5362     		str	r3, [r2, #36]
 1250              	.LVL71:
 1251              		.loc 1 483 1 view .LVU354
 1252 0058 F0E7     		b	.L73
 1253              	.L83:
 1254 005a 00BF     		.align	2
 1255              	.L82:
 1256 005c 00B00240 		.word	1073917952
 1257              		.cfi_endproc
 1258              	.LFE132:
 1260              		.section	.text.ipa_line_mark_config,"ax",%progbits
 1261              		.align	1
 1262              		.global	ipa_line_mark_config
 1263              		.syntax unified
 1264              		.thumb
 1265              		.thumb_func
 1267              	ipa_line_mark_config:
 1268              	.LVL72:
 1269              	.LFB133:
 484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    configure IPA line mark
 487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  line_num: line number
 488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_line_mark_config(uint16_t line_num)
 492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 1270              		.loc 1 492 1 is_stmt 1 view -0
 1271              		.cfi_startproc
 1272              		@ args = 0, pretend = 0, frame = 0
 1273              		@ frame_needed = 0, uses_anonymous_args = 0
 1274              		@ link register save eliminated.
 493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_LM &= ~(IPA_LM_LM);
 1275              		.loc 1 493 5 view .LVU356
 1276 0000 034A     		ldr	r2, .L85
 1277 0002 936C     		ldr	r3, [r2, #72]
 1278              		.loc 1 493 12 is_stmt 0 view .LVU357
 1279 0004 1B0C     		lsrs	r3, r3, #16
 1280 0006 1B04     		lsls	r3, r3, #16
 1281 0008 9364     		str	r3, [r2, #72]
 494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_LM = line_num;
 1282              		.loc 1 494 5 is_stmt 1 view .LVU358
 1283              		.loc 1 494 12 is_stmt 0 view .LVU359
 1284 000a 9064     		str	r0, [r2, #72]
 495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 1285              		.loc 1 495 1 view .LVU360
 1286 000c 7047     		bx	lr
 1287              	.L86:
 1288 000e 00BF     		.align	2
 1289              	.L85:
 1290 0010 00B00240 		.word	1073917952
 1291              		.cfi_endproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 33


 1292              	.LFE133:
 1294              		.section	.text.ipa_inter_timer_config,"ax",%progbits
 1295              		.align	1
 1296              		.global	ipa_inter_timer_config
 1297              		.syntax unified
 1298              		.thumb
 1299              		.thumb_func
 1301              	ipa_inter_timer_config:
 1302              	.LVL73:
 1303              	.LFB134:
 496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    inter-timer enable or disable
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  timer_cfg: IPA_INTER_TIMER_ENABLE,IPA_INTER_TIMER_DISABLE
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_inter_timer_config(uint8_t timer_cfg)
 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 1304              		.loc 1 504 1 is_stmt 1 view -0
 1305              		.cfi_startproc
 1306              		@ args = 0, pretend = 0, frame = 0
 1307              		@ frame_needed = 0, uses_anonymous_args = 0
 1308              		@ link register save eliminated.
 505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(IPA_INTER_TIMER_ENABLE == timer_cfg) {
 1309              		.loc 1 505 5 view .LVU362
 1310              		.loc 1 505 7 is_stmt 0 view .LVU363
 1311 0000 0128     		cmp	r0, #1
 1312 0002 05D0     		beq	.L90
 506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_ITCTL |= IPA_ITCTL_ITEN;
 507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     } else {
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_ITCTL &= ~(IPA_ITCTL_ITEN);
 1313              		.loc 1 508 9 is_stmt 1 view .LVU364
 1314 0004 054A     		ldr	r2, .L91
 1315 0006 D36C     		ldr	r3, [r2, #76]
 1316              		.loc 1 508 19 is_stmt 0 view .LVU365
 1317 0008 23F00103 		bic	r3, r3, #1
 1318 000c D364     		str	r3, [r2, #76]
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 1319              		.loc 1 510 1 view .LVU366
 1320 000e 7047     		bx	lr
 1321              	.L90:
 506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_ITCTL |= IPA_ITCTL_ITEN;
 1322              		.loc 1 506 9 is_stmt 1 view .LVU367
 1323 0010 024A     		ldr	r2, .L91
 1324 0012 D36C     		ldr	r3, [r2, #76]
 506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         IPA_ITCTL |= IPA_ITCTL_ITEN;
 1325              		.loc 1 506 19 is_stmt 0 view .LVU368
 1326 0014 43F00103 		orr	r3, r3, #1
 1327 0018 D364     		str	r3, [r2, #76]
 1328 001a 7047     		bx	lr
 1329              	.L92:
 1330              		.align	2
 1331              	.L91:
 1332 001c 00B00240 		.word	1073917952
 1333              		.cfi_endproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 34


 1334              	.LFE134:
 1336              		.section	.text.ipa_interval_clock_num_config,"ax",%progbits
 1337              		.align	1
 1338              		.global	ipa_interval_clock_num_config
 1339              		.syntax unified
 1340              		.thumb
 1341              		.thumb_func
 1343              	ipa_interval_clock_num_config:
 1344              	.LVL74:
 1345              	.LFB135:
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    configure the number of clock cycles interval
 514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  clk_num: the number of clock cycles
 515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 518:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_interval_clock_num_config(uint8_t clk_num)
 519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 1346              		.loc 1 519 1 is_stmt 1 view -0
 1347              		.cfi_startproc
 1348              		@ args = 0, pretend = 0, frame = 0
 1349              		@ frame_needed = 0, uses_anonymous_args = 0
 1350              		@ link register save eliminated.
 520:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     /* NCCI[7:0] bits have no meaning if ITEN is '0' */
 521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_ITCTL &= ~(IPA_ITCTL_NCCI);
 1351              		.loc 1 521 5 view .LVU370
 1352 0000 044B     		ldr	r3, .L94
 1353 0002 DA6C     		ldr	r2, [r3, #76]
 1354              		.loc 1 521 15 is_stmt 0 view .LVU371
 1355 0004 22F47F42 		bic	r2, r2, #65280
 1356 0008 DA64     		str	r2, [r3, #76]
 522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_ITCTL |= ((uint32_t)clk_num << 8U);
 1357              		.loc 1 522 5 is_stmt 1 view .LVU372
 1358 000a DA6C     		ldr	r2, [r3, #76]
 1359              		.loc 1 522 15 is_stmt 0 view .LVU373
 1360 000c 42EA0022 		orr	r2, r2, r0, lsl #8
 1361 0010 DA64     		str	r2, [r3, #76]
 523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 1362              		.loc 1 523 1 view .LVU374
 1363 0012 7047     		bx	lr
 1364              	.L95:
 1365              		.align	2
 1366              	.L94:
 1367 0014 00B00240 		.word	1073917952
 1368              		.cfi_endproc
 1369              	.LFE135:
 1371              		.section	.text.ipa_flag_get,"ax",%progbits
 1372              		.align	1
 1373              		.global	ipa_flag_get
 1374              		.syntax unified
 1375              		.thumb
 1376              		.thumb_func
 1378              	ipa_flag_get:
 1379              	.LVL75:
 1380              	.LFB136:
 524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 35


 525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    get IPA flag status in IPA_INTF register
 527:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  flag: IPA flags
 528:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                 one or more parameters can be selected which are shown as below:
 529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_FLAG_TAE: transfer access error interrupt flag
 530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_FLAG_FTF: full transfer finish interrupt flag
 531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_FLAG_TLM: transfer line mark interrupt flag
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_FLAG_LAC: LUT access conflict interrupt flag
 533:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_FLAG_LLF: LUT loading finish interrupt flag
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_FLAG_WCF: wrong configuration interrupt flag
 535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 537:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** FlagStatus ipa_flag_get(uint32_t flag)
 539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 1381              		.loc 1 539 1 is_stmt 1 view -0
 1382              		.cfi_startproc
 1383              		@ args = 0, pretend = 0, frame = 0
 1384              		@ frame_needed = 0, uses_anonymous_args = 0
 1385              		@ link register save eliminated.
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(RESET != (IPA_INTF & flag)) {
 1386              		.loc 1 540 5 view .LVU376
 1387              		.loc 1 540 18 is_stmt 0 view .LVU377
 1388 0000 034B     		ldr	r3, .L99
 1389 0002 5B68     		ldr	r3, [r3, #4]
 1390              		.loc 1 540 7 view .LVU378
 1391 0004 0342     		tst	r3, r0
 1392 0006 01D0     		beq	.L98
 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         return SET;
 1393              		.loc 1 541 16 view .LVU379
 1394 0008 0120     		movs	r0, #1
 1395              	.LVL76:
 1396              		.loc 1 541 16 view .LVU380
 1397 000a 7047     		bx	lr
 1398              	.LVL77:
 1399              	.L98:
 542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     } else {
 543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         return RESET;
 1400              		.loc 1 543 16 view .LVU381
 1401 000c 0020     		movs	r0, #0
 1402              	.LVL78:
 544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 1403              		.loc 1 545 1 view .LVU382
 1404 000e 7047     		bx	lr
 1405              	.L100:
 1406              		.align	2
 1407              	.L99:
 1408 0010 00B00240 		.word	1073917952
 1409              		.cfi_endproc
 1410              	.LFE136:
 1412              		.section	.text.ipa_flag_clear,"ax",%progbits
 1413              		.align	1
 1414              		.global	ipa_flag_clear
 1415              		.syntax unified
 1416              		.thumb
 1417              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 36


 1419              	ipa_flag_clear:
 1420              	.LVL79:
 1421              	.LFB137:
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 547:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    clear IPA flag in IPA_INTF register
 549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  flag: IPA flags
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                 one or more parameters can be selected which are shown as below:
 551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_FLAG_TAE: transfer access error interrupt flag
 552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_FLAG_FTF: full transfer finish interrupt flag
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_FLAG_TLM: transfer line mark interrupt flag
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_FLAG_LAC: LUT access conflict interrupt flag
 555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_FLAG_LLF: LUT loading finish interrupt flag
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_FLAG_WCF: wrong configuration interrupt flag
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 560:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_flag_clear(uint32_t flag)
 561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 1422              		.loc 1 561 1 is_stmt 1 view -0
 1423              		.cfi_startproc
 1424              		@ args = 0, pretend = 0, frame = 0
 1425              		@ frame_needed = 0, uses_anonymous_args = 0
 1426              		@ link register save eliminated.
 562:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_INTC |= (flag);
 1427              		.loc 1 562 5 view .LVU384
 1428 0000 024A     		ldr	r2, .L102
 1429 0002 9368     		ldr	r3, [r2, #8]
 1430              		.loc 1 562 14 is_stmt 0 view .LVU385
 1431 0004 0343     		orrs	r3, r3, r0
 1432 0006 9360     		str	r3, [r2, #8]
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 1433              		.loc 1 563 1 view .LVU386
 1434 0008 7047     		bx	lr
 1435              	.L103:
 1436 000a 00BF     		.align	2
 1437              	.L102:
 1438 000c 00B00240 		.word	1073917952
 1439              		.cfi_endproc
 1440              	.LFE137:
 1442              		.section	.text.ipa_interrupt_enable,"ax",%progbits
 1443              		.align	1
 1444              		.global	ipa_interrupt_enable
 1445              		.syntax unified
 1446              		.thumb
 1447              		.thumb_func
 1449              	ipa_interrupt_enable:
 1450              	.LVL80:
 1451              	.LFB138:
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 566:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    enable IPA interrupt
 567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  int_flag: IPA interrupt flags
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                 one or more parameters can be selected which are shown as below:
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_TAE: transfer access error interrupt
 570:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_FTF: full transfer finish interrupt
 571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_TLM: transfer line mark interrupt
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 37


 572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_LAC: LUT access conflict interrupt
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_LLF: LUT loading finish interrupt
 574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_WCF: wrong configuration interrupt
 575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_interrupt_enable(uint32_t int_flag)
 579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 1452              		.loc 1 579 1 is_stmt 1 view -0
 1453              		.cfi_startproc
 1454              		@ args = 0, pretend = 0, frame = 0
 1455              		@ frame_needed = 0, uses_anonymous_args = 0
 1456              		@ link register save eliminated.
 580:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_CTL |= (int_flag);
 1457              		.loc 1 580 5 view .LVU388
 1458 0000 024A     		ldr	r2, .L105
 1459 0002 1368     		ldr	r3, [r2]
 1460              		.loc 1 580 13 is_stmt 0 view .LVU389
 1461 0004 0343     		orrs	r3, r3, r0
 1462 0006 1360     		str	r3, [r2]
 581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 1463              		.loc 1 581 1 view .LVU390
 1464 0008 7047     		bx	lr
 1465              	.L106:
 1466 000a 00BF     		.align	2
 1467              	.L105:
 1468 000c 00B00240 		.word	1073917952
 1469              		.cfi_endproc
 1470              	.LFE138:
 1472              		.section	.text.ipa_interrupt_disable,"ax",%progbits
 1473              		.align	1
 1474              		.global	ipa_interrupt_disable
 1475              		.syntax unified
 1476              		.thumb
 1477              		.thumb_func
 1479              	ipa_interrupt_disable:
 1480              	.LVL81:
 1481              	.LFB139:
 582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 583:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 584:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    disable IPA interrupt
 585:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  int_flag: IPA interrupt flags
 586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                 one or more parameters can be selected which are shown as below:
 587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_TAE: transfer access error interrupt
 588:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_FTF: full transfer finish interrupt
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_TLM: transfer line mark interrupt
 590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_LAC: LUT access conflict interrupt
 591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_LLF: LUT loading finish interrupt
 592:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_WCF: wrong configuration interrupt
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 595:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_interrupt_disable(uint32_t int_flag)
 597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 1482              		.loc 1 597 1 is_stmt 1 view -0
 1483              		.cfi_startproc
 1484              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 38


 1485              		@ frame_needed = 0, uses_anonymous_args = 0
 1486              		@ link register save eliminated.
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_CTL &= ~(int_flag);
 1487              		.loc 1 598 5 view .LVU392
 1488 0000 024A     		ldr	r2, .L108
 1489 0002 1368     		ldr	r3, [r2]
 1490              		.loc 1 598 13 is_stmt 0 view .LVU393
 1491 0004 23EA0003 		bic	r3, r3, r0
 1492 0008 1360     		str	r3, [r2]
 599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 1493              		.loc 1 599 1 view .LVU394
 1494 000a 7047     		bx	lr
 1495              	.L109:
 1496              		.align	2
 1497              	.L108:
 1498 000c 00B00240 		.word	1073917952
 1499              		.cfi_endproc
 1500              	.LFE139:
 1502              		.section	.text.ipa_interrupt_flag_get,"ax",%progbits
 1503              		.align	1
 1504              		.global	ipa_interrupt_flag_get
 1505              		.syntax unified
 1506              		.thumb
 1507              		.thumb_func
 1509              	ipa_interrupt_flag_get:
 1510              	.LVL82:
 1511              	.LFB140:
 600:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    get IPA interrupt flag
 603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  int_flag: IPA interrupt flag flags
 604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                 one or more parameters can be selected which are shown as below:
 605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_FLAG_TAE: transfer access error interrupt flag
 606:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_FLAG_FTF: full transfer finish interrupt flag
 607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_FLAG_TLM: transfer line mark interrupt flag
 608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_FLAG_LAC: LUT access conflict interrupt flag
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_FLAG_LLF: LUT loading finish interrupt flag
 610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_FLAG_WCF: wrong configuration interrupt flag
 611:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** FlagStatus ipa_interrupt_flag_get(uint32_t int_flag)
 615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 1512              		.loc 1 615 1 is_stmt 1 view -0
 1513              		.cfi_startproc
 1514              		@ args = 0, pretend = 0, frame = 0
 1515              		@ frame_needed = 0, uses_anonymous_args = 0
 1516              		@ link register save eliminated.
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     if(0U != (IPA_INTF & int_flag)) {
 1517              		.loc 1 616 5 view .LVU396
 1518              		.loc 1 616 15 is_stmt 0 view .LVU397
 1519 0000 034B     		ldr	r3, .L113
 1520 0002 5B68     		ldr	r3, [r3, #4]
 1521              		.loc 1 616 7 view .LVU398
 1522 0004 0342     		tst	r3, r0
 1523 0006 01D0     		beq	.L112
 617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         return SET;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 39


 1524              		.loc 1 617 16 view .LVU399
 1525 0008 0120     		movs	r0, #1
 1526              	.LVL83:
 1527              		.loc 1 617 16 view .LVU400
 1528 000a 7047     		bx	lr
 1529              	.LVL84:
 1530              	.L112:
 618:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     } else {
 619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****         return RESET;
 1531              		.loc 1 619 16 view .LVU401
 1532 000c 0020     		movs	r0, #0
 1533              	.LVL85:
 620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     }
 621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 1534              		.loc 1 621 1 view .LVU402
 1535 000e 7047     		bx	lr
 1536              	.L114:
 1537              		.align	2
 1538              	.L113:
 1539 0010 00B00240 		.word	1073917952
 1540              		.cfi_endproc
 1541              	.LFE140:
 1543              		.section	.text.ipa_interrupt_flag_clear,"ax",%progbits
 1544              		.align	1
 1545              		.global	ipa_interrupt_flag_clear
 1546              		.syntax unified
 1547              		.thumb
 1548              		.thumb_func
 1550              	ipa_interrupt_flag_clear:
 1551              	.LVL86:
 1552              	.LFB141:
 622:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** 
 623:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** /*!
 624:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \brief    clear IPA interrupt flag
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[in]  int_flag: IPA interrupt flag flags
 626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****                 one or more parameters can be selected which are shown as below:
 627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_FLAG_TAE: transfer access error interrupt flag
 628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_FLAG_FTF: full transfer finish interrupt flag
 629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_FLAG_TLM: transfer line mark interrupt flag
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_FLAG_LAC: LUT access conflict interrupt flag
 631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_FLAG_LLF: LUT loading finish interrupt flag
 632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****       \arg        IPA_INT_FLAG_WCF: wrong configuration interrupt flag
 633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \param[out] none
 634:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     \retval     none
 635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** */
 636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** void ipa_interrupt_flag_clear(uint32_t int_flag)
 637:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** {
 1553              		.loc 1 637 1 is_stmt 1 view -0
 1554              		.cfi_startproc
 1555              		@ args = 0, pretend = 0, frame = 0
 1556              		@ frame_needed = 0, uses_anonymous_args = 0
 1557              		@ link register save eliminated.
 638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c ****     IPA_INTC |= (int_flag);
 1558              		.loc 1 638 5 view .LVU404
 1559 0000 024A     		ldr	r2, .L116
 1560 0002 9368     		ldr	r3, [r2, #8]
 1561              		.loc 1 638 14 is_stmt 0 view .LVU405
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 40


 1562 0004 0343     		orrs	r3, r3, r0
 1563 0006 9360     		str	r3, [r2, #8]
 639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_ipa.c **** }
 1564              		.loc 1 639 1 view .LVU406
 1565 0008 7047     		bx	lr
 1566              	.L117:
 1567 000a 00BF     		.align	2
 1568              	.L116:
 1569 000c 00B00240 		.word	1073917952
 1570              		.cfi_endproc
 1571              	.LFE141:
 1573              		.text
 1574              	.Letext0:
 1575              		.file 2 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 1576              		.file 3 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 1577              		.file 4 "../../../GD32F4xx_Firmware_Library/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 1578              		.file 5 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
 1579              		.file 6 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_ipa.h"
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 41


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f4xx_ipa.c
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:21     .text.ipa_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:27     .text.ipa_deinit:00000000 ipa_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:52     .text.ipa_transfer_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:58     .text.ipa_transfer_enable:00000000 ipa_transfer_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:76     .text.ipa_transfer_enable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:81     .text.ipa_transfer_hangup_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:87     .text.ipa_transfer_hangup_enable:00000000 ipa_transfer_hangup_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:105    .text.ipa_transfer_hangup_enable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:110    .text.ipa_transfer_hangup_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:116    .text.ipa_transfer_hangup_disable:00000000 ipa_transfer_hangup_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:134    .text.ipa_transfer_hangup_disable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:139    .text.ipa_transfer_stop_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:145    .text.ipa_transfer_stop_enable:00000000 ipa_transfer_stop_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:163    .text.ipa_transfer_stop_enable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:168    .text.ipa_transfer_stop_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:174    .text.ipa_transfer_stop_disable:00000000 ipa_transfer_stop_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:192    .text.ipa_transfer_stop_disable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:197    .text.ipa_foreground_lut_loading_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:203    .text.ipa_foreground_lut_loading_enable:00000000 ipa_foreground_lut_loading_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:221    .text.ipa_foreground_lut_loading_enable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:226    .text.ipa_background_lut_loading_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:232    .text.ipa_background_lut_loading_enable:00000000 ipa_background_lut_loading_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:250    .text.ipa_background_lut_loading_enable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:255    .text.ipa_pixel_format_convert_mode_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:261    .text.ipa_pixel_format_convert_mode_set:00000000 ipa_pixel_format_convert_mode_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:285    .text.ipa_pixel_format_convert_mode_set:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:290    .text.ipa_foreground_struct_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:296    .text.ipa_foreground_struct_para_init:00000000 ipa_foreground_struct_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:335    .text.ipa_foreground_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:341    .text.ipa_foreground_init:00000000 ipa_foreground_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:481    .text.ipa_foreground_init:00000088 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:487    .text.ipa_background_struct_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:493    .text.ipa_background_struct_para_init:00000000 ipa_background_struct_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:532    .text.ipa_background_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:538    .text.ipa_background_init:00000000 ipa_background_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:678    .text.ipa_background_init:00000088 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:684    .text.ipa_destination_struct_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:690    .text.ipa_destination_struct_para_init:00000000 ipa_destination_struct_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:732    .text.ipa_destination_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:738    .text.ipa_destination_init:00000000 ipa_destination_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:792    .text.ipa_destination_init:0000002e $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1010   .text.ipa_destination_init:00000118 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1015   .text.ipa_foreground_lut_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1021   .text.ipa_foreground_lut_init:00000000 ipa_foreground_lut_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1133   .text.ipa_foreground_lut_init:0000005c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1138   .text.ipa_background_lut_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1144   .text.ipa_background_lut_init:00000000 ipa_background_lut_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1256   .text.ipa_background_lut_init:0000005c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1261   .text.ipa_line_mark_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1267   .text.ipa_line_mark_config:00000000 ipa_line_mark_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1290   .text.ipa_line_mark_config:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1295   .text.ipa_inter_timer_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1301   .text.ipa_inter_timer_config:00000000 ipa_inter_timer_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1332   .text.ipa_inter_timer_config:0000001c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1337   .text.ipa_interval_clock_num_config:00000000 $t
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s 			page 42


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1343   .text.ipa_interval_clock_num_config:00000000 ipa_interval_clock_num_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1367   .text.ipa_interval_clock_num_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1372   .text.ipa_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1378   .text.ipa_flag_get:00000000 ipa_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1408   .text.ipa_flag_get:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1413   .text.ipa_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1419   .text.ipa_flag_clear:00000000 ipa_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1438   .text.ipa_flag_clear:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1443   .text.ipa_interrupt_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1449   .text.ipa_interrupt_enable:00000000 ipa_interrupt_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1468   .text.ipa_interrupt_enable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1473   .text.ipa_interrupt_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1479   .text.ipa_interrupt_disable:00000000 ipa_interrupt_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1498   .text.ipa_interrupt_disable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1503   .text.ipa_interrupt_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1509   .text.ipa_interrupt_flag_get:00000000 ipa_interrupt_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1539   .text.ipa_interrupt_flag_get:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1544   .text.ipa_interrupt_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1550   .text.ipa_interrupt_flag_clear:00000000 ipa_interrupt_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:1569   .text.ipa_interrupt_flag_clear:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:798    .text.ipa_destination_init:00000033 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cch1Cz1n.s:798    .text.ipa_destination_init:00000034 $t

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
