
*** Running vivado
    with args -log chip_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source chip_top.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source chip_top.tcl -notrace
Command: synth_design -top chip_top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 94916 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1855.625 ; gain = 188.715 ; free physical = 122 ; free virtual = 2705
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'chip_top' [/home/wolf/minisys-rocket-chip/verilog/chip_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/wolf/minisys-rocket-chip/minisys_rocket_chip_vivado_project/minisys_rocket_chip_vivado_project.runs/synth_1/.Xil/Vivado-94895-wolf-virtual-machine/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/wolf/minisys-rocket-chip/minisys_rocket_chip_vivado_project/minisys_rocket_chip_vivado_project.runs/synth_1/.Xil/Vivado-94895-wolf-virtual-machine/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ExampleRocketSystem' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:246252]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:248051]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (2#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:39932]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:7373]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8739]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8743]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8747]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8751]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8755]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8759]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8763]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8767]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8771]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8775]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8779]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8783]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8787]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8791]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8795]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8799]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8803]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8807]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8811]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8815]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8819]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8823]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8067]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1201]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1205]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1209]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1213]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1217]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1221]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1225]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1229]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1233]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1237]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1241]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1245]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1249]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1253]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1257]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1261]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1265]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1269]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1273]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1277]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1281]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1285]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1289]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1293]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1297]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1301]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1305]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:1309]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/wolf/minisys-rocket-chip/verilog/utils/plusarg_reader.v:9]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (3#1) [/home/wolf/minisys-rocket-chip/verilog/utils/plusarg_reader.v:9]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (4#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:8103]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_1' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:4527]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:5258]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:5262]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:5266]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:5270]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:5274]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:5278]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:5282]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:5286]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:5290]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:5294]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:5298]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:5302]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:5306]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:5310]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:5314]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:5318]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:5322]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_1' (5#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:4527]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (6#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:7373]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:18787]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:13842]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:13950]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_2' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:9325]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10516]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10520]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10524]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10528]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10532]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10536]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10540]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10544]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10548]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10552]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10556]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10560]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10564]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10568]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10572]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10576]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10580]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10584]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10588]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10592]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10596]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10600]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10604]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10608]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10612]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10616]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10620]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:10624]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_2' (7#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:9325]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (8#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:13842]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:18573]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:18681]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_3' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:14056]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:15247]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:15251]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:15255]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:15259]
INFO: [Common 17-14] Message 'Synth 8-639' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_3' (9#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:14056]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (10#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:18573]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule' (11#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:18787]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_1' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:32343]
INFO: [Synth 8-6157] synthesizing module 'AXI4Buffer' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:20121]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:19263]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (12#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:19263]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:19590]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (13#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:19590]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:19767]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (14#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:19767]
INFO: [Synth 8-6157] synthesizing module 'Queue_4' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:19919]
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (15#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:19919]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Buffer' (16#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:20121]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:20680]
INFO: [Synth 8-6157] synthesizing module 'Queue_5' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:20462]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_5' (17#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:20462]
INFO: [Synth 8-6157] synthesizing module 'Queue_7' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:20553]
INFO: [Synth 8-6155] done synthesizing module 'Queue_7' (18#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:20553]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker' (19#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:20680]
INFO: [Synth 8-6157] synthesizing module 'AXI4Deinterleaver' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:21623]
INFO: [Synth 8-6157] synthesizing module 'Queue_15' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:21396]
INFO: [Synth 8-6155] done synthesizing module 'Queue_15' (20#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:21396]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Deinterleaver' (21#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:21623]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:22825]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer' (22#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:22825]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:26010]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:26330]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:22951]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (23#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:22951]
INFO: [Synth 8-6157] synthesizing module 'Queue_20' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:25501]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_last_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_20' (24#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:25501]
INFO: [Synth 8-6157] synthesizing module 'Queue_21' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:25658]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_user_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_wen_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_21' (25#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:25658]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4' (26#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:26010]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:29563]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:29621]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:27013]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (27#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:27013]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (28#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:29563]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:32228]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:32286]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_6' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:29678]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_6' (29#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:29678]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (30#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:32228]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_1' (31#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:32343]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:36613]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:36486]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:36550]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_7' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:33598]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_7' (32#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:33598]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (33#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:36486]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (34#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:36613]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:39759]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_2' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:39632]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:39696]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_8' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:36786]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_8' (35#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:36786]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_2' (36#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (37#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:39759]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (38#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:39932]
INFO: [Synth 8-6157] synthesizing module 'FrontBus' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:61591]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_3' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:43876]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:43940]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:41030]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (39#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:41030]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_3' (40#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:43876]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_5' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:57506]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:47453]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:47561]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:44003]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (41#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:44003]
INFO: [Synth 8-6157] synthesizing module 'Queue_22' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:46849]
INFO: [Synth 8-6155] done synthesizing module 'Queue_22' (42#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:46849]
INFO: [Synth 8-6157] synthesizing module 'Queue_23' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:47151]
INFO: [Synth 8-6155] done synthesizing module 'Queue_23' (43#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:47151]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (44#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:47453]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:50542]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:50711]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:47696]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (45#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:47696]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (46#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:50542]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_3' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:54171]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:54233]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:51325]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (47#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:51325]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_3' (48#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:54171]
INFO: [Synth 8-6157] synthesizing module 'AXI4ToTL' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:54608]
INFO: [Synth 8-6157] synthesizing module 'Queue_24' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:54294]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_resp_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_resp_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_last_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_24' (49#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:54294]
INFO: [Synth 8-6157] synthesizing module 'Queue_25' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:54476]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_resp_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_resp_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_25' (50#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:54476]
INFO: [Synth 8-6155] done synthesizing module 'AXI4ToTL' (51#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:54608]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker_1' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:55851]
INFO: [Synth 8-6157] synthesizing module 'Queue_26' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:55724]
INFO: [Synth 8-6155] done synthesizing module 'Queue_26' (52#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:55724]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker_1' (53#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:55851]
INFO: [Synth 8-6157] synthesizing module 'AXI4Fragmenter' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:56397]
INFO: [Synth 8-6157] synthesizing module 'Queue_30' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:56165]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_user_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_30' (54#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:56165]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Fragmenter' (55#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:56397]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer_1' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:57410]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer_1' (56#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:57410]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_5' (57#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:57506]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_5' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:61348]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:61456]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:58502]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (58#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:58502]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_5' (59#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:61348]
INFO: [Synth 8-6155] done synthesizing module 'FrontBus' (60#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:61591]
INFO: [Synth 8-6157] synthesizing module 'MemoryBus' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:88539]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_4' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:64190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:64248]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:62016]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (61#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:62016]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_4' (62#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:64190]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_6' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:85244]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker_2' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:64432]
INFO: [Synth 8-6157] synthesizing module 'Queue_35' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:64305]
INFO: [Synth 8-6155] done synthesizing module 'Queue_35' (63#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:64305]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker_2' (64#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:64432]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer_2' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:65896]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer_2' (65#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:65896]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4_1' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:68556]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:71298]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:66030]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (66#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:66030]
INFO: [Synth 8-6157] synthesizing module 'Queue_68' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:68204]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_user_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_wen_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_68' (67#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:68204]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4_1' (68#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:68556]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_6' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:82840]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:82898]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:80666]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (69#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:80666]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_6' (70#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:82840]
INFO: [Synth 8-6157] synthesizing module 'ProbePicker' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:85129]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:85187]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:82955]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (71#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:82955]
INFO: [Synth 8-6155] done synthesizing module 'ProbePicker' (72#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:85129]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_6' (73#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:85244]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_7' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:88382]
INFO: [Synth 8-6157] synthesizing module 'BankBinder' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:88267]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:88325]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:86093]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (74#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:86093]
INFO: [Synth 8-6155] done synthesizing module 'BankBinder' (75#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:88267]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_7' (76#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:88382]
INFO: [Synth 8-6155] done synthesizing module 'MemoryBus' (77#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:88539]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_1' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:128839]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:91816]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:92008]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:88968]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (78#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:88968]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (79#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:91816]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_5' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:95533]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:95597]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:92645]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (80#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:92645]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_5' (81#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:95533]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_6' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:98508]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:98838]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:95660]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (82#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:95660]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_6' (83#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:98508]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_7' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:102795]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:102903]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:99309]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (84#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:99309]
INFO: [Synth 8-6157] synthesizing module 'Queue_69' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:102191]
INFO: [Synth 8-6155] done synthesizing module 'Queue_69' (85#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:102191]
INFO: [Synth 8-6157] synthesizing module 'Queue_70' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:102493]
INFO: [Synth 8-6155] done synthesizing module 'Queue_70' (86#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:102493]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_7' (87#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:102795]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_1' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:105926]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:106616]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:103038]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (88#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:103038]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_1' (89#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:105926]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:113819]
INFO: [Synth 8-6157] synthesizing module 'TLError' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:110233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:110320]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:107588]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (90#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:107588]
INFO: [Synth 8-6157] synthesizing module 'Queue_71' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:110092]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_source_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_71' (91#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:110092]
INFO: [Synth 8-6155] done synthesizing module 'TLError' (92#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:110233]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_8' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:113588]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:113688]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:110491]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (93#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:110491]
INFO: [Synth 8-6157] synthesizing module 'Queue_72' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:113311]
INFO: [Synth 8-6155] done synthesizing module 'Queue_72' (94#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:113311]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_8' (95#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:113588]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (96#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:113819]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_9' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:116941]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:116644]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (97#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:113991]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (98#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:116322]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (99#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:116483]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_9' (100#1) [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:116941]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:119701]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:122756]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:125446]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:128776]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:132957]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:135849]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:138167]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:140266]
	Parameter RESET_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:143282]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:149727]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:149745]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:160846]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:160886]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:201014]
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:225374]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element _T_1465_reg was removed.  [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:227523]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_reg was removed.  [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:227538]
WARNING: [Synth 8-6014] Unused sequential element _T_1468_reg was removed.  [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:227541]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_reg was removed.  [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:227556]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:232579]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:239669]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:243002]
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-7023] instance 'clk_conv' of module 'axi_clock_converter_0' has 82 connections declared, but only 78 given [/home/wolf/minisys-rocket-chip/verilog/AXIMem.v:128]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (29) of module 'mig_7series_0' [/home/wolf/minisys-rocket-chip/verilog/AXIMem.v:253]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (29) of module 'mig_7series_0' [/home/wolf/minisys-rocket-chip/verilog/AXIMem.v:273]
WARNING: [Synth 8-7023] instance 'DDR_ctrl' of module 'mig_7series_0' has 67 connections declared, but only 61 given [/home/wolf/minisys-rocket-chip/verilog/AXIMem.v:218]
WARNING: [Synth 8-7023] instance 'peri_Xbar' of module 'axi_crossbar_0' has 78 connections declared, but only 60 given [/home/wolf/minisys-rocket-chip/verilog/AXIMmio.v:82]
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUF_LEN bound to: 1 - type: integer 
	Parameter MAX_TRAN_BITS bound to: 0 - type: integer 
	Parameter BUF_LEN_BITS bound to: 0 - type: integer 
	Parameter NASTI_W_BITS bound to: 2 - type: integer 
	Parameter LITE_W_BITS bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:73]
WARNING: [Synth 8-2898] ignoring assertion [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:75]
WARNING: [Synth 8-5858] RAM aw_buf_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element aw_buf_reg[0][burst] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-6014] Unused sequential element aw_buf_reg[0][lock] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-6014] Unused sequential element aw_buf_reg[0][cache] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[burst] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[lock] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[cache] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][id] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][addr] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][len] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][size] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][prot] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][qos] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][region] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][user] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register xact_req_reg[id] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[addr] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[len] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[size] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[prot] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[qos] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[region] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[user] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_data_vec_reg[0] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:236]
WARNING: [Synth 8-5788] Register xact_strb_vec_reg[0] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:237]
WARNING: [Synth 8-5788] Register xact_user_reg in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:238]
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUF_LEN bound to: 1 - type: integer 
	Parameter MAX_TRAN_BITS bound to: 0 - type: integer 
	Parameter BUF_LEN_BITS bound to: 0 - type: integer 
	Parameter NASTI_W_BITS bound to: 2 - type: integer 
	Parameter LITE_W_BITS bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:64]
WARNING: [Synth 8-2898] ignoring assertion [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:66]
WARNING: [Synth 8-5858] RAM ar_buf_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element nasti_r_addr_accum_reg was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:214]
WARNING: [Synth 8-6014] Unused sequential element ar_buf_reg[0][burst] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-6014] Unused sequential element ar_buf_reg[0][lock] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-6014] Unused sequential element ar_buf_reg[0][cache] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[burst] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[lock] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[cache] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][id] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][addr] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][len] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][size] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][prot] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][qos] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][region] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][user] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register xact_req_reg[id] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[addr] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[len] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[size] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[prot] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[qos] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[region] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[user] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_data_vec_reg[0] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:202]
WARNING: [Synth 8-5788] Register xact_resp_reg in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:203]
WARNING: [Synth 8-7023] instance 'bridge_inst' of module 'nasti_lite_bridge' has 78 connections declared, but only 52 given [/home/wolf/minisys-rocket-chip/verilog/peri/uart.v:85]
WARNING: [Synth 8-7023] instance 'uart16550_inst' of module 'axi_uart16550_0' has 35 connections declared, but only 26 given [/home/wolf/minisys-rocket-chip/verilog/peri/uart.v:143]
WARNING: [Synth 8-3848] Net lite_r_id in module/entity uart does not have driver. [/home/wolf/minisys-rocket-chip/verilog/peri/uart.v:46]
WARNING: [Synth 8-3848] Net lite_b_id in module/entity uart does not have driver. [/home/wolf/minisys-rocket-chip/verilog/peri/uart.v:59]
	Parameter BRAM_INIT_FILE bound to: firmware.hex - type: string 
INFO: [Synth 8-3876] $readmem data file 'firmware.hex' is read successfully [/home/wolf/minisys-rocket-chip/verilog/peri/bram_storage.v:17]
WARNING: [Synth 8-7023] instance 'bram_ctrl_inst' of module 'axi_bram_ctrl_0' has 44 connections declared, but only 37 given [/home/wolf/minisys-rocket-chip/verilog/peri/bram.v:55]
	Parameter POWER_CTRL_REG bound to: 7'b0000000 
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUF_LEN bound to: 1 - type: integer 
	Parameter MAX_TRAN_BITS bound to: 0 - type: integer 
	Parameter BUF_LEN_BITS bound to: 0 - type: integer 
	Parameter NASTI_W_BITS bound to: 2 - type: integer 
	Parameter LITE_W_BITS bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:73]
WARNING: [Synth 8-2898] ignoring assertion [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:75]
WARNING: [Synth 8-5858] RAM aw_buf_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element aw_buf_reg[0][burst] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-6014] Unused sequential element aw_buf_reg[0][lock] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-6014] Unused sequential element aw_buf_reg[0][cache] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[burst] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[lock] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[cache] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][id] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][addr] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][len] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][size] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][prot] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][qos] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][region] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][user] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register xact_req_reg[id] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[addr] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[len] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[size] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[prot] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[qos] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[region] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[user] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_data_vec_reg[0] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:236]
WARNING: [Synth 8-5788] Register xact_strb_vec_reg[0] in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:237]
WARNING: [Synth 8-5788] Register xact_user_reg in module nasti_lite_writer__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:238]
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUF_LEN bound to: 1 - type: integer 
	Parameter MAX_TRAN_BITS bound to: 0 - type: integer 
	Parameter BUF_LEN_BITS bound to: 0 - type: integer 
	Parameter NASTI_W_BITS bound to: 2 - type: integer 
	Parameter LITE_W_BITS bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:64]
WARNING: [Synth 8-2898] ignoring assertion [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:66]
WARNING: [Synth 8-5858] RAM ar_buf_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element nasti_r_addr_accum_reg was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:214]
WARNING: [Synth 8-6014] Unused sequential element ar_buf_reg[0][burst] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-6014] Unused sequential element ar_buf_reg[0][lock] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-6014] Unused sequential element ar_buf_reg[0][cache] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[burst] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[lock] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[cache] was removed.  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][id] in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][addr] in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][len] in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][size] in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][prot] in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][qos] in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][region] in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][user] in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register xact_req_reg[id] in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[addr] in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[len] in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[size] in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[prot] in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[qos] in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[region] in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[user] in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_data_vec_reg[0] in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:202]
WARNING: [Synth 8-5788] Register xact_resp_reg in module nasti_lite_reader__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:203]
WARNING: [Synth 8-7023] instance 'bridge_inst_SPI' of module 'nasti_lite_bridge' has 78 connections declared, but only 52 given [/home/wolf/minisys-rocket-chip/verilog/peri/spi.v:89]
WARNING: [Synth 8-3848] Net spi_lite_r_id in module/entity spi does not have driver. [/home/wolf/minisys-rocket-chip/verilog/peri/spi.v:49]
WARNING: [Synth 8-3848] Net spi_lite_b_id in module/entity spi does not have driver. [/home/wolf/minisys-rocket-chip/verilog/peri/spi.v:62]
WARNING: [Synth 8-3848] Net dut_debug_systemjtag_reset in module/entity chip_top does not have driver. [/home/wolf/minisys-rocket-chip/verilog/chip_top.v:61]
WARNING: [Synth 8-3331] design nasti_lite_reader__parameterized0 has unconnected port nasti_ar_burst[1]
WARNING: [Synth 8-3331] design nasti_lite_reader__parameterized0 has unconnected port nasti_ar_burst[0]
WARNING: [Synth 8-3331] design nasti_lite_reader__parameterized0 has unconnected port nasti_ar_lock
WARNING: [Synth 8-3331] design nasti_lite_reader__parameterized0 has unconnected port nasti_ar_cache[3]
WARNING: [Synth 8-3331] design nasti_lite_reader__parameterized0 has unconnected port nasti_ar_cache[2]
WARNING: [Synth 8-3331] design nasti_lite_reader__parameterized0 has unconnected port nasti_ar_cache[1]
WARNING: [Synth 8-3331] design nasti_lite_reader__parameterized0 has unconnected port nasti_ar_cache[0]
WARNING: [Synth 8-3331] design nasti_lite_reader__parameterized0 has unconnected port lite_r_id[3]
WARNING: [Synth 8-3331] design nasti_lite_reader__parameterized0 has unconnected port lite_r_id[2]
WARNING: [Synth 8-3331] design nasti_lite_reader__parameterized0 has unconnected port lite_r_id[1]
WARNING: [Synth 8-3331] design nasti_lite_reader__parameterized0 has unconnected port lite_r_id[0]
WARNING: [Synth 8-3331] design nasti_lite_reader__parameterized0 has unconnected port lite_r_user[0]
WARNING: [Synth 8-3331] design nasti_lite_writer__parameterized0 has unconnected port nasti_aw_burst[1]
WARNING: [Synth 8-3331] design nasti_lite_writer__parameterized0 has unconnected port nasti_aw_burst[0]
WARNING: [Synth 8-3331] design nasti_lite_writer__parameterized0 has unconnected port nasti_aw_lock
WARNING: [Synth 8-3331] design nasti_lite_writer__parameterized0 has unconnected port nasti_aw_cache[3]
WARNING: [Synth 8-3331] design nasti_lite_writer__parameterized0 has unconnected port nasti_aw_cache[2]
WARNING: [Synth 8-3331] design nasti_lite_writer__parameterized0 has unconnected port nasti_aw_cache[1]
WARNING: [Synth 8-3331] design nasti_lite_writer__parameterized0 has unconnected port nasti_aw_cache[0]
WARNING: [Synth 8-3331] design nasti_lite_writer__parameterized0 has unconnected port nasti_w_last
WARNING: [Synth 8-3331] design nasti_lite_writer__parameterized0 has unconnected port lite_b_id[3]
WARNING: [Synth 8-3331] design nasti_lite_writer__parameterized0 has unconnected port lite_b_id[2]
WARNING: [Synth 8-3331] design nasti_lite_writer__parameterized0 has unconnected port lite_b_id[1]
WARNING: [Synth 8-3331] design nasti_lite_writer__parameterized0 has unconnected port lite_b_id[0]
WARNING: [Synth 8-3331] design nasti_lite_writer__parameterized0 has unconnected port lite_b_user[0]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[30]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[29]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[28]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[27]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[26]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[25]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[24]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[23]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[22]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[21]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[20]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[19]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[18]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[17]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[16]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[15]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[14]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[13]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[12]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[11]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[10]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[9]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[8]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_aw_addr[7]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[30]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[29]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[28]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[27]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[26]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[25]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[24]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[23]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[22]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[21]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[20]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[19]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[18]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[17]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[16]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[15]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[14]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[13]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[12]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[11]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[10]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[9]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[8]
WARNING: [Synth 8-3331] design spi has unconnected port spi_axi4_ar_addr[7]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_aw_addr[30]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_aw_addr[29]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_aw_addr[28]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_aw_addr[27]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_aw_addr[26]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_aw_addr[25]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_aw_addr[24]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_aw_addr[23]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_aw_addr[22]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_aw_addr[21]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_aw_addr[20]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_aw_addr[19]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_aw_addr[18]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_aw_addr[17]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_aw_addr[16]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_ar_addr[30]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_ar_addr[29]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_ar_addr[28]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_ar_addr[27]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_ar_addr[26]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_ar_addr[25]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_ar_addr[24]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_ar_addr[23]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_ar_addr[22]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_ar_addr[21]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_ar_addr[20]
WARNING: [Synth 8-3331] design bram has unconnected port bram_axi4_ar_addr[19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2375.641 ; gain = 708.730 ; free physical = 279 ; free virtual = 2434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2388.516 ; gain = 721.605 ; free physical = 387 ; free virtual = 2543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2388.516 ; gain = 721.605 ; free physical = 387 ; free virtual = 2543
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wolf/minisys-rocket-chip/minisys_rocket_chip_vivado_project/minisys_rocket_chip_vivado_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen'
Finished Parsing XDC File [/home/wolf/minisys-rocket-chip/minisys_rocket_chip_vivado_project/minisys_rocket_chip_vivado_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen'
Parsing XDC File [/home/wolf/minisys-rocket-chip/minisys_rocket_chip_vivado_project/minisys_rocket_chip_vivado_project.srcs/sources_1/ip/axi_crossbar_0/axi_crossbar_0/axi_crossbar_0_in_context.xdc] for cell 'mmio/peri_Xbar'
Finished Parsing XDC File [/home/wolf/minisys-rocket-chip/minisys_rocket_chip_vivado_project/minisys_rocket_chip_vivado_project.srcs/sources_1/ip/axi_crossbar_0/axi_crossbar_0/axi_crossbar_0_in_context.xdc] for cell 'mmio/peri_Xbar'
Parsing XDC File [/home/wolf/minisys-rocket-chip/minisys_rocket_chip_vivado_project/minisys_rocket_chip_vivado_project.srcs/sources_1/ip/axi_uart16550_0/axi_uart16550_0/axi_uart16550_0_in_context.xdc] for cell 'mmio/uart_inst/uart16550_inst'
Finished Parsing XDC File [/home/wolf/minisys-rocket-chip/minisys_rocket_chip_vivado_project/minisys_rocket_chip_vivado_project.srcs/sources_1/ip/axi_uart16550_0/axi_uart16550_0/axi_uart16550_0_in_context.xdc] for cell 'mmio/uart_inst/uart16550_inst'
Parsing XDC File [/home/wolf/minisys-rocket-chip/minisys_rocket_chip_vivado_project/minisys_rocket_chip_vivado_project.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0/axi_bram_ctrl_0_in_context.xdc] for cell 'mmio/bram_inst/bram_ctrl_inst'
Finished Parsing XDC File [/home/wolf/minisys-rocket-chip/minisys_rocket_chip_vivado_project/minisys_rocket_chip_vivado_project.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0/axi_bram_ctrl_0_in_context.xdc] for cell 'mmio/bram_inst/bram_ctrl_inst'
Parsing XDC File [/home/wolf/minisys-rocket-chip/minisys_rocket_chip_vivado_project/minisys_rocket_chip_vivado_project.srcs/sources_1/ip/axi_clock_converter_0/axi_clock_converter_0/axi_clock_converter_0_in_context.xdc] for cell 'mem/clk_conv'
Finished Parsing XDC File [/home/wolf/minisys-rocket-chip/minisys_rocket_chip_vivado_project/minisys_rocket_chip_vivado_project.srcs/sources_1/ip/axi_clock_converter_0/axi_clock_converter_0/axi_clock_converter_0_in_context.xdc] for cell 'mem/clk_conv'
Parsing XDC File [/home/wolf/minisys-rocket-chip/minisys_rocket_chip_vivado_project/minisys_rocket_chip_vivado_project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'mem/DDR_ctrl'
Finished Parsing XDC File [/home/wolf/minisys-rocket-chip/minisys_rocket_chip_vivado_project/minisys_rocket_chip_vivado_project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'mem/DDR_ctrl'
Parsing XDC File [/home/wolf/minisys-rocket-chip/minisys_rocket_chip_vivado_project/minisys_rocket_chip_vivado_project.srcs/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0/axi_quad_spi_0_in_context.xdc] for cell 'mmio/spi_inst/axi_spi_inst'
Finished Parsing XDC File [/home/wolf/minisys-rocket-chip/minisys_rocket_chip_vivado_project/minisys_rocket_chip_vivado_project.srcs/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0/axi_quad_spi_0_in_context.xdc] for cell 'mmio/spi_inst/axi_spi_inst'
Parsing XDC File [/home/wolf/minisys-rocket-chip/constraints/Minisys_Board_Pin_Map.xdc]
WARNING: [Vivado 12-507] No nets matched 'jtag_tck_IBUF'. [/home/wolf/minisys-rocket-chip/constraints/Minisys_Board_Pin_Map.xdc:35]
Finished Parsing XDC File [/home/wolf/minisys-rocket-chip/constraints/Minisys_Board_Pin_Map.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wolf/minisys-rocket-chip/constraints/Minisys_Board_Pin_Map.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/chip_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wolf/minisys-rocket-chip/constraints/Minisys_Board_Pin_Map.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/chip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/chip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2772.859 ; gain = 0.000 ; free physical = 123 ; free virtual = 2029
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2772.859 ; gain = 0.000 ; free physical = 123 ; free virtual = 2029
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'mem/clk_conv' at clock pin 'm_axi_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'mmio/peri_Xbar' at clock pin 'aclk' is different from the actual clock period '33.333', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2778.797 ; gain = 1111.887 ; free physical = 588 ; free virtual = 2495
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
WARNING: [Synth 8-7032] RAM "ram_reg" have possible Byte Write pattern, however the data width (84) is not multiple of supported byte widths of 8 or 9 .
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:202502]
INFO: [Synth 8-4471] merging register 'roundingMode_stage0_reg[2:0]' into '_T_8_reg[2:0]' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:203401]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:203166]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in1_reg' and it is trimmed from '65' to '33' bits. [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:203496]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in3_reg' and it is trimmed from '65' to '33' bits. [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:203498]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:208892]
INFO: [Synth 8-4471] merging register 'roundingMode_stage0_reg[2:0]' into '_T_8_reg[2:0]' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:209895]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_inst_reg' and it is trimmed from '32' to '12' bits. [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:212956]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_inst_reg' and it is trimmed from '32' to '28' bits. [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:212825]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:226332]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:227329]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:227255]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv:110]
WARNING: [Synth 8-327] inferring latch for variable 'en_latched_reg' [/home/wolf/minisys-rocket-chip/verilog/utils/EICG_wrapper.v:14]
INFO: [Synth 8-6430] The Block RAM "tag_array_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-5583] The signal ram_reg_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_1 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_2 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_3 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_4 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_5 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_6 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_7 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_8 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_9 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_10 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_11 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_12 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_13 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_14 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_15 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_16 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_17 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_18 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_19 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_20 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_21 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_22 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_23 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_24 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_25 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_26 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_27 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_28 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_29 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_30 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_31 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_32 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_33 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_34 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_35 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_36 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_37 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_38 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_39 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_40 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_41 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_42 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_43 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_44 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_45 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_46 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_47 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_48 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_49 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_50 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_51 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_52 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_53 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_54 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_55 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_56 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_57 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_58 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_59 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_60 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_61 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_62 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_63 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_64 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_65 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_66 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_67 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_68 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_69 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_70 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_71 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_72 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_73 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_74 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_75 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_76 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_77 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_78 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_79 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_80 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_81 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_82 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_83 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_84 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_85 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_86 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_87 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-5583] The signal ram_reg_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_1 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_2 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_3 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_4 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_5 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_6 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_7 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_8 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_9 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_10 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_11 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Common 17-14] Message 'Synth 8-5583' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6430] The Block RAM "tag_array_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-6430] The Block RAM "data_arrays_0_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:02:46 . Memory (MB): peak = 2778.797 ; gain = 1111.887 ; free physical = 144 ; free virtual = 287
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmOuter/asource/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmOuter/asource/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmOuter/asource/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmOuter/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmOuter/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmInner/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmInner/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_13'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_26'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_1' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_14'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_1' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_27'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_2' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_15'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_2' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_28'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_3' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_16'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_3' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_29'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_4' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_17'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_4' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_30'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_5' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_18'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_5' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_31'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_6' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_19'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_6' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_32'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_7' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_20'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_7' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_33'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_8' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_21'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_8' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_34'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_9' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_22'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_9' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_35'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_10' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_23'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_10' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_36'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_11' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_24'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_11' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_37'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_12' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_25'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb/packageanon2_12' (packageanon2) to 'dut/tile/dcache/tlb/packageanon2_38'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_13'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_26'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_1' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_14'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_1' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_27'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_2' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_15'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_2' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_28'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_3' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_16'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_3' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_29'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_4' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_17'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_4' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_30'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_5' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_18'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_5' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_31'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_6' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_19'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_6' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_32'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_7' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_20'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_7' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_33'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_8' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_21'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_8' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_34'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_9' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_22'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_9' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_35'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_10' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_23'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_10' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_36'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_11' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_24'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_11' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_37'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_12' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_25'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/packageanon2_12' (packageanon2) to 'dut/tile/frontend/tlb/packageanon2_38'
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |FPU__GB0                 |           1|     33907|
|2     |FPU__GB1                 |           1|     33795|
|3     |Rocket                   |           1|     29864|
|4     |PTW                      |           1|     12585|
|5     |Frontend                 |           1|     25066|
|6     |RocketTile__GCB3         |           1|     33838|
|7     |ExampleRocketSystem__GC0 |           1|     40896|
|8     |chip_top__GC0            |           1|      6136|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    109 Bit       Adders := 1     
	   2 Input    107 Bit       Adders := 1     
	   2 Input     73 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 6     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     63 Bit       Adders := 1     
	   2 Input     58 Bit       Adders := 2     
	   2 Input     55 Bit       Adders := 4     
	   2 Input     51 Bit       Adders := 1     
	   2 Input     49 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     40 Bit       Adders := 2     
	   2 Input     39 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 8     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 8     
	   2 Input     26 Bit       Adders := 5     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 4     
	   4 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   4 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 27    
	   3 Input      9 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 7     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 6     
	   4 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 111   
	   3 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 16    
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 48    
	   4 Input      1 Bit       Adders := 131   
+---XORs : 
	   2 Input     66 Bit         XORs := 14    
	   2 Input     65 Bit         XORs := 2     
	   2 Input     64 Bit         XORs := 2     
	   2 Input     40 Bit         XORs := 16    
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 35    
	   2 Input     29 Bit         XORs := 8     
	   2 Input     28 Bit         XORs := 9     
	   2 Input     27 Bit         XORs := 16    
	   2 Input     12 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 13    
	   2 Input      3 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	              256 Bit    Registers := 2     
	              130 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	              107 Bit    Registers := 1     
	               96 Bit    Registers := 2     
	               65 Bit    Registers := 44    
	               64 Bit    Registers := 30    
	               62 Bit    Registers := 2     
	               58 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               55 Bit    Registers := 4     
	               54 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               40 Bit    Registers := 18    
	               39 Bit    Registers := 10    
	               34 Bit    Registers := 75    
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 49    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 8     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 31    
	               26 Bit    Registers := 5     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 9     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 64    
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 46    
	                8 Bit    Registers := 117   
	                7 Bit    Registers := 18    
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 44    
	                4 Bit    Registers := 47    
	                3 Bit    Registers := 166   
	                2 Bit    Registers := 117   
	                1 Bit    Registers := 1090  
+---Multipliers : 
	                53x53  Multipliers := 1     
	                 9x65  Multipliers := 1     
	                10x32  Multipliers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
	             128K Bit         RAMs := 1     
	              64K Bit         RAMs := 2     
	               5K Bit         RAMs := 2     
	               1K Bit         RAMs := 1     
	              512 Bit         RAMs := 10    
	              128 Bit         RAMs := 12    
	              112 Bit         RAMs := 32    
	               72 Bit         RAMs := 9     
	               64 Bit         RAMs := 9     
	               62 Bit         RAMs := 2     
	               56 Bit         RAMs := 1     
	               32 Bit         RAMs := 9     
	               28 Bit         RAMs := 1     
	               16 Bit         RAMs := 14    
	               10 Bit         RAMs := 4     
	                8 Bit         RAMs := 29    
	                6 Bit         RAMs := 22    
	                4 Bit         RAMs := 18    
	                2 Bit         RAMs := 23    
+---Muxes : 
	   2 Input   2080 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 65    
	   2 Input    130 Bit        Muxes := 3     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 16    
	   2 Input    121 Bit        Muxes := 5     
	   2 Input    120 Bit        Muxes := 6     
	   2 Input    119 Bit        Muxes := 2     
	   2 Input    117 Bit        Muxes := 2     
	   2 Input    116 Bit        Muxes := 2     
	   2 Input    109 Bit        Muxes := 1     
	   2 Input    108 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 8     
	   2 Input     84 Bit        Muxes := 8     
	   2 Input     82 Bit        Muxes := 6     
	   2 Input     81 Bit        Muxes := 7     
	   2 Input     65 Bit        Muxes := 35    
	   2 Input     64 Bit        Muxes := 113   
	   4 Input     64 Bit        Muxes := 4     
	  13 Input     64 Bit        Muxes := 1     
	  16 Input     64 Bit        Muxes := 1     
	 513 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 2     
	   3 Input     62 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 3     
	   2 Input     56 Bit        Muxes := 4     
	   2 Input     55 Bit        Muxes := 12    
	   2 Input     54 Bit        Muxes := 7     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 7     
	   3 Input     52 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 9     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 47    
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 6     
	   4 Input     34 Bit        Muxes := 16    
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 84    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 17    
	   2 Input     28 Bit        Muxes := 15    
	   2 Input     27 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 16    
	   2 Input     25 Bit        Muxes := 15    
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 7     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 37    
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 8     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 39    
	   2 Input     12 Bit        Muxes := 16    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 14    
	   2 Input      9 Bit        Muxes := 60    
	   4 Input      9 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 136   
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 26    
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 11    
	  63 Input      6 Bit        Muxes := 2     
	  51 Input      6 Bit        Muxes := 2     
	  54 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 79    
	  25 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 37    
	  38 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 226   
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 15    
	   8 Input      3 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	  13 Input      3 Bit        Muxes := 3     
	  14 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 223   
	   3 Input      2 Bit        Muxes := 6     
	  19 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 6     
	  16 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1675  
	   4 Input      1 Bit        Muxes := 36    
	   7 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tag_array_0_ext 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 8     
	   2 Input     21 Bit        Muxes := 1     
Module data_arrays_0_0_ext__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 1     
Module data_arrays_0_0_ext 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 1     
Module ICache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ShiftQueue 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 5     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 36    
Module PMPChecker_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module TLB_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 8     
	   2 Input     27 Bit         XORs := 8     
+---Registers : 
	               34 Bit    Registers := 37    
	               27 Bit    Registers := 14    
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 42    
+---Muxes : 
	   4 Input     34 Bit        Muxes := 8     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 14    
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 351   
	   4 Input      1 Bit        Muxes := 9     
Module BTB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input      9 Bit         XORs := 4     
+---Registers : 
	               39 Bit    Registers := 8     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 6     
	               13 Bit    Registers := 56    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 59    
	                2 Bit    Registers := 29    
	                1 Bit    Registers := 32    
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 10    
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 28    
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 63    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
Module Frontend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 2     
	   2 Input     39 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 9     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 40    
Module MulAddRecFNToRaw_preMul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MulAddRecFNToRaw_postMul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RoundAnyRawFNToRecFN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module MulAddRecFNPipe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
Module FPUFMAPipe 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module RecFNToIN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module RecFNToIN_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module FPToInt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module RoundAnyRawFNToRecFN_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module INToRecFN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  63 Input      6 Bit        Muxes := 1     
Module RoundAnyRawFNToRecFN_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     55 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module INToRecFN_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  63 Input      6 Bit        Muxes := 1     
Module IntToFP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  51 Input      6 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module RoundAnyRawFNToRecFN_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module FPToFP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
Module MulAddRecFNToRaw_preMul_1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MulAddRecFNToRaw_postMul_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    109 Bit       Adders := 1     
	   2 Input     55 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input    109 Bit        Muxes := 1     
	   2 Input    108 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  54 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RoundAnyRawFNToRecFN_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     55 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 3     
	   2 Input     54 Bit        Muxes := 2     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module MulAddRecFNPipe_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    107 Bit       Adders := 1     
+---Registers : 
	              107 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Multipliers : 
	                53x53  Multipliers := 1     
Module FPUFMAPipe_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
Module DivSqrtRecFNToRaw_small 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     31 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 5     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RoundAnyRawFNToRecFN__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module DivSqrtRecFNToRaw_small_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     63 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               55 Bit    Registers := 2     
	               52 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     55 Bit        Muxes := 5     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RoundAnyRawFNToRecFN_4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     55 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 3     
	   2 Input     54 Bit        Muxes := 2     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 32    
	               64 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input   2080 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 19    
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 3     
	  51 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 14    
	  22 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 24    
Module RRArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module PTW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     66 Bit         XORs := 14    
+---Registers : 
	               64 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 8     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 50    
	   4 Input      1 Bit        Muxes := 16    
Module RVCExpander 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
Module IBuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module CSRFile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     58 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 9     
	               58 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	               40 Bit    Registers := 5     
	               39 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 63    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 40    
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 3     
	   4 Input     44 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 25    
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     30 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 7     
	  38 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 22    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 72    
Module BreakpointUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module MulDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	              130 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 9x65  Multipliers := 1     
+---Muxes : 
	   2 Input    130 Bit        Muxes := 3     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 13    
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 82    
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
Module Rocket 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               62 Bit    Registers := 2     
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 55    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 17    
	   4 Input     64 Bit        Muxes := 3     
	   3 Input     62 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module DCacheModuleanon2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module tag_array_ext 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     88 Bit        Muxes := 8     
	   2 Input     22 Bit        Muxes := 1     
Module data_arrays_0_ext 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 64    
	   2 Input      8 Bit        Muxes := 1     
Module DCacheModuleanon3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module PMPChecker 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     29 Bit         XORs := 8     
	   2 Input      3 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module TLB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     40 Bit         XORs := 8     
	   2 Input     27 Bit         XORs := 8     
+---Registers : 
	               34 Bit    Registers := 37    
	               27 Bit    Registers := 14    
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 42    
+---Muxes : 
	   4 Input     34 Bit        Muxes := 8     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 14    
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 353   
	   4 Input      1 Bit        Muxes := 8     
Module AMOALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module DCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 35    
+---Muxes : 
	  13 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	  13 Input     32 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	  13 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 23    
	   6 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 3     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 24    
	   4 Input      2 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 63    
	   7 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module Queue_75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 3     
	                2 Bit         RAMs := 2     
Module Queue_77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                4 Bit         RAMs := 1     
Module SynchronizerShiftReg_w1_d3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module HellaCacheArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TLXbar_8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    117 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module TLXbar 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	                9 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    120 Bit        Muxes := 6     
	   2 Input     82 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
Module Queue__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               62 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 3     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                8 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
Module Queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               62 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 3     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_5__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               72 Bit         RAMs := 1     
Module Queue_7__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               72 Bit         RAMs := 1     
Module Queue_5__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_7__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               72 Bit         RAMs := 1     
Module Queue_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               72 Bit         RAMs := 1     
Module Queue_5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module AXI4UserYanker 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      9 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 2     
Module Queue_15__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               72 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_15__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               72 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_15__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               72 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_15__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               72 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               72 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module AXI4Deinterleaver 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input     64 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module Queue_20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_21 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TLToAXI4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 2     
	   4 Input      1 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module Queue_22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 2     
Module TLFIFOFixer_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 50    
Module Queue_24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI4ToTL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input     32 Bit         XORs := 11    
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    119 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module Queue_26__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module Queue_26__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module Queue_26__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module Queue_26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module AXI4UserYanker_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_30__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_20__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI4Fragmenter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 11    
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_22__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_23__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 2     
Module Queue_35__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_20__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TLToAXI4_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 128   
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 132   
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module TLFIFOFixer_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input     28 Bit         XORs := 4     
+---Registers : 
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 50    
Module TLXbar_6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 4     
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     81 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 11    
Module Queue_69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               56 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 3     
Module TLAtomicAutomata_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    116 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module Queue_71 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TLError 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Queue_72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               28 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_70__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 3     
Module Repeater 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLICFanIn__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module PLICFanIn 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module Queue_74 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TLPLIC 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module CLINT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module DMIToTL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module TLXbar_7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 7     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module AsyncResetReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TLDebugModuleOuter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module AsyncResetReg__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module AsyncResetReg__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w43_d1 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
Module AsyncResetReg__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TLDebugModuleInner 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 73    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 72    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 79    
	   6 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w55_d1 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
Module AsyncResetReg__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module AsyncResetReg__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module AsyncResetReg__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w14_d1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module AsyncResetReg__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TLDebugModuleInnerAsync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w2_d3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
Module TLROM 
Detailed RTL Component Info : 
+---Muxes : 
	 513 Input     64 Bit        Muxes := 1     
Module Queue_80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_80__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_80__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_80__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module TLBroadcast 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 5     
	   2 Input     81 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 15    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 2     
Module CaptureUpdateChain 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module CaptureUpdateChain_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 42    
Module CaptureChain 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module AsyncResetReg__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module JtagStateMachine 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module CaptureUpdateChain_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module JtagTapController 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JtagBypassChain 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DebugTransportModuleJTAG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module AsyncResetReg__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ExampleRocketSystem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module narrower 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module nasti_lite_writer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Multipliers : 
	                10x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module nasti_lite_reader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module bram_storage 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module narrower__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module nasti_lite_writer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Multipliers : 
	                10x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module nasti_lite_reader__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module spi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:124]
DSP Report: Generating DSP bridge_inst/writer/lite_packet_size_return, operation Mode is: A*B.
DSP Report: operator bridge_inst/writer/lite_packet_size_return is absorbed into DSP bridge_inst/writer/lite_packet_size_return.
DSP Report: operator bridge_inst/writer/lite_packet_size_return is absorbed into DSP bridge_inst/writer/lite_packet_size_return.
DSP Report: Generating DSP bridge_inst/writer/lite_packet_size_return, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bridge_inst/writer/lite_packet_size_return is absorbed into DSP bridge_inst/writer/lite_packet_size_return.
DSP Report: operator bridge_inst/writer/lite_packet_size_return is absorbed into DSP bridge_inst/writer/lite_packet_size_return.
DSP Report: Generating DSP bridge_inst/reader/lite_packet_size_return, operation Mode is: A*B.
DSP Report: operator bridge_inst/reader/lite_packet_size_return is absorbed into DSP bridge_inst/reader/lite_packet_size_return.
DSP Report: operator bridge_inst/reader/lite_packet_size_return is absorbed into DSP bridge_inst/reader/lite_packet_size_return.
DSP Report: Generating DSP bridge_inst/reader/lite_packet_size_return, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bridge_inst/reader/lite_packet_size_return is absorbed into DSP bridge_inst/reader/lite_packet_size_return.
DSP Report: operator bridge_inst/reader/lite_packet_size_return is absorbed into DSP bridge_inst/reader/lite_packet_size_return.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/wolf/minisys-rocket-chip/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv:124]
DSP Report: Generating DSP bridge_inst_SPI/writer/lite_packet_size_return, operation Mode is: A*B.
DSP Report: operator bridge_inst_SPI/writer/lite_packet_size_return is absorbed into DSP bridge_inst_SPI/writer/lite_packet_size_return.
DSP Report: operator bridge_inst_SPI/writer/lite_packet_size_return is absorbed into DSP bridge_inst_SPI/writer/lite_packet_size_return.
DSP Report: Generating DSP bridge_inst_SPI/writer/lite_packet_size_return, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bridge_inst_SPI/writer/lite_packet_size_return is absorbed into DSP bridge_inst_SPI/writer/lite_packet_size_return.
DSP Report: operator bridge_inst_SPI/writer/lite_packet_size_return is absorbed into DSP bridge_inst_SPI/writer/lite_packet_size_return.
DSP Report: Generating DSP bridge_inst_SPI/reader/lite_packet_size_return, operation Mode is: A*B.
DSP Report: operator bridge_inst_SPI/reader/lite_packet_size_return is absorbed into DSP bridge_inst_SPI/reader/lite_packet_size_return.
DSP Report: operator bridge_inst_SPI/reader/lite_packet_size_return is absorbed into DSP bridge_inst_SPI/reader/lite_packet_size_return.
DSP Report: Generating DSP bridge_inst_SPI/reader/lite_packet_size_return, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bridge_inst_SPI/reader/lite_packet_size_return is absorbed into DSP bridge_inst_SPI/reader/lite_packet_size_return.
DSP Report: operator bridge_inst_SPI/reader/lite_packet_size_return is absorbed into DSP bridge_inst_SPI/reader/lite_packet_size_return.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/uart_inst/bridge_inst/reader/ar_buf_reg[0][len][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/spi_inst/bridge_inst_SPI/reader/ar_buf_reg[0][len][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/uart_inst/bridge_inst/writer/aw_buf_reg[0][len][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/spi_inst/bridge_inst_SPI/writer/aw_buf_reg[0][len][8] )
INFO: [Synth 8-3886] merging instance 'i_0/mmio/uart_inst/bridge_inst/reader/ar_buf_rp_reg[0]' (FDCE) to 'i_0/mmio/uart_inst/bridge_inst/reader/ar_buf_rp_reg[-1]'
INFO: [Synth 8-3886] merging instance 'i_0/mmio/uart_inst/bridge_inst/reader/ar_buf_wp_reg[0]' (FDCE) to 'i_0/mmio/uart_inst/bridge_inst/reader/ar_buf_wp_reg[-1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/uart_inst/bridge_inst/reader/ar_buf_rp_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/uart_inst/bridge_inst/reader/ar_buf_wp_reg[-1] )
INFO: [Synth 8-3886] merging instance 'i_0/mmio/spi_inst/bridge_inst_SPI/reader/ar_buf_rp_reg[0]' (FDCE) to 'i_0/mmio/spi_inst/bridge_inst_SPI/reader/ar_buf_rp_reg[-1]'
INFO: [Synth 8-3886] merging instance 'i_0/mmio/spi_inst/bridge_inst_SPI/reader/ar_buf_wp_reg[0]' (FDCE) to 'i_0/mmio/spi_inst/bridge_inst_SPI/reader/ar_buf_wp_reg[-1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/spi_inst/bridge_inst_SPI/reader/ar_buf_rp_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/spi_inst/bridge_inst_SPI/reader/ar_buf_wp_reg[-1] )
INFO: [Synth 8-3886] merging instance 'i_0/mmio/uart_inst/bridge_inst/writer/aw_buf_rp_reg[0]' (FDCE) to 'i_0/mmio/uart_inst/bridge_inst/writer/aw_buf_rp_reg[-1]'
INFO: [Synth 8-3886] merging instance 'i_0/mmio/uart_inst/bridge_inst/writer/aw_buf_wp_reg[0]' (FDCE) to 'i_0/mmio/uart_inst/bridge_inst/writer/aw_buf_wp_reg[-1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/uart_inst/bridge_inst/writer/aw_buf_rp_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/uart_inst/bridge_inst/writer/aw_buf_wp_reg[-1] )
INFO: [Synth 8-3886] merging instance 'i_0/mmio/spi_inst/bridge_inst_SPI/writer/aw_buf_rp_reg[0]' (FDCE) to 'i_0/mmio/spi_inst/bridge_inst_SPI/writer/aw_buf_rp_reg[-1]'
INFO: [Synth 8-3886] merging instance 'i_0/mmio/spi_inst/bridge_inst_SPI/writer/aw_buf_wp_reg[0]' (FDCE) to 'i_0/mmio/spi_inst/bridge_inst_SPI/writer/aw_buf_wp_reg[-1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/spi_inst/bridge_inst_SPI/writer/aw_buf_rp_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/spi_inst/bridge_inst_SPI/writer/aw_buf_wp_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/uart_inst/bridge_inst/reader/xact_req_reg[len][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/spi_inst/bridge_inst_SPI/reader/xact_req_reg[len][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/uart_inst/bridge_inst/writer/xact_req_reg[len][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/spi_inst/bridge_inst_SPI/writer/xact_req_reg[len][8] )
DSP Report: Generating DSP _T, operation Mode is: A*B.
DSP Report: operator _T is absorbed into DSP _T.
DSP Report: operator _T is absorbed into DSP _T.
DSP Report: Generating DSP _T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _T is absorbed into DSP _T.
DSP Report: operator _T is absorbed into DSP _T.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:209655]
DSP Report: Generating DSP fma/_T, operation Mode is: A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: Generating DSP fma/_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
DSP Report: operator fma/_T is absorbed into DSP fma/_T.
INFO: [Synth 8-3886] merging instance 'wb_toint_exc_reg[1]' (FDE) to 'wb_toint_exc_reg[2]'
INFO: [Synth 8-3886] merging instance 'ifpu/_T_434_exc_reg[1]' (FDE) to 'ifpu/_T_434_exc_reg[2]'
INFO: [Synth 8-3886] merging instance 'wb_toint_exc_reg[2]' (FDE) to 'wb_toint_exc_reg[3]'
INFO: [Synth 8-3886] merging instance 'ifpu/_T_434_exc_reg[2]' (FDE) to 'ifpu/_T_434_exc_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wb_toint_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpmu/\_T_79_exc_reg[3] )
INFO: [Synth 8-3886] merging instance 'ifpu/_T_434_exc_reg[3]' (FDE) to 'ifpu/_T_434_exc_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dfma/\_T_13_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifpu/\_T_434_exc_reg[4] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:222857]
DSP Report: Generating DSP _T_60, operation Mode is: A2*B2.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: Generating DSP _T_60, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: Generating DSP _T_60, operation Mode is: A2*B2.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: Generating DSP _T_60, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
WARNING: [Synth 8-3917] design Rocket has port io_imem_btb_update_bits_pc[1] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_imem_btb_update_bits_pc[0] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_imem_bht_update_bits_pc[1] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_imem_bht_update_bits_pc[0] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_dmem_req_bits_tag[6] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[63] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[62] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[61] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[60] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[59] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[58] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[57] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[56] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[55] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[54] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[53] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[52] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[51] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[50] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[49] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[48] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[47] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[46] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[45] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[44] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[43] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[42] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[41] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[40] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[39] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[38] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[37] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[36] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[35] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[34] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[33] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[32] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[31] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[30] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[29] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[28] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[27] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[26] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[25] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[24] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[23] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[22] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[21] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[20] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[19] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[18] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[17] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[16] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[15] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[14] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[13] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[12] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[11] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[10] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[9] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[8] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[7] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[6] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[5] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[4] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[3] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[2] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[1] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_ptw_customCSRs_csrs_0_value[0] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_fpu_dmem_resp_type[2] driven by constant 0
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[8]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[9]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[10]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[11]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[12]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[13]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[14]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[15]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[16]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[17]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[18]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[19]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[20]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[21]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[22]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[23]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[24]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[25]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[26]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[27]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[28]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[29]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[30]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[31]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[32]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[33]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[34]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[35]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[36]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[37]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[38]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[39]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[40]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[41]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[42]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[43]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[44]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[45]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[46]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[47]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[48]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[49]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[50]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[51]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[52]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[53]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[54]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[55]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[56]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[57]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[58]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[59]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[60]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[61]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_reg_cause_reg[62]' (FDE) to 'ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[8]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[9]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[10]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[11]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[12]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[13]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[14]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[15]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[16]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[17]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[18]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[19]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[20]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[21]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[22]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[23]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[24]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[25]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[26]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[27]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[28]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[29]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[30]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[31]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[32]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[33]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[34]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[35]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[36]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[37]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[38]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_reg_cause_reg[39]' (FDE) to 'mem_reg_cause_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ex_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_scounteren_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_mcounteren_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_satp_ppn_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_satp_mode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_mideleg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_medeleg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wb_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_scause_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_mcause_reg[12] )
WARNING: [Synth 8-3917] design PTW has port io_mem_req_bits_addr[2] driven by constant 0
WARNING: [Synth 8-3917] design PTW has port io_mem_req_bits_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design PTW has port io_mem_req_bits_addr[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tags_5_reg[2] )
INFO: [Synth 8-4471] merging register '_T_888_reg[7:0]' into '_T_888_reg[7:0]' [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:190195]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_btb_update_bits_br_pc_reg' and it is trimmed from '39' to '2' bits. [/home/wolf/minisys-rocket-chip/verilog/DefaultConfig.v:189726]
WARNING: [Synth 8-3917] design Frontend has port io_cpu_npc[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "icache/tag_array/tag_array_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (tag_array_0_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "icache/data_arrays_0/data_arrays_0_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (data_arrays_0_0_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Common 17-14] Message 'Synth 8-5583' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "icache/data_arrays_1/data_arrays_0_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (data_arrays_0_0_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_data_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_data_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_data_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_7_data_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_7_data_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_7_data_1_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_2/_T_opcode_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_2/_T_mask_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_2/_T_corrupt_reg was removed. 
WARNING: [Synth 8-3917] design RocketTile__GCB3 has port io_requestor_1_resp_bits_tag[6] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "dcache/tag_array/tag_array_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (tag_array_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "dcache/data/\data_arrays_0/data_arrays_0_ext /ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Common 17-14] Message 'Synth 8-5583' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "coupler_to_port_named_mmio_port_axi4/tl2axi4/" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue/_T_param_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue/_T_address_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue/_T_mask_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue/_T_corrupt_reg was removed. 
WARNING: [Synth 8-3936] Found unconnected internal register 'Queue/_T_data_reg' and it is trimmed from '64' to '34' bits.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_1/_T_param_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_1/_T_sink_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:33 ; elapsed = 00:12:14 . Memory (MB): peak = 2778.797 ; gain = 1111.887 ; free physical = 1177 ; free virtual = 3010
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 684, Available = 270. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|data_arrays_0_ext: | ram_reg    | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 256    | 0      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------+--------------------------------------------------------------------+-----------+----------------------+--------------------+
|Module Name                                    | RTL Object                                                         | Inference | Size (Depth x Width) | Primitives         | 
+-----------------------------------------------+--------------------------------------------------------------------+-----------+----------------------+--------------------+
|\dut/tile/frontend /icache/tag_array           | tag_array_0_ext/ram_reg                                            | Implied   | 64 x 84              | RAM64X1D x 84      | 
|\dut/tile/frontend /icache/data_arrays_0       | data_arrays_0_0_ext/ram_reg                                        | Implied   | 512 x 128            | RAM128X1D x 512    | 
|\dut/tile/frontend /icache/data_arrays_1       | data_arrays_0_0_ext/ram_reg                                        | Implied   | 512 x 128            | RAM128X1D x 512    | 
|btb                                            | _T_887_reg                                                         | Implied   | 512 x 1              | RAM128X1D x 4      | 
|Rocket                                         | _T_427_reg                                                         | Implied   | 32 x 64              | RAM32M x 22        | 
|tilei_3/dcache/tag_array                       | tag_array_ext/ram_reg                                              | Implied   | 64 x 88              | RAM64X1D x 88      | 
|RocketTile__GCB3                               | buffer/Queue/_T_opcode_reg                                         | Implied   | 2 x 3                | RAM32M x 1         | 
|RocketTile__GCB3                               | buffer/Queue/_T_param_reg                                          | Implied   | 2 x 3                | RAM32M x 1         | 
|RocketTile__GCB3                               | buffer/Queue/_T_size_reg                                           | Implied   | 2 x 4                | RAM32M x 1         | 
|RocketTile__GCB3                               | buffer/Queue/_T_source_reg                                         | Implied   | 2 x 2                | RAM16X1D x 2       | 
|RocketTile__GCB3                               | buffer/Queue/_T_address_reg                                        | Implied   | 2 x 32               | RAM32M x 6         | 
|RocketTile__GCB3                               | buffer/Queue/_T_mask_reg                                           | Implied   | 2 x 8                | RAM32M x 2         | 
|RocketTile__GCB3                               | buffer/Queue/_T_data_reg                                           | Implied   | 2 x 64               | RAM32M x 11        | 
|RocketTile__GCB3                               | buffer/Queue/_T_corrupt_reg                                        | Implied   | 2 x 1                | RAM16X1D x 1       | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_opcode_reg                                       | Implied   | 2 x 3                | RAM32M x 1         | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_param_reg                                        | Implied   | 2 x 2                | RAM16X1D x 2       | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1         | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_source_reg                                       | Implied   | 2 x 2                | RAM16X1D x 2       | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_sink_reg                                         | Implied   | 2 x 2                | RAM16X1D x 2       | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_denied_reg                                       | Implied   | 2 x 1                | RAM16X1D x 1       | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_data_reg                                         | Implied   | 2 x 64               | RAM32M x 11        | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_corrupt_reg                                      | Implied   | 2 x 1                | RAM16X1D x 1       | 
|RocketTile__GCB3                               | buffer/Queue_2/_T_param_reg                                        | Implied   | 2 x 2                | RAM16X1D x 2       | 
|RocketTile__GCB3                               | buffer/Queue_2/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1         | 
|RocketTile__GCB3                               | buffer/Queue_2/_T_source_reg                                       | Implied   | 2 x 2                | RAM16X1D x 2       | 
|RocketTile__GCB3                               | buffer/Queue_2/_T_address_reg                                      | Implied   | 2 x 32               | RAM32M x 6         | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_opcode_reg                                       | Implied   | 2 x 3                | RAM32M x 1         | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_param_reg                                        | Implied   | 2 x 3                | RAM32M x 1         | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1         | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_source_reg                                       | Implied   | 2 x 1                | RAM16X1D x 2       | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_address_reg                                      | Implied   | 2 x 32               | RAM32M x 6         | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_data_reg                                         | Implied   | 2 x 64               | RAM32M x 11        | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_corrupt_reg                                      | Implied   | 2 x 1                | RAM16X1D x 1       | 
|RocketTile__GCB3                               | buffer/Queue_4/_T_sink_reg                                         | Implied   | 2 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_id_reg       | Implied   | 2 x 4                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_addr_reg     | Implied   | 2 x 31               | RAM32M x 6         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_len_reg      | Implied   | 2 x 8                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_size_reg     | Implied   | 2 x 3                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_burst_reg    | Implied   | 2 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_lock_reg     | Implied   | 2 x 1                | RAM16X1D x 1       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_cache_reg    | Implied   | 2 x 4                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_prot_reg     | Implied   | 2 x 3                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_qos_reg      | Implied   | 2 x 4                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_data_reg   | Implied   | 2 x 64               | RAM32M x 11        | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_strb_reg   | Implied   | 2 x 8                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_last_reg   | Implied   | 2 x 1                | RAM16X1D x 1       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_id_reg     | Implied   | 2 x 4                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_addr_reg   | Implied   | 2 x 31               | RAM32M x 6         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_len_reg    | Implied   | 2 x 8                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_size_reg   | Implied   | 2 x 3                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_burst_reg  | Implied   | 2 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_lock_reg   | Implied   | 2 x 1                | RAM16X1D x 1       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_cache_reg  | Implied   | 2 x 4                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_prot_reg   | Implied   | 2 x 3                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_qos_reg    | Implied   | 2 x 4                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_last_reg   | Implied   | 2 x 1                | RAM16X1D x 1       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_8/_T_reg       | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_7/_T_reg       | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/_T_id_reg     | Implied   | 2 x 4                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_id_reg     | Implied   | 2 x 4                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_last_reg | Implied   | 8 x 1                | RAM16X1D x 1       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_last_reg | Implied   | 8 x 1                | RAM16X1D x 1       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_last_reg | Implied   | 8 x 1                | RAM16X1D x 1       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_last_reg | Implied   | 8 x 1                | RAM16X1D x 1       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_last_reg   | Implied   | 8 x 1                | RAM16X1D x 1       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_data_reg   | Implied   | 2 x 64               | RAM32M x 11        | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_data_reg | Implied   | 8 x 64               | RAM32M x 11        | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_data_reg | Implied   | 8 x 64               | RAM32M x 11        | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_data_reg | Implied   | 8 x 64               | RAM32M x 11        | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_data_reg | Implied   | 8 x 64               | RAM32M x 11        | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_data_reg   | Implied   | 8 x 64               | RAM32M x 11        | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_resp_reg   | Implied   | 2 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_resp_reg   | Implied   | 8 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_3/_T_reg       | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_2/_T_reg       | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_user_reg | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_user_reg | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_user_reg | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_user_reg | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_user_reg   | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_id_reg   | Implied   | 8 x 3                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_id_reg   | Implied   | 8 x 3                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_id_reg   | Implied   | 8 x 3                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_id_reg   | Implied   | 8 x 3                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_id_reg     | Implied   | 8 x 3                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/_T_resp_reg   | Implied   | 2 x 2                | RAM16X1D x 2       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_opcode_reg                                         | Implied   | 2 x 3                | RAM32M x 1         | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_param_reg                                          | Implied   | 2 x 3                | RAM32M x 1         | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_size_reg                                           | Implied   | 2 x 4                | RAM32M x 1         | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_source_reg                                         | Implied   | 2 x 4                | RAM32M x 1         | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_address_reg                                        | Implied   | 2 x 32               | RAM32M x 6         | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_mask_reg                                           | Implied   | 2 x 8                | RAM32M x 2         | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_data_reg                                           | Implied   | 2 x 64               | RAM32M x 11        | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_opcode_reg                                       | Implied   | 2 x 3                | RAM32M x 1         | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1         | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_source_reg                                       | Implied   | 2 x 4                | RAM32M x 1         | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_denied_reg                                       | Implied   | 2 x 1                | RAM16X1D x 1       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_data_reg                                         | Implied   | 2 x 64               | RAM32M x 11        | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_corrupt_reg                                      | Implied   | 2 x 1                | RAM16X1D x 1       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/Queue_2/_T_reg                                            | Implied   | 4 x 8                | RAM32M x 2         | 
|\fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/Queue_3/_T_reg                                            | Implied   | 4 x 8                | RAM32M x 2         | 
|\fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/Queue/_T_reg                                              | Implied   | 4 x 8                | RAM32M x 2         | 
|\fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/Queue_1/_T_reg                                            | Implied   | 4 x 8                | RAM32M x 2         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_31/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_30/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_29/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_28/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_27/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_26/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_25/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_24/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_23/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_22/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_21/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_20/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_19/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_18/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_17/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_16/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_15/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_14/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_13/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_12/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_11/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_10/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_9/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_8/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_7/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_6/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_5/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_4/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_3/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_2/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_1/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue/_T_reg                                              | Implied   | 8 x 14               | RAM32M x 3         | 
|cbus                                           | buffer/Queue/_T_opcode_reg                                         | Implied   | 2 x 3                | RAM32M x 1         | 
|cbus                                           | buffer/Queue/_T_size_reg                                           | Implied   | 2 x 4                | RAM32M x 1         | 
|cbus                                           | buffer/Queue/_T_source_reg                                         | Implied   | 2 x 5                | RAM32M x 1         | 
|cbus                                           | buffer/Queue/_T_address_reg                                        | Implied   | 2 x 28               | RAM32M x 5         | 
|cbus                                           | buffer/Queue/_T_mask_reg                                           | Implied   | 2 x 8                | RAM32M x 2         | 
|cbus                                           | buffer/Queue/_T_data_reg                                           | Implied   | 2 x 64               | RAM32M x 11        | 
|cbus                                           | buffer/Queue_1/_T_opcode_reg                                       | Implied   | 2 x 3                | RAM32M x 1         | 
|cbus                                           | buffer/Queue_1/_T_param_reg                                        | Implied   | 2 x 2                | RAM16X1D x 2       | 
|cbus                                           | buffer/Queue_1/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1         | 
|cbus                                           | buffer/Queue_1/_T_source_reg                                       | Implied   | 2 x 5                | RAM32M x 1         | 
|cbus                                           | buffer/Queue_1/_T_sink_reg                                         | Implied   | 2 x 1                | RAM16X1D x 1       | 
|cbus                                           | buffer/Queue_1/_T_denied_reg                                       | Implied   | 2 x 1                | RAM16X1D x 1       | 
|cbus                                           | buffer/Queue_1/_T_data_reg                                         | Implied   | 2 x 64               | RAM32M x 11        | 
|cbus                                           | buffer/Queue_1/_T_corrupt_reg                                      | Implied   | 2 x 1                | RAM16X1D x 1       | 
|cbus                                           | wrapped_error_device/buffer/Queue/_T_opcode_reg                    | Implied   | 2 x 3                | RAM32M x 1         | 
|cbus                                           | wrapped_error_device/buffer/Queue/_T_size_reg                      | Implied   | 2 x 4                | RAM32M x 1         | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_opcode_reg                  | Implied   | 2 x 3                | RAM32M x 1         | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_param_reg                   | Implied   | 2 x 2                | RAM16X1D x 2       | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_size_reg                    | Implied   | 2 x 4                | RAM32M x 1         | 
|cbus                                           | wrapped_error_device/buffer/Queue/_T_source_reg                    | Implied   | 2 x 5                | RAM32M x 1         | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_source_reg                  | Implied   | 2 x 5                | RAM32M x 1         | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_sink_reg                    | Implied   | 2 x 1                | RAM16X1D x 1       | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_denied_reg                  | Implied   | 2 x 1                | RAM16X1D x 1       | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_data_reg                    | Implied   | 2 x 64               | RAM32M x 11        | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_corrupt_reg                 | Implied   | 2 x 1                | RAM16X1D x 1       | 
|bh                                             | TLBroadcastTracker/o_data/_T_mask_reg                              | Implied   | 8 x 8                | RAM32M x 2         | 
|bh                                             | TLBroadcastTracker/o_data/_T_data_reg                              | Implied   | 8 x 64               | RAM32M x 11        | 
|bh                                             | TLBroadcastTracker_1/o_data/_T_mask_reg                            | Implied   | 8 x 8                | RAM32M x 2         | 
|bh                                             | TLBroadcastTracker_1/o_data/_T_data_reg                            | Implied   | 8 x 64               | RAM32M x 11        | 
|bh                                             | TLBroadcastTracker_2/o_data/_T_mask_reg                            | Implied   | 8 x 8                | RAM32M x 2         | 
|bh                                             | TLBroadcastTracker_2/o_data/_T_data_reg                            | Implied   | 8 x 64               | RAM32M x 11        | 
|bh                                             | TLBroadcastTracker_3/o_data/_T_mask_reg                            | Implied   | 8 x 8                | RAM32M x 2         | 
|bh                                             | TLBroadcastTracker_3/o_data/_T_data_reg                            | Implied   | 8 x 64               | RAM32M x 11        | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue/_T_opcode_reg                                    | Implied   | 2 x 3                | RAM32M x 1         | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue/_T_param_reg                                     | Implied   | 2 x 3                | RAM32M x 1         | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue/_T_size_reg                                      | Implied   | 2 x 4                | RAM32M x 1         | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue/_T_source_reg                                    | Implied   | 2 x 4                | RAM32M x 1         | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue/_T_address_reg                                   | Implied   | 2 x 32               | RAM32M x 6         | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue/_T_mask_reg                                      | Implied   | 2 x 8                | RAM32M x 2         | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue/_T_data_reg                                      | Implied   | 2 x 64               | RAM32M x 11        | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue_1/_T_opcode_reg                                  | Implied   | 2 x 3                | RAM32M x 1         | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue_1/_T_size_reg                                    | Implied   | 2 x 4                | RAM32M x 1         | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue_1/_T_source_reg                                  | Implied   | 2 x 4                | RAM32M x 1         | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue_1/_T_denied_reg                                  | Implied   | 2 x 1                | RAM16X1D x 1       | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue_1/_T_data_reg                                    | Implied   | 2 x 64               | RAM32M x 11        | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue_1/_T_corrupt_reg                                 | Implied   | 2 x 1                | RAM16X1D x 1       | 
|chip_top                                       | mmio/bram_inst/bram_storage_inst/bram_reg                          | Implied   | 8 K x 64             | RAM256X1S x 2048   | 
+-----------------------------------------------+--------------------------------------------------------------------+-----------+----------------------+--------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|uart              | A*B              | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|uart              | (PCIN>>17)+A*B   | 16     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nasti_lite_reader | A*B              | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nasti_lite_reader | (PCIN>>17)+A*B   | 15     | 11     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spi               | A*B              | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spi               | (PCIN>>17)+A*B   | 16     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nasti_lite_reader | A*B              | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nasti_lite_reader | (PCIN>>17)+A*B   | 15     | 11     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe   | A*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe   | (PCIN>>17)+A*B   | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | (PCIN>>17)+A*B   | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | (PCIN>>17)+A*B   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1      | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulDiv            | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv            | (PCIN>>17)+A2*B2 | 14     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv            | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv            | (PCIN>>17)+A2*B2 | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_52 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_54 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_58 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_60 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_61 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_62 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_64 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_65 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_66 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_68 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_69 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_70 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_71 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_72 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_73 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_74 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_76 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_77 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_78 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_79 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_80 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_81 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_82 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_84 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_85 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_86 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_87 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_88 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_89 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_90 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_92 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_93 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_94 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_95 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_96 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_97 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_98 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_3/dcache/data/data_arrays_0/data_arrays_0_ext/i_2/ram_reg_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |FPU__GB0                 |           1|     23126|
|2     |FPU__GB1                 |           1|     25007|
|3     |Rocket                   |           1|     18501|
|4     |PTW                      |           1|      3513|
|5     |Frontend                 |           1|     23755|
|6     |RocketTile__GCB3         |           1|     15112|
|7     |ExampleRocketSystem__GC0 |           1|     24614|
|8     |chip_top__GC0            |           1|      9966|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen/clk_out1' to pin 'clk_gen/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen/clk_out2' to pin 'clk_gen/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen/clk_out3' to pin 'clk_gen/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mmio/bram_inst/bram_ctrl_inst/bram_clk_a' to pin 'mmio/bram_inst/bram_ctrl_inst/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mem/DDR_ctrl/ui_clk' to pin 'mem/DDR_ctrl/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:39 ; elapsed = 00:12:21 . Memory (MB): peak = 2778.797 ; gain = 1111.887 ; free physical = 969 ; free virtual = 2890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:00 ; elapsed = 00:12:43 . Memory (MB): peak = 2778.797 ; gain = 1111.887 ; free physical = 867 ; free virtual = 2808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|data_arrays_0_ext: | ram_reg    | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 256    | 0      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------------------------------------+--------------------------------------------------------------------+-----------+----------------------+--------------------+
|Module Name                                    | RTL Object                                                         | Inference | Size (Depth x Width) | Primitives         | 
+-----------------------------------------------+--------------------------------------------------------------------+-----------+----------------------+--------------------+
|\dut/tile/frontend /icache/tag_array           | tag_array_0_ext/ram_reg                                            | Implied   | 64 x 84              | RAM64X1D x 84      | 
|\dut/tile/frontend /icache/data_arrays_0       | data_arrays_0_0_ext/ram_reg                                        | Implied   | 512 x 128            | RAM128X1D x 512    | 
|\dut/tile/frontend /icache/data_arrays_1       | data_arrays_0_0_ext/ram_reg                                        | Implied   | 512 x 128            | RAM128X1D x 512    | 
|btb                                            | _T_887_reg                                                         | Implied   | 512 x 1              | RAM128X1D x 4      | 
|Rocket                                         | _T_427_reg                                                         | Implied   | 32 x 64              | RAM32M x 22        | 
|tilei_3/dcache/tag_array                       | tag_array_ext/ram_reg                                              | Implied   | 64 x 88              | RAM64X1D x 88      | 
|RocketTile__GCB3                               | buffer/Queue/_T_opcode_reg                                         | Implied   | 2 x 3                | RAM32M x 1         | 
|RocketTile__GCB3                               | buffer/Queue/_T_param_reg                                          | Implied   | 2 x 3                | RAM32M x 1         | 
|RocketTile__GCB3                               | buffer/Queue/_T_size_reg                                           | Implied   | 2 x 4                | RAM32M x 1         | 
|RocketTile__GCB3                               | buffer/Queue/_T_source_reg                                         | Implied   | 2 x 2                | RAM16X1D x 2       | 
|RocketTile__GCB3                               | buffer/Queue/_T_address_reg                                        | Implied   | 2 x 32               | RAM32M x 6         | 
|RocketTile__GCB3                               | buffer/Queue/_T_mask_reg                                           | Implied   | 2 x 8                | RAM32M x 2         | 
|RocketTile__GCB3                               | buffer/Queue/_T_data_reg                                           | Implied   | 2 x 64               | RAM32M x 11        | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_opcode_reg                                       | Implied   | 2 x 3                | RAM32M x 1         | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_param_reg                                        | Implied   | 2 x 2                | RAM16X1D x 2       | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1         | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_source_reg                                       | Implied   | 2 x 2                | RAM16X1D x 2       | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_sink_reg                                         | Implied   | 2 x 2                | RAM16X1D x 2       | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_denied_reg                                       | Implied   | 2 x 1                | RAM16X1D x 1       | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_data_reg                                         | Implied   | 2 x 64               | RAM32M x 11        | 
|RocketTile__GCB3                               | buffer/Queue_1/_T_corrupt_reg                                      | Implied   | 2 x 1                | RAM16X1D x 1       | 
|RocketTile__GCB3                               | buffer/Queue_2/_T_param_reg                                        | Implied   | 2 x 2                | RAM16X1D x 2       | 
|RocketTile__GCB3                               | buffer/Queue_2/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1         | 
|RocketTile__GCB3                               | buffer/Queue_2/_T_source_reg                                       | Implied   | 2 x 2                | RAM16X1D x 2       | 
|RocketTile__GCB3                               | buffer/Queue_2/_T_address_reg                                      | Implied   | 2 x 32               | RAM32M x 6         | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_opcode_reg                                       | Implied   | 2 x 3                | RAM32M x 1         | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1         | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_source_reg                                       | Implied   | 2 x 1                | RAM16X1D x 2       | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_address_reg                                      | Implied   | 2 x 32               | RAM32M x 6         | 
|RocketTile__GCB3                               | buffer/Queue_3/_T_data_reg                                         | Implied   | 2 x 64               | RAM32M x 11        | 
|RocketTile__GCB3                               | buffer/Queue_4/_T_sink_reg                                         | Implied   | 2 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_id_reg       | Implied   | 2 x 4                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_addr_reg     | Implied   | 2 x 31               | RAM32M x 6         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_len_reg      | Implied   | 2 x 8                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_size_reg     | Implied   | 2 x 3                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_burst_reg    | Implied   | 2 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_data_reg   | Implied   | 2 x 64               | RAM32M x 11        | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_strb_reg   | Implied   | 2 x 8                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_last_reg   | Implied   | 2 x 1                | RAM16X1D x 1       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_id_reg     | Implied   | 2 x 4                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_addr_reg   | Implied   | 2 x 31               | RAM32M x 6         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_len_reg    | Implied   | 2 x 8                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_size_reg   | Implied   | 2 x 3                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_burst_reg  | Implied   | 2 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_last_reg   | Implied   | 2 x 1                | RAM16X1D x 1       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_8/_T_reg       | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_7/_T_reg       | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/_T_id_reg     | Implied   | 2 x 4                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_id_reg     | Implied   | 2 x 4                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_last_reg | Implied   | 8 x 1                | RAM16X1D x 1       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_last_reg | Implied   | 8 x 1                | RAM16X1D x 1       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_last_reg | Implied   | 8 x 1                | RAM16X1D x 1       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_last_reg | Implied   | 8 x 1                | RAM16X1D x 1       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_last_reg   | Implied   | 8 x 1                | RAM16X1D x 1       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_data_reg   | Implied   | 2 x 64               | RAM32M x 11        | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_data_reg | Implied   | 8 x 64               | RAM32M x 11        | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_data_reg | Implied   | 8 x 64               | RAM32M x 11        | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_data_reg | Implied   | 8 x 64               | RAM32M x 11        | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_data_reg | Implied   | 8 x 64               | RAM32M x 11        | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_data_reg   | Implied   | 8 x 64               | RAM32M x 11        | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_resp_reg   | Implied   | 2 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_resp_reg   | Implied   | 8 x 2                | RAM16X1D x 2       | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_3/_T_reg       | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_2/_T_reg       | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_user_reg | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_user_reg | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_user_reg | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_user_reg | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_user_reg   | Implied   | 8 x 9                | RAM32M x 2         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_id_reg   | Implied   | 8 x 3                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_id_reg   | Implied   | 8 x 3                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_id_reg   | Implied   | 8 x 3                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_id_reg   | Implied   | 8 x 3                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_id_reg     | Implied   | 8 x 3                | RAM32M x 1         | 
|sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/_T_resp_reg   | Implied   | 2 x 2                | RAM16X1D x 2       | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_opcode_reg                                       | Implied   | 2 x 3                | RAM32M x 1         | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_source_reg                                       | Implied   | 2 x 4                | RAM32M x 1         | 
|\fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/Queue_2/_T_reg                                            | Implied   | 4 x 8                | RAM32M x 2         | 
|\fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/Queue_3/_T_reg                                            | Implied   | 4 x 8                | RAM32M x 2         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_31/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_30/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_29/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_28/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_27/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_26/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_25/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_24/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_23/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_22/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_21/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_20/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_19/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_18/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_17/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_16/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_15/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_14/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_13/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_12/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_11/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_10/_T_reg                                           | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_9/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_8/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_7/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_6/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_5/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_4/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_3/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_2/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue_1/_T_reg                                            | Implied   | 8 x 14               | RAM32M x 3         | 
|\mbus/coupler_to_memory_controller_named_axi4  | axi4yank/Queue/_T_reg                                              | Implied   | 8 x 14               | RAM32M x 3         | 
|cbus                                           | buffer/Queue/_T_opcode_reg                                         | Implied   | 2 x 3                | RAM32M x 1         | 
|cbus                                           | buffer/Queue/_T_size_reg                                           | Implied   | 2 x 4                | RAM32M x 1         | 
|cbus                                           | buffer/Queue/_T_source_reg                                         | Implied   | 2 x 5                | RAM32M x 1         | 
|cbus                                           | buffer/Queue/_T_address_reg                                        | Implied   | 2 x 28               | RAM32M x 5         | 
|cbus                                           | buffer/Queue/_T_mask_reg                                           | Implied   | 2 x 8                | RAM32M x 2         | 
|cbus                                           | buffer/Queue/_T_data_reg                                           | Implied   | 2 x 64               | RAM32M x 11        | 
|cbus                                           | buffer/Queue_1/_T_opcode_reg                                       | Implied   | 2 x 3                | RAM32M x 1         | 
|cbus                                           | buffer/Queue_1/_T_param_reg                                        | Implied   | 2 x 2                | RAM16X1D x 2       | 
|cbus                                           | buffer/Queue_1/_T_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1         | 
|cbus                                           | buffer/Queue_1/_T_source_reg                                       | Implied   | 2 x 5                | RAM32M x 1         | 
|cbus                                           | buffer/Queue_1/_T_sink_reg                                         | Implied   | 2 x 1                | RAM16X1D x 1       | 
|cbus                                           | buffer/Queue_1/_T_denied_reg                                       | Implied   | 2 x 1                | RAM16X1D x 1       | 
|cbus                                           | buffer/Queue_1/_T_data_reg                                         | Implied   | 2 x 64               | RAM32M x 11        | 
|cbus                                           | buffer/Queue_1/_T_corrupt_reg                                      | Implied   | 2 x 1                | RAM16X1D x 1       | 
|cbus                                           | wrapped_error_device/buffer/Queue/_T_opcode_reg                    | Implied   | 2 x 3                | RAM32M x 1         | 
|cbus                                           | wrapped_error_device/buffer/Queue/_T_size_reg                      | Implied   | 2 x 4                | RAM32M x 1         | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_opcode_reg                  | Implied   | 2 x 3                | RAM32M x 1         | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_param_reg                   | Implied   | 2 x 2                | RAM16X1D x 2       | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_size_reg                    | Implied   | 2 x 4                | RAM32M x 1         | 
|cbus                                           | wrapped_error_device/buffer/Queue/_T_source_reg                    | Implied   | 2 x 5                | RAM32M x 1         | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_source_reg                  | Implied   | 2 x 5                | RAM32M x 1         | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_sink_reg                    | Implied   | 2 x 1                | RAM16X1D x 1       | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_denied_reg                  | Implied   | 2 x 1                | RAM16X1D x 1       | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_data_reg                    | Implied   | 2 x 64               | RAM32M x 11        | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_corrupt_reg                 | Implied   | 2 x 1                | RAM16X1D x 1       | 
|bh                                             | TLBroadcastTracker/o_data/_T_mask_reg                              | Implied   | 8 x 8                | RAM32M x 2         | 
|bh                                             | TLBroadcastTracker/o_data/_T_data_reg                              | Implied   | 8 x 64               | RAM32M x 11        | 
|bh                                             | TLBroadcastTracker_1/o_data/_T_mask_reg                            | Implied   | 8 x 8                | RAM32M x 2         | 
|bh                                             | TLBroadcastTracker_1/o_data/_T_data_reg                            | Implied   | 8 x 64               | RAM32M x 11        | 
|bh                                             | TLBroadcastTracker_2/o_data/_T_mask_reg                            | Implied   | 8 x 8                | RAM32M x 2         | 
|bh                                             | TLBroadcastTracker_2/o_data/_T_data_reg                            | Implied   | 8 x 64               | RAM32M x 11        | 
|bh                                             | TLBroadcastTracker_3/o_data/_T_mask_reg                            | Implied   | 8 x 8                | RAM32M x 2         | 
|bh                                             | TLBroadcastTracker_3/o_data/_T_data_reg                            | Implied   | 8 x 64               | RAM32M x 11        | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue_1/_T_opcode_reg                                  | Implied   | 2 x 3                | RAM32M x 1         | 
|ExampleRocketSystem__GC0                       | fbus/buffer/Queue_1/_T_source_reg                                  | Implied   | 2 x 4                | RAM32M x 1         | 
|chip_top                                       | mmio/bram_inst/bram_storage_inst/bram_reg                          | Implied   | 8 K x 64             | RAM256X1S x 2048   | 
+-----------------------------------------------+--------------------------------------------------------------------+-----------+----------------------+--------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |FPU__GB0                 |           1|     23126|
|2     |FPU__GB1                 |           1|     25007|
|3     |Rocket                   |           1|     18483|
|4     |PTW                      |           1|      3514|
|5     |Frontend                 |           1|     20589|
|6     |RocketTile__GCB3         |           1|     14915|
|7     |ExampleRocketSystem__GC0 |           1|     19421|
|8     |chip_top__GC0            |           1|      9966|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:10 ; elapsed = 00:13:00 . Memory (MB): peak = 2778.797 ; gain = 1111.887 ; free physical = 365 ; free virtual = 2180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |FPU__GB0                 |           1|     10290|
|2     |FPU__GB1                 |           1|      8991|
|3     |Rocket                   |           1|      8097|
|4     |PTW                      |           1|      1625|
|5     |Frontend                 |           1|     10057|
|6     |RocketTile__GCB3         |           1|      6462|
|7     |ExampleRocketSystem__GC0 |           1|      8855|
|8     |chip_top__GC0            |           1|      5697|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop dut/tile/fpuOpt/sfma/fma/_T_2_sExpSum_reg[9] is being inverted and renamed to dut/tile/fpuOpt/sfma/fma/_T_2_sExpSum_reg[9]_inv.
INFO: [Synth 8-5365] Flop dut/tile/fpuOpt/dfma/fma/_T_2_sExpSum_reg[12] is being inverted and renamed to dut/tile/fpuOpt/dfma/fma/_T_2_sExpSum_reg[12]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_awregion[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_awregion[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_awregion[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_awregion[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_arregion[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_arregion[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_arregion[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_arregion[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/DDR_ctrl  has unconnected pin device_temp_i[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/DDR_ctrl  has unconnected pin device_temp_i[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/DDR_ctrl  has unconnected pin device_temp_i[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/DDR_ctrl  has unconnected pin device_temp_i[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/DDR_ctrl  has unconnected pin device_temp_i[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/DDR_ctrl  has unconnected pin device_temp_i[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/DDR_ctrl  has unconnected pin device_temp_i[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/DDR_ctrl  has unconnected pin device_temp_i[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/DDR_ctrl  has unconnected pin device_temp_i[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/DDR_ctrl  has unconnected pin device_temp_i[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/DDR_ctrl  has unconnected pin device_temp_i[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/DDR_ctrl  has unconnected pin device_temp_i[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/uart_inst/uart16550_inst  has unconnected pin ctsn
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_awlock
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_awcache[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_awcache[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_awcache[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_awcache[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_awprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_awprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_awprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_arlock
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_arcache[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_arcache[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_arcache[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_arcache[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_arprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_arprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/bram_inst/bram_ctrl_inst  has unconnected pin s_axi_arprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awlock[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awcache[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awcache[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awcache[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awcache[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awqos[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awqos[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awqos[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_awqos[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arlock[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arcache[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arcache[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arcache[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arcache[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arqos[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arqos[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arqos[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/peri_Xbar  has unconnected pin s_axi_arqos[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:17 ; elapsed = 00:13:07 . Memory (MB): peak = 2778.797 ; gain = 1111.887 ; free physical = 343 ; free virtual = 2178
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:17 ; elapsed = 00:13:07 . Memory (MB): peak = 2778.797 ; gain = 1111.887 ; free physical = 343 ; free virtual = 2178
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:25 ; elapsed = 00:13:15 . Memory (MB): peak = 2778.797 ; gain = 1111.887 ; free physical = 323 ; free virtual = 2160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:25 ; elapsed = 00:13:15 . Memory (MB): peak = 2778.797 ; gain = 1111.887 ; free physical = 323 ; free virtual = 2160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:26 ; elapsed = 00:13:17 . Memory (MB): peak = 2778.797 ; gain = 1111.887 ; free physical = 322 ; free virtual = 2159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:26 ; elapsed = 00:13:17 . Memory (MB): peak = 2778.797 ; gain = 1111.887 ; free physical = 322 ; free virtual = 2159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|chip_top    | dut/tile/intsink/SynchronizerShiftReg_w1_d3/sync_0_reg                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|chip_top    | dut/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|chip_top    | dut/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|chip_top    | dut/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|chip_top    | dut/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|chip_top    | dut/debug_1/dmOuter/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|chip_top    | dut/asyncXing/SynchronizerShiftReg_w2_d3/sync_0_reg[1]                                      | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|chip_top    | dut/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|chip_top    | dut/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|chip_top    | dut/debug_1/dmInner/AsyncQueueSink/AsyncValidSync/source_valid/sync_0/reg_0/q_reg           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|chip_top    | dut/debug_1/dmInner/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |clk_wiz_0             |         1|
|2     |axi_clock_converter_0 |         1|
|3     |mig_7series_0         |         1|
|4     |axi_crossbar_0        |         1|
|5     |axi_bram_ctrl_0       |         1|
|6     |axi_quad_spi_0        |         1|
|7     |axi_uart16550_0       |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |axi_bram_ctrl_0       |     1|
|2     |axi_clock_converter_0 |     1|
|3     |axi_crossbar_0        |     1|
|4     |axi_quad_spi_0        |     1|
|5     |axi_uart16550_0       |     1|
|6     |clk_wiz_0             |     1|
|7     |mig_7series_0         |     1|
|8     |BUFG                  |     2|
|9     |CARRY4                |  1246|
|10    |DSP48E1               |     6|
|11    |DSP48E1_1             |     7|
|12    |DSP48E1_2             |     8|
|13    |DSP48E1_3             |     2|
|14    |LUT1                  |   176|
|15    |LUT2                  |  2821|
|16    |LUT3                  |  4063|
|17    |LUT4                  |  4551|
|18    |LUT5                  |  6918|
|19    |LUT6                  | 18249|
|20    |MUXF7                 |  1526|
|21    |MUXF8                 |    89|
|22    |RAM128X1D             |  1028|
|23    |RAM16X1D              |    53|
|24    |RAM256X1S             |  2048|
|25    |RAM32M                |   413|
|26    |RAM64X1D              |   172|
|27    |RAMB18E1              |   256|
|28    |SRL16E                |    12|
|29    |FDCE                  |   182|
|30    |FDPE                  |     1|
|31    |FDRE                  | 15295|
|32    |FDSE                  |    88|
|33    |LD                    |     1|
|34    |IBUF                  |     5|
|35    |IOBUF                 |     4|
|36    |OBUF                  |    12|
|37    |OBUFT                 |     7|
+------+----------------------+------+

Report Instance Areas: 
+------+--------------------------------------------------+--------------------------------------------+------+
|      |Instance                                          |Module                                      |Cells |
+------+--------------------------------------------------+--------------------------------------------+------+
|1     |top                                               |                                            | 60639|
|2     |  dut                                             |ExampleRocketSystem                         | 54753|
|3     |    asyncXing                                     |IntXing                                     |     4|
|4     |      SynchronizerShiftReg_w2_d3                  |SynchronizerShiftReg_w2_d3                  |     4|
|5     |    bh                                            |TLBroadcast                                 |   783|
|6     |      TLBroadcastTracker                          |TLBroadcastTracker                          |   356|
|7     |        o_data                                    |Queue_80_202                                |   302|
|8     |      TLBroadcastTracker_1                        |TLBroadcastTracker_1                        |   125|
|9     |        o_data                                    |Queue_80_201                                |    54|
|10    |      TLBroadcastTracker_2                        |TLBroadcastTracker_2                        |   123|
|11    |        o_data                                    |Queue_80_200                                |    51|
|12    |      TLBroadcastTracker_3                        |TLBroadcastTracker_3                        |   106|
|13    |        o_data                                    |Queue_80                                    |    39|
|14    |    cbus                                          |PeripheryBus_1                              |  3321|
|15    |      atomics                                     |TLAtomicAutomata_1                          |   720|
|16    |      buffer                                      |TLBuffer_7                                  |   868|
|17    |        Queue                                     |Queue_69                                    |   726|
|18    |        Queue_1                                   |Queue_70_199                                |   142|
|19    |      coupler_to_bootrom                          |SimpleLazyModule_13                         |   577|
|20    |        fragmenter                                |TLFragmenter_3                              |   577|
|21    |          Repeater                                |Repeater_3                                  |   564|
|22    |      coupler_to_clint                            |SimpleLazyModule_10                         |   148|
|23    |        fragmenter                                |TLFragmenter_1                              |   148|
|24    |          Repeater                                |Repeater_1                                  |   138|
|25    |      coupler_to_debug                            |SimpleLazyModule_11                         |   501|
|26    |        fragmenter                                |TLFragmenter_2                              |   501|
|27    |          Repeater                                |Repeater_2                                  |   491|
|28    |      coupler_to_plic                             |SimpleLazyModule_9                          |    93|
|29    |        fragmenter                                |TLFragmenter                                |    93|
|30    |          Repeater                                |Repeater                                    |    74|
|31    |      fixer                                       |TLFIFOFixer_3                               |    66|
|32    |      out_xbar                                    |TLXbar_6                                    |   208|
|33    |      wrapped_error_device                        |SimpleLazyModule_8                          |   140|
|34    |        buffer                                    |TLBuffer_8                                  |    61|
|35    |          Queue                                   |Queue_72                                    |    11|
|36    |          Queue_1                                 |Queue_70                                    |    50|
|37    |        error                                     |TLError                                     |    79|
|38    |          a                                       |Queue_71                                    |    49|
|39    |    clint                                         |CLINT                                       |   219|
|40    |    debug_1                                       |TLDebugModule                               |  1466|
|41    |      dmInner                                     |TLDebugModuleInnerAsync                     |  1291|
|42    |        AsyncQueueSink                            |AsyncQueueSink_2                            |    24|
|43    |          AsyncValidSync                          |AsyncValidSync_170                          |     7|
|44    |            source_valid                          |AsyncResetSynchronizerShiftReg_w1_d4_i0_190 |     7|
|45    |              sync_0                              |AsyncResetRegVec_w1_i0_191                  |     1|
|46    |                reg_0                             |AsyncResetReg_198                           |     1|
|47    |              sync_1                              |AsyncResetRegVec_w1_i0_192                  |     3|
|48    |                reg_0                             |AsyncResetReg_197                           |     3|
|49    |              sync_2                              |AsyncResetRegVec_w1_i0_193                  |     2|
|50    |                reg_0                             |AsyncResetReg_196                           |     2|
|51    |              sync_3                              |AsyncResetRegVec_w1_i0_194                  |     1|
|52    |                reg_0                             |AsyncResetReg_195                           |     1|
|53    |          AsyncValidSync_2                        |AsyncValidSync_2_171                        |     5|
|54    |            sink_valid                            |AsyncResetSynchronizerShiftReg_w1_d3_i0_183 |     5|
|55    |              sync_0                              |AsyncResetRegVec_w1_i0_184                  |     2|
|56    |                reg_0                             |AsyncResetReg_189                           |     2|
|57    |              sync_1                              |AsyncResetRegVec_w1_i0_185                  |     2|
|58    |                reg_0                             |AsyncResetReg_188                           |     2|
|59    |              sync_2                              |AsyncResetRegVec_w1_i0_186                  |     1|
|60    |                reg_0                             |AsyncResetReg_187                           |     1|
|61    |          deq_bits_reg                            |SynchronizerShiftReg_w14_d1                 |     3|
|62    |          ridx_bin                                |AsyncResetRegVec_w1_i0_172                  |     1|
|63    |            reg_0                                 |AsyncResetReg_182                           |     1|
|64    |          valid_reg                               |AsyncResetRegVec_w1_i0_173                  |     3|
|65    |            reg_0                                 |AsyncResetReg_181                           |     3|
|66    |          widx_gray                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_174 |     3|
|67    |            sync_0                                |AsyncResetRegVec_w1_i0_175                  |     1|
|68    |              reg_0                               |AsyncResetReg_180                           |     1|
|69    |            sync_1                                |AsyncResetRegVec_w1_i0_176                  |     1|
|70    |              reg_0                               |AsyncResetReg_179                           |     1|
|71    |            sync_2                                |AsyncResetRegVec_w1_i0_177                  |     1|
|72    |              reg_0                               |AsyncResetReg_178                           |     1|
|73    |        debug_clock_gate                          |EICG_wrapper                                |     3|
|74    |        dmInner                                   |TLDebugModuleInner                          |   956|
|75    |        dmactiveSync                              |ResetCatchAndSync_d3                        |     6|
|76    |          AsyncResetSynchronizerShiftReg_w1_d3_i0 |AsyncResetSynchronizerShiftReg_w1_d3_i0_163 |     6|
|77    |            sync_0                                |AsyncResetRegVec_w1_i0_164                  |     4|
|78    |              reg_0                               |AsyncResetReg_169                           |     4|
|79    |            sync_1                                |AsyncResetRegVec_w1_i0_165                  |     1|
|80    |              reg_0                               |AsyncResetReg_168                           |     1|
|81    |            sync_2                                |AsyncResetRegVec_w1_i0_166                  |     1|
|82    |              reg_0                               |AsyncResetReg_167                           |     1|
|83    |        dmiXing                                   |TLAsyncCrossingSink                         |   301|
|84    |          AsyncQueueSink                          |AsyncQueueSink_1                            |   249|
|85    |            deq_bits_reg                          |SynchronizerShiftReg_w55_d1                 |   240|
|86    |            ridx_bin                              |AsyncResetRegVec_w1_i0_152                  |     1|
|87    |              reg_0                               |AsyncResetReg_162                           |     1|
|88    |            valid_reg                             |AsyncResetRegVec_w1_i0_153                  |     5|
|89    |              reg_0                               |AsyncResetReg_161                           |     5|
|90    |            widx_gray                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_154 |     3|
|91    |              sync_0                              |AsyncResetRegVec_w1_i0_155                  |     1|
|92    |                reg_0                             |AsyncResetReg_160                           |     1|
|93    |              sync_1                              |AsyncResetRegVec_w1_i0_156                  |     1|
|94    |                reg_0                             |AsyncResetReg_159                           |     1|
|95    |              sync_2                              |AsyncResetRegVec_w1_i0_157                  |     1|
|96    |                reg_0                             |AsyncResetReg_158                           |     1|
|97    |          AsyncQueueSource                        |AsyncQueueSource_2                          |    52|
|98    |            AsyncValidSync                        |AsyncValidSync_123                          |     7|
|99    |              source_valid                        |AsyncResetSynchronizerShiftReg_w1_d4_i0_143 |     7|
|100   |                sync_0                            |AsyncResetRegVec_w1_i0_144                  |     1|
|101   |                  reg_0                           |AsyncResetReg_151                           |     1|
|102   |                sync_1                            |AsyncResetRegVec_w1_i0_145                  |     3|
|103   |                  reg_0                           |AsyncResetReg_150                           |     3|
|104   |                sync_2                            |AsyncResetRegVec_w1_i0_146                  |     2|
|105   |                  reg_0                           |AsyncResetReg_149                           |     2|
|106   |                sync_3                            |AsyncResetRegVec_w1_i0_147                  |     1|
|107   |                  reg_0                           |AsyncResetReg_148                           |     1|
|108   |            AsyncValidSync_2                      |AsyncValidSync_2_124                        |     4|
|109   |              sink_valid                          |AsyncResetSynchronizerShiftReg_w1_d3_i0_136 |     4|
|110   |                sync_0                            |AsyncResetRegVec_w1_i0_137                  |     1|
|111   |                  reg_0                           |AsyncResetReg_142                           |     1|
|112   |                sync_1                            |AsyncResetRegVec_w1_i0_138                  |     2|
|113   |                  reg_0                           |AsyncResetReg_141                           |     2|
|114   |                sync_2                            |AsyncResetRegVec_w1_i0_139                  |     1|
|115   |                  reg_0                           |AsyncResetReg_140                           |     1|
|116   |            ready_reg                             |AsyncResetRegVec_w1_i0_125                  |     5|
|117   |              reg_0                               |AsyncResetReg_135                           |     5|
|118   |            ridx_gray                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_126 |     3|
|119   |              sync_0                              |AsyncResetRegVec_w1_i0_129                  |     1|
|120   |                reg_0                             |AsyncResetReg_134                           |     1|
|121   |              sync_1                              |AsyncResetRegVec_w1_i0_130                  |     1|
|122   |                reg_0                             |AsyncResetReg_133                           |     1|
|123   |              sync_2                              |AsyncResetRegVec_w1_i0_131                  |     1|
|124   |                reg_0                             |AsyncResetReg_132                           |     1|
|125   |            widx_bin                              |AsyncResetRegVec_w1_i0_127                  |     1|
|126   |              reg_0                               |AsyncResetReg_128                           |     1|
|127   |      dmOuter                                     |TLDebugModuleOuterAsync                     |   175|
|128   |        AsyncQueueSource                          |AsyncQueueSource_1                          |    13|
|129   |          AsyncValidSync_1                        |AsyncValidSync_1_104                        |     1|
|130   |            sink_extend                           |AsyncResetSynchronizerShiftReg_w1_d1_i0_120 |     1|
|131   |              sync_0                              |AsyncResetRegVec_w1_i0_121                  |     1|
|132   |                reg_0                             |AsyncResetReg_122                           |     1|
|133   |          AsyncValidSync_2                        |AsyncValidSync_2_105                        |     2|
|134   |            sink_valid                            |AsyncResetSynchronizerShiftReg_w1_d3_i0_115 |     2|
|135   |              sync_0                              |AsyncResetRegVec_w1_i0_116                  |     1|
|136   |                reg_0                             |AsyncResetReg_119                           |     1|
|137   |              sync_1                              |AsyncResetRegVec_w1_i0_117                  |     1|
|138   |                reg_0                             |AsyncResetReg_118                           |     1|
|139   |          ready_reg                               |AsyncResetRegVec_w1_i0_106                  |     5|
|140   |            reg_0                                 |AsyncResetReg_114                           |     5|
|141   |          ridx_gray                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_107 |     2|
|142   |            sync_0                                |AsyncResetRegVec_w1_i0_110                  |     1|
|143   |              reg_0                               |AsyncResetReg_113                           |     1|
|144   |            sync_1                                |AsyncResetRegVec_w1_i0_111                  |     1|
|145   |              reg_0                               |AsyncResetReg_112                           |     1|
|146   |          widx_bin                                |AsyncResetRegVec_w1_i0_108                  |     1|
|147   |            reg_0                                 |AsyncResetReg_109                           |     1|
|148   |        asource                                   |TLAsyncCrossingSource                       |   100|
|149   |          AsyncQueueSink                          |AsyncQueueSink                              |    51|
|150   |            AsyncValidSync                        |AsyncValidSync                              |     4|
|151   |              source_valid                        |AsyncResetSynchronizerShiftReg_w1_d4_i0     |     4|
|152   |                sync_0                            |AsyncResetRegVec_w1_i0_96                   |     1|
|153   |                  reg_0                           |AsyncResetReg_103                           |     1|
|154   |                sync_1                            |AsyncResetRegVec_w1_i0_97                   |     1|
|155   |                  reg_0                           |AsyncResetReg_102                           |     1|
|156   |                sync_2                            |AsyncResetRegVec_w1_i0_98                   |     1|
|157   |                  reg_0                           |AsyncResetReg_101                           |     1|
|158   |                sync_3                            |AsyncResetRegVec_w1_i0_99                   |     1|
|159   |                  reg_0                           |AsyncResetReg_100                           |     1|
|160   |            AsyncValidSync_1                      |AsyncValidSync_1                            |     1|
|161   |              sink_extend                         |AsyncResetSynchronizerShiftReg_w1_d1_i0     |     1|
|162   |                sync_0                            |AsyncResetRegVec_w1_i0_94                   |     1|
|163   |                  reg_0                           |AsyncResetReg_95                            |     1|
|164   |            AsyncValidSync_2                      |AsyncValidSync_2                            |     4|
|165   |              sink_valid                          |AsyncResetSynchronizerShiftReg_w1_d3_i0_89  |     4|
|166   |                sync_0                            |AsyncResetRegVec_w1_i0_90                   |     3|
|167   |                  reg_0                           |AsyncResetReg_93                            |     3|
|168   |                sync_1                            |AsyncResetRegVec_w1_i0_91                   |     1|
|169   |                  reg_0                           |AsyncResetReg_92                            |     1|
|170   |            deq_bits_reg                          |SynchronizerShiftReg_w43_d1                 |    37|
|171   |            ridx_bin                              |AsyncResetRegVec_w1_i0_80                   |     1|
|172   |              reg_0                               |AsyncResetReg_88                            |     1|
|173   |            valid_reg                             |AsyncResetRegVec_w1_i0_81                   |     1|
|174   |              reg_0                               |AsyncResetReg_87                            |     1|
|175   |            widx_gray                             |AsyncResetSynchronizerShiftReg_w1_d3_i0_82  |     3|
|176   |              sync_0                              |AsyncResetRegVec_w1_i0_83                   |     2|
|177   |                reg_0                             |AsyncResetReg_86                            |     2|
|178   |              sync_1                              |AsyncResetRegVec_w1_i0_84                   |     1|
|179   |                reg_0                             |AsyncResetReg_85                            |     1|
|180   |          AsyncQueueSource                        |AsyncQueueSource                            |    49|
|181   |            ready_reg                             |AsyncResetRegVec_w1_i0_72                   |     4|
|182   |              reg_0                               |AsyncResetReg_79                            |     4|
|183   |            ridx_gray                             |AsyncResetSynchronizerShiftReg_w1_d3_i0     |     2|
|184   |              sync_0                              |AsyncResetRegVec_w1_i0_75                   |     1|
|185   |                reg_0                             |AsyncResetReg_78                            |     1|
|186   |              sync_1                              |AsyncResetRegVec_w1_i0_76                   |     1|
|187   |                reg_0                             |AsyncResetReg_77                            |     1|
|188   |            widx_bin                              |AsyncResetRegVec_w1_i0_73                   |     1|
|189   |              reg_0                               |AsyncResetReg_74                            |     1|
|190   |        dmOuter                                   |TLDebugModuleOuter                          |    19|
|191   |          DMCONTROL                               |AsyncResetRegVec_w32_i0                     |    17|
|192   |            reg_0                                 |AsyncResetReg_67                            |     3|
|193   |            reg_1                                 |AsyncResetReg_68                            |     9|
|194   |            reg_28                                |AsyncResetReg_69                            |     2|
|195   |            reg_30                                |AsyncResetReg_70                            |     2|
|196   |            reg_31                                |AsyncResetReg_71                            |     1|
|197   |          debugInterrupts                         |AsyncResetRegVec_w1_i0_65                   |     2|
|198   |            reg_0                                 |AsyncResetReg_66                            |     2|
|199   |        dmiXbar                                   |TLXbar_7                                    |    43|
|200   |    dtm                                           |DebugTransportModuleJTAG                    |   189|
|201   |      JtagTapController                           |JtagTapController                           |    57|
|202   |        irChain                                   |CaptureUpdateChain_2                        |     5|
|203   |        stateMachine                              |JtagStateMachine                            |    44|
|204   |          currStateReg                            |AsyncResetRegVec_w4_i15                     |    44|
|205   |            reg_0                                 |AsyncResetReg__parameterized0               |    15|
|206   |            reg_1                                 |AsyncResetReg__parameterized0_62            |     3|
|207   |            reg_2                                 |AsyncResetReg__parameterized0_63            |    24|
|208   |            reg_3                                 |AsyncResetReg__parameterized0_64            |     2|
|209   |      dmiAccessChain                              |CaptureUpdateChain_1                        |    45|
|210   |      dtmInfoChain                                |CaptureUpdateChain                          |    16|
|211   |    fbus                                          |FrontBus                                    |    60|
|212   |      buffer                                      |TLBuffer_5                                  |    14|
|213   |        Queue_1                                   |Queue_23_61                                 |    14|
|214   |      coupler_from_port_named_slave_port_axi4     |SimpleLazyModule_5                          |    41|
|215   |        axi42tl                                   |AXI4ToTL                                    |    17|
|216   |          Queue                                   |Queue_24                                    |     1|
|217   |          Queue_1                                 |Queue_25                                    |     6|
|218   |        axi4yank                                  |AXI4UserYanker_1                            |    10|
|219   |          Queue_2                                 |Queue_26                                    |     5|
|220   |          Queue_3                                 |Queue_26_60                                 |     5|
|221   |        buffer                                    |TLBuffer_4                                  |    14|
|222   |          Queue_1                                 |Queue_23                                    |    14|
|223   |    intsource                                     |IntSyncCrossingSource_2                     |     3|
|224   |      AsyncResetRegVec_w2_i0                      |AsyncResetRegVec_w2_i0                      |     3|
|225   |        reg_0                                     |AsyncResetReg_58                            |     1|
|226   |        reg_1                                     |AsyncResetReg_59                            |     2|
|227   |    intsource_1                                   |IntSyncCrossingSource_3                     |     1|
|228   |      AsyncResetRegVec_w1_i0                      |AsyncResetRegVec_w1_i0_56                   |     1|
|229   |        reg_0                                     |AsyncResetReg_57                            |     1|
|230   |    intsource_2                                   |IntSyncCrossingSource_3_1                   |     1|
|231   |      AsyncResetRegVec_w1_i0                      |AsyncResetRegVec_w1_i0                      |     1|
|232   |        reg_0                                     |AsyncResetReg                               |     1|
|233   |    mbus                                          |MemoryBus                                   |   907|
|234   |      coupler_to_memory_controller_named_axi4     |SimpleLazyModule_6                          |   897|
|235   |        axi4yank                                  |AXI4UserYanker_2                            |   555|
|236   |          Queue                                   |Queue_35                                    |    18|
|237   |          Queue_1                                 |Queue_35_25                                 |    18|
|238   |          Queue_10                                |Queue_35_26                                 |     8|
|239   |          Queue_11                                |Queue_35_27                                 |    32|
|240   |          Queue_12                                |Queue_35_28                                 |     8|
|241   |          Queue_13                                |Queue_35_29                                 |     8|
|242   |          Queue_14                                |Queue_35_30                                 |     8|
|243   |          Queue_15                                |Queue_35_31                                 |    33|
|244   |          Queue_16                                |Queue_35_32                                 |    18|
|245   |          Queue_17                                |Queue_35_33                                 |    18|
|246   |          Queue_18                                |Queue_35_34                                 |    18|
|247   |          Queue_19                                |Queue_35_35                                 |    46|
|248   |          Queue_2                                 |Queue_35_36                                 |    18|
|249   |          Queue_20                                |Queue_35_37                                 |     8|
|250   |          Queue_21                                |Queue_35_38                                 |     8|
|251   |          Queue_22                                |Queue_35_39                                 |     8|
|252   |          Queue_23                                |Queue_35_40                                 |    22|
|253   |          Queue_24                                |Queue_35_41                                 |     8|
|254   |          Queue_25                                |Queue_35_42                                 |     8|
|255   |          Queue_26                                |Queue_35_43                                 |     8|
|256   |          Queue_27                                |Queue_35_44                                 |    66|
|257   |          Queue_28                                |Queue_35_45                                 |     8|
|258   |          Queue_29                                |Queue_35_46                                 |     8|
|259   |          Queue_3                                 |Queue_35_47                                 |    62|
|260   |          Queue_30                                |Queue_35_48                                 |     8|
|261   |          Queue_31                                |Queue_35_49                                 |    21|
|262   |          Queue_4                                 |Queue_35_50                                 |     8|
|263   |          Queue_5                                 |Queue_35_51                                 |     8|
|264   |          Queue_6                                 |Queue_35_52                                 |     8|
|265   |          Queue_7                                 |Queue_35_53                                 |    21|
|266   |          Queue_8                                 |Queue_35_54                                 |     8|
|267   |          Queue_9                                 |Queue_35_55                                 |     8|
|268   |        tl2axi4                                   |TLToAXI4_1                                  |   342|
|269   |          Queue                                   |Queue_20_24                                 |   188|
|270   |          Queue_1                                 |Queue_68                                    |   108|
|271   |    plic                                          |TLPLIC                                      |   151|
|272   |      LevelGateway                                |LevelGateway                                |     3|
|273   |      LevelGateway_1                              |LevelGateway_23                             |     3|
|274   |      Queue                                       |Queue_74                                    |   101|
|275   |    sbus                                          |SystemBus                                   |  1297|
|276   |      coupler_to_port_named_mmio_port_axi4        |SimpleLazyModule_1                          |  1029|
|277   |        axi4buf                                   |AXI4Buffer                                  |   164|
|278   |          Queue                                   |Queue                                       |    23|
|279   |          Queue_1                                 |Queue_1                                     |    24|
|280   |          Queue_2                                 |Queue_2                                     |    37|
|281   |          Queue_3                                 |Queue_22                                    |    21|
|282   |          Queue_4                                 |Queue_4                                     |    59|
|283   |        axi4deint                                 |AXI4Deinterleaver                           |   435|
|284   |          Queue                                   |Queue_15                                    |    35|
|285   |          Queue_1                                 |Queue_15_16                                 |   133|
|286   |          Queue_2                                 |Queue_15_17                                 |   109|
|287   |          Queue_3                                 |Queue_15_18                                 |    45|
|288   |          Queue_4                                 |Queue_15_19                                 |    71|
|289   |        axi4yank                                  |AXI4UserYanker                              |   135|
|290   |          Queue                                   |Queue_5                                     |     9|
|291   |          Queue_1                                 |Queue_5_8                                   |     9|
|292   |          Queue_2                                 |Queue_7                                     |    23|
|293   |          Queue_3                                 |Queue_7_9                                   |    20|
|294   |          Queue_4                                 |Queue_5_10                                  |     9|
|295   |          Queue_5                                 |Queue_5_11                                  |     9|
|296   |          Queue_6                                 |Queue_5_12                                  |     9|
|297   |          Queue_7                                 |Queue_7_13                                  |    22|
|298   |          Queue_8                                 |Queue_7_14                                  |    17|
|299   |          Queue_9                                 |Queue_5_15                                  |     8|
|300   |        tl2axi4                                   |TLToAXI4                                    |   295|
|301   |          Queue                                   |Queue_20                                    |   156|
|302   |          Queue_1                                 |Queue_21                                    |   111|
|303   |      system_bus_xbar                             |TLXbar                                      |   268|
|304   |    tile                                          |RocketTile                                  | 46337|
|305   |      buffer                                      |TLBuffer_11                                 |   571|
|306   |        Queue                                     |Queue_75                                    |   280|
|307   |        Queue_1                                   |Queue_76                                    |   159|
|308   |        Queue_2                                   |Queue_77                                    |    20|
|309   |        Queue_3                                   |Queue_78                                    |    96|
|310   |        Queue_4                                   |Queue_79                                    |    16|
|311   |      core                                        |Rocket                                      |  8826|
|312   |        csr                                       |CSRFile                                     |  4233|
|313   |        div                                       |MulDiv                                      |  1881|
|314   |        ibuf                                      |IBuf                                        |   346|
|315   |      dcache                                      |DCache                                      |  5660|
|316   |        data                                      |DCacheDataArray                             |  1055|
|317   |          data_arrays_0                           |data_arrays_0                               |  1055|
|318   |            data_arrays_0_ext                     |data_arrays_0_ext                           |  1055|
|319   |        tag_array                                 |tag_array                                   |   338|
|320   |          tag_array_ext                           |tag_array_ext                               |   334|
|321   |        tlb                                       |TLB                                         |  2828|
|322   |      dcacheArb                                   |HellaCacheArbiter                           |    33|
|323   |      fpuOpt                                      |FPU                                         | 19311|
|324   |        dfma                                      |FPUFMAPipe_1                                |  4904|
|325   |          fma                                     |MulAddRecFNPipe_1                           |  3830|
|326   |            mulAddRecFNToRaw_postMul              |MulAddRecFNToRaw_postMul_1                  |    55|
|327   |            mulAddRecFNToRaw_preMul               |MulAddRecFNToRaw_preMul_1                   |   625|
|328   |            roundRawFNToRecFN                     |RoundRawFNToRecFN_1_6                       |   101|
|329   |              roundAnyRawFNToRecFN                |RoundAnyRawFNToRecFN_4_7                    |   101|
|330   |        divSqrt                                   |DivSqrtRecFN_small                          |  3394|
|331   |          divSqrtRecFNToRaw                       |DivSqrtRecFNToRaw_small                     |  3384|
|332   |          roundRawFNToRecFN                       |RoundRawFNToRecFN_4                         |    10|
|333   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_5                      |    10|
|334   |        divSqrt_1                                 |DivSqrtRecFN_small_1                        |  1033|
|335   |          divSqrtRecFNToRaw                       |DivSqrtRecFNToRaw_small_1                   |  1002|
|336   |          roundRawFNToRecFN                       |RoundRawFNToRecFN_1                         |    31|
|337   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_4                      |    31|
|338   |        fpiu                                      |FPToInt                                     |  1781|
|339   |          RecFNToIN                               |RecFNToIN                                   |    16|
|340   |          dcmp                                    |CompareRecFN                                |    94|
|341   |        fpmu                                      |FPToFP                                      |   793|
|342   |          RecFNToRecFN                            |RecFNToRecFN                                |   304|
|343   |            RoundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_3                      |   304|
|344   |        ifpu                                      |IntToFP                                     |  1820|
|345   |          INToRecFN                               |INToRecFN                                   |     6|
|346   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_1                      |     6|
|347   |          INToRecFN_1                             |INToRecFN_1                                 |    27|
|348   |            roundAnyRawFNToRecFN                  |RoundAnyRawFNToRecFN_2                      |    27|
|349   |        sfma                                      |FPUFMAPipe                                  |  1860|
|350   |          fma                                     |MulAddRecFNPipe                             |  1231|
|351   |            mulAddRecFNToRaw_postMul              |MulAddRecFNToRaw_postMul                    |     3|
|352   |            mulAddRecFNToRaw_preMul               |MulAddRecFNToRaw_preMul                     |   366|
|353   |            roundRawFNToRecFN                     |RoundRawFNToRecFN                           |    50|
|354   |              roundAnyRawFNToRecFN                |RoundAnyRawFNToRecFN                        |    50|
|355   |      frontend                                    |Frontend                                    | 10527|
|356   |        btb                                       |BTB                                         |  2701|
|357   |        fq                                        |ShiftQueue                                  |  1520|
|358   |        icache                                    |ICache                                      |  2862|
|359   |          data_arrays_0                           |data_arrays_0_0                             |   874|
|360   |            data_arrays_0_0_ext                   |data_arrays_0_0_ext_3                       |   874|
|361   |          data_arrays_1                           |data_arrays_0_0_2                           |   927|
|362   |            data_arrays_0_0_ext                   |data_arrays_0_0_ext                         |   927|
|363   |          tag_array                               |tag_array_0                                 |   174|
|364   |            tag_array_0_ext                       |tag_array_0_ext                             |   174|
|365   |        tlb                                       |TLB_1                                       |  2323|
|366   |      intsink                                     |IntSyncCrossingSink                         |     2|
|367   |        SynchronizerShiftReg_w1_d3                |SynchronizerShiftReg_w1_d3                  |     2|
|368   |      ptw                                         |PTW                                         |  1347|
|369   |        arb                                       |RRArbiter                                   |     5|
|370   |      tlMasterXbar                                |TLXbar_8                                    |    60|
|371   |  mem                                             |AXIMem                                      |   568|
|372   |  mmio                                            |AXIMmio                                     |  5261|
|373   |    bram_inst                                     |bram                                        |  3215|
|374   |      bram_storage_inst                           |bram_storage                                |  3042|
|375   |    spi_inst                                      |spi                                         |   653|
|376   |      bridge_inst_SPI                             |nasti_lite_bridge__parameterized0           |   564|
|377   |        reader                                    |nasti_lite_reader__parameterized0           |   294|
|378   |        writer                                    |nasti_lite_writer__parameterized0           |   270|
|379   |      spi_narrower                                |narrower_0                                  |    36|
|380   |    uart_inst                                     |uart                                        |   693|
|381   |      bridge_inst                                 |nasti_lite_bridge                           |   606|
|382   |        reader                                    |nasti_lite_reader                           |   319|
|383   |        writer                                    |nasti_lite_writer                           |   287|
|384   |      uart_narrower                               |narrower                                    |    36|
+------+--------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:26 ; elapsed = 00:13:17 . Memory (MB): peak = 2778.797 ; gain = 1111.887 ; free physical = 322 ; free virtual = 2159
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 61 critical warnings and 480 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:14 ; elapsed = 00:13:09 . Memory (MB): peak = 2778.797 ; gain = 721.605 ; free physical = 3833 ; free virtual = 5757
Synthesis Optimization Complete : Time (s): cpu = 00:08:27 ; elapsed = 00:13:21 . Memory (MB): peak = 2778.797 ; gain = 1111.887 ; free physical = 3841 ; free virtual = 5757
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6859 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2802.809 ; gain = 0.000 ; free physical = 3715 ; free virtual = 5646
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3719 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LD => LDCE (inverted pins: G): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 1028 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 53 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 2048 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 413 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 172 instances

INFO: [Common 17-83] Releasing license: Synthesis
722 Infos, 534 Warnings, 61 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:38 ; elapsed = 00:13:33 . Memory (MB): peak = 2802.809 ; gain = 1351.941 ; free physical = 3898 ; free virtual = 5830
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2802.809 ; gain = 0.000 ; free physical = 3898 ; free virtual = 5831
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wolf/minisys-rocket-chip/minisys_rocket_chip_vivado_project/minisys_rocket_chip_vivado_project.runs/synth_1/chip_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2826.820 ; gain = 24.012 ; free physical = 3881 ; free virtual = 5826
INFO: [runtcl-4] Executing : report_utilization -file chip_top_utilization_synth.rpt -pb chip_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 15:12:10 2019...
