INFO: [VRFC 10-163] Analyzing VHDL file "/home/pavel/workspace/Lab2/Lab2.sim/sim_1/synth/func/D_trigger_benchmark_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_trigger
INFO: [VRFC 10-307] analyzing entity D_trigger_benchmark
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pavel/workspace/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_trigger
WARNING: [VRFC 10-1193] overwriting existing primary unit d_trigger [/home/pavel/workspace/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd:34]
ERROR: [VRFC 10-1466] type std_logic does not match with the integer literal [/home/pavel/workspace/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd:48]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [/home/pavel/workspace/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd:47]
ERROR: [VRFC 10-91] value is not declared [/home/pavel/workspace/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd:58]
ERROR: [VRFC 10-91] value is not declared [/home/pavel/workspace/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd:59]
ERROR: [VRFC 10-2123] 0 definitions of operator "not" match here [/home/pavel/workspace/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd:59]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/pavel/workspace/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd:45]
INFO: [VRFC 10-240] VHDL file /home/pavel/workspace/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd ignored due to errors
