  xml file  Detected  in XMLFILE folder for Hardware /BGA315S5E_512G/  
 FPGA REV : 0x25
OS REV : 1.04
New XML Detected  T5773_BiCs5_4096Gb_X3_BGA315_S5E_8D8CE_tam5048af1080_768c.xml  T5773_BiCs5_X3 T5773_BiCs5_X3  tam5048  tam5048 
XML_MD5_for_WebTCR_v00: 877b74bcb10e79f098f0ef99a5248700  T5773_BiCs5_4096Gb_X3_BGA315_S5E_8D8CE_tam5048af1080_768c.xml  
PROG_REV_STRING Changed to  = 1080_768c 
FILE NAME T5773_BiCs5_4096Gb_X3_BGA315_S5E_8D8CE_tam5048af1080_768c.xml
DATMATERIAL Changed to   = S22_MATERIAL_512G 
Product Name Changed to   = BGA315_S5E_512G 
Prog Name Changed to   = T5773_BiCs5_512G_X3_BGA315_S5E_8D8CE_tam5048af1080_768c 
NANDBLOCKS Changed to  = 0x1000 
NANDMAINBLOCKS Changed to  = 0xC32 
NANDEXTENDEDBLOCKS Changed to  = 0x0CA 
NANDPLANES Changed to  = 2 
NANDHALFPLANES Changed to  = 1 
MAX_REDUNDANCY_COL_PER_CHIP Changed to  = 220 
ROMFUSEBADBLOCK Changed to  = 3324 
NANDCOLS  Changed to  = 0x4A10 
NANDMAINCOLS  Changed to  = 0x4000 
NANDCOLS_ECC  Changed to  = 0x7A0 
NANDCOLS_WO_CRD  Changed to  = 0x47A0 
NANDPAGESPERBLOCK  Changed to  = 0x1C0 
NANDPAGESPERMLCBLOCK  Changed to  = 0x1C0 
DYNAMICS_TESTPRG_NAME  Changed to  = tam5048af1080_768c 
MULTIDIECHIPS Changed to  = 8 
CE_PIN_COUNT_PACKAGE Changed  to  = 8 
OUTGOING_NUM_DIE_PER_CE Changed  to  = 1 
CHIPS_TEST_IN_PARALLEL Changed to  = 4 
LeakageLimit Changed to  = 0.000080 A
LeakageLimit_RB Changed to  = 0.000080 A
ICC Standby VCC Changed to  = 0.000770 A
ICC Standby VCCQ Changed to  = 0.001200 A
HVCC_LEVEL Changed to  = 3.600000 V
NVCC_LEVEL Changed to  = 2.350000 V
LVCC_LEVEL Changed to  = 2.350000 V
HVCCQ_LEVEL Changed to  = 1.950000 V
NVCCQ_LEVEL Changed to  = 1.800000 V
LVCCQ_LEVEL Changed to  = 1.800000 V
MAX_FAIL_BLOCK_PER_PLANE_LIMIT Changed to  = 166 
MAX_FAIL_BLOCK_PER_PLANE_BIN2_LIMIT Changed to  = 9999 
MAX_FAIL_BLOCK_PER_PLANE_BIN3_LIMIT Changed to  = 9999 
MAX_FAIL_BLOCK_PER_PLANE_ALL_BIN_LIMIT Changed to  = 9999 
MAX_FAIL_BLOCK_PER_PKG_LIMIT Changed to  = 1392 
MAX_FAIL_BLOCK_PER_CHIP_LIMIT Changed to  = 250 
MAX_FAIL_COL_PER_PLANE_LIMIT Changed to  = 103 
MAX_ADDITIONAL_FAIL_COL_PER_PLANE_LIMIT Changed to  = 10 
SLC_ERASE_GUARDBAND_LOOP Changed to  = 0x1022038 
SLC_PRG_GUARDBAND_LOOP Changed to  = 0x1040207 
MLC_ERASE_GUARDBAND_LOOP Changed to  = 0x1020407 
MLC_PRG_GUARDBAND_LOOP Changed to  = 0x10448F8 
BSPF_EV_SLC Changed to  = 0x000 
BSPF_EV_MLC Changed to  = 0x000 
BSPF_PROG_SLC Changed to  = 0x000 
BSPF_SENSE_SLC Changed to  = 0x000 
MAX_TESTBLOCK_NUMBER Changed to  = 7000 
OUTGOING_ID2_BYTE1 Changed to  = 0x045 
OUTGOING_ID2_BYTE2 Changed to  = 0x03E 
OUTGOING_ID2_BYTE3 Changed to  = 0x098 
OUTGOING_ID2_BYTE4 Changed to  = 0x003 
OUTGOING_ID2_BYTE5 Changed to  = 0x076 
OUTGOING_ID2_BYTE6 Changed to  = 0x0E4 
OUTGOING_ID2_BYTE7 Changed to  = 0x00A 
OUTGOING_ID2_BYTE8 Changed to  = 0x01E 
DEVICE_PARAMETER_VERSION Changed to  = 0 
SYSTEM_PARAMETER_VERSION Changed to  = 0 
DEBUG -- configuring package dimensions


DIE_GROUP_COUNT = 1
Chips per Die group = 8 

MAX_CHIPS_PER_BANK = 8
FILE NAME T5773_BiCs5_4096Gb_X3_BGA315_S5E_8D8CE_tam5048af1080_768c.xml

Looking for trim tables

Found Incoming Device Trim Table for DS Version : 2.11 

Found Incoming Device Trim Table for DS Version : 2.32 
 XML_OUTGOING_PARA_DEVCODE_VALUE Changed to  = 3e 
 XML_OUTGOING_PARA_20_VALUE Changed to  = 71 

Found System Trim Table for DS Version : 2.11 

Found System Trim Table for DS Version : 2.32 

This XML with multiple trim table! 
DEBUG -- configuring package dimensions


DIE_GROUP_COUNT = 1
Chips per Die group = 8 

MAX_CHIPS_PER_BANK = 8
FILE NAME T5773_BiCs5_4096Gb_X3_BGA315_S5E_8D8CE_tam5048af1080_768c.xml
Timeout for  CFH tb__1__DC_cont_dr  = 50 
Timeout for  CFH tb__120__SLC_RD_urom_xy_loc_cmd4c_scr10063b5p0p0V__nvcc  = 50 
Timeout for  CFH tb__2__DC_lkg_input_lo_s5e  = 50 
Timeout for  CFH tb__3__DC_lkg_input_lo_pullup_s5e  = 50 
Timeout for  CFH tb__4__DC_lkg_input_lo_pulldown_s5e  = 50 
Timeout for  CFH tb__31__DC_lkg_input_hi_s5e  = 50 
Timeout for  CFH tb__32__DC_lkg_input_hi_pullup_s5e  = 50 
Timeout for  CFH tb__33__DC_lkg_input_hi_pulldown_s5e  = 50 
Timeout for  CFH tb__42__DC_lkg_RB_hi  = 50 
Timeout for  CFH tb__64__DC_iccs_S5E_scr2070b4bp0p0__hvcc  = 50 
Timeout for  CFH tb__234__POR_rbcheck_SH_scr10073b5p0p0__nvcc  = 50 
Timeout for  CFH tb__123__ID_RD_RE_WE_check_scr10064b5p0p0__nvcc  = 50 
Timeout for  CFH tb__818__SLC_RD_stamp_KGD_scr10407b5p0p0V__nvcc  = 50 
Timeout for  CFH tb__817__SLC_RD_stamp_fixcol_SH_scr10082b5p0p1V__nvcc  = 50 
Option Trim Table for CFH tb__130__SLC_RD_PRG_rfcopy_scr10091b5p1p1V__nvcc  = scr10091b5p1p1 
SCR key para table :scr10091b5p1p1 found in XML 
Timeout for  CFH tb__130__SLC_RD_PRG_rfcopy_scr10091b5p1p1V__nvcc  = 50 
Timeout for  CFH tb__900__REG_RD_bblks_in__nvcc  = 100 
Timeout for  CFH tb__140__REG_RD_bcols_in__nvcc  = 100 
Timeout for  CFH tb__960__PROCESSING_cst_decode_datalog_scr10103b5p0p0__nvcc  = 100 
Timeout for  CFH tb__961__PROCESSING_cst_retest_check_scr10104b5p0p0__nvcc  = 100 
Timeout for  CFH tb__962__PROCESSING_cst_binout_scr10105b5p0p0__nvcc  = 100 
Timeout for  CFH tb__360__MLC_ERS_scr10048b5p0p0V__nvcc  = 3000 
Option Trim Table for CFH tb__250__SLC_PRG_mbw_scr10122b5p2p1__nvcc  = scr10122b5p2p1 
SCR key para table :scr10122b5p2p1 found in XML 
Timeout for  CFH tb__250__SLC_PRG_mbw_scr10122b5p2p1__nvcc  = 3000 
Option Trim Table for CFH tb__687__SCREEN_VDD_droop_CE_pgm_scr10334b5p0p0__nvcc  = scr10334b5p0p0 
SCR key para table :scr10334b5p0p0 found in XML 
Timeout for  CFH tb__687__SCREEN_VDD_droop_CE_pgm_scr10334b5p0p0__nvcc  = 50 
Option Trim Table for CFH tb__686__SCREEN_VDD_droop_CE_read_scr10331b5p0p0__nvcc  = scr10331b5p0p0 
SCR key para table :scr10331b5p0p0 found in XML 
Timeout for  CFH tb__686__SCREEN_VDD_droop_CE_read_scr10331b5p0p0__nvcc  = 50 
Option Trim Table for CFH tb__761__SCREEN_enh_apple_efr_openblk_scr10432b5p1p0V__nvcc  = scr10432b5p1p0 
SCR key para table :scr10432b5p1p0 found in XML 
Timeout for  CFH tb__761__SCREEN_enh_apple_efr_openblk_scr10432b5p1p0V__nvcc  = 3000 
Timeout for  CFH tb__364__MLC_ERS_reset_bb_scr10140b5p1p0__nvcc  = 100 
Option Trim Table for CFH tb__625__SCREEN_vsgd_highVT_scr10129b5p5p4V__nvcc  = scr10129b5p5p4 
SCR key para table :scr10129b5p5p4 found in XML 
Timeout for  CFH tb__625__SCREEN_vsgd_highVT_scr10129b5p5p4V__nvcc  = 100 
Option Trim Table for CFH tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc  = scr10129b5p5p4 
SCR key para table :scr10129b5p5p4 found in XML 
Timeout for  CFH tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc  = 100 
Option Trim Table for CFH tb__629__SCREEN_sgs_highVT_scr10129b5p5p4V__nvcc  = scr10129b5p5p4 
SCR key para table :scr10129b5p5p4 found in XML 
Timeout for  CFH tb__629__SCREEN_sgs_highVT_scr10129b5p5p4V__nvcc  = 100 
Option Trim Table for CFH tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc  = scr10129b5p5p4 
SCR key para table :scr10129b5p5p4 found in XML 
Timeout for  CFH tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc  = 100 
Option Trim Table for CFH tb__635__SCREEN_WLDD0_highVT_scr10129b5p5p4V__nvcc  = scr10129b5p5p4 
SCR key para table :scr10129b5p5p4 found in XML 
Timeout for  CFH tb__635__SCREEN_WLDD0_highVT_scr10129b5p5p4V__nvcc  = 100 
Option Trim Table for CFH tb__636__SCREEN_WLDD1_highVT_scr10129b5p5p4V__nvcc  = scr10129b5p5p4 
SCR key para table :scr10129b5p5p4 found in XML 
Timeout for  CFH tb__636__SCREEN_WLDD1_highVT_scr10129b5p5p4V__nvcc  = 100 
Option Trim Table for CFH tb__630__SCREEN_WLDL_highVT_scr10129b5p5p4V__nvcc  = scr10129b5p5p4 
SCR key para table :scr10129b5p5p4 found in XML 
Timeout for  CFH tb__630__SCREEN_WLDL_highVT_scr10129b5p5p4V__nvcc  = 100 
Option Trim Table for CFH tb__632__SCREEN_WLDS0_highVT_scr10129b5p5p4V__nvcc  = scr10129b5p5p4 
SCR key para table :scr10129b5p5p4 found in XML 
Timeout for  CFH tb__632__SCREEN_WLDS0_highVT_scr10129b5p5p4V__nvcc  = 100 
Option Trim Table for CFH tb__634__SCREEN_WLDS1_highVT_scr10129b5p5p4V__nvcc  = scr10129b5p5p4 
SCR key para table :scr10129b5p5p4 found in XML 
Timeout for  CFH tb__634__SCREEN_WLDS1_highVT_scr10129b5p5p4V__nvcc  = 100 
Option Trim Table for CFH tb__631__SCREEN_WLDU_highVT_scr10129b5p5p4V__nvcc  = scr10129b5p5p4 
SCR key para table :scr10129b5p5p4 found in XML 
Timeout for  CFH tb__631__SCREEN_WLDU_highVT_scr10129b5p5p4V__nvcc  = 100 
Option Trim Table for CFH tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc  = scr10102b5p0p0 
SCR key para table :scr10102b5p0p0 found in XML 
Timeout for  CFH tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc  = 100 
Timeout for  CFH tb__903__REG_RD_apple_bb_compare_scr10292b5p0p0__nvcc  = 100 
Timeout for  CFH tb__670__SCREEN_badblock_register_check_scr10235b5p0p0__nvcc  = 100 
Timeout for  CFH tb__932__TRIM_rf_swapblock_S5E_scr10290b5p1p0__nvcc  = 100 
Timeout for  CFH tb__902__REG_RD_bb_compare__nvcc  = 100 
Timeout for  CFH tb__901__REG_RD_bblks_out__nvcc  = 100 
Timeout for  CFH tb__141__REG_RD_bcols_out__nvcc  = 100 
Timeout for  CFH tb__934__SCREEN_apple_firmware_blk_check_scr10291b5p1p0__nvcc  = 100 
Option Trim Table for CFH tb__277__SLC_PRG_flash_write_reset_bb_scr10190b5p0p0__nvcc  = scr10190b5p0p0 
SCR key para table :scr10190b5p0p0 found in XML 
Timeout for  CFH tb__277__SLC_PRG_flash_write_reset_bb_scr10190b5p0p0__nvcc  = 100 
Option Trim Table for CFH tb__262__SLC_PRG_flash_write_bbk_allG_scr10177b5p0p0__nvcc  = scr10177b5p0p0 
SCR key para table :scr10177b5p0p0 found in XML 
Timeout for  CFH tb__262__SLC_PRG_flash_write_bbk_allG_scr10177b5p0p0__nvcc  = 100 
Timeout for  CFH tb__330__SLC_ERS_scr10049b5p0p0V__nvcc  = 100 
Option Trim Table for CFH tb__260__SLC_PRG_flash_write_scr10053b5p1p0__nvcc  = scr10053b5p1p0 
SCR key para table :scr10053b5p1p0 found in XML 
Timeout for  CFH tb__260__SLC_PRG_flash_write_scr10053b5p1p0__nvcc  = 100 
Timeout for  CFH tb__139__SLC_PRG_urom_apple_id_scr10234b5p6p0__nvcc  = 200 
Timeout for  CFH tb__108__TRIM_rf_out_scr10192b5p0p0V__nvcc  = 50 
Option Trim Table for CFH tb__933__SLC_ERS_PRG_rf_outgoing_scr10083b5p0p0V__nvcc  = scr10083b5p0p0 
SCR key para table :scr10083b5p0p0 found in XML 
Timeout for  CFH tb__933__SLC_ERS_PRG_rf_outgoing_scr10083b5p0p0V__nvcc  = 100 
Option Trim Table for CFH tb__131__SLC_RD_PRG_rfcopy_outgoing_scr10091b5p1p1V__nvcc  = scr10091b5p1p1 
SCR key para table :scr10091b5p1p1 found in XML 
Timeout for  CFH tb__131__SLC_RD_PRG_rfcopy_outgoing_scr10091b5p1p1V__nvcc  = 50 
Option Trim Table for CFH tb__175__SCREEN_bcol_rfuse_blc_off_scr10376b5p0p0__nvcc  = scr10376b5p0p0 
SCR key para table :scr10376b5p0p0 found in XML 
Timeout for  CFH tb__175__SCREEN_bcol_rfuse_blc_off_scr10376b5p0p0__nvcc  = 100 
Timeout for  CFH tb__238__SCREEN_ROMFUSE_BCOL_Integrity_scr10411b5p1p1V__nvcc  = 100 
Timeout for  CFH tb__212__SCREEN_byte_skip_scr10373b5p1p0__nvcc  = 3000 
Timeout for  CFH tb__109__REG_RD_trimcheck__nvcc  = 100 
Timeout for  CFH tb__447__SCREEN_long_power_dwn_stamp_chk_scr10364b5p0p0__nvcc  = 100 
Timeout for  CFH tb__124__ID_RD_S5E_scr10992b5p0p0__hvcc  = 50 
Timeout for  CFH tb__125__ID_RD_S5E_scr10992b5p0p0__nvcc  = 50 
Timeout for  CFH tb__935__SCREEN_SLC_RD_rf_vt_scr10390b5p0p0V__nvcc  = 100 
Option Trim Table for CFH tb__814__SLC_PRG_stamp_CFH_scr10240b5p0p0V__nvcc  = scr10240b5p0p0 
SCR key para table :scr10240b5p0p0 found in XML 
Timeout for  CFH tb__814__SLC_PRG_stamp_CFH_scr10240b5p0p0V__nvcc  = 50 
Timeout for  CFH tb__813__SLC_RD_stamp_CFH_scr10082b5p1p1V__nvcc  = 50 
Timeout for  CFH tb__950__PROCESSING_bincheck  = 100 
 tb__1__DC_cont_dr
 tb__120__SLC_RD_urom_xy_loc_cmd4c_scr10063b5p0p0V__nvcc
 tb__2__DC_lkg_input_lo_s5e
 tb__3__DC_lkg_input_lo_pullup_s5e
 tb__4__DC_lkg_input_lo_pulldown_s5e
 tb__31__DC_lkg_input_hi_s5e
 tb__32__DC_lkg_input_hi_pullup_s5e
 tb__33__DC_lkg_input_hi_pulldown_s5e
 tb__42__DC_lkg_RB_hi
 tb__64__DC_iccs_S5E_scr2070b4bp0p0__hvcc
 tb__234__POR_rbcheck_SH_scr10073b5p0p0__nvcc
 tb__123__ID_RD_RE_WE_check_scr10064b5p0p0__nvcc
 tb__818__SLC_RD_stamp_KGD_scr10407b5p0p0V__nvcc
 tb__817__SLC_RD_stamp_fixcol_SH_scr10082b5p0p1V__nvcc
 tb__130__SLC_RD_PRG_rfcopy_scr10091b5p1p1V__nvcc
 tb__900__REG_RD_bblks_in__nvcc
 tb__140__REG_RD_bcols_in__nvcc
 tb__960__PROCESSING_cst_decode_datalog_scr10103b5p0p0__nvcc
 tb__961__PROCESSING_cst_retest_check_scr10104b5p0p0__nvcc
 tb__962__PROCESSING_cst_binout_scr10105b5p0p0__nvcc
 tb__360__MLC_ERS_scr10048b5p0p0V__nvcc
 tb__250__SLC_PRG_mbw_scr10122b5p2p1__nvcc
 tb__687__SCREEN_VDD_droop_CE_pgm_scr10334b5p0p0__nvcc
 tb__686__SCREEN_VDD_droop_CE_read_scr10331b5p0p0__nvcc
 tb__761__SCREEN_enh_apple_efr_openblk_scr10432b5p1p0V__nvcc
 tb__364__MLC_ERS_reset_bb_scr10140b5p1p0__nvcc
 tb__625__SCREEN_vsgd_highVT_scr10129b5p5p4V__nvcc
 tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc
 tb__629__SCREEN_sgs_highVT_scr10129b5p5p4V__nvcc
 tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc
 tb__635__SCREEN_WLDD0_highVT_scr10129b5p5p4V__nvcc
 tb__636__SCREEN_WLDD1_highVT_scr10129b5p5p4V__nvcc
 tb__630__SCREEN_WLDL_highVT_scr10129b5p5p4V__nvcc
 tb__632__SCREEN_WLDS0_highVT_scr10129b5p5p4V__nvcc
 tb__634__SCREEN_WLDS1_highVT_scr10129b5p5p4V__nvcc
 tb__631__SCREEN_WLDU_highVT_scr10129b5p5p4V__nvcc
 tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc
 tb__903__REG_RD_apple_bb_compare_scr10292b5p0p0__nvcc
 tb__670__SCREEN_badblock_register_check_scr10235b5p0p0__nvcc
 tb__932__TRIM_rf_swapblock_S5E_scr10290b5p1p0__nvcc
 tb__902__REG_RD_bb_compare__nvcc
 tb__901__REG_RD_bblks_out__nvcc
 tb__141__REG_RD_bcols_out__nvcc
 tb__934__SCREEN_apple_firmware_blk_check_scr10291b5p1p0__nvcc
 tb__277__SLC_PRG_flash_write_reset_bb_scr10190b5p0p0__nvcc
 tb__262__SLC_PRG_flash_write_bbk_allG_scr10177b5p0p0__nvcc
 tb__330__SLC_ERS_scr10049b5p0p0V__nvcc
 tb__260__SLC_PRG_flash_write_scr10053b5p1p0__nvcc
 tb__139__SLC_PRG_urom_apple_id_scr10234b5p6p0__nvcc
 tb__108__TRIM_rf_out_scr10192b5p0p0V__nvcc
 tb__933__SLC_ERS_PRG_rf_outgoing_scr10083b5p0p0V__nvcc
 tb__131__SLC_RD_PRG_rfcopy_outgoing_scr10091b5p1p1V__nvcc
 tb__175__SCREEN_bcol_rfuse_blc_off_scr10376b5p0p0__nvcc
 tb__238__SCREEN_ROMFUSE_BCOL_Integrity_scr10411b5p1p1V__nvcc
 tb__212__SCREEN_byte_skip_scr10373b5p1p0__nvcc
 tb__109__REG_RD_trimcheck__nvcc
 tb__447__SCREEN_long_power_dwn_stamp_chk_scr10364b5p0p0__nvcc
 tb__124__ID_RD_S5E_scr10992b5p0p0__hvcc
 tb__125__ID_RD_S5E_scr10992b5p0p0__nvcc
 tb__935__SCREEN_SLC_RD_rf_vt_scr10390b5p0p0V__nvcc
 tb__814__SLC_PRG_stamp_CFH_scr10240b5p0p0V__nvcc
 tb__813__SLC_RD_stamp_CFH_scr10082b5p1p1V__nvcc
 tb__950__PROCESSING_bincheck
 End Of Flow
PROGRAMNAME tam5048af1080_768c
PROGRAMREV 1080_768c
TECHNOLOGY BICS5
DESIGN BiCs5_512G_2P
COMPILE_DATE Thu May 20 17:03:59 GMT+00:00 2021
Generated output file name: MTdata_tam5048af1080_768c_CFH_Flow_site01.txt
MTDW_VERSION 2.82
NANDCONFIGDIE 8 
NANDCONFIGPLANES 2 
NANDCONFIGBLOCKS 4096 
NVCC_LEVEL = 2.350000 V
LVCC_LEVEL = 2.350000 V
HVCC_LEVEL = 3.600000 V
MAX_FAIL_BLOCK_PER_PLANE_LIMIT 166 
FOLDERNAME T5773_BiCs5_512G_X3_BGA315_S5E_8D8CE_tam5048af1080_768c_CFH 
TESTDATE Fri May 21 02:47:24 GMT+00:00 2021

FLOWDESCRIPTIONSTART
FLOWDESCRIPTIONEND

FLOWSTART


****Active DUTS Before 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 

TESTSTART tb__1__DC_cont_dr 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
PROGRAM:   javaapi.tpgxx00af6642_768c.class
DATE:      2021/05/21 10:47:28

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -340.0mV  -144.0mV  -834.0mV   PIN5      DUT1     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN5      DUT9     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN5      DUT17    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN5      DUT25    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -338.0mV  -144.0mV  -834.0mV   PIN3      DUT1     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN3      DUT9     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN3      DUT17    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN3      DUT25    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -342.0mV  -144.0mV  -834.0mV   PIN7      DUT1     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN7      DUT9     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN7      DUT17    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN7      DUT25    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN2      DUT1     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT9     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT17    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT25    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -320.0mV  -144.0mV  -834.0mV   PIN1      DUT1     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT9     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT17    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT25    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -342.0mV  -144.0mV  -834.0mV   PIN9      DUT1     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN9      DUT9     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN9      DUT17    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN9      DUT25    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -342.0mV  -144.0mV  -834.0mV   PIN42     DUT1     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN42     DUT9     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN42     DUT17    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN42     DUT25    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN33     DUT1     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT9     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT17    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT25    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN34     DUT1     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT9     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT17    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT25    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN35     DUT1     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT9     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT17    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT25    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN36     DUT1     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT9     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT17    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT25    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN37     DUT1     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT9     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT17    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN37     DUT25    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN38     DUT1     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT9     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT17    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN38     DUT25    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN39     DUT1     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT9     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT17    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT25    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN40     DUT1     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT9     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT17    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT25    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -320.0mV  -144.0mV  -834.0mV   PIN41     DUT1     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT9     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT17    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN41     DUT25    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -320.0mV  -144.0mV  -834.0mV   PIN43     DUT1     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT9     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT17    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT25    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -340.0mV  -144.0mV  -834.0mV   PIN6      DUT2     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN6      DUT10    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN6      DUT18    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN6      DUT26    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -338.0mV  -144.0mV  -834.0mV   PIN4      DUT2     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN4      DUT10    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN4      DUT18    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN4      DUT26    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -340.0mV  -144.0mV  -834.0mV   PIN8      DUT2     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN8      DUT10    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN8      DUT18    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN8      DUT26    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN2      DUT2     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT10    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT18    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN2      DUT26    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -320.0mV  -144.0mV  -834.0mV   PIN1      DUT2     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT10    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT18    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT26    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -340.0mV  -144.0mV  -834.0mV   PIN10     DUT2     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN10     DUT10    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN10     DUT18    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN10     DUT26    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -340.0mV  -144.0mV  -834.0mV   PIN44     DUT2     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN44     DUT10    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN44     DUT18    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN44     DUT26    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN33     DUT2     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT10    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT18    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN33     DUT26    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN34     DUT2     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT10    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT18    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT26    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN35     DUT2     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT10    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT18    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT26    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN36     DUT2     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT10    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT18    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT26    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN37     DUT2     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT10    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT18    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT26    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN38     DUT2     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT10    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT18    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN38     DUT26    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN39     DUT2     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT10    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT18    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT26    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN40     DUT2     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT10    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT18    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT26    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -320.0mV  -144.0mV  -834.0mV   PIN41     DUT2     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT10    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT18    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT26    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -320.0mV  -144.0mV  -834.0mV   PIN43     DUT2     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT10    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT18    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT26    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -342.0mV  -144.0mV  -834.0mV   PIN5      DUT3     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN5      DUT11    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN5      DUT19    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN5      DUT27    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -340.0mV  -144.0mV  -834.0mV   PIN3      DUT3     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN3      DUT11    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN3      DUT19    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN3      DUT27    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -342.0mV  -144.0mV  -834.0mV   PIN7      DUT3     
H-FAIL   -12.00mV  -144.0mV  -834.0mV   PIN7      DUT11    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN7      DUT19    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN7      DUT27    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -324.0mV  -144.0mV  -834.0mV   PIN2      DUT3     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT11    
         -340.0mV  -144.0mV  -834.0mV   PIN2      DUT19    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT27    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -324.0mV  -144.0mV  -834.0mV   PIN1      DUT3     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT11    
         -338.0mV  -144.0mV  -834.0mV   PIN1      DUT19    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT27    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -342.0mV  -144.0mV  -834.0mV   PIN9      DUT3     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN9      DUT11    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN9      DUT19    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN9      DUT27    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -342.0mV  -144.0mV  -834.0mV   PIN42     DUT3     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN42     DUT11    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN42     DUT19    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN42     DUT27    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -326.0mV  -144.0mV  -834.0mV   PIN33     DUT3     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT11    
         -340.0mV  -144.0mV  -834.0mV   PIN33     DUT19    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN33     DUT27    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -324.0mV  -144.0mV  -834.0mV   PIN34     DUT3     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT11    
         -340.0mV  -144.0mV  -834.0mV   PIN34     DUT19    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT27    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -324.0mV  -144.0mV  -834.0mV   PIN35     DUT3     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT11    
         -340.0mV  -144.0mV  -834.0mV   PIN35     DUT19    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT27    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -324.0mV  -144.0mV  -834.0mV   PIN36     DUT3     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT11    
         -340.0mV  -144.0mV  -834.0mV   PIN36     DUT19    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT27    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -326.0mV  -144.0mV  -834.0mV   PIN37     DUT3     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT11    
         -340.0mV  -144.0mV  -834.0mV   PIN37     DUT19    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT27    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -324.0mV  -144.0mV  -834.0mV   PIN38     DUT3     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT11    
         -342.0mV  -144.0mV  -834.0mV   PIN38     DUT19    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT27    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -324.0mV  -144.0mV  -834.0mV   PIN39     DUT3     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT11    
         -342.0mV  -144.0mV  -834.0mV   PIN39     DUT19    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT27    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -326.0mV  -144.0mV  -834.0mV   PIN40     DUT3     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT11    
         -340.0mV  -144.0mV  -834.0mV   PIN40     DUT19    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT27    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -324.0mV  -144.0mV  -834.0mV   PIN41     DUT3     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT11    
         -340.0mV  -144.0mV  -834.0mV   PIN41     DUT19    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT27    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -322.0mV  -144.0mV  -834.0mV   PIN43     DUT3     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT11    
         -338.0mV  -144.0mV  -834.0mV   PIN43     DUT19    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT27    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -346.0mV  -144.0mV  -834.0mV   PIN6      DUT4     
H-FAIL   -12.00mV  -144.0mV  -834.0mV   PIN6      DUT12    
         -340.0mV  -144.0mV  -834.0mV   PIN6      DUT20    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN6      DUT28    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -344.0mV  -144.0mV  -834.0mV   PIN4      DUT4     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN4      DUT12    
         -338.0mV  -144.0mV  -834.0mV   PIN4      DUT20    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN4      DUT28    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -346.0mV  -144.0mV  -834.0mV   PIN8      DUT4     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN8      DUT12    
         -340.0mV  -144.0mV  -834.0mV   PIN8      DUT20    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN8      DUT28    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -324.0mV  -144.0mV  -834.0mV   PIN2      DUT4     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT12    
         -340.0mV  -144.0mV  -834.0mV   PIN2      DUT20    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN2      DUT28    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -324.0mV  -144.0mV  -834.0mV   PIN1      DUT4     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT12    
         -338.0mV  -144.0mV  -834.0mV   PIN1      DUT20    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT28    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -344.0mV  -144.0mV  -834.0mV   PIN10     DUT4     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN10     DUT12    
         -338.0mV  -144.0mV  -834.0mV   PIN10     DUT20    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN10     DUT28    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -344.0mV  -144.0mV  -834.0mV   PIN44     DUT4     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN44     DUT12    
         -338.0mV  -144.0mV  -834.0mV   PIN44     DUT20    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN44     DUT28    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -326.0mV  -144.0mV  -834.0mV   PIN33     DUT4     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT12    
         -340.0mV  -144.0mV  -834.0mV   PIN33     DUT20    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT28    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -326.0mV  -144.0mV  -834.0mV   PIN34     DUT4     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT12    
         -340.0mV  -144.0mV  -834.0mV   PIN34     DUT20    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN34     DUT28    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -324.0mV  -144.0mV  -834.0mV   PIN35     DUT4     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT12    
         -340.0mV  -144.0mV  -834.0mV   PIN35     DUT20    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN35     DUT28    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -326.0mV  -144.0mV  -834.0mV   PIN36     DUT4     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT12    
         -340.0mV  -144.0mV  -834.0mV   PIN36     DUT20    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT28    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -324.0mV  -144.0mV  -834.0mV   PIN37     DUT4     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT12    
         -340.0mV  -144.0mV  -834.0mV   PIN37     DUT20    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN37     DUT28    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -324.0mV  -144.0mV  -834.0mV   PIN38     DUT4     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT12    
         -342.0mV  -144.0mV  -834.0mV   PIN38     DUT20    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT28    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -326.0mV  -144.0mV  -834.0mV   PIN39     DUT4     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT12    
         -340.0mV  -144.0mV  -834.0mV   PIN39     DUT20    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT28    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -326.0mV  -144.0mV  -834.0mV   PIN40     DUT4     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT12    
         -340.0mV  -144.0mV  -834.0mV   PIN40     DUT20    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN40     DUT28    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -324.0mV  -144.0mV  -834.0mV   PIN41     DUT4     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT12    
         -340.0mV  -144.0mV  -834.0mV   PIN41     DUT20    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT28    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -324.0mV  -144.0mV  -834.0mV   PIN43     DUT4     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT12    
         -338.0mV  -144.0mV  -834.0mV   PIN43     DUT20    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN43     DUT28    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN5      DUT5     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN5      DUT13    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN5      DUT21    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN5      DUT29    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN3      DUT5     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN3      DUT13    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN3      DUT21    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN3      DUT29    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN7      DUT5     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN7      DUT13    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN7      DUT21    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN7      DUT29    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT5     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT13    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT21    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT29    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT5     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT13    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT21    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT29    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN9      DUT5     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN9      DUT13    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN9      DUT21    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN9      DUT29    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN42     DUT5     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN42     DUT13    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN42     DUT21    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN42     DUT29    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT5     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT13    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT21    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN33     DUT29    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT5     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT13    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT21    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT29    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT5     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT13    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT21    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT29    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT5     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT13    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT21    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT29    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT5     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT13    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT21    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT29    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT5     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT13    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT21    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT29    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT5     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT13    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT21    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT29    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT5     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT13    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT21    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT29    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT5     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT13    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT21    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT29    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT5     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT13    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT21    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT29    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN6      DUT6     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN6      DUT14    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN6      DUT22    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN6      DUT30    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN4      DUT6     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN4      DUT14    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN4      DUT22    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN4      DUT30    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN8      DUT6     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN8      DUT14    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN8      DUT22    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN8      DUT30    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT6     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT14    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT22    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT30    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT6     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT14    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT22    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT30    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN10     DUT6     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN10     DUT14    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN10     DUT22    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN10     DUT30    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN44     DUT6     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN44     DUT14    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN44     DUT22    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN44     DUT30    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT6     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT14    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT22    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT30    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT6     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT14    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT22    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT30    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT6     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT14    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT22    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT30    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT6     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT14    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT22    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT30    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT6     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT14    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT22    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT30    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT6     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT14    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT22    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT30    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT6     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT14    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT22    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT30    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT6     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT14    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT22    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT30    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT6     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT14    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT22    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT30    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT6     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT14    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT22    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT30    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN5      DUT7     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN5      DUT15    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN5      DUT23    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN5      DUT31    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN3      DUT7     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN3      DUT15    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN3      DUT23    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN3      DUT31    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN7      DUT7     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN7      DUT15    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN7      DUT23    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN7      DUT31    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT7     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT15    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT23    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT31    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT7     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT15    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT23    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT31    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN9      DUT7     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN9      DUT15    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN9      DUT23    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN9      DUT31    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN42     DUT7     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN42     DUT15    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN42     DUT23    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN42     DUT31    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT7     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT15    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT23    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT31    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT7     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT15    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT23    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT31    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT7     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT15    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT23    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT31    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT7     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT15    
L-FAIL   -982.0mV  -144.0mV  -834.0mV   PIN36     DUT23    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT31    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT7     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT15    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT23    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT31    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT7     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT15    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT23    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT31    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT7     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT15    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT23    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT31    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT7     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT15    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT23    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT31    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT7     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT15    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT23    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN41     DUT31    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT7     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT15    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT23    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN43     DUT31    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN6      DUT8     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN6      DUT16    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN6      DUT24    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN6      DUT32    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN4      DUT8     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN4      DUT16    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN4      DUT24    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN4      DUT32    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN8      DUT8     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN8      DUT16    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN8      DUT24    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN8      DUT32    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT8     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT16    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN2      DUT24    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN2      DUT32    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT8     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT16    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT24    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN1      DUT32    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN10     DUT8     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN10     DUT16    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN10     DUT24    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN10     DUT32    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN44     DUT8     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN44     DUT16    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN44     DUT24    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN44     DUT32    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT8     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT16    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN33     DUT24    
L-FAIL   -986.0mV  -144.0mV  -834.0mV   PIN33     DUT32    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT8     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT16    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT24    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN34     DUT32    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT8     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT16    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT24    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN35     DUT32    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT8     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT16    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT24    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN36     DUT32    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT8     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT16    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT24    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN37     DUT32    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT8     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT16    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT24    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN38     DUT32    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT8     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT16    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT24    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN39     DUT32    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT8     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT16    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT24    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN40     DUT32    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT8     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT16    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT24    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN41     DUT32    

TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT8     
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT16    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT24    
L-FAIL   -984.0mV  -144.0mV  -834.0mV   PIN43     DUT32    

DUT01 
PASS pin RE_A       ( 5)
PASS pin WE_A       ( 3)
PASS pin CE_A       ( 7)
PASS pin ALE        ( 2)
PASS pin CLE        ( 1)
PASS pin CLKINA     ( 9)
PASS pin RESETNA    (42)
PASS pin DQ0        (33)
PASS pin DQ1        (34)
PASS pin DQ2        (35)
PASS pin DQ3        (36)
PASS pin DQ4        (37)
PASS pin DQ5        (38)
PASS pin DQ6        (39)
PASS pin DQ7        (40)
PASS pin DQS        (41)
PASS pin RB         (43)

DUT02 
PASS pin RE_B       ( 6)
PASS pin WE_B       ( 4)
PASS pin CE_B       ( 8)
PASS pin ALE        ( 2)
PASS pin CLE        ( 1)
PASS pin CLKINB     (10)
PASS pin RESETNB    (44)
PASS pin DQ0        (33)
PASS pin DQ1        (34)
PASS pin DQ2        (35)
PASS pin DQ3        (36)
PASS pin DQ4        (37)
PASS pin DQ5        (38)
PASS pin DQ6        (39)
PASS pin DQ7        (40)
PASS pin DQS        (41)
PASS pin RB         (43)

DUT03 
PASS pin RE_A       ( 5)
PASS pin WE_A       ( 3)
PASS pin CE_A       ( 7)
PASS pin ALE        ( 2)
PASS pin CLE        ( 1)
PASS pin CLKINA     ( 9)
PASS pin RESETNA    (42)
PASS pin DQ0        (33)
PASS pin DQ1        (34)
PASS pin DQ2        (35)
PASS pin DQ3        (36)
PASS pin DQ4        (37)
PASS pin DQ5        (38)
PASS pin DQ6        (39)
PASS pin DQ7        (40)
PASS pin DQS        (41)
PASS pin RB         (43)

DUT04 
PASS pin RE_B       ( 6)
PASS pin WE_B       ( 4)
PASS pin CE_B       ( 8)
PASS pin ALE        ( 2)
PASS pin CLE        ( 1)
PASS pin CLKINB     (10)
PASS pin RESETNB    (44)
PASS pin DQ0        (33)
PASS pin DQ1        (34)
PASS pin DQ2        (35)
PASS pin DQ3        (36)
PASS pin DQ4        (37)
PASS pin DQ5        (38)
PASS pin DQ6        (39)
PASS pin DQ7        (40)
PASS pin DQS        (41)
PASS pin RB         (43)

DUT05 
FAIL pin RE_A       ( 5)
FAIL pin WE_A       ( 3)
FAIL pin CE_A       ( 7)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINA     ( 9)
FAIL pin RESETNA    (42)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT06 
FAIL pin RE_B       ( 6)
FAIL pin WE_B       ( 4)
FAIL pin CE_B       ( 8)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINB     (10)
FAIL pin RESETNB    (44)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT07 
FAIL pin RE_A       ( 5)
FAIL pin WE_A       ( 3)
FAIL pin CE_A       ( 7)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINA     ( 9)
FAIL pin RESETNA    (42)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT08 
FAIL pin RE_B       ( 6)
FAIL pin WE_B       ( 4)
FAIL pin CE_B       ( 8)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINB     (10)
FAIL pin RESETNB    (44)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT09 
FAIL pin RE_A       ( 5)
FAIL pin WE_A       ( 3)
FAIL pin CE_A       ( 7)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINA     ( 9)
FAIL pin RESETNA    (42)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT10 
FAIL pin RE_B       ( 6)
FAIL pin WE_B       ( 4)
FAIL pin CE_B       ( 8)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINB     (10)
FAIL pin RESETNB    (44)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT11 
FAIL pin RE_A       ( 5)
FAIL pin WE_A       ( 3)
FAIL pin CE_A       ( 7)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINA     ( 9)
FAIL pin RESETNA    (42)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT12 
FAIL pin RE_B       ( 6)
FAIL pin WE_B       ( 4)
FAIL pin CE_B       ( 8)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINB     (10)
FAIL pin RESETNB    (44)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT13 
FAIL pin RE_A       ( 5)
FAIL pin WE_A       ( 3)
FAIL pin CE_A       ( 7)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINA     ( 9)
FAIL pin RESETNA    (42)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT14 
FAIL pin RE_B       ( 6)
FAIL pin WE_B       ( 4)
FAIL pin CE_B       ( 8)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINB     (10)
FAIL pin RESETNB    (44)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT15 
FAIL pin RE_A       ( 5)
FAIL pin WE_A       ( 3)
FAIL pin CE_A       ( 7)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINA     ( 9)
FAIL pin RESETNA    (42)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT16 
FAIL pin RE_B       ( 6)
FAIL pin WE_B       ( 4)
FAIL pin CE_B       ( 8)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINB     (10)
FAIL pin RESETNB    (44)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT17 
FAIL pin RE_A       ( 5)
FAIL pin WE_A       ( 3)
FAIL pin CE_A       ( 7)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINA     ( 9)
FAIL pin RESETNA    (42)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT18 
FAIL pin RE_B       ( 6)
FAIL pin WE_B       ( 4)
FAIL pin CE_B       ( 8)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINB     (10)
FAIL pin RESETNB    (44)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT19 
FAIL pin RE_A       ( 5)
FAIL pin WE_A       ( 3)
FAIL pin CE_A       ( 7)
PASS pin ALE        ( 2)
PASS pin CLE        ( 1)
FAIL pin CLKINA     ( 9)
FAIL pin RESETNA    (42)
PASS pin DQ0        (33)
PASS pin DQ1        (34)
PASS pin DQ2        (35)
PASS pin DQ3        (36)
PASS pin DQ4        (37)
PASS pin DQ5        (38)
PASS pin DQ6        (39)
PASS pin DQ7        (40)
PASS pin DQS        (41)
PASS pin RB         (43)

DUT20 
PASS pin RE_B       ( 6)
PASS pin WE_B       ( 4)
PASS pin CE_B       ( 8)
PASS pin ALE        ( 2)
PASS pin CLE        ( 1)
PASS pin CLKINB     (10)
PASS pin RESETNB    (44)
PASS pin DQ0        (33)
PASS pin DQ1        (34)
PASS pin DQ2        (35)
PASS pin DQ3        (36)
PASS pin DQ4        (37)
PASS pin DQ5        (38)
PASS pin DQ6        (39)
PASS pin DQ7        (40)
PASS pin DQS        (41)
PASS pin RB         (43)

DUT21 
FAIL pin RE_A       ( 5)
FAIL pin WE_A       ( 3)
FAIL pin CE_A       ( 7)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINA     ( 9)
FAIL pin RESETNA    (42)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT22 
FAIL pin RE_B       ( 6)
FAIL pin WE_B       ( 4)
FAIL pin CE_B       ( 8)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINB     (10)
FAIL pin RESETNB    (44)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT23 
FAIL pin RE_A       ( 5)
FAIL pin WE_A       ( 3)
FAIL pin CE_A       ( 7)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINA     ( 9)
FAIL pin RESETNA    (42)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT24 
FAIL pin RE_B       ( 6)
FAIL pin WE_B       ( 4)
FAIL pin CE_B       ( 8)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINB     (10)
FAIL pin RESETNB    (44)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT25 
FAIL pin RE_A       ( 5)
FAIL pin WE_A       ( 3)
FAIL pin CE_A       ( 7)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINA     ( 9)
FAIL pin RESETNA    (42)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT26 
FAIL pin RE_B       ( 6)
FAIL pin WE_B       ( 4)
FAIL pin CE_B       ( 8)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINB     (10)
FAIL pin RESETNB    (44)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT27 
FAIL pin RE_A       ( 5)
FAIL pin WE_A       ( 3)
FAIL pin CE_A       ( 7)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINA     ( 9)
FAIL pin RESETNA    (42)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT28 
FAIL pin RE_B       ( 6)
FAIL pin WE_B       ( 4)
FAIL pin CE_B       ( 8)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINB     (10)
FAIL pin RESETNB    (44)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT29 
FAIL pin RE_A       ( 5)
FAIL pin WE_A       ( 3)
FAIL pin CE_A       ( 7)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINA     ( 9)
FAIL pin RESETNA    (42)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT30 
FAIL pin RE_B       ( 6)
FAIL pin WE_B       ( 4)
FAIL pin CE_B       ( 8)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINB     (10)
FAIL pin RESETNB    (44)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT31 
FAIL pin RE_A       ( 5)
FAIL pin WE_A       ( 3)
FAIL pin CE_A       ( 7)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINA     ( 9)
FAIL pin RESETNA    (42)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

DUT32 
FAIL pin RE_B       ( 6)
FAIL pin WE_B       ( 4)
FAIL pin CE_B       ( 8)
FAIL pin ALE        ( 2)
FAIL pin CLE        ( 1)
FAIL pin CLKINB     (10)
FAIL pin RESETNB    (44)
FAIL pin DQ0        (33)
FAIL pin DQ1        (34)
FAIL pin DQ2        (35)
FAIL pin DQ3        (36)
FAIL pin DQ4        (37)
FAIL pin DQ5        (38)
FAIL pin DQ6        (39)
FAIL pin DQ7        (40)
FAIL pin DQS        (41)
FAIL pin RB         (43)

ExcludedFirstDut length = 4
1st active dut = 1
TEST NAME: tb__1__DC_cont_dr
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -1.800uA   400.0uA  -400.0uA   VS2       DUT1     

	DUT :01 ICC meas = -0.002

Vcc-Vccq jumper is disconnected

REJECT DUT05 with Sort8
REJECT DUT06 with Sort8
REJECT DUT07 with Sort8
REJECT DUT08 with Sort8
REJECT DUT09 with Sort8
REJECT DUT10 with Sort8
REJECT DUT11 with Sort8
REJECT DUT12 with Sort8
REJECT DUT13 with Sort8
REJECT DUT14 with Sort8
REJECT DUT15 with Sort8
REJECT DUT16 with Sort8
REJECT DUT17 with Sort8
REJECT DUT18 with Sort8
REJECT DUT19 with Sort8
REJECT DUT21 with Sort8
REJECT DUT22 with Sort8
REJECT DUT23 with Sort8
REJECT DUT24 with Sort8
REJECT DUT25 with Sort8
REJECT DUT26 with Sort8
REJECT DUT27 with Sort8
REJECT DUT28 with Sort8
REJECT DUT29 with Sort8
REJECT DUT30 with Sort8
REJECT DUT31 with Sort8
REJECT DUT32 with Sort8


****Active DUTS After 1 2 3 4 20 

TESTEND tb__1__DC_cont_dr                                  TESTTIME 11.136s TOTALTIME 19.265s


****Active DUTS Before 1 2 3 4 20 

TESTSTART tb__120__SLC_RD_urom_xy_loc_cmd4c_scr10063b5p0p0V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
                   WAFER_NUM	X-COORDINATE	Y-COORDINATE	LOT NUM
DUT01 BANK1 CHIP01      21		13		25		EP0405246 	CH1
DUT02 BANK1 CHIP01      21		15		25		EP0405246 	CH1
DUT03 BANK1 CHIP01      21		16		22		EP0405246 	CH1
DUT04 BANK1 CHIP01      21		09		21		EP0405246 	CH1
DUT20 BANK1 CHIP01      21		15		16		EP0405246 	CH1
DUT01 BANK1 CHIP02      21		13		24		EP0405246 	CH1
DUT02 BANK1 CHIP02      21		15		23		EP0405246 	CH1
DUT03 BANK1 CHIP02      21		16		23		EP0405246 	CH1
DUT04 BANK1 CHIP02      21		09		20		EP0405246 	CH1
DUT20 BANK1 CHIP02      21		15		15		EP0405246 	CH1
DUT01 BANK1 CHIP03      01		23		21		EP0405256 	CH1
DUT02 BANK1 CHIP03      01		24		24		EP0405256 	CH1
DUT03 BANK1 CHIP03      01		24		22		EP0405256 	CH1
DUT04 BANK1 CHIP03      01		23		07		EP0405256 	CH1
DUT20 BANK1 CHIP03      01		24		26		EP0405256 	CH1
DUT01 BANK1 CHIP04      21		14		24		EP0405246 	CH1
DUT02 BANK1 CHIP04      21		15		26		EP0405246 	CH1
DUT03 BANK1 CHIP04      21		16		21		EP0405246 	CH1
DUT04 BANK1 CHIP04      21		09		23		EP0405246 	CH1
DUT20 BANK1 CHIP04      21		15		17		EP0405246 	CH1
DUT01 BANK1 CHIP05      20		32		17		EP0405246 	CH1
DUT02 BANK1 CHIP05      20		07		16		EP0405246 	CH1
DUT03 BANK1 CHIP05      20		13		16		EP0405246 	CH1
DUT04 BANK1 CHIP05      20		20		18		EP0405246 	CH1
DUT20 BANK1 CHIP05      20		13		17		EP0405246 	CH1
DUT01 BANK1 CHIP06      20		33		17		EP0405246 	CH1
DUT02 BANK1 CHIP06      20		06		16		EP0405246 	CH1
DUT03 BANK1 CHIP06      20		12		16		EP0405246 	CH1
DUT04 BANK1 CHIP06      20		18		18		EP0405246 	CH1
DUT20 BANK1 CHIP06      20		15		17		EP0405246 	CH1
DUT01 BANK1 CHIP07      17		12		19		EP0405256 	CH1
DUT02 BANK1 CHIP07      17		08		18		EP0405256 	CH1
DUT03 BANK1 CHIP07      17		11		18		EP0405256 	CH1
DUT04 BANK1 CHIP07      17		25		19		EP0405256 	CH1
DUT20 BANK1 CHIP07      17		06		19		EP0405256 	CH1
DUT01 BANK1 CHIP08      20		30		17		EP0405246 	CH1
DUT02 BANK1 CHIP08      20		08		16		EP0405246 	CH1
DUT03 BANK1 CHIP08      20		15		16		EP0405246 	CH1
DUT04 BANK1 CHIP08      20		22		18		EP0405246 	CH1
DUT20 BANK1 CHIP08      20		12		17		EP0405246 	CH1


****Active DUTS After 1 2 3 4 20 

COL 0 PAGE 50 

TESTEND tb__120__SLC_RD_urom_xy_loc_cmd4c_scr10063b5p0p0V__nvcc TESTTIME 5.873s TOTALTIME 25.420s


****Active DUTS Before 1 2 3 4 20 

TESTSTART tb__2__DC_lkg_input_lo_s5e 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -90.00uA   100.0uA  -100.0uA   PIN33     DUT1     
         -43.60uA   100.0uA  -100.0uA   PIN33     DUT20    

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN34     DUT1     
          0.000A    100.0uA  -100.0uA   PIN34     DUT20    

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN35     DUT1     
          0.000A    100.0uA  -100.0uA   PIN35     DUT20    

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN36     DUT1     
         -200.0nA   100.0uA  -100.0uA   PIN36     DUT20    

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -200.0nA   100.0uA  -100.0uA   PIN37     DUT1     
          0.000A    100.0uA  -100.0uA   PIN37     DUT20    

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -200.0nA   100.0uA  -100.0uA   PIN38     DUT1     
          0.000A    100.0uA  -100.0uA   PIN38     DUT20    

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN39     DUT1     
          0.000A    100.0uA  -100.0uA   PIN39     DUT20    

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN40     DUT1     
          0.000A    100.0uA  -100.0uA   PIN40     DUT20    

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -89.20uA   100.0uA  -100.0uA   PIN41     DUT1     
         -43.40uA   100.0uA  -100.0uA   PIN41     DUT20    

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN7      DUT1     
          0.000A    100.0uA  -100.0uA   PIN7      DUT20    

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN8      DUT1     
          0.000A    100.0uA  -100.0uA   PIN8      DUT20    

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN9      DUT1     
          0.000A    100.0uA  -100.0uA   PIN9      DUT20    

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN10     DUT1     
          0.000A    100.0uA  -100.0uA   PIN10     DUT20    

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN42     DUT1     
          0.000A    100.0uA  -100.0uA   PIN42     DUT20    

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN44     DUT1     
          0.000A    100.0uA  -100.0uA   PIN44     DUT20    

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -90.00uA   100.0uA  -100.0uA   PIN33     DUT2     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN34     DUT2     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN35     DUT2     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN36     DUT2     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN37     DUT2     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN38     DUT2     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN39     DUT2     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN40     DUT2     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -89.00uA   100.0uA  -100.0uA   PIN41     DUT2     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -200.0nA   100.0uA  -100.0uA   PIN7      DUT2     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN8      DUT2     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN9      DUT2     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN10     DUT2     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN42     DUT2     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN44     DUT2     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -91.40uA   100.0uA  -100.0uA   PIN33     DUT3     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN34     DUT3     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN35     DUT3     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN36     DUT3     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -200.0nA   100.0uA  -100.0uA   PIN37     DUT3     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN38     DUT3     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN39     DUT3     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN40     DUT3     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -88.80uA   100.0uA  -100.0uA   PIN41     DUT3     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN7      DUT3     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN8      DUT3     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN9      DUT3     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN10     DUT3     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN42     DUT3     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN44     DUT3     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -91.00uA   100.0uA  -100.0uA   PIN33     DUT4     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN34     DUT4     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN35     DUT4     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN36     DUT4     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN37     DUT4     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN38     DUT4     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN39     DUT4     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN40     DUT4     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -88.80uA   100.0uA  -100.0uA   PIN41     DUT4     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN7      DUT4     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN8      DUT4     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN9      DUT4     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN10     DUT4     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN42     DUT4     

TEST NAME: tb__2__DC_lkg_input_lo_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    100.0uA  -100.0uA   PIN44     DUT4     

-----------------------------------------------------------------------------------------------------------------------
DUT				Pin             Pin             Measured			DUT						Test Limits
Pin				Name			Result			Value				Result				 Low			High
-----------------------------------------------------------------------------------------------------------------------
DUT01 : 															PASS
33				DQ0       		PASS			-0.000090000 A 						-0.000100 A		 0.000100 A
34				DQ1       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
35				DQ2       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
36				DQ3       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
37				DQ4       		PASS			-0.000000200 A 						-0.000100 A		 0.000100 A
38				DQ5       		PASS			-0.000000200 A 						-0.000100 A		 0.000100 A
39				DQ6       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
40				DQ7       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
41				DQS       		PASS			-0.000089200 A 						-0.000100 A		 0.000100 A
 7				CE_A      		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
 9				CLKINA    		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
42				RESETNA   		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A

DUT02 : 															PASS
33				DQ0       		PASS			-0.000090000 A 						-0.000100 A		 0.000100 A
34				DQ1       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
35				DQ2       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
36				DQ3       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
37				DQ4       		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
38				DQ5       		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
39				DQ6       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
40				DQ7       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
41				DQS       		PASS			-0.000089000 A 						-0.000100 A		 0.000100 A
 8				CE_B      		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
10				CLKINB    		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
44				RESETNB   		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A

DUT03 : 															PASS
33				DQ0       		PASS			-0.000091400 A 						-0.000100 A		 0.000100 A
34				DQ1       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
35				DQ2       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
36				DQ3       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
37				DQ4       		PASS			-0.000000200 A 						-0.000100 A		 0.000100 A
38				DQ5       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
39				DQ6       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
40				DQ7       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
41				DQS       		PASS			-0.000088800 A 						-0.000100 A		 0.000100 A
 7				CE_A      		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
 9				CLKINA    		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
42				RESETNA   		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A

DUT04 : 															PASS
33				DQ0       		PASS			-0.000091000 A 						-0.000100 A		 0.000100 A
34				DQ1       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
35				DQ2       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
36				DQ3       		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
37				DQ4       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
38				DQ5       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
39				DQ6       		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
40				DQ7       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
41				DQS       		PASS			-0.000088800 A 						-0.000100 A		 0.000100 A
 8				CE_B      		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
10				CLKINB    		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
44				RESETNB   		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A

DUT20 : 															PASS
33				DQ0       		PASS			-0.000043600 A 						-0.000100 A		 0.000100 A
34				DQ1       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
35				DQ2       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
36				DQ3       		PASS			-0.000000200 A 						-0.000100 A		 0.000100 A
37				DQ4       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
38				DQ5       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
39				DQ6       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
40				DQ7       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
41				DQS       		PASS			-0.000043400 A 						-0.000100 A		 0.000100 A
 8				CE_B      		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
10				CLKINB    		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
44				RESETNB   		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A



****Active DUTS After 1 2 3 4 20 

TESTEND tb__2__DC_lkg_input_lo_s5e                         TESTTIME 2.310s TOTALTIME 27.779s


****Active DUTS Before 1 2 3 4 20 

TESTSTART tb__3__DC_lkg_input_lo_pullup_s5e 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -44.60uA   100.0uA  -100.0uA   PIN5      DUT1     
          0.000A    100.0uA  -100.0uA   PIN5      DUT20    

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -44.80uA   100.0uA  -100.0uA   PIN6      DUT1     
         -43.20uA   100.0uA  -100.0uA   PIN6      DUT20    

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -44.40uA   100.0uA  -100.0uA   PIN3      DUT1     
          0.000A    100.0uA  -100.0uA   PIN3      DUT20    

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -42.80uA   100.0uA  -100.0uA   PIN4      DUT1     
         -42.40uA   100.0uA  -100.0uA   PIN4      DUT20    

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -87.80uA   100.0uA  -100.0uA   PIN1      DUT1     
         -42.00uA   100.0uA  -100.0uA   PIN1      DUT20    

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -44.60uA   100.0uA  -100.0uA   PIN5      DUT2     

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -45.00uA   100.0uA  -100.0uA   PIN6      DUT2     

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -44.60uA   100.0uA  -100.0uA   PIN3      DUT2     

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -42.60uA   100.0uA  -100.0uA   PIN4      DUT2     

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -88.00uA   100.0uA  -100.0uA   PIN1      DUT2     

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -44.20uA   100.0uA  -100.0uA   PIN5      DUT3     

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -44.60uA   100.0uA  -100.0uA   PIN6      DUT3     

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -43.80uA   100.0uA  -100.0uA   PIN3      DUT3     

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -44.60uA   100.0uA  -100.0uA   PIN4      DUT3     

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -88.80uA   100.0uA  -100.0uA   PIN1      DUT3     

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -44.20uA   100.0uA  -100.0uA   PIN5      DUT4     

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -44.60uA   100.0uA  -100.0uA   PIN6      DUT4     

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -43.60uA   100.0uA  -100.0uA   PIN3      DUT4     

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -44.40uA   100.0uA  -100.0uA   PIN4      DUT4     

TEST NAME: tb__3__DC_lkg_input_lo_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
         -89.00uA   100.0uA  -100.0uA   PIN1      DUT4     

-----------------------------------------------------------------------------------------------------------------------
DUT				Pin             Pin             Measured			DUT						Test Limits
Pin				Name			Result			Value				Result				 Low			High
-----------------------------------------------------------------------------------------------------------------------
DUT01 : 															PASS
 5				RE_A      		PASS			-0.000044600 A 						-0.000100 A		 0.000100 A
 3				WE_A      		PASS			-0.000044400 A 						-0.000100 A		 0.000100 A
 1				CLE       		PASS			-0.000087800 A 						-0.000100 A		 0.000100 A

DUT02 : 															PASS
 6				RE_B      		PASS			-0.000045000 A 						-0.000100 A		 0.000100 A
 4				WE_B      		PASS			-0.000042600 A 						-0.000100 A		 0.000100 A
 1				CLE       		PASS			-0.000088000 A 						-0.000100 A		 0.000100 A

DUT03 : 															PASS
 5				RE_A      		PASS			-0.000044200 A 						-0.000100 A		 0.000100 A
 3				WE_A      		PASS			-0.000043800 A 						-0.000100 A		 0.000100 A
 1				CLE       		PASS			-0.000088800 A 						-0.000100 A		 0.000100 A

DUT04 : 															PASS
 6				RE_B      		PASS			-0.000044600 A 						-0.000100 A		 0.000100 A
 4				WE_B      		PASS			-0.000044400 A 						-0.000100 A		 0.000100 A
 1				CLE       		PASS			-0.000089000 A 						-0.000100 A		 0.000100 A

DUT20 : 															PASS
 6				RE_B      		PASS			-0.000043200 A 						-0.000100 A		 0.000100 A
 4				WE_B      		PASS			-0.000042400 A 						-0.000100 A		 0.000100 A
 1				CLE       		PASS			-0.000042000 A 						-0.000100 A		 0.000100 A



****Active DUTS After 1 2 3 4 20 

TESTEND tb__3__DC_lkg_input_lo_pullup_s5e                  TESTTIME 0.829s TOTALTIME 28.654s


****Active DUTS Before 1 2 3 4 20 

TESTSTART tb__4__DC_lkg_input_lo_pulldown_s5e 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
TEST NAME: tb__4__DC_lkg_input_lo_pulldown_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    128.0uA  -8.000uA   PIN2      DUT1     
          0.000A    128.0uA  -8.000uA   PIN2      DUT20    

TEST NAME: tb__4__DC_lkg_input_lo_pulldown_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    128.0uA  -8.000uA   PIN2      DUT2     

TEST NAME: tb__4__DC_lkg_input_lo_pulldown_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    128.0uA  -8.000uA   PIN2      DUT3     

TEST NAME: tb__4__DC_lkg_input_lo_pulldown_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          0.000A    128.0uA  -8.000uA   PIN2      DUT4     

-----------------------------------------------------------------------------------------------------------------------
DUT				Pin             Pin             Measured			DUT						Test Limits
Pin				Name			Result			Value				Result				 Low			High
-----------------------------------------------------------------------------------------------------------------------
DUT01 : 															PASS
 2				ALE       		PASS			 0.000000000 A 						-0.000008 A		 0.000128 A

DUT02 : 															PASS
 2				ALE       		PASS			 0.000000000 A 						-0.000008 A		 0.000128 A

DUT03 : 															PASS
 2				ALE       		PASS			 0.000000000 A 						-0.000008 A		 0.000128 A

DUT04 : 															PASS
 2				ALE       		PASS			 0.000000000 A 						-0.000008 A		 0.000128 A

DUT20 : 															PASS
 2				ALE       		PASS			 0.000000000 A 						-0.000008 A		 0.000128 A



****Active DUTS After 1 2 3 4 20 

TESTEND tb__4__DC_lkg_input_lo_pulldown_s5e                TESTTIME 0.330s TOTALTIME 29.057s


****Active DUTS Before 1 2 3 4 20 

TESTSTART tb__31__DC_lkg_input_hi_s5e 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          800.0nA   100.0uA  -100.0uA   PIN33     DUT1     
          200.0nA   100.0uA  -100.0uA   PIN33     DUT20    

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          76.40uA   100.0uA  -100.0uA   PIN34     DUT1     
          38.40uA   100.0uA  -100.0uA   PIN34     DUT20    

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN35     DUT1     
          200.0nA   100.0uA  -100.0uA   PIN35     DUT20    

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN36     DUT1     
          200.0nA   100.0uA  -100.0uA   PIN36     DUT20    

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN37     DUT1     
          0.000A    100.0uA  -100.0uA   PIN37     DUT20    

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN38     DUT1     
          200.0nA   100.0uA  -100.0uA   PIN38     DUT20    

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          75.40uA   100.0uA  -100.0uA   PIN39     DUT1     
          37.80uA   100.0uA  -100.0uA   PIN39     DUT20    

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN40     DUT1     
          0.000A    100.0uA  -100.0uA   PIN40     DUT20    

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          800.0nA   100.0uA  -100.0uA   PIN41     DUT1     
          400.0nA   100.0uA  -100.0uA   PIN41     DUT20    

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN7      DUT1     
          0.000A    100.0uA  -100.0uA   PIN7      DUT20    

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN8      DUT1     
          200.0nA   100.0uA  -100.0uA   PIN8      DUT20    

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN9      DUT1     
          0.000A    100.0uA  -100.0uA   PIN9      DUT20    

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN10     DUT1     
          0.000A    100.0uA  -100.0uA   PIN10     DUT20    

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN42     DUT1     
          0.000A    100.0uA  -100.0uA   PIN42     DUT20    

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN44     DUT1     
          200.0nA   100.0uA  -100.0uA   PIN44     DUT20    

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          800.0nA   100.0uA  -100.0uA   PIN33     DUT2     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          76.20uA   100.0uA  -100.0uA   PIN34     DUT2     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN35     DUT2     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN36     DUT2     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN37     DUT2     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN38     DUT2     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          75.40uA   100.0uA  -100.0uA   PIN39     DUT2     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN40     DUT2     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN41     DUT2     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN7      DUT2     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN8      DUT2     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN9      DUT2     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN10     DUT2     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN42     DUT2     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN44     DUT2     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN33     DUT3     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          74.40uA   100.0uA  -100.0uA   PIN34     DUT3     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          800.0nA   100.0uA  -100.0uA   PIN35     DUT3     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          800.0nA   100.0uA  -100.0uA   PIN36     DUT3     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN37     DUT3     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN38     DUT3     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          74.60uA   100.0uA  -100.0uA   PIN39     DUT3     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN40     DUT3     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN41     DUT3     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN7      DUT3     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN8      DUT3     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN9      DUT3     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN10     DUT3     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN42     DUT3     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN44     DUT3     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN33     DUT4     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          74.40uA   100.0uA  -100.0uA   PIN34     DUT4     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN35     DUT4     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN36     DUT4     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN37     DUT4     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN38     DUT4     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          74.60uA   100.0uA  -100.0uA   PIN39     DUT4     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN40     DUT4     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN41     DUT4     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN7      DUT4     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN8      DUT4     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN9      DUT4     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN10     DUT4     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN42     DUT4     

TEST NAME: tb__31__DC_lkg_input_hi_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN44     DUT4     

-----------------------------------------------------------------------------------------------------------------------
DUT				Pin             Pin             Measured			DUT						Test Limits
Pin				Name			Result			Value				Result				 Low			High
-----------------------------------------------------------------------------------------------------------------------
DUT01 : 															PASS
33				DQ0       		PASS			 0.000000800 A 						-0.000100 A		 0.000100 A
34				DQ1       		PASS			 0.000076400 A 						-0.000100 A		 0.000100 A
35				DQ2       		PASS			 0.000000400 A 						-0.000100 A		 0.000100 A
36				DQ3       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
37				DQ4       		PASS			 0.000000400 A 						-0.000100 A		 0.000100 A
38				DQ5       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
39				DQ6       		PASS			 0.000075400 A 						-0.000100 A		 0.000100 A
40				DQ7       		PASS			 0.000000400 A 						-0.000100 A		 0.000100 A
41				DQS       		PASS			 0.000000800 A 						-0.000100 A		 0.000100 A
 7				CE_A      		PASS			 0.000000400 A 						-0.000100 A		 0.000100 A
 9				CLKINA    		PASS			 0.000000400 A 						-0.000100 A		 0.000100 A
42				RESETNA   		PASS			 0.000000400 A 						-0.000100 A		 0.000100 A

DUT02 : 															PASS
33				DQ0       		PASS			 0.000000800 A 						-0.000100 A		 0.000100 A
34				DQ1       		PASS			 0.000076200 A 						-0.000100 A		 0.000100 A
35				DQ2       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
36				DQ3       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
37				DQ4       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
38				DQ5       		PASS			 0.000000400 A 						-0.000100 A		 0.000100 A
39				DQ6       		PASS			 0.000075400 A 						-0.000100 A		 0.000100 A
40				DQ7       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
41				DQS       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
 8				CE_B      		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
10				CLKINB    		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
44				RESETNB   		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A

DUT03 : 															PASS
33				DQ0       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
34				DQ1       		PASS			 0.000074400 A 						-0.000100 A		 0.000100 A
35				DQ2       		PASS			 0.000000800 A 						-0.000100 A		 0.000100 A
36				DQ3       		PASS			 0.000000800 A 						-0.000100 A		 0.000100 A
37				DQ4       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
38				DQ5       		PASS			 0.000000400 A 						-0.000100 A		 0.000100 A
39				DQ6       		PASS			 0.000074600 A 						-0.000100 A		 0.000100 A
40				DQ7       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
41				DQS       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
 7				CE_A      		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
 9				CLKINA    		PASS			 0.000000400 A 						-0.000100 A		 0.000100 A
42				RESETNA   		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A

DUT04 : 															PASS
33				DQ0       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
34				DQ1       		PASS			 0.000074400 A 						-0.000100 A		 0.000100 A
35				DQ2       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
36				DQ3       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
37				DQ4       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
38				DQ5       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
39				DQ6       		PASS			 0.000074600 A 						-0.000100 A		 0.000100 A
40				DQ7       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
41				DQS       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A
 8				CE_B      		PASS			 0.000000400 A 						-0.000100 A		 0.000100 A
10				CLKINB    		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
44				RESETNB   		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A

DUT20 : 															PASS
33				DQ0       		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
34				DQ1       		PASS			 0.000038400 A 						-0.000100 A		 0.000100 A
35				DQ2       		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
36				DQ3       		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
37				DQ4       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
38				DQ5       		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
39				DQ6       		PASS			 0.000037800 A 						-0.000100 A		 0.000100 A
40				DQ7       		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
41				DQS       		PASS			 0.000000400 A 						-0.000100 A		 0.000100 A
 8				CE_B      		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
10				CLKINB    		PASS			 0.000000000 A 						-0.000100 A		 0.000100 A
44				RESETNB   		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A



****Active DUTS After 1 2 3 4 20 

TESTEND tb__31__DC_lkg_input_hi_s5e                        TESTTIME 2.132s TOTALTIME 31.236s


****Active DUTS Before 1 2 3 4 20 

TESTSTART tb__32__DC_lkg_input_hi_pullup_s5e 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN5      DUT1     
          0.000A    100.0uA  -100.0uA   PIN5      DUT20    

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN6      DUT1     
          200.0nA   100.0uA  -100.0uA   PIN6      DUT20    

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN3      DUT1     
          0.000A    100.0uA  -100.0uA   PIN3      DUT20    

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN4      DUT1     
          200.0nA   100.0uA  -100.0uA   PIN4      DUT20    

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN1      DUT1     
          200.0nA   100.0uA  -100.0uA   PIN1      DUT20    

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN5      DUT2     

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN6      DUT2     

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN3      DUT2     

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN4      DUT2     

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN1      DUT2     

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN5      DUT3     

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN6      DUT3     

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN3      DUT3     

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN4      DUT3     

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          600.0nA   100.0uA  -100.0uA   PIN1      DUT3     

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN5      DUT4     

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN6      DUT4     

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          400.0nA   100.0uA  -100.0uA   PIN3      DUT4     

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          200.0nA   100.0uA  -100.0uA   PIN4      DUT4     

TEST NAME: tb__32__DC_lkg_input_hi_pullup_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          1.000uA   100.0uA  -100.0uA   PIN1      DUT4     

-----------------------------------------------------------------------------------------------------------------------
DUT				Pin             Pin             Measured			DUT						Test Limits
Pin				Name			Result			Value				Result				 Low			High
-----------------------------------------------------------------------------------------------------------------------
DUT01 : 															PASS
 5				RE_A      		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
 3				WE_A      		PASS			 0.000000400 A 						-0.000100 A		 0.000100 A
 1				CLE       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A

DUT02 : 															PASS
 6				RE_B      		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
 4				WE_B      		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
 1				CLE       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A

DUT03 : 															PASS
 5				RE_A      		PASS			 0.000000400 A 						-0.000100 A		 0.000100 A
 3				WE_A      		PASS			 0.000000400 A 						-0.000100 A		 0.000100 A
 1				CLE       		PASS			 0.000000600 A 						-0.000100 A		 0.000100 A

DUT04 : 															PASS
 6				RE_B      		PASS			 0.000000400 A 						-0.000100 A		 0.000100 A
 4				WE_B      		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
 1				CLE       		PASS			 0.000001000 A 						-0.000100 A		 0.000100 A

DUT20 : 															PASS
 6				RE_B      		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
 4				WE_B      		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A
 1				CLE       		PASS			 0.000000200 A 						-0.000100 A		 0.000100 A



****Active DUTS After 1 2 3 4 20 

TESTEND tb__32__DC_lkg_input_hi_pullup_s5e                 TESTTIME 0.819s TOTALTIME 32.102s


****Active DUTS Before 1 2 3 4 20 

TESTSTART tb__33__DC_lkg_input_hi_pulldown_s5e 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
TEST NAME: tb__33__DC_lkg_input_hi_pulldown_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          76.80uA   128.0uA  -8.000uA   PIN2      DUT1     
          37.40uA   128.0uA  -8.000uA   PIN2      DUT20    

TEST NAME: tb__33__DC_lkg_input_hi_pulldown_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          76.80uA   128.0uA  -8.000uA   PIN2      DUT2     

TEST NAME: tb__33__DC_lkg_input_hi_pulldown_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          76.00uA   128.0uA  -8.000uA   PIN2      DUT3     

TEST NAME: tb__33__DC_lkg_input_hi_pulldown_s5e
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          76.00uA   128.0uA  -8.000uA   PIN2      DUT4     

-----------------------------------------------------------------------------------------------------------------------
DUT				Pin             Pin             Measured			DUT						Test Limits
Pin				Name			Result			Value				Result				 Low			High
-----------------------------------------------------------------------------------------------------------------------
DUT01 : 															PASS
 2				ALE       		PASS			 0.000076800 A 						-0.000008 A		 0.000128 A

DUT02 : 															PASS
 2				ALE       		PASS			 0.000076800 A 						-0.000008 A		 0.000128 A

DUT03 : 															PASS
 2				ALE       		PASS			 0.000076000 A 						-0.000008 A		 0.000128 A

DUT04 : 															PASS
 2				ALE       		PASS			 0.000076000 A 						-0.000008 A		 0.000128 A

DUT20 : 															PASS
 2				ALE       		PASS			 0.000037400 A 						-0.000008 A		 0.000128 A



****Active DUTS After 1 2 3 4 20 

TESTEND tb__33__DC_lkg_input_hi_pulldown_s5e               TESTTIME 0.337s TOTALTIME 32.485s


****Active DUTS Before 1 2 3 4 20 

TESTSTART tb__42__DC_lkg_RB_hi 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
TEST NAME: tb__42__DC_lkg_RB_hi
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          1.400uA   80.00uA  -80.00uA   PIN43     DUT1     
          400.0nA   80.00uA  -80.00uA   PIN43     DUT20    

TEST NAME: tb__42__DC_lkg_RB_hi
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          1.600uA   80.00uA  -80.00uA   PIN43     DUT2     

TEST NAME: tb__42__DC_lkg_RB_hi
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          1.800uA   80.00uA  -80.00uA   PIN43     DUT3     

TEST NAME: tb__42__DC_lkg_RB_hi
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          1.800uA   80.00uA  -80.00uA   PIN43     DUT4     

-----------------------------------------------------------------------------------------------------------------------
DUT				Pin             Pin             Measured			DUT						Test Limits
Pin				Name			Result			Value				Result				 Low			High
-----------------------------------------------------------------------------------------------------------------------
DUT01 : 															PASS
43				RB        		PASS			 0.000001400 A 						-0.000080 A		 0.000080 A

DUT02 : 															PASS
43				RB        		PASS			 0.000001600 A 						-0.000080 A		 0.000080 A

DUT03 : 															PASS
43				RB        		PASS			 0.000001800 A 						-0.000080 A		 0.000080 A

DUT04 : 															PASS
43				RB        		PASS			 0.000001800 A 						-0.000080 A		 0.000080 A

DUT20 : 															PASS
43				RB        		PASS			 0.000000400 A 						-0.000080 A		 0.000080 A



****Active DUTS After 1 2 3 4 20 

TESTEND tb__42__DC_lkg_RB_hi                               TESTTIME 0.258s TOTALTIME 32.789s


****Active DUTS Before 1 2 3 4 20 

TESTSTART tb__64__DC_iccs_S5E_scr2070b4bp0p0__hvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
TEST NAME: tb__64__DC_iccs_S5E_scr2070b4bp0p0__hvcc
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          92.00uA   772.0uA  -772.0uA   VS2       DUT1     
          140.0uA   772.0uA  -772.0uA   VS2       DUT2     

DUT01 VCC ICC meas = 0.092
DUT02 VCC ICC meas = 0.140
TEST NAME: tb__64__DC_iccs_S5E_scr2070b4bp0p0__hvcc
GO/NOGO   DATA      UPPER     LOWER     PIN/VS    DUT       ALARM
          120.0uA   772.0uA  -772.0uA   VS2       DUT3     
          260.0uA   772.0uA  -772.0uA   VS2       DUT4     
          164.0uA   772.0uA  -772.0uA   VS2       DUT20    

DUT03 VCC ICC meas = 0.120
DUT04 VCC ICC meas = 0.260
DUT20 VCC ICC meas = 0.164


****Active DUTS After 1 2 3 4 20 

TESTEND tb__64__DC_iccs_S5E_scr2070b4bp0p0__hvcc           TESTTIME 4.654s TOTALTIME 37.488s


****Active DUTS Before 1 2 3 4 20 

TESTSTART tb__234__POR_rbcheck_SH_scr10073b5p0p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
Write Incoming Info to MTDW.


****Active DUTS After 1 2 3 4 20 

TESTEND tb__234__POR_rbcheck_SH_scr10073b5p0p0__nvcc       TESTTIME 11.900s TOTALTIME 49.434s


****Active DUTS Before 1 2 3 4 20 

TESTSTART tb__123__ID_RD_RE_WE_check_scr10064b5p0p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0


****Active DUTS After 1 2 3 4 20 

TESTEND tb__123__ID_RD_RE_WE_check_scr10064b5p0p0__nvcc    TESTTIME 7.093s TOTALTIME 56.589s


****Active DUTS Before 1 2 3 4 20 

TESTSTART tb__818__SLC_RD_stamp_KGD_scr10407b5p0p0V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 10


****Active DUTS After 1 2 3 4 20 

COL 320 PAGE 630 

TESTEND tb__818__SLC_RD_stamp_KGD_scr10407b5p0p0V__nvcc    TESTTIME 5.280s TOTALTIME 61.919s


****Active DUTS Before 1 2 3 4 20 

TESTSTART tb__817__SLC_RD_stamp_fixcol_SH_scr10082b5p0p1V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 10
DUT01 BANK1 read stamp copy #1 RESULT PASS 
DUT02 BANK1 read stamp copy #1 RESULT PASS 
DUT03 BANK1 read stamp copy #1 RESULT PASS 
DUT04 BANK1 read stamp copy #1 RESULT PASS 
DUT20 BANK1 read stamp copy #1 RESULT PASS 


****Active DUTS After 1 2 3 4 20 

COL 0 PAGE 88 

TESTEND tb__817__SLC_RD_stamp_fixcol_SH_scr10082b5p0p1V__nvcc TESTTIME 3.368s TOTALTIME 65.334s


****Active DUTS Before 1 2 3 4 20 

TESTSTART tb__130__SLC_RD_PRG_rfcopy_scr10091b5p1p1V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
DUT02 BANK1 CHIP01 TB130 BACKUP_EXISTS
DUT03 BANK1 CHIP01 TB130 BACKUP_EXISTS
DUT04 BANK1 CHIP01 TB130 BACKUP_EXISTS
DUT20 BANK1 CHIP01 TB130 BACKUP_EXISTS
chip 1 running key para table : scr10091b5p1p1
	Address: 0x16E, changeValue:0x01, paramMask:0x01,  is setParam 
	Address: 0x01D, changeValue:0xE0, paramMask:0xE0,  is setParam 
	Address: 0x10D, changeValue:0x00, paramMask:0x06,  is setParam 
	Address: 0x105, changeValue:0x01, paramMask:0x3F,  is setParam 
DUT02 BANK1 CHIP02 TB130 BACKUP_EXISTS
DUT03 BANK1 CHIP02 TB130 BACKUP_EXISTS
DUT04 BANK1 CHIP02 TB130 BACKUP_EXISTS
DUT20 BANK1 CHIP02 TB130 BACKUP_EXISTS
chip 2 running key para table : scr10091b5p1p1
DUT02 BANK1 CHIP03 TB130 BACKUP_EXISTS
DUT03 BANK1 CHIP03 TB130 BACKUP_EXISTS
DUT04 BANK1 CHIP03 TB130 BACKUP_EXISTS
DUT20 BANK1 CHIP03 TB130 BACKUP_EXISTS
chip 3 running key para table : scr10091b5p1p1
DUT02 BANK1 CHIP04 TB130 BACKUP_EXISTS
DUT03 BANK1 CHIP04 TB130 BACKUP_EXISTS
DUT04 BANK1 CHIP04 TB130 BACKUP_EXISTS
DUT20 BANK1 CHIP04 TB130 BACKUP_EXISTS
chip 4 running key para table : scr10091b5p1p1
DUT02 BANK1 CHIP05 TB130 BACKUP_EXISTS
DUT03 BANK1 CHIP05 TB130 BACKUP_EXISTS
DUT04 BANK1 CHIP05 TB130 BACKUP_EXISTS
DUT20 BANK1 CHIP05 TB130 BACKUP_EXISTS
chip 5 running key para table : scr10091b5p1p1
DUT02 BANK1 CHIP06 TB130 BACKUP_EXISTS
DUT03 BANK1 CHIP06 TB130 BACKUP_EXISTS
DUT04 BANK1 CHIP06 TB130 BACKUP_EXISTS
DUT20 BANK1 CHIP06 TB130 BACKUP_EXISTS
chip 6 running key para table : scr10091b5p1p1
DUT02 BANK1 CHIP07 TB130 BACKUP_EXISTS
DUT03 BANK1 CHIP07 TB130 BACKUP_EXISTS
DUT04 BANK1 CHIP07 TB130 BACKUP_EXISTS
DUT20 BANK1 CHIP07 TB130 BACKUP_EXISTS
chip 7 running key para table : scr10091b5p1p1
DUT02 BANK1 CHIP08 TB130 BACKUP_EXISTS
DUT03 BANK1 CHIP08 TB130 BACKUP_EXISTS
DUT04 BANK1 CHIP08 TB130 BACKUP_EXISTS
DUT20 BANK1 CHIP08 TB130 BACKUP_EXISTS
chip 8 running key para table : scr10091b5p1p1


****Active DUTS After 1 2 3 4 20 

COL 3104 PAGE 32 

TESTEND tb__130__SLC_RD_PRG_rfcopy_scr10091b5p1p1V__nvcc   TESTTIME 15.097s TOTALTIME 80.478s


****Active DUTS Before 1 2 3 4 20 

TESTSTART tb__900__REG_RD_bblks_in__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
DUT01 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x018
DUT01 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x2ED
DUT01 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x48D
DUT01 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x5E3
DUT01 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x714
DUT01 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x716
DUT01 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x71C
DUT01 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x71E
DUT01 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x72D
DUT01 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x7C4
DUT01 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x894
DUT01 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0xA85
DUT01 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0xB3C
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1000
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1002
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1008
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x100A
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1042
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1050
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1052
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1058
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x105A
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1084
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1136
DUT01 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x12D7
DUT01 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1445
DUT01 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1447
DUT01 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x144D
DUT01 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x144F
DUT01 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x14E5
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x16E6
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1710
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1712
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1718
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x171A
DUT01 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x17B7
DUT01 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1813
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x19A4
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x19A6
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x19AC
DUT01 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x19AE
DUT01 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1A35
DUT01 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1A37
DUT01 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1A3D
DUT01 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1A3F
DUT01 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2072
DUT01 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x21E7
DUT01 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2431
DUT01 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2433
DUT01 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2439
DUT01 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x243B
DUT01 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2484
DUT01 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2495
DUT01 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2508
DUT01 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x281B
DUT01 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x28E9
DUT01 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2C36
DUT01 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x30BF
DUT01 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3177
DUT01 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3340
DUT01 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3342
DUT01 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3344
DUT01 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3346
DUT01 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3348
DUT01 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x334A
DUT01 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x334C
DUT01 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x334E
DUT01 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3391
DUT01 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3734
DUT01 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3782
DUT01 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x38E3
DUT01 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3940
DUT01 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3BF8
DUT01 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3CA7
DUT01 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4205
DUT01 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4207
DUT01 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4251
DUT01 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x427C
DUT01 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x42A5
DUT01 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x42DB
DUT01 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x449F
DUT01 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x455B
DUT01 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x459E
DUT01 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x45A0
DUT01 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x45A2
DUT01 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x45DF
DUT01 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x45E1
DUT01 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x45E3
DUT01 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4659
DUT01 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4664
DUT01 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x46C3
DUT01 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x46EA
DUT01 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x48F1
DUT01 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4A21
DUT01 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4AA4
DUT01 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4B9C
DUT01 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4CD7
DUT01 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x508C
DUT01 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x51C1
DUT01 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5291
DUT01 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5293
DUT01 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x543A
DUT01 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5566
DUT01 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x55AD
DUT01 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x58C9
DUT01 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5A0D
DUT01 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5A6D
DUT01 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5ABC
DUT01 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5B3E
DUT01 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5B5D
DUT01 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5C00
DUT01 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5C02
DUT01 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5C04
DUT01 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5C06
DUT01 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5C09
DUT01 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x607B
DUT01 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x62B2
DUT01 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x63F5
DUT01 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x63F7
DUT01 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x63FD
DUT01 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x63FF
DUT01 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6552
DUT01 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6681
DUT01 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6683
DUT01 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6689
DUT01 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x668B
DUT01 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x66B6
DUT01 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6739
DUT01 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6924
DUT01 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6B13
DUT01 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6C75
DUT01 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6C94
DUT01 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6C96
DUT01 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6C9C
DUT01 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6C9E
DUT01 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6C9F
DUT01 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6CF4
DUT01 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x7441
DUT01 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7622
DUT01 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7714
DUT01 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7716
DUT01 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x771C
DUT01 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x771E
DUT01 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7B3E
DUT01 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x7B5D
DUT01 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x7CCD
DUT01 BANK1 CHIP01 PLANE00 TB900 BADBLKS 8
DUT01 BANK1 CHIP01 PLANE01 TB900 BADBLKS 5
DUT01 BANK1 CHIP02 PLANE00 TB900 BADBLKS 20
DUT01 BANK1 CHIP02 PLANE01 TB900 BADBLKS 12
DUT01 BANK1 CHIP03 PLANE00 TB900 BADBLKS 4
DUT01 BANK1 CHIP03 PLANE01 TB900 BADBLKS 8
DUT01 BANK1 CHIP04 PLANE00 TB900 BADBLKS 12
DUT01 BANK1 CHIP04 PLANE01 TB900 BADBLKS 5
DUT01 BANK1 CHIP05 PLANE00 TB900 BADBLKS 8
DUT01 BANK1 CHIP05 PLANE01 TB900 BADBLKS 15
DUT01 BANK1 CHIP06 PLANE00 TB900 BADBLKS 9
DUT01 BANK1 CHIP06 PLANE01 TB900 BADBLKS 9
DUT01 BANK1 CHIP07 PLANE00 TB900 BADBLKS 9
DUT01 BANK1 CHIP07 PLANE01 TB900 BADBLKS 13
DUT01 BANK1 CHIP08 PLANE00 TB900 BADBLKS 6
DUT01 BANK1 CHIP08 PLANE01 TB900 BADBLKS 3
DUT02 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x23B
DUT02 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x2AC
DUT02 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x394
DUT02 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x58A
DUT02 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x616
DUT02 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x672
DUT02 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x714
DUT02 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x716
DUT02 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x71C
DUT02 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x71E
DUT02 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x797
DUT02 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x942
DUT02 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x959
DUT02 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x98F
DUT02 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0xB16
DUT02 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0xC46
DUT02 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0xC4A
DUT02 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0xCF1
DUT02 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0xCF5
DUT02 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1011
DUT02 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1013
DUT02 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1019
DUT02 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x101B
DUT02 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x130C
DUT02 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x152C
DUT02 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1657
DUT02 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x165B
DUT02 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1661
DUT02 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x172D
DUT02 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x17B3
DUT02 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1A34
DUT02 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1A36
DUT02 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1A3C
DUT02 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1A3E
DUT02 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1B29
DUT02 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x20FC
DUT02 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x21A5
DUT02 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x22D0
DUT02 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x22D2
DUT02 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x22D8
DUT02 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x22DA
DUT02 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x23A2
DUT02 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2484
DUT02 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2512
DUT02 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x255D
DUT02 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x27F2
DUT02 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x27F4
DUT02 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x285A
DUT02 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3080
DUT02 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x30EA
DUT02 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3360
DUT02 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3657
DUT02 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3670
DUT02 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3671
DUT02 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x380F
DUT02 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3A6C
DUT02 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3B65
DUT02 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3B67
DUT02 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3B6D
DUT02 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3B6F
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4016
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x40D6
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x40D8
DUT02 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x417D
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4282
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4440
DUT02 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4557
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4562
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4564
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4590
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4592
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4594
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4596
DUT02 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4597
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4598
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x459A
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x459C
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x459E
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x45AE
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x45BC
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x45C6
DUT02 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x45DF
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x48A4
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x48A6
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x48AC
DUT02 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x48AE
DUT02 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4BFB
DUT02 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5095
DUT02 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5097
DUT02 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x509D
DUT02 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x509F
DUT02 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x50E5
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x518E
DUT02 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x521B
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x526E
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5290
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x52A8
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5324
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x534C
DUT02 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5449
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x544C
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5450
DUT02 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x546B
DUT02 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5479
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x547E
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5504
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x550A
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5536
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5542
DUT02 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x558D
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x55B6
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x55C4
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x55D4
DUT02 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x55F1
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5600
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x566E
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5722
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x58B0
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x58B2
DUT02 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x58B7
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x58B8
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x58BA
DUT02 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x59A7
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x59C8
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x59CC
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x59E2
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5A82
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5BCC
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5BCE
DUT02 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5BF4
DUT02 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5CAD
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6159
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x61F5
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6245
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6247
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x624D
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x624F
DUT02 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x62EE
DUT02 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6310
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6401
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6403
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6409
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x640B
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6585
DUT02 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x65DA
DUT02 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6684
DUT02 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6686
DUT02 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x668C
DUT02 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x668E
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x668F
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6905
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6907
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x690D
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x690F
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x69C1
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x69C3
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x69C9
DUT02 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x69CB
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7012
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7096
DUT02 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x70C9
DUT02 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x7199
DUT02 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x71B9
DUT02 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x7265
DUT02 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x72E7
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x72EE
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x732E
DUT02 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x7389
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7414
DUT02 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x754B
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x75AE
DUT02 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x75B5
DUT02 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x75B7
DUT02 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x75BD
DUT02 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x75BF
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x75D8
DUT02 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x7685
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7714
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7716
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x771C
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x771E
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x781A
DUT02 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x7875
DUT02 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x78A5
DUT02 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x78F3
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7914
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7916
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x791C
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x791E
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7A34
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7A36
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7A3C
DUT02 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7A3E
DUT02 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x7C43
DUT02 BANK1 CHIP01 PLANE00 TB900 BADBLKS 13
DUT02 BANK1 CHIP01 PLANE01 TB900 BADBLKS 6
DUT02 BANK1 CHIP02 PLANE00 TB900 BADBLKS 6
DUT02 BANK1 CHIP02 PLANE01 TB900 BADBLKS 10
DUT02 BANK1 CHIP03 PLANE00 TB900 BADBLKS 11
DUT02 BANK1 CHIP03 PLANE01 TB900 BADBLKS 2
DUT02 BANK1 CHIP04 PLANE00 TB900 BADBLKS 5
DUT02 BANK1 CHIP04 PLANE01 TB900 BADBLKS 7
DUT02 BANK1 CHIP05 PLANE00 TB900 BADBLKS 22
DUT02 BANK1 CHIP05 PLANE01 TB900 BADBLKS 5
DUT02 BANK1 CHIP06 PLANE00 TB900 BADBLKS 30
DUT02 BANK1 CHIP06 PLANE01 TB900 BADBLKS 14
DUT02 BANK1 CHIP07 PLANE00 TB900 BADBLKS 7
DUT02 BANK1 CHIP07 PLANE01 TB900 BADBLKS 20
DUT02 BANK1 CHIP08 PLANE00 TB900 BADBLKS 20
DUT02 BANK1 CHIP08 PLANE01 TB900 BADBLKS 16
DUT03 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x197
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x440
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x442
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x448
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x44A
DUT03 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x5C1
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x70C
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x714
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x716
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x71C
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x71E
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x726
DUT03 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x8E5
DUT03 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0xA2F
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0xA64
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0xA66
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0xA6C
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0xA6E
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0xA98
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0xC44
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0xC46
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0xC4C
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0xC4E
DUT03 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0xCCD
DUT03 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0xCD0
DUT03 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1182
DUT03 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x124A
DUT03 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x124C
DUT03 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x13A4
DUT03 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x13A6
DUT03 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x13AC
DUT03 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x13AE
DUT03 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x13B0
DUT03 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1685
DUT03 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1687
DUT03 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x168D
DUT03 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x168F
DUT03 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x19E4
DUT03 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x19E6
DUT03 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x19EC
DUT03 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x19EE
DUT03 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1A73
DUT03 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1BAD
DUT03 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1C14
DUT03 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x21EE
DUT03 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x22F6
DUT03 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x22F8
DUT03 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2410
DUT03 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x249C
DUT03 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x261B
DUT03 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2903
DUT03 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2993
DUT03 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x29A3
DUT03 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x306E
DUT03 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x30B0
DUT03 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3213
DUT03 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x322A
DUT03 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3397
DUT03 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x364E
DUT03 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3735
DUT03 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3737
DUT03 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3739
DUT03 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x373D
DUT03 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x373F
DUT03 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x38C4
DUT03 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x38C6
DUT03 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x38CC
DUT03 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x38CE
DUT03 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x39A9
DUT03 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3BC1
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4081
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4083
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4089
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x408B
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x410F
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4111
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x413C
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x41C4
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x41E1
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4399
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x43D0
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x441B
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4422
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x44CA
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4651
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4653
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4659
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x465B
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4665
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4667
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x466B
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x466D
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x466F
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4674
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4675
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4677
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x467B
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x467D
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x467F
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4681
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4683
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4684
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4685
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4686
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4687
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4688
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4689
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x468B
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x468D
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x468F
DUT03 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4889
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4A48
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4A60
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4A62
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4A68
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4A6A
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4B54
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4B56
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4B5C
DUT03 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4B5E
DUT03 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x50F5
DUT03 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5230
DUT03 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5366
DUT03 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5411
DUT03 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5413
DUT03 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5419
DUT03 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x541B
DUT03 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5637
DUT03 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x56E0
DUT03 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x56E2
DUT03 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x56E8
DUT03 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x56EA
DUT03 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5734
DUT03 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5735
DUT03 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5861
DUT03 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x587B
DUT03 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5AD0
DUT03 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5AD2
DUT03 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5AD8
DUT03 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5ADA
DUT03 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x608D
DUT03 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x60E7
DUT03 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6173
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6324
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x632C
DUT03 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x64E9
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x65EE
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6630
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6632
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6638
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x663A
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x668E
DUT03 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x668F
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6692
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x673C
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x673E
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x674C
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x674E
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6752
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6776
DUT03 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x68B1
DUT03 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x68B3
DUT03 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x68B9
DUT03 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x68BB
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x68D4
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x68D6
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x68DC
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x68DE
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6980
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x69EE
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6AEC
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6AF8
DUT03 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6B6C
DUT03 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x722F
DUT03 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x739F
DUT03 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x73F0
DUT03 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x73F2
DUT03 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7534
DUT03 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7536
DUT03 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x753C
DUT03 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x753E
DUT03 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x7557
DUT03 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x768F
DUT03 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7714
DUT03 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7716
DUT03 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x771C
DUT03 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x771E
DUT03 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x78D6
DUT03 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x79C1
DUT03 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x79C3
DUT03 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x79C9
DUT03 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x79CB
DUT03 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7A14
DUT03 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x7AE5
DUT03 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7AF6
DUT03 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7B08
DUT03 BANK1 CHIP01 PLANE00 TB900 BADBLKS 20
DUT03 BANK1 CHIP01 PLANE01 TB900 BADBLKS 5
DUT03 BANK1 CHIP02 PLANE00 TB900 BADBLKS 13
DUT03 BANK1 CHIP02 PLANE01 TB900 BADBLKS 6
DUT03 BANK1 CHIP03 PLANE00 TB900 BADBLKS 5
DUT03 BANK1 CHIP03 PLANE01 TB900 BADBLKS 4
DUT03 BANK1 CHIP04 PLANE00 TB900 BADBLKS 8
DUT03 BANK1 CHIP04 PLANE01 TB900 BADBLKS 9
DUT03 BANK1 CHIP05 PLANE00 TB900 BADBLKS 18
DUT03 BANK1 CHIP05 PLANE01 TB900 BADBLKS 32
DUT03 BANK1 CHIP06 PLANE00 TB900 BADBLKS 11
DUT03 BANK1 CHIP06 PLANE01 TB900 BADBLKS 9
DUT03 BANK1 CHIP07 PLANE00 TB900 BADBLKS 24
DUT03 BANK1 CHIP07 PLANE01 TB900 BADBLKS 9
DUT03 BANK1 CHIP08 PLANE00 TB900 BADBLKS 14
DUT03 BANK1 CHIP08 PLANE01 TB900 BADBLKS 9
DUT04 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x1B5
DUT04 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x300
DUT04 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x302
DUT04 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x308
DUT04 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x30A
DUT04 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x33E
DUT04 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x3F6
DUT04 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x5B3
DUT04 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x714
DUT04 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x716
DUT04 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x71C
DUT04 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x71E
DUT04 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x839
DUT04 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x8EE
DUT04 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x944
DUT04 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x960
DUT04 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x9D2
DUT04 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0xAA5
DUT04 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0xAC8
DUT04 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1007
DUT04 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x146B
DUT04 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x15C6
DUT04 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x176A
DUT04 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x17E6
DUT04 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x18AD
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2125
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2127
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x212D
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x212F
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x214E
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2274
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2276
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x227C
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x227E
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x232E
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2334
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2336
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x233C
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x233E
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x262C
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x26A1
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x26A3
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x26A9
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x26AB
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x26D1
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x26D3
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x26D9
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x26DB
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x26E2
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2713
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2766
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2786
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2804
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2806
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x280C
DUT04 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x280E
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2885
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2887
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x288D
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x288F
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x29A1
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x29A5
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x29A7
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x29AD
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x29AF
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2AA5
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2AA7
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2AAD
DUT04 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2AAF
DUT04 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x335A
DUT04 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3391
DUT04 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x33A9
DUT04 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x33F5
DUT04 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x33F7
DUT04 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x33FD
DUT04 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x33FF
DUT04 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3448
DUT04 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3498
DUT04 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3561
DUT04 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3562
DUT04 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3563
DUT04 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3569
DUT04 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x356B
DUT04 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x35A1
DUT04 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x35A3
DUT04 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x35A9
DUT04 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x35AB
DUT04 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x384D
DUT04 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3960
DUT04 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3962
DUT04 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3968
DUT04 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x396A
DUT04 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x39DF
DUT04 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3A60
DUT04 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3A62
DUT04 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3A68
DUT04 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3A6A
DUT04 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3A9B
DUT04 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x40B5
DUT04 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x40B7
DUT04 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x40BD
DUT04 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x40BF
DUT04 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x40CE
DUT04 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x413E
DUT04 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x42C1
DUT04 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4362
DUT04 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x43EF
DUT04 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x45B5
DUT04 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x460C
DUT04 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x46CD
DUT04 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x480B
DUT04 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x495F
DUT04 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4C0A
DUT04 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4CA6
DUT04 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x508D
DUT04 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5115
DUT04 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5117
DUT04 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x511D
DUT04 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x511F
DUT04 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5135
DUT04 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x519A
DUT04 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x55EF
DUT04 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5683
DUT04 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x568F
DUT04 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x56C0
DUT04 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x56C2
DUT04 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x56C8
DUT04 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x56CA
DUT04 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5836
DUT04 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5A88
DUT04 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5B24
DUT04 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5B34
DUT04 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5B36
DUT04 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5B3C
DUT04 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5B3E
DUT04 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5C3D
DUT04 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6029
DUT04 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6193
DUT04 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6206
DUT04 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6724
DUT04 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6726
DUT04 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x672C
DUT04 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x672E
DUT04 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6732
DUT04 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6734
DUT04 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6736
DUT04 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6748
DUT04 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6752
DUT04 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6819
DUT04 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x688A
DUT04 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6A2A
DUT04 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6AFD
DUT04 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6BD8
DUT04 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x7021
DUT04 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x72FA
DUT04 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x73DA
DUT04 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7494
DUT04 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x7561
DUT04 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x75FC
DUT04 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x763E
DUT04 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x768F
DUT04 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7714
DUT04 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7716
DUT04 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x771C
DUT04 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x771E
DUT04 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x7767
DUT04 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x7793
DUT04 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7926
DUT04 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7BF4
DUT04 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x7BFD
DUT04 BANK1 CHIP01 PLANE00 TB900 BADBLKS 15
DUT04 BANK1 CHIP01 PLANE01 TB900 BADBLKS 4
DUT04 BANK1 CHIP02 PLANE00 TB900 BADBLKS 3
DUT04 BANK1 CHIP02 PLANE01 TB900 BADBLKS 3
DUT04 BANK1 CHIP03 PLANE00 TB900 BADBLKS 18
DUT04 BANK1 CHIP03 PLANE01 TB900 BADBLKS 26
DUT04 BANK1 CHIP04 PLANE00 TB900 BADBLKS 12
DUT04 BANK1 CHIP04 PLANE01 TB900 BADBLKS 17
DUT04 BANK1 CHIP05 PLANE00 TB900 BADBLKS 6
DUT04 BANK1 CHIP05 PLANE01 TB900 BADBLKS 10
DUT04 BANK1 CHIP06 PLANE00 TB900 BADBLKS 12
DUT04 BANK1 CHIP06 PLANE01 TB900 BADBLKS 10
DUT04 BANK1 CHIP07 PLANE00 TB900 BADBLKS 13
DUT04 BANK1 CHIP07 PLANE01 TB900 BADBLKS 4
DUT04 BANK1 CHIP08 PLANE00 TB900 BADBLKS 11
DUT04 BANK1 CHIP08 PLANE01 TB900 BADBLKS 6
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x015
DUT20 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x042
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x043
DUT20 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x054
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x055
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x085
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x087
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x08D
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x08F
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x0FF
DUT20 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x14C
DUT20 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x2AC
DUT20 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x2D2
DUT20 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x324
DUT20 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x4F4
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x651
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x653
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x659
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x65B
DUT20 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x686
DUT20 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x6CC
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x6CD
DUT20 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x6D0
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x6D1
DUT20 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x6D6
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x6D7
DUT20 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x6DE
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x6DF
DUT20 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x6E2
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x6E3
DUT20 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x714
DUT20 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x716
DUT20 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x71C
DUT20 BANK1 CHIP01 PLANE00 TB900 FAILBLOCK 0x71E
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0x831
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0xBF9
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0xC71
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0xC73
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0xC75
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0xC77
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0xC79
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0xC7B
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0xC7D
DUT20 BANK1 CHIP01 PLANE01 TB900 FAILBLOCK 0xC7F
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1001
DUT20 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x104E
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x104F
DUT20 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1072
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x111B
DUT20 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1160
DUT20 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1162
DUT20 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1168
DUT20 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x116A
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1275
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1277
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x127D
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x127F
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x12BF
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x140F
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1417
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1443
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1487
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x14C9
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x14E5
DUT20 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x15A2
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x15C9
DUT20 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x16CC
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x16CD
DUT20 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x16D2
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x16D3
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x16D5
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x16DB
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x16DD
DUT20 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x1702
DUT20 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x17DA
DUT20 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x188A
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1923
DUT20 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x19C4
DUT20 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x19C6
DUT20 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x19CC
DUT20 BANK1 CHIP02 PLANE00 TB900 FAILBLOCK 0x19CE
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1A1B
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1C25
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1C27
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1C2B
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1C2D
DUT20 BANK1 CHIP02 PLANE01 TB900 FAILBLOCK 0x1C2F
DUT20 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x20F6
DUT20 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x210A
DUT20 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x21DF
DUT20 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x22EF
DUT20 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2334
DUT20 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2375
DUT20 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x238A
DUT20 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2472
DUT20 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x24B0
DUT20 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x24B2
DUT20 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x24B8
DUT20 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x24BA
DUT20 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2502
DUT20 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x250E
DUT20 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2580
DUT20 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x25BA
DUT20 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x25F2
DUT20 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x27E6
DUT20 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x292C
DUT20 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x29A1
DUT20 BANK1 CHIP03 PLANE00 TB900 FAILBLOCK 0x2AAA
DUT20 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2AC5
DUT20 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2AC7
DUT20 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2ACD
DUT20 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2ACF
DUT20 BANK1 CHIP03 PLANE01 TB900 FAILBLOCK 0x2CCD
DUT20 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x301A
DUT20 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3054
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3055
DUT20 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x30E2
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3197
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x32E1
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3323
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x34CB
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3541
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3543
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3549
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x354B
DUT20 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x364E
DUT20 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x368E
DUT20 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x36CC
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x36D1
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x36D3
DUT20 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x36D4
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x36D5
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x36D9
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x36DB
DUT20 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x36DC
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x36DD
DUT20 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x36DE
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x36DF
DUT20 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x36E8
DUT20 BANK1 CHIP04 PLANE00 TB900 FAILBLOCK 0x3792
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x38AB
DUT20 BANK1 CHIP04 PLANE01 TB900 FAILBLOCK 0x3AE9
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4044
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4046
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x404C
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x404E
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x40CC
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4231
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4233
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4239
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x423B
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4368
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x43A6
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x43F4
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x43F6
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4415
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x45C7
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x45EC
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4602
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x460A
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4612
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4622
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4624
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x462A
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x462C
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4630
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4632
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4633
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4634
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4636
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4638
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x463A
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x463C
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x463E
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4640
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4641
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4642
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4643
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4644
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4646
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4648
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x464A
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x464C
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x464E
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4650
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4652
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4654
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4656
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4658
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x465A
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x465C
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x465E
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4662
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4664
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4666
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x466A
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x466C
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x466E
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4670
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4672
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4673
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4674
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4675
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4676
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4678
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x467A
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x467B
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x467C
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x467D
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x467E
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4680
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4682
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4683
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4684
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4685
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4686
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4688
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x468A
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x468B
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x468C
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x468D
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x468E
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4798
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4975
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4A05
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4A07
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4A0D
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4A0F
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4BC5
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4BC7
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4BCD
DUT20 BANK1 CHIP05 PLANE01 TB900 FAILBLOCK 0x4BCF
DUT20 BANK1 CHIP05 PLANE00 TB900 FAILBLOCK 0x4C84
DUT20 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5017
DUT20 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x52CA
DUT20 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x548B
DUT20 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5537
DUT20 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x55D1
DUT20 BANK1 CHIP06 PLANE01 TB900 FAILBLOCK 0x5A87
DUT20 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5B78
DUT20 BANK1 CHIP06 PLANE00 TB900 FAILBLOCK 0x5C7C
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x60E3
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x60F9
DUT20 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6140
DUT20 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6148
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x61CD
DUT20 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x61D2
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x61F7
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6225
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x62AD
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x62B5
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6327
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6367
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6373
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x63DB
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x63F7
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6419
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x642B
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6477
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6479
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x64FD
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6541
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x65A5
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x65BB
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x65E5
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6607
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6671
DUT20 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x66E0
DUT20 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x66E2
DUT20 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x66E8
DUT20 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x66EA
DUT20 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6790
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x67D7
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6841
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x68B5
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x68F7
DUT20 BANK1 CHIP07 PLANE00 TB900 FAILBLOCK 0x6A3A
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6B53
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6BE5
DUT20 BANK1 CHIP07 PLANE01 TB900 FAILBLOCK 0x6C03
DUT20 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x701F
DUT20 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x72C8
DUT20 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7624
DUT20 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7626
DUT20 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x762C
DUT20 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x762E
DUT20 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x76DA
DUT20 BANK1 CHIP08 PLANE01 TB900 FAILBLOCK 0x76EB
DUT20 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7714
DUT20 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7716
DUT20 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x771C
DUT20 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x771E
DUT20 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7800
DUT20 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7A2A
DUT20 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7A56
DUT20 BANK1 CHIP08 PLANE00 TB900 FAILBLOCK 0x7BC4
DUT20 BANK1 CHIP01 PLANE00 TB900 BADBLKS 17
DUT20 BANK1 CHIP01 PLANE01 TB900 BADBLKS 27
DUT20 BANK1 CHIP02 PLANE00 TB900 BADBLKS 16
DUT20 BANK1 CHIP02 PLANE01 TB900 BADBLKS 27
DUT20 BANK1 CHIP03 PLANE00 TB900 BADBLKS 17
DUT20 BANK1 CHIP03 PLANE01 TB900 BADBLKS 9
DUT20 BANK1 CHIP04 PLANE00 TB900 BADBLKS 11
DUT20 BANK1 CHIP04 PLANE01 TB900 BADBLKS 18
DUT20 BANK1 CHIP05 PLANE00 TB900 BADBLKS 65
DUT20 BANK1 CHIP05 PLANE01 TB900 BADBLKS 26
DUT20 BANK1 CHIP06 PLANE00 TB900 BADBLKS 3
DUT20 BANK1 CHIP06 PLANE01 TB900 BADBLKS 5
DUT20 BANK1 CHIP07 PLANE00 TB900 BADBLKS 9
DUT20 BANK1 CHIP07 PLANE01 TB900 BADBLKS 30
DUT20 BANK1 CHIP08 PLANE00 TB900 BADBLKS 14
DUT20 BANK1 CHIP08 PLANE01 TB900 BADBLKS 2


****Active DUTS After 1 2 3 4 20 

TESTEND tb__900__REG_RD_bblks_in__nvcc                     TESTTIME 15.859s TOTALTIME 96.385s


****Active DUTS Before 1 2 3 4 20 

TESTSTART tb__140__REG_RD_bcols_in__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
DUT01 BANK1 CHIP01 PLANE00 TB140 BADCOLS 7
DUT01 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x1E6
DUT01 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0xCD4
DUT01 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0xFA4
DUT01 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x242A
DUT01 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x2F54
DUT01 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x30D6
DUT01 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x3DBA
DUT01 BANK1 CHIP01 PLANE01 TB140 BADCOLS 6
DUT01 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0xA80
DUT01 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0xD86
DUT01 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x1178
DUT01 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x1F6C
DUT01 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x396E
DUT01 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x3AF6
DUT01 BANK1 CHIP02 PLANE00 TB140 BADCOLS 11
DUT01 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x59A
DUT01 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0xEE6
DUT01 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x116A
DUT01 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x1336
DUT01 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x14F6
DUT01 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x1786
DUT01 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x2002
DUT01 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x3166
DUT01 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x35B6
DUT01 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x3A06
DUT01 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x46E2
DUT01 BANK1 CHIP02 PLANE01 TB140 BADCOLS 8
DUT01 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0x80C
DUT01 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0xBFE
DUT01 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0xC96
DUT01 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0x1002
DUT01 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0x14EC
DUT01 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0x376C
DUT01 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0x3CF8
DUT01 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0x42C8
DUT01 BANK1 CHIP03 PLANE00 TB140 BADCOLS 9
DUT01 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0xF26
DUT01 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x1106
DUT01 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x1866
DUT01 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x1A5A
DUT01 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x2F36
DUT01 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x3696
DUT01 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x3CDA
DUT01 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x4504
DUT01 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x466C
DUT01 BANK1 CHIP03 PLANE01 TB140 BADCOLS 10
DUT01 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0xAA
DUT01 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x400
DUT01 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x1220
DUT01 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x1F6A
DUT01 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x20B6
DUT01 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x232A
DUT01 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x2FAA
DUT01 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x340E
DUT01 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x4028
DUT01 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x45F0
DUT01 BANK1 CHIP04 PLANE00 TB140 BADCOLS 3
DUT01 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0xDF2
DUT01 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x23BC
DUT01 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x379C
DUT01 BANK1 CHIP04 PLANE01 TB140 BADCOLS 7
DUT01 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x736
DUT01 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x1822
DUT01 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x1860
DUT01 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x2116
DUT01 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x2566
DUT01 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x335E
DUT01 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x3690
DUT01 BANK1 CHIP05 PLANE00 TB140 BADCOLS 3
DUT01 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x2000
DUT01 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x2262
DUT01 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x2D08
DUT01 BANK1 CHIP05 PLANE01 TB140 BADCOLS 6
DUT01 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x1A94
DUT01 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x1AFE
DUT01 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x21A0
DUT01 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x2828
DUT01 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x3882
DUT01 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x3B20
DUT01 BANK1 CHIP06 PLANE00 TB140 BADCOLS 4
DUT01 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0xB7A
DUT01 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x13BC
DUT01 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x13C0
DUT01 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x13C8
DUT01 BANK1 CHIP06 PLANE01 TB140 BADCOLS 8
DUT01 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0xBE0
DUT01 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0xF4C
DUT01 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x12F8
DUT01 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x1404
DUT01 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x17D6
DUT01 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x18B6
DUT01 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x1B30
DUT01 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x3A56
DUT01 BANK1 CHIP07 PLANE00 TB140 BADCOLS 4
DUT01 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0xDC
DUT01 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0xE48
DUT01 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x17FA
DUT01 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x30C8
DUT01 BANK1 CHIP07 PLANE01 TB140 BADCOLS 7
DUT01 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x1F30
DUT01 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x2476
DUT01 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x24C0
DUT01 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x26FA
DUT01 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x2AA4
DUT01 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x3AB0
DUT01 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x40D0
DUT01 BANK1 CHIP08 PLANE00 TB140 BADCOLS 12
DUT01 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x326
DUT01 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x582
DUT01 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0xA08
DUT01 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0xB5C
DUT01 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0xD9C
DUT01 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x1E80
DUT01 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x2C72
DUT01 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x3312
DUT01 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x345A
DUT01 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x3CB0
DUT01 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x4424
DUT01 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x45FE
DUT01 BANK1 CHIP08 PLANE01 TB140 BADCOLS 10
DUT01 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x40
DUT01 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x310
DUT01 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x9D4
DUT01 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0xA3E
DUT01 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x1DB6
DUT01 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x2804
DUT01 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x2A06
DUT01 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x2C54
DUT01 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x393A
DUT01 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x3B7E
DUT02 BANK1 CHIP01 PLANE00 TB140 BADCOLS 4
DUT02 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x1918
DUT02 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x29EC
DUT02 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x2CBE
DUT02 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x3748
DUT02 BANK1 CHIP01 PLANE01 TB140 BADCOLS 3
DUT02 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x2A0
DUT02 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x1E08
DUT02 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x41D2
DUT02 BANK1 CHIP02 PLANE00 TB140 BADCOLS 4
DUT02 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0xDCC
DUT02 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x41EA
DUT02 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x423A
DUT02 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x43EC
DUT02 BANK1 CHIP02 PLANE01 TB140 BADCOLS 2
DUT02 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0x2466
DUT02 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0x384C
DUT02 BANK1 CHIP03 PLANE00 TB140 BADCOLS 10
DUT02 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0xAC8
DUT02 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x1304
DUT02 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x16A0
DUT02 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x1754
DUT02 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x19DC
DUT02 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x1B8A
DUT02 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x2BE4
DUT02 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x3134
DUT02 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x3584
DUT02 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x4702
DUT02 BANK1 CHIP03 PLANE01 TB140 BADCOLS 8
DUT02 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x1032
DUT02 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x1202
DUT02 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x164C
DUT02 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x19DA
DUT02 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x1F54
DUT02 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x2A22
DUT02 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x3416
DUT02 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x44B2
DUT02 BANK1 CHIP04 PLANE00 TB140 BADCOLS 7
DUT02 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x856
DUT02 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0xD84
DUT02 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x1366
DUT02 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x2DC2
DUT02 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x32B4
DUT02 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x425C
DUT02 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x431C
DUT02 BANK1 CHIP04 PLANE01 TB140 BADCOLS 9
DUT02 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x382
DUT02 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0xA0E
DUT02 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x20AA
DUT02 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x21DC
DUT02 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x22C8
DUT02 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x283E
DUT02 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x3974
DUT02 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x3FA6
DUT02 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x444A
DUT02 BANK1 CHIP05 PLANE00 TB140 BADCOLS 12
DUT02 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x512
DUT02 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x7E2
DUT02 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x962
DUT02 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0xF7A
DUT02 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x1ADA
DUT02 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x1F2A
DUT02 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x20F4
DUT02 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x24B2
DUT02 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x2792
DUT02 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x2DF4
DUT02 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x3D5A
DUT02 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x41AA
DUT02 BANK1 CHIP05 PLANE01 TB140 BADCOLS 5
DUT02 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x137E
DUT02 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x1A14
DUT02 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x1C02
DUT02 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x2A92
DUT02 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x3D04
DUT02 BANK1 CHIP06 PLANE00 TB140 BADCOLS 15
DUT02 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0xDCE
DUT02 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0xE80
DUT02 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x12A2
DUT02 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x1A4E
DUT02 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x1EDA
DUT02 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x1EDC
DUT02 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x2470
DUT02 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x26A4
DUT02 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x2728
DUT02 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x272C
DUT02 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x2956
DUT02 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x2A8C
DUT02 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x3100
DUT02 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x3656
DUT02 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x41B0
DUT02 BANK1 CHIP06 PLANE01 TB140 BADCOLS 15
DUT02 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x6FE
DUT02 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0xC6C
DUT02 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x1712
DUT02 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x1A12
DUT02 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x2028
DUT02 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x20DA
DUT02 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x2224
DUT02 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x23EC
DUT02 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x2F86
DUT02 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x33A0
DUT02 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x3ED0
DUT02 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x3F0A
DUT02 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x40D6
DUT02 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x44A4
DUT02 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x4526
DUT02 BANK1 CHIP07 PLANE00 TB140 BADCOLS 3
DUT02 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x13F6
DUT02 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x141E
DUT02 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x45BA
DUT02 BANK1 CHIP07 PLANE01 TB140 BADCOLS 3
DUT02 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x3696
DUT02 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x3E28
DUT02 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x4512
DUT02 BANK1 CHIP08 PLANE00 TB140 BADCOLS 3
DUT02 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0xC1C
DUT02 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x2660
DUT02 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x2CA0
DUT02 BANK1 CHIP08 PLANE01 TB140 BADCOLS 10
DUT02 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x6E8
DUT02 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0xFDC
DUT02 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x1466
DUT02 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x169E
DUT02 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x19F0
DUT02 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x3772
DUT02 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x3898
DUT02 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x391E
DUT02 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x3C1E
DUT02 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x3DE4
DUT03 BANK1 CHIP01 PLANE00 TB140 BADCOLS 6
DUT03 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x11A8
DUT03 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x2FD8
DUT03 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x3136
DUT03 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x331E
DUT03 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x333A
DUT03 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x40FA
DUT03 BANK1 CHIP01 PLANE01 TB140 BADCOLS 3
DUT03 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0xA7E
DUT03 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x10B8
DUT03 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x37F2
DUT03 BANK1 CHIP02 PLANE00 TB140 BADCOLS 4
DUT03 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x954
DUT03 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x1BA6
DUT03 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x2784
DUT03 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x2BD4
DUT03 BANK1 CHIP02 PLANE01 TB140 BADCOLS 1
DUT03 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0x4592
DUT03 BANK1 CHIP03 PLANE00 TB140 BADCOLS 4
DUT03 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x6EA
DUT03 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x1CF2
DUT03 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x251A
DUT03 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x27D2
DUT03 BANK1 CHIP03 PLANE01 TB140 BADCOLS 0
DUT03 BANK1 CHIP04 PLANE00 TB140 BADCOLS 2
DUT03 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x36C2
DUT03 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x3E2A
DUT03 BANK1 CHIP04 PLANE01 TB140 BADCOLS 6
DUT03 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x1026
DUT03 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x1476
DUT03 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x18C6
DUT03 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x2724
DUT03 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x32A6
DUT03 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x36F6
DUT03 BANK1 CHIP05 PLANE00 TB140 BADCOLS 38
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x16E
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x396
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x5BE
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x7E6
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0xA0E
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0xC36
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0xE5E
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0xFFC
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x1086
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x1196
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x12AE
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x14D6
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x16FE
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x1926
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x1B4E
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x1D76
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x1F9E
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x21C6
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x23EE
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x2616
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x283E
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x2A66
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x2C8E
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x2EB6
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x3072
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x30DE
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x3306
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x352E
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x3756
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x3832
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x397E
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x3BA0
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x3BA6
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x3DCE
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x3FF6
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x421E
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x4446
DUT03 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x466E
DUT03 BANK1 CHIP05 PLANE01 TB140 BADCOLS 5
DUT03 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x1936
DUT03 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x1BDA
DUT03 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x33F0
DUT03 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x3728
DUT03 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x3D40
DUT03 BANK1 CHIP06 PLANE00 TB140 BADCOLS 3
DUT03 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x2E0
DUT03 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0xAAC
DUT03 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x2D2C
DUT03 BANK1 CHIP06 PLANE01 TB140 BADCOLS 6
DUT03 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x58E
DUT03 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x9C2
DUT03 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0xA7E
DUT03 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x2ABE
DUT03 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x2C42
DUT03 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x38A4
DUT03 BANK1 CHIP07 PLANE00 TB140 BADCOLS 6
DUT03 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0xBEC
DUT03 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0xFA4
DUT03 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x1064
DUT03 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x2C12
DUT03 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x2F56
DUT03 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x3D2A
DUT03 BANK1 CHIP07 PLANE01 TB140 BADCOLS 10
DUT03 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0xEC
DUT03 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0xB40
DUT03 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x128C
DUT03 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x1D20
DUT03 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x1F7E
DUT03 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x3340
DUT03 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x34E8
DUT03 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x3640
DUT03 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x405E
DUT03 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x4494
DUT03 BANK1 CHIP08 PLANE00 TB140 BADCOLS 6
DUT03 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0xC88
DUT03 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x19DC
DUT03 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x2318
DUT03 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x2F08
DUT03 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x4160
DUT03 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x42BC
DUT03 BANK1 CHIP08 PLANE01 TB140 BADCOLS 5
DUT03 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x110E
DUT03 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x11DE
DUT03 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x2CB4
DUT03 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x2F3E
DUT03 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x4544
DUT04 BANK1 CHIP01 PLANE00 TB140 BADCOLS 7
DUT04 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x48AE
DUT04 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0xB1A
DUT04 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x162C
DUT04 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x30F2
DUT04 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x3480
DUT04 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x3AD6
DUT04 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x41B6
DUT04 BANK1 CHIP01 PLANE01 TB140 BADCOLS 13
DUT04 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x56
DUT04 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x76C
DUT04 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x1640
DUT04 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x194A
DUT04 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x2078
DUT04 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x25AA
DUT04 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x2866
DUT04 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x2DA0
DUT04 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x2FD8
DUT04 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x360C
DUT04 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x3924
DUT04 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x421A
DUT04 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x4328
DUT04 BANK1 CHIP02 PLANE00 TB140 BADCOLS 3
DUT04 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0xE4C
DUT04 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x2522
DUT04 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x2826
DUT04 BANK1 CHIP02 PLANE01 TB140 BADCOLS 6
DUT04 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0x1B6E
DUT04 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0x3918
DUT04 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0x3C26
DUT04 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0x4078
DUT04 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0x40C4
DUT04 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0x43B2
DUT04 BANK1 CHIP03 PLANE00 TB140 BADCOLS 15
DUT04 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x1E8
DUT04 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x834
DUT04 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x902
DUT04 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x9B6
DUT04 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0xE74
DUT04 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x1422
DUT04 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x20F8
DUT04 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x2570
DUT04 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x28B4
DUT04 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x303C
DUT04 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x3130
DUT04 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x3134
DUT04 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x4260
DUT04 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x43BE
DUT04 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x44C0
DUT04 BANK1 CHIP03 PLANE01 TB140 BADCOLS 7
DUT04 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x6E6
DUT04 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x1084
DUT04 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x1B38
DUT04 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x1CE2
DUT04 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x1DE4
DUT04 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x2108
DUT04 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x355C
DUT04 BANK1 CHIP04 PLANE00 TB140 BADCOLS 8
DUT04 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x45E
DUT04 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x5BA
DUT04 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x61A
DUT04 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x1F3E
DUT04 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x244A
DUT04 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x2D28
DUT04 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x2D42
DUT04 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x3C6A
DUT04 BANK1 CHIP04 PLANE01 TB140 BADCOLS 21
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0xE6
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x5C2
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0xF80
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x1348
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x13B8
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x1474
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x14B4
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x14B6
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x16D8
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x16EC
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x1D7A
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x1F42
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x1FC0
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x2078
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x2742
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x2D4A
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x3490
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x3638
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x3B52
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x3C1E
DUT04 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x3FA8
DUT04 BANK1 CHIP05 PLANE00 TB140 BADCOLS 6
DUT04 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x3EA
DUT04 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x22FE
DUT04 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x2718
DUT04 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x2882
DUT04 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x295C
DUT04 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x3716
DUT04 BANK1 CHIP05 PLANE01 TB140 BADCOLS 3
DUT04 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x1890
DUT04 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x3B10
DUT04 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x3BA0
DUT04 BANK1 CHIP06 PLANE00 TB140 BADCOLS 3
DUT04 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x338
DUT04 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x1708
DUT04 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x4178
DUT04 BANK1 CHIP06 PLANE01 TB140 BADCOLS 2
DUT04 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x2130
DUT04 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x26AC
DUT04 BANK1 CHIP07 PLANE00 TB140 BADCOLS 15
DUT04 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x1C0
DUT04 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0xCA2
DUT04 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0xD4A
DUT04 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x1296
DUT04 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x16E6
DUT04 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x18A4
DUT04 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x19F0
DUT04 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x1B36
DUT04 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x28AC
DUT04 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x2E5E
DUT04 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x30C6
DUT04 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x3516
DUT04 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x3966
DUT04 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x4378
DUT04 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x46A8
DUT04 BANK1 CHIP07 PLANE01 TB140 BADCOLS 2
DUT04 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x672
DUT04 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0xCCE
DUT04 BANK1 CHIP08 PLANE00 TB140 BADCOLS 5
DUT04 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x320
DUT04 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x11E6
DUT04 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x1F9A
DUT04 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x2544
DUT04 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x2B42
DUT04 BANK1 CHIP08 PLANE01 TB140 BADCOLS 8
DUT04 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x4AE
DUT04 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x5A6
DUT04 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x77E
DUT04 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0xDCE
DUT04 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x219C
DUT04 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x272E
DUT04 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x3662
DUT04 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x371E
DUT20 BANK1 CHIP01 PLANE00 TB140 BADCOLS 5
DUT20 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x8F2
DUT20 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0xE3E
DUT20 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x199C
DUT20 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x3C04
DUT20 BANK1 CHIP01 PLANE00 TB140 FAILCOL 0x3C1C
DUT20 BANK1 CHIP01 PLANE01 TB140 BADCOLS 3
DUT20 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x9F4
DUT20 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x1118
DUT20 BANK1 CHIP01 PLANE01 TB140 FAILCOL 0x37E2
DUT20 BANK1 CHIP02 PLANE00 TB140 BADCOLS 6
DUT20 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x10FE
DUT20 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x2052
DUT20 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x2C06
DUT20 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x2F2E
DUT20 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x4194
DUT20 BANK1 CHIP02 PLANE00 TB140 FAILCOL 0x42BE
DUT20 BANK1 CHIP02 PLANE01 TB140 BADCOLS 2
DUT20 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0x3A94
DUT20 BANK1 CHIP02 PLANE01 TB140 FAILCOL 0x3AC8
DUT20 BANK1 CHIP03 PLANE00 TB140 BADCOLS 8
DUT20 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x10E0
DUT20 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x1260
DUT20 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x1FA0
DUT20 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x2472
DUT20 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x3360
DUT20 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x347E
DUT20 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x384E
DUT20 BANK1 CHIP03 PLANE00 TB140 FAILCOL 0x3B06
DUT20 BANK1 CHIP03 PLANE01 TB140 BADCOLS 7
DUT20 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x1560
DUT20 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x1924
DUT20 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x1D8E
DUT20 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x3BA4
DUT20 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x418E
DUT20 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x41FA
DUT20 BANK1 CHIP03 PLANE01 TB140 FAILCOL 0x446C
DUT20 BANK1 CHIP04 PLANE00 TB140 BADCOLS 3
DUT20 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x364
DUT20 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x3E16
DUT20 BANK1 CHIP04 PLANE00 TB140 FAILCOL 0x463C
DUT20 BANK1 CHIP04 PLANE01 TB140 BADCOLS 4
DUT20 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0xD70
DUT20 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x11C0
DUT20 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x2A28
DUT20 BANK1 CHIP04 PLANE01 TB140 FAILCOL 0x2FF0
DUT20 BANK1 CHIP05 PLANE00 TB140 BADCOLS 4
DUT20 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x9E0
DUT20 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x1180
DUT20 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x159C
DUT20 BANK1 CHIP05 PLANE00 TB140 FAILCOL 0x26AA
DUT20 BANK1 CHIP05 PLANE01 TB140 BADCOLS 6
DUT20 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x1076
DUT20 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x1CE6
DUT20 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x260C
DUT20 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x2A7C
DUT20 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x2BE2
DUT20 BANK1 CHIP05 PLANE01 TB140 FAILCOL 0x3E0A
DUT20 BANK1 CHIP06 PLANE00 TB140 BADCOLS 9
DUT20 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x59A
DUT20 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x1070
DUT20 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x171C
DUT20 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x188E
DUT20 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x23CA
DUT20 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x354C
DUT20 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x356E
DUT20 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x3F5E
DUT20 BANK1 CHIP06 PLANE00 TB140 FAILCOL 0x4046
DUT20 BANK1 CHIP06 PLANE01 TB140 BADCOLS 3
DUT20 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0xB60
DUT20 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x1392
DUT20 BANK1 CHIP06 PLANE01 TB140 FAILCOL 0x2990
DUT20 BANK1 CHIP07 PLANE00 TB140 BADCOLS 9
DUT20 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x4926
DUT20 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x146C
DUT20 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x14B6
DUT20 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x1552
DUT20 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x1840
DUT20 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x1BF0
DUT20 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x2D8C
DUT20 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x36EC
DUT20 BANK1 CHIP07 PLANE00 TB140 FAILCOL 0x42F4
DUT20 BANK1 CHIP07 PLANE01 TB140 BADCOLS 16
DUT20 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x1EC
DUT20 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x54C
DUT20 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x1510
DUT20 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x1960
DUT20 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x2368
DUT20 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x2728
DUT20 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x2856
DUT20 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x2C7C
DUT20 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x2F56
DUT20 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x3704
DUT20 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x3790
DUT20 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x38BA
DUT20 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x3BE0
DUT20 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x3D02
DUT20 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x4194
DUT20 BANK1 CHIP07 PLANE01 TB140 FAILCOL 0x42BA
DUT20 BANK1 CHIP08 PLANE00 TB140 BADCOLS 6
DUT20 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x126A
DUT20 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x1EC8
DUT20 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x2634
DUT20 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x309A
DUT20 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x316E
DUT20 BANK1 CHIP08 PLANE00 TB140 FAILCOL 0x4006
DUT20 BANK1 CHIP08 PLANE01 TB140 BADCOLS 4
DUT20 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x10A0
DUT20 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x2122
DUT20 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x2A84
DUT20 BANK1 CHIP08 PLANE01 TB140 FAILCOL 0x30DC


****Active DUTS After 1 2 3 4 20 

TESTEND tb__140__REG_RD_bcols_in__nvcc                     TESTTIME 10.993s TOTALTIME 107.423s


****Active DUTS Before 1 2 3 4 20 

TESTSTART tb__960__PROCESSING_cst_decode_datalog_scr10103b5p0p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0

DUT1 BLK0x71c CST Datalog print start

 ++++++ CDT Section 0 ++++++ 
Test Block Number: 218
tb__0__Init__nvcc
Temp: 83 84 85 84 84 84 84 84 
CST V2
Product: V7512X42AKB5PL_Rev02
Product: V7512X42AKB5PL_Rev02
XML_MD5: F8F4E9332B1BC97DB762F4025E7CC461
Lib Rev: 94
Log Format Rev: 6
TOTAL DIE: 8
TOTAL PLN: 2
Program Name: V7512X42AKB5PL_Rev02
HW Ver: 25
TB FW Ver: 14
DC FW Ver: 17
BIB S/N  : 66 80 31
Slot:01
Test Time  : 05/18/21 12:56
Size: 10*14
Location : L10
 -- 0.22s
tb__120__XY_Location_Display__nvcc
Temp: 83 84 85 84 84 84 84 85 
DIE0 LOT:EP0405246.00C W:21 X:13 Y:25
DIE1 LOT:EP0405246.00C W:21 X:13 Y:24
DIE2 LOT:EP0405256.00C W:01 X:23 Y:21
DIE3 LOT:EP0405246.00C W:21 X:14 Y:24
DIE4 LOT:EP0405246.00C W:20 X:32 Y:17
DIE5 LOT:EP0405246.00C W:20 X:33 Y:17
DIE6 LOT:EP0405256.00C W:17 X:12 Y:19
DIE7 LOT:EP0405246.00C W:20 X:30 Y:17
 -- 0.03s
tb__3__Scan_Parm__nvcc
Temp: 83 84 85 84 84 84 84 84 
 -- 0.08s
tb__2__POR__nvcc
Temp: 83 84 85 84 84 84 84 84 
GBD:cnt = 0
 -- 0.00s
tb__4__Find_Block_for_CST_Log__nvcc
Temp: 83 84 85 84 84 84 84 85 
Has log B71C
GBD:cnt = 0
GBD:cnt = 0
 -- 5.11s
tb__236__POR_from_RF_blk1_scr10074b5p0p0__nvcc
Temp: 83 84 85 84 84 84 84 85 
GBD:cnt = 0
 -- 0.49s
tb__5__Print_Parm__nvcc
Temp: 83 84 85 84 84 84 84 85 
P_DIE00 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B2 B6 B8 31 33 4F CF BF 3F 
P0x020: EA 17 93 1B B7 C7 87 88 37 91 C9 A6 1F 23 5F 5F 
P0x030: 5A 5A 5F 71 30 88 24 60 60 5A 5A 5F 70 30 C8 E7 
P0x040: 30 2D 2F EA 30 A9 90 33 86 C8 69 38 96 2B AE CC 
P0x050: 86 2B 5F 2D 0D CD 1B 01 02 10 00 01 45 40 09 98 
P0x060: 9A 44 E4 A2 59 B0 08 10 00 10 01 00 11 F3 E2 DA 
P0x070: 91 A5 88 00 CB AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A7 68 98 AA 69 66 89 00 03 0B 
P0x0E0: 48 67 0F 0A 00 00 4A 23 23 2F 2B 24 0C 24 00 40 
P0x0F0: 80 64 90 4B 62 53 DA 50 51 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE01 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B1 B7 B6 31 31 4F CF BE 40 
P0x020: EA 17 93 1B B7 C7 87 87 37 90 C8 A8 21 25 62 62 
P0x030: 5C 5C 62 73 30 88 27 63 63 5C 5C 62 73 30 C8 E5 
P0x040: 2E 2D 2F EA 2C A9 91 33 86 C8 69 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 45 40 0A 98 
P0x060: 9A 44 E4 A4 5A B0 08 10 00 00 00 00 10 E3 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A8 67 98 AA 67 68 89 00 03 0B 
P0x0E0: 47 68 11 09 00 00 4A 24 23 1F 24 1C 14 2C 00 40 
P0x0F0: 80 63 92 4B 62 52 DA 4F 52 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE02 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B1 B5 B6 31 31 4F CF BE 3F 
P0x020: EA 17 93 1B B7 C7 87 88 36 90 C6 A6 20 25 61 61 
P0x030: 5B 5B 60 72 30 88 26 62 62 5C 5C 61 73 30 C8 E6 
P0x040: 30 2D 2E EA 2E A8 91 33 87 C8 69 39 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 46 41 09 98 
P0x060: 9A 44 E4 A9 5D B0 08 10 00 00 00 20 22 E3 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A9 76 9A A9 68 66 8A 00 03 0B 
P0x0E0: 47 77 10 09 00 00 4A 24 24 27 23 1C 0C 24 00 40 
P0x0F0: 80 68 93 4C 61 5B E0 58 58 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE03 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B1 B7 B7 31 30 4F CF BF 3E 
P0x020: EA 17 93 1C B7 C7 87 87 37 91 C6 A2 21 24 61 61 
P0x030: 5B 5B 61 72 30 88 27 63 61 5C 5C 61 72 30 C8 E3 
P0x040: 2E 2C 2D EA 2B A9 91 33 87 C7 68 39 97 2C AF CD 
P0x050: 87 2B 5E 2C 0D CC 1B 01 02 10 00 01 45 40 09 98 
P0x060: 9A 44 E4 A4 5A B0 08 10 00 00 00 00 10 E3 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A7 68 9A A9 68 66 89 00 03 0B 
P0x0E0: 48 67 12 08 00 00 4A 23 24 27 1C 1B 1C 24 00 40 
P0x0F0: 80 65 95 4C 63 53 DA 50 51 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE04 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 30 B2 B5 B6 30 31 4E CE BF 3F 
P0x020: EA 16 92 1A B7 C7 88 86 36 91 CC A1 25 24 61 60 
P0x030: 5A 5B 5F 70 30 88 26 61 61 5B 5B 60 71 30 C8 E6 
P0x040: 2F 2D 2E E9 2D B1 91 33 86 C7 68 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 45 40 09 98 
P0x060: 9A 44 E4 A6 5B B0 08 10 00 00 F0 00 00 E2 E2 DA 
P0x070: 91 A5 88 00 BB AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A7 57 9A A9 68 67 89 00 03 0B 
P0x0E0: 47 57 11 09 00 00 4A 24 24 1F 23 1C 14 24 00 40 
P0x0F0: 80 67 9C 4C 65 59 E1 56 57 30 07 EB 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE05 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B0 B6 B5 30 30 4E CE BF 3E 
P0x020: EA 16 93 1B B6 C7 88 87 36 8F C8 9C 23 25 61 60 
P0x030: 5A 5A 5F 70 30 88 26 62 61 5B 5B 60 71 30 C8 E8 
P0x040: 2F 2D 2E EA 30 A9 91 33 87 C7 68 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 45 40 0A 98 
P0x060: 9A 44 E4 A8 5C B0 08 10 00 00 F0 00 00 E2 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A8 77 9A A9 67 66 89 00 03 0B 
P0x0E0: 47 77 0E 08 00 00 4A 24 24 27 23 24 1D 2C 00 40 
P0x0F0: 80 66 9E 4C 66 59 E3 57 5A 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE06 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1E 62 00 80 48 31 B2 B6 B7 31 31 4F CF BF 3E 
P0x020: EA 17 93 1B B7 C8 88 87 36 90 C5 A1 26 27 63 62 
P0x030: 5B 5B 60 71 30 88 26 62 61 5B 5B 60 71 30 C8 E6 
P0x040: 2F 2D 2E E8 2C A9 91 33 86 C8 69 39 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 46 41 0A 98 
P0x060: 9A 44 E4 AA 5E B0 08 10 00 00 00 20 11 E3 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A7 67 9A A9 66 66 89 00 03 0B 
P0x0E0: 48 67 11 0A 00 00 4A 24 24 27 21 24 1C 2C 00 40 
P0x0F0: 80 64 93 4B 61 56 DB 54 53 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE07 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1C 62 00 80 48 31 B1 B7 B6 31 31 4F CF BF 40 
P0x020: EA 17 93 1B B7 C7 88 86 35 91 D1 A1 20 24 60 60 
P0x030: 5A 5A 5F 70 30 88 27 63 62 5C 5B 60 70 30 C8 E4 
P0x040: 2F 2D 2F EA 30 B1 91 33 86 C8 69 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 45 40 09 98 
P0x060: 9A 44 E4 A5 5B B0 08 10 01 00 00 10 00 E2 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A9 77 9A A9 67 65 89 00 03 0B 
P0x0E0: 47 77 11 08 00 00 4A 1C 24 27 24 24 13 2C 00 40 
P0x0F0: 80 68 9E 4D 66 57 DF 55 56 30 07 E6 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

 -- 6.23s
tb__6__Parm_Ver_Check_CMD4C__nvcc
Temp: 83 85 85 84 84 84 84 85 
DSParm_D0:2.32
DSParm_D1:2.32
DSParm_D2:2.32
DSParm_D3:2.32
DSParm_D4:2.32
DSParm_D5:2.32
DSParm_D6:2.32
DSParm_D7:2.32
GBD:cnt = 0
 -- 0.96s
tb__123__ID_RD_RE_WE_check_scr10064b5p0p0__nvcc
Temp: 83 84 85 84 84 84 84 85 
GBD:cnt = 0
 -- 0.48s
tb__818__SLC_RD_stamp_KGD_scr10407b5p0p0V__nvcc
Temp: 83 84 85 84 84 84 84 85 
GBD:cnt = 0
 -- 0.48s
tb__817__SLC_RD_stamp_fixcol_SH_scr10082b5p3p1V__nvcc
Temp: 83 84 85 84 84 84 84 85 
GBD:cnt = 0
 -- 0.48s
tb__130__SLC_RD_PRG_rfcopy_scr10091b5p1p1V__nvcc
Temp: 83 84 85 84 84 84 84 85 
D0 Skip
D1 Skip
D2 Skip
D3 Skip
D4 Skip
D5 Skip
D6 Skip
D7 Skip
GBD:cnt = 0
 -- 0.48s
tb__930__TRIM_rf_reset_swapblock_woUR_scr10087b5p0p0__nvcc
Temp: 83 84 85 84 84 84 84 85 
GBD:cnt = 0
GBD:cnt = 0
 -- 5.59s
tb__205__Incoming_BC_Check__nvcc
Temp: 84 84 85 84 84 85 84 85 
GBC_DIE0_P0: 1E6 CD4 FA4 242A 2F54 30D6 3DBA cnt = 7
GBC_DIE0_P1: A80 D86 1178 1F6C 396E 3AF6 cnt = 6
GBC_DIE1_P0: 59A EE6 116A 1336 14F6 1786 2002 3166 35B6 3A06 46E2 cnt = 11
GBC_DIE1_P1: 80C BFE C96 1002 14EC 376C 3CF8 42C8 cnt = 8
GBC_DIE2_P0: F26 1106 1866 1A5A 2F36 3696 3CDA 4504 466C cnt = 9
GBC_DIE2_P1: AA 400 1220 1F6A 20B6 232A 2FAA 340E 4028 45F0 cnt = 10
GBC_DIE3_P0: DF2 23BC 379C cnt = 3
GBC_DIE3_P1: 736 1822 1860 2116 2566 335E 3690 cnt = 7
GBC_DIE4_P0: 2000 2262 2D08 cnt = 3
GBC_DIE4_P1: 1A94 1AFE 21A0 2828 3882 3B20 cnt = 6
GBC_DIE5_P0: B7A 13BC 13C0 13C8 cnt = 4
GBC_DIE5_P1: BE0 F4C 12F8 1404 17D6 18B6 1B30 3A56 cnt = 8
GBC_DIE6_P0: DC E48 17FA 30C8 cnt = 4
GBC_DIE6_P1: 1F30 2476 24C0 26FA 2AA4 3AB0 40D0 cnt = 7
GBC_DIE7_P0: 326 582 A08 B5C D9C 1E80 2C72 3312 345A 3CB0 4424 45FE cnt = 12
GBC_DIE7_P1: 40 310 9D4 A3E 1DB6 2804 2A06 2C54 393A 3B7E cnt = 10
GBD:cnt = 0
 -- 0.55s
tb__691__Incoming_BB_Check__nvcc
Temp: 84 85 86 84 84 85 84 85 
GBB_DIE0_P0: 18 714 716 71C 71E 7C4 894 B3C cnt = 8
GBB_DIE0_P1: 2ED 48D 5E3 72D A85 cnt = 5
GBB_DIE1_P0: 0 2 8 A 42 50 52 58 5A 84 136 6E6 710 712 718 71A 9A4 9A6 9AC 9AE cnt = 20
GBB_DIE1_P1: 2D7 445 447 44D 44F 4E5 7B7 813 A35 A37 A3D A3F cnt = 12
GBB_DIE2_P0: 72 484 508 C36 cnt = 4
GBB_DIE2_P1: 1E7 431 433 439 43B 495 81B 8E9 cnt = 8
GBB_DIE3_P0: 340 342 344 346 348 34A 34C 34E 734 782 940 BF8 cnt = 12
GBB_DIE3_P1: BF 177 391 8E3 CA7 cnt = 5
GBB_DIE4_P0: 27C 59E 5A0 5A2 664 6EA AA4 B9C cnt = 8
GBB_DIE4_P1: 205 207 251 2A5 2DB 49F 55B 5DF 5E1 5E3 659 6C3 8F1 A21 CD7 cnt = 15
GBB_DIE5_P0: 8C 43A 566 ABC B3E C00 C02 C04 C06 cnt = 9
GBB_DIE5_P1: 1C1 291 293 5AD 8C9 A0D A6D B5D C09 cnt = 9
GBB_DIE6_P0: 2B2 552 6B6 924 C94 C96 C9C C9E CF4 cnt = 9
GBB_DIE6_P1: 7B 3F5 3F7 3FD 3FF 681 683 689 68B 739 B13 C75 C9F cnt = 13
GBB_DIE7_P0: 622 714 716 71C 71E B3E cnt = 6
GBB_DIE7_P1: 441 B5D CCD cnt = 3
GBD:cnt = 0
 -- 2.50s
tb__702__STRESS_datapath_scr10226b5p4p0__hvcc
Temp: 83 84 86 84 84 84 84 85 
stress stamp exist, Skip
GBD:cnt = 0
 -- 1.06s
tb__704__STRESS_allG_cycling_scr10648b5p3p1__hvcc
Temp: 83 85 86 84 84 85 84 85 
stress stamp exist, Skip
GBD:cnt = 0
 -- 0.48s
tb__772__SCREEN_AIPR_toggle_stuck_after_allG_cycle_scr11094b5p0p0__nvcc
Temp: 84 85 85 84 84 85 84 85 
D0 GB0
D1 GB4
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 0.62s
tb__124__ID_RD_scr10065b5p1p0__hvcc
Temp: 84 85 85 84 84 85 84 85 
GBD:cnt = 0
 -- 0.58s
tb__125__ID_RD_scr10065b5p1p0__nvcc
Temp: 83 84 86 84 84 85 84 85 
GBD:cnt = 0
 -- 0.58s
tb__351__SLC_ERS_phys_secure_scr10054b5p2p0__nvcc
Temp: 83 84 85 84 84 85 84 85 
D0 GB0
D1 GB4
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 0.53s
tb__330__SLC_ERS_scr10049b5p0p0V__nvcc
Temp: 84 85 86 84 84 85 84 85 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 5.46s
tb__160__SCREEN_bl_open_repair_scr10100b5p2p0__nvcc
Temp: 86 87 88 86 87 87 86 88 
D0 GB67E
D1 GB67E
D2 GB67E
D3 GB67E
D4 GB67E
D5 GB67E
D6 GB67E
D7 GB67E
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 5.87s
tb__161__SCREEN_bl_leak_repair_scr10084b5p2p0__nvcc
Temp: 84 86 86 85 85 85 85 86 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 6.20s
tb__192__SCREEN_sa_latch_detect_repair_scr10384b5p0p0__nvcc
Temp: 84 85 86 85 85 85 84 86 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 6.22s
tb__203__SCREEN_regtrans_slc_scr10213b5p0p0__nvcc
Temp: 84 85 86 84 85 85 85 85 
Apple V2 Legacy mode
D0 GB0
D0 GB2
D1 GB4
D1 GB6
D2 GB0
D2 GB2
D3 GB0
D3 GB2
D4 GB0
D4 GB2
D5 GB0
D5 GB2
D6 GB0
D6 GB2
D7 GB0
D7 GB2
GBD:cnt = 0
 -- 4.36s
tb__191__SCREEN_din_dout_17tiers_scr10174b5p2p0__nvcc
Temp: 84 86 87 85 85 86 85 86 
GBD:cnt = 0
 -- 10.60s
tb__1190__SCREEN_din_dout_CMD16_TM_random_scr11009b5p0p0__nvcc
Temp: 84 85 86 84 85 85 84 85 
Apple V2 Legacy mode
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 0.92s
tb__193__SCREEN_cmd80_xdlreset_vdd_scr10237b5p0p0__nvcc
Temp: 84 85 86 84 85 85 84 86 
GBD:cnt = 0
 -- 0.99s
tb__194__SCREEN_segmented_bitscan_scr10238b5p1p0__nvcc
Temp: 84 85 86 84 85 85 85 86 
GBD:cnt = 0
 -- 0.49s
tb__195__SCREEN_latches_folding1_scr10160b5p0p0__nvcc
Temp: 84 85 86 84 85 85 84 85 
D0 GB0
D1 GB4
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 4.38s
tb__211__SCREEN_iso_latch_set_reset_scr10146b5p1p0__nvcc
Temp: 84 85 86 84 85 85 84 86 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 9.83s
tb__200__SCREEN_xdl_cmd32_cmdca_scr10179b5p0p0__nvcc
Temp: 84 85 86 84 85 85 85 86 
D0 GB0
D1 GB4
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 6.66s
tb__197__MONITOR_dnor_bit_scan_scr10367b5p1p0__nvcc
Temp: 84 86 86 85 85 86 85 86 
 -- 0.57s
tb__674__SCREEN_block_addressing_scr10135b5p1p0V__nvcc
Temp: 84 86 87 85 86 86 85 86 
GBD:cnt = 0
 -- 34.71s
tb__259__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 85 86 87 85 86 86 86 86 
 -- 27.92s
tb__547__SCREEN_sgd_rc_scr10456b5p0p0__nvcc
Temp: 84 85 86 85 85 86 85 86 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 48.05s
tb__548__SCREEN_sgs_rc_scr10456b5p0p0__nvcc
Temp: 84 86 87 85 86 86 85 86 
D0 B71C:FF
D1 B2:0
D1 B44F:0
D1 B9A4:0
D1 BA3F:0
D2 B433:0
D6 B3FF:0
D6 B689:0
D6 BC9E:0
D7 B71C:FF
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__549__SCREEN_wldd0_rc_scr10456b5p0p0__nvcc
Temp: 85 86 87 85 86 86 85 86 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 13.17s
tb__550__SCREEN_wldd1_rc_scr10456b5p0p0__nvcc
Temp: 84 86 87 85 86 86 85 87 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__551__SCREEN_wlds0_rc_scr10456b5p0p0__nvcc
Temp: 85 86 87 85 86 86 86 86 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__552__SCREEN_wldl_rc_scr10456b5p0p0__nvcc
Temp: 85 86 87 86 86 86 86 87 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__553__SCREEN_wldu_rc_scr10456b5p0p0__nvcc
Temp: 85 86 87 86 86 86 86 87 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 13.17s
tb__554__SCREEN_wlds1_rc_scr10456b5p0p0__nvcc
Temp: 85 86 87 86 86 86 86 87 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__555__SCREEN_datawl_rc_portion_HT_scr10458b5p0p0__nvcc
Temp: 85 86 88 86 86 86 86 87 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 865.05s
tb__360__MLC_ERS_scr10048b5p0p0V__nvcc
Temp: 87 88 89 87 88 88 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.01s
tb__470__SCREEN_mh_open_scr10150b5p0p0V__nvcc
Temp: 89 90 92 90 90 91 90 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 4.17s
tb__467__SCREEN_mh_mh_scr10885b5p0p0__nvcc
Temp: 88 89 90 89 89 89 89 90 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 118.11s
tb__493__SCREEN_mh_mh_per_page_scr10887b5p0p0__nvcc
Temp: 86 88 89 87 88 88 87 88 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 116.87s
tb__492__SCREEN_wl_mh_ivr_scr10155b5p3p0V__nvcc
Temp: 87 88 89 88 88 88 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 28.89s
tb__162__SCREEN_bls_leak_scr10149b5p3p1__nvcc
Temp: 87 88 89 88 88 88 88 89 
D0 GB0
D0 P64 DC Trim
D1 GB4
D1 P64 DC Trim
D2 GB0
D2 P64 DC Trim
D3 GB0
D3 P64 DC Trim
D4 GB0
D4 P64 DC Trim
D5 GB0
D5 P64 DC Trim
D6 GB0
D6 P64 DC Trim
D7 GB0
D7 P64 DC Trim
GBD:cnt = 0
 -- 0.58s
tb__164__SCREEN_bl_bli_scr10143b5p2p0__nvcc
Temp: 87 88 89 88 88 88 88 89 
D0 GB0
D1 GB4
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 2.52s
tb__250__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 87 88 89 88 88 88 88 88 
 -- 27.92s
tb__474__SCREEN_blksel_ref_scr10188b5p0p0__nvcc
Temp: 87 88 89 88 88 88 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 205.38s
tb__501__SCREEN_blkseln_ld_viso_scr10114b5p2p2__nvcc
Temp: 87 88 89 88 88 88 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 42.41s
tb__510__SCREEN_blksel_li_leak_scr10446b5p2p0__nvcc
Temp: 90 91 92 90 91 92 90 92 
D0 P64 DC Trim
D1 P64 DC Trim
D2 P64 DC Trim
D3 P64 DC Trim
D4 P64 DC Trim
D5 P64 DC Trim
D6 P64 DC Trim
D7 P64 DC Trim
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 205.56s
tb__499__SCREEN_wl_wl_woDD_cc_scr10487b5p1p0__nvcc
Temp: 87 88 89 88 88 88 88 89 
D0 P64 DC Trim
D1 P64 DC Trim
D2 P64 DC Trim
D3 P64 DC Trim
D4 P64 DC Trim
D5 P64 DC Trim
D6 P64 DC Trim
D7 P64 DC Trim
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1748.17s
tb__500__SCREEN_wl_wl_withDD_cc_scr10482b5p1p0__nvcc
Temp: 88 89 90 88 89 89 88 90 
D0 P64 DC Trim
D1 P64 DC Trim
D2 P64 DC Trim
D3 P64 DC Trim
D4 P64 DC Trim
D5 P64 DC Trim
D6 P64 DC Trim
D7 P64 DC Trim
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1748.32s
tb__475__SCREEN_wl_wl_direct_sin_scr10116b5p1p1__nvcc
Temp: 87 89 90 88 89 89 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1383.28s
tb__468__SCREEN_wl_wl_direct_sin_scr10463b5p0p1__nvcc
Temp: 88 89 90 88 89 89 89 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1382.20s

DUT1 BLK0x71c CST Datalog print finish
DUT1 Does Not End with String (TEST COMPLETED), Reject the DUT!

DUT2 BLK0x71c CST Datalog print start

 ++++++ CDT Section 0 ++++++ 
Test Block Number: 214
tb__0__Init__nvcc
Temp: 88 89 89 88 89 89 88 90 
CST V2
Product: V7512X42AKB5PL_Rev04
Product: V7512X42AKB5PL_Rev04
XML_MD5: DABAC1D84170E49E283C6ECEA9188F20
Lib Rev: 103
Log Format Rev: 6
TOTAL DIE: 8
TOTAL PLN: 2
Program Name: V7512X42AKB5PL_Rev04
HW Ver: 25
TB FW Ver: 14
DC FW Ver: 17
BIB S/N  : 66 80 31
Slot:01
Test Time  : 05/19/21 09:27
Size: 10*14
Location : K9
 -- 0.22s
tb__120__XY_Location_Display__nvcc
Temp: 88 89 90 88 89 89 89 90 
DIE0 LOT:EP0405246.00C W:21 X:15 Y:25
DIE1 LOT:EP0405246.00C W:21 X:15 Y:23
DIE2 LOT:EP0405256.00C W:01 X:24 Y:24
DIE3 LOT:EP0405246.00C W:21 X:15 Y:26
DIE4 LOT:EP0405246.00C W:20 X:07 Y:16
DIE5 LOT:EP0405246.00C W:20 X:06 Y:16
DIE6 LOT:EP0405256.00C W:17 X:08 Y:18
DIE7 LOT:EP0405246.00C W:20 X:08 Y:16
 -- 0.03s
tb__3__Scan_Parm__nvcc
Temp: 88 88 89 88 89 89 89 90 
 -- 0.08s
tb__2__POR__nvcc
Temp: 88 89 89 88 90 89 89 90 
GBD:cnt = 0
 -- 0.00s
tb__4__Find_Block_for_CST_Log__nvcc
Temp: 88 89 89 88 90 89 89 90 
Has log B71C
GBD:cnt = 0
GBD:cnt = 0
 -- 5.11s
tb__236__POR_from_RF_blk1_scr10074b5p0p0__nvcc
Temp: 88 89 90 88 90 89 89 90 
GBD:cnt = 0
 -- 0.49s
tb__5__Print_Parm__nvcc
Temp: 89 89 90 88 90 89 89 90 
P_DIE00 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B1 B6 B7 31 31 4F CF BF 3F 
P0x020: EA 17 93 1B B7 C7 87 86 36 92 CD A4 22 26 62 62 
P0x030: 5C 5C 62 73 30 88 26 62 61 5B 5B 5F 70 30 C8 E7 
P0x040: 2F 2D 2F EA 2F A9 91 33 88 C8 69 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0C CD 1B 01 02 10 00 01 45 40 09 98 
P0x060: 9A 44 E4 A3 59 B0 08 10 00 00 00 00 10 E3 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A8 67 9B A9 66 66 89 00 03 0B 
P0x0E0: 48 67 12 09 00 00 4A 1C 24 27 23 24 14 24 00 40 
P0x0F0: 80 65 92 4C 62 51 DA 4F 52 30 07 EB 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE01 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1E 62 00 80 48 32 B0 B6 B5 30 31 4E CE BF 3F 
P0x020: EA 17 93 1B B7 C7 88 86 36 90 C4 A6 21 25 61 61 
P0x030: 5B 5B 5F 70 30 88 26 62 62 5C 5C 60 71 30 C8 E6 
P0x040: 2F 2C 2E E9 2C A9 91 33 86 C7 68 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 45 41 0A 98 
P0x060: 9A 44 E4 A6 5C B0 08 10 00 00 F0 00 00 E2 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A7 77 99 A9 68 67 89 00 03 0B 
P0x0E0: 48 77 11 0C 00 00 4A 24 24 27 24 23 14 24 00 40 
P0x0F0: 80 67 99 4C 64 53 DB 50 52 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE02 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B2 B6 B7 32 33 4F CF BF 3F 
P0x020: EA 17 93 1B B7 C8 88 88 36 91 C9 A4 1E 24 60 60 
P0x030: 5A 5A 5F 71 30 88 27 63 62 5B 5A 5F 70 30 C8 E4 
P0x040: 30 2D 2E EA 2C A9 91 33 87 C8 68 39 96 2B AE CC 
P0x050: 87 2C 5F 2D 0D CC 1B 01 02 10 00 01 46 41 0A 98 
P0x060: 9A 44 E4 AA 5D B0 08 10 00 00 00 20 22 F4 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A8 67 98 AA 68 65 8A 00 03 0B 
P0x0E0: 48 67 0F 06 00 00 4A 2D 24 27 2D 23 14 2C 00 40 
P0x0F0: 80 68 96 4C 62 58 DE 56 55 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE03 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 32 B1 B7 B6 31 31 4F CF BF 3F 
P0x020: EA 17 93 1B B7 C7 88 88 36 90 C7 9F 22 24 61 60 
P0x030: 5A 5B 60 71 30 88 26 62 61 5A 5A 5E 6F 30 C8 E4 
P0x040: 2F 2D 2E EA 2E A9 91 33 89 C8 68 39 96 2B AE CC 
P0x050: 87 2B 5E 2C 0D CD 1B 01 02 10 00 01 45 40 0A 98 
P0x060: 9A 44 E4 A3 59 B1 08 10 01 10 01 10 11 F3 E2 DA 
P0x070: 91 A5 88 00 DC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A9 67 98 AA 67 67 89 00 03 0B 
P0x0E0: 48 67 10 06 00 00 4A 24 24 27 24 1C 1C 24 00 40 
P0x0F0: 80 64 8E 4B 61 51 DA 4F 52 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE04 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B0 B6 B6 31 30 4F CF BF 3F 
P0x020: EA 17 93 1B B7 C8 88 88 36 91 CC 9E 20 24 60 5F 
P0x030: 5A 5A 5F 70 30 88 25 61 61 5A 5A 60 70 30 C8 E7 
P0x040: 30 2D 2F EA 30 B1 90 33 87 C7 68 38 96 2B AE CC 
P0x050: 87 2B 5F 2C 0D CD 1B 01 02 10 00 01 46 41 0A 98 
P0x060: 9A 44 E4 A7 5C B0 08 10 00 00 00 10 21 F4 E2 DA 
P0x070: 91 A5 88 00 DD AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A9 57 98 AA 68 66 89 00 03 0B 
P0x0E0: 47 57 11 09 00 00 4A 24 25 27 24 2B 13 2C 00 40 
P0x0F0: 80 66 90 4C 61 56 DC 54 54 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE05 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 30 B0 B4 B5 2F 2F 4E CE BA 3F 
P0x020: EA 16 92 1A B7 C7 87 86 37 90 C4 A5 1F 24 60 60 
P0x030: 5B 5B 61 73 30 88 27 63 62 5C 5B 60 71 30 C8 E5 
P0x040: 30 2D 2F EB 2F B0 90 33 85 C7 69 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 47 42 0A 98 
P0x060: 9A 44 E4 A8 5C B1 08 10 00 10 01 10 21 04 E2 DA 
P0x070: 91 A5 88 00 CB AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A8 87 99 A9 66 67 8A 00 03 0C 
P0x0E0: 48 87 11 08 00 00 4A 24 24 27 23 23 1C 24 00 40 
P0x0F0: 80 66 8D 4B 5F 56 DD 53 55 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE06 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B0 B6 B6 31 30 4F CF BF 3F 
P0x020: EA 17 93 1B B7 C7 87 86 36 91 C8 A1 1C 25 61 61 
P0x030: 5B 5B 61 73 30 88 26 62 62 5B 5B 60 71 30 C8 E7 
P0x040: 2F 2D 2E E8 2C A9 91 33 86 C7 68 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 45 41 0A 98 
P0x060: 9A 44 E4 A8 5C B0 08 10 00 00 00 20 21 E3 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A7 77 98 A9 67 65 89 00 03 0B 
P0x0E0: 48 77 10 05 00 00 4A 24 24 27 1B 24 1C 1C 00 40 
P0x0F0: 80 65 8B 4B 5F 53 DB 51 53 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE07 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B2 B6 B6 31 31 4F CF BF 3F 
P0x020: EA 17 93 1B B7 C8 87 87 36 90 C9 A1 1E 24 60 5F 
P0x030: 59 5A 5E 70 30 88 28 64 63 5D 5C 60 71 30 C8 E8 
P0x040: 30 2E 2F EA 30 B0 90 33 86 C7 69 39 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 46 41 09 98 
P0x060: 9A 44 E4 A7 5C B0 08 10 00 00 00 10 21 F4 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A9 67 98 AA 66 66 89 00 03 0B 
P0x0E0: 48 67 11 09 00 00 4A 1C 2C 1F 24 24 14 24 00 40 
P0x0F0: 80 67 91 4C 61 55 DC 53 54 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

 -- 6.18s
tb__6__Parm_Ver_Check_CMD4C__nvcc
Temp: 88 89 89 88 89 89 89 90 
DSParm_D0:?
GBD:cnt = 0
 -- 0.96s
tb__123__ID_RD_RE_WE_check_scr10064b5p0p0__nvcc
Temp: 89 89 90 88 90 89 89 90 
GBD:cnt = 0
 -- 0.48s
tb__818__SLC_RD_stamp_KGD_scr10407b5p0p0V__nvcc
Temp: 89 89 89 88 90 89 89 90 
GBD:cnt = 0
 -- 0.48s
tb__817__SLC_RD_stamp_fixcol_SH_scr10082b5p3p1V__nvcc
Temp: 89 89 90 88 89 89 89 90 
GBD:cnt = 0
 -- 0.48s
tb__130__SLC_RD_PRG_rfcopy_scr10091b5p1p1V__nvcc
Temp: 89 89 89 88 90 89 89 90 
D0 Skip
D1 Skip
D2 Skip
D3 Skip
D4 Skip
D5 Skip
D6 Skip
D7 Skip
GBD:cnt = 0
 -- 0.48s
tb__930__TRIM_rf_reset_swapblock_woUR_scr10087b5p0p0__nvcc
Temp: 88 89 89 88 90 89 89 90 
GBD:cnt = 0
GBD:cnt = 0
 -- 5.58s
tb__205__Incoming_BC_Check__nvcc
Temp: 89 89 90 88 90 90 89 90 
GBC_DIE0_P0: 1918 29EC 2CBE 3748 cnt = 4
GBC_DIE0_P1: 2A0 1E08 41D2 cnt = 3
GBC_DIE1_P0: DCC 41EA 423A 43EC cnt = 4
GBC_DIE1_P1: 2466 384C cnt = 2
GBC_DIE2_P0: AC8 1304 16A0 1754 19DC 1B8A 2BE4 3134 3584 4702 cnt = 10
GBC_DIE2_P1: 1032 1202 164C 19DA 1F54 2A22 3416 44B2 cnt = 8
GBC_DIE3_P0: 856 D84 1366 2DC2 32B4 425C 431C cnt = 7
GBC_DIE3_P1: 382 A0E 20AA 21DC 22C8 283E 3974 3FA6 444A cnt = 9
GBC_DIE4_P0: 512 7E2 962 F7A 1ADA 1F2A 20F4 24B2 2792 2DF4 3D5A 41AA cnt = 12
GBC_DIE4_P1: 137E 1A14 1C02 2A92 3D04 cnt = 5
GBC_DIE5_P0: DCE E80 12A2 1A4E 1EDA 1EDC 2470 26A4 2728 272C 2956 2A8C 3100 3656 41B0 cnt = 15
GBC_DIE5_P1: 6FE C6C 1712 1A12 2028 20DA 2224 23EC 2F86 33A0 3ED0 3F0A 40D6 44A4 4526 cnt = 15
GBC_DIE6_P0: 13F6 141E 45BA cnt = 3
GBC_DIE6_P1: 3696 3E28 4512 cnt = 3
GBC_DIE7_P0: C1C 2660 2CA0 cnt = 3
GBC_DIE7_P1: 6E8 FDC 1466 169E 19F0 3772 3898 391E 3C1E 3DE4 cnt = 10
GBD:cnt = 0
 -- 0.55s
tb__691__Incoming_BB_Check__nvcc
Temp: 89 89 90 88 90 90 89 90 
GBB_DIE0_P0: 2AC 394 58A 616 672 714 716 71C 71E 942 B16 C46 C4A cnt = 13
GBB_DIE0_P1: 23B 797 959 98F CF1 CF5 cnt = 6
GBB_DIE1_P0: 30C 52C A34 A36 A3C A3E cnt = 6
GBB_DIE1_P1: 11 13 19 1B 657 65B 661 72D 7B3 B29 cnt = 10
GBB_DIE2_P0: FC 2D0 2D2 2D8 2DA 3A2 484 512 7F2 7F4 85A cnt = 11
GBB_DIE2_P1: 1A5 55D cnt = 2
GBB_DIE3_P0: 80 EA 360 A6C cnt = 4
GBB_DIE3_P1: 657 80F B65 B67 B6D B6F cnt = 6
GBB_DIE4_P0: 16 D6 D8 590 592 594 596 598 59A 59C 59E 5BC 8A4 8A6 8AC 8AE cnt = 16
GBB_DIE4_P1: 17D 557 BFB cnt = 3
GBB_DIE5_P0: 18E 26E 290 450 536 5B6 600 66E 722 8B0 8B2 8B8 8BA 9C8 9CC 9E2 A82 BCC BCE BF4 cnt = 20
GBB_DIE5_P1: 95 97 9D 9F E5 479 8B7 9A7 CAD cnt = 9
GBB_DIE6_P0: 2EE 310 5DA 684 686 68C 68E cnt = 7
GBB_DIE6_P1: 159 1F5 245 247 24D 24F 401 403 409 40B 585 68F 905 907 90D 90F 9C1 9C3 9C9 9CB cnt = 20
GBB_DIE7_P0: 12 96 2EE 32E 414 5D8 714 716 71C 71E 81A 914 916 91C 91E A34 A36 A3C A3E cnt = 19
GBB_DIE7_P1: C9 199 1B9 265 2E7 389 54B 5B5 5B7 5BD 5BF 685 875 8A5 8F3 C43 cnt = 16
GBD:cnt = 0
 -- 2.50s
tb__702__STRESS_datapath_scr10226b5p4p0__hvcc
Temp: 89 89 90 88 90 90 89 90 
stress stamp exist, Skip
GBD:cnt = 0
 -- 1.06s
tb__704__STRESS_allG_cycling_scr10648b5p3p1__hvcc
Temp: 88 89 90 88 90 89 89 90 
stress stamp exist, Skip
GBD:cnt = 0
 -- 0.48s
tb__772__SCREEN_AIPR_toggle_stuck_after_allG_cycle_scr11094b5p0p0__nvcc
Temp: 89 89 90 88 90 90 89 90 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 0.62s
tb__719__STRESS_9_allG_cycling_1_EPR_X3_scr11394b5p0p0__nvcc
Temp: 89 89 90 88 89 89 89 90 
B0:0-92C vs92C 
B80:0-93C vs92C 
B100:0-94C vs92C 
B180:0-93C vs92C 
B200:0-93C vs92C 
B280:0-93C vs92C 
B300:0-93C vs92C 
B380:0-93C vs92C 
B400:0-94C vs92C 
B480:0-93C vs91C 
B500:0-94C vs92C 
B580:0-93C vs92C 
B600:0-93C vs92C 
B680:0-93C vs92C 
B700:0-93C vs91C 
B780:0-93C vs92C 
B800:0-93C vs91C 
B880:0-93C vs91C 
B900:0-93C vs91C 
B980:0-93C vs91C 
BA00:0-93C vs91C 
BA80:0-93C vs91C 
BB00:0-92C vs91C 
BB80:0-93C vs91C 
BC00:0-93C vs91C 
BC80:0-93C vs90C 
[EPR 1]
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: 282 562 564 5AE cnt = 4
GBB_DIE4_P1: 597 5DF cnt = 2
GBB_DIE5_P0: 2A8 324 34C 44C 542 5D4 cnt = 6
GBB_DIE5_P1: 58D cnt = 1
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
B0:0-91C vs91C 
B80:0-93C vs91C 
B100:0-92C vs91C 
B180:0-93C vs91C 
B200:0-93C vs91C 
B280:0-92C vs91C 
B300:0-93C vs91C 
B380:0-92C vs91C 
B400:0-93C vs91C 
B480:0-93C vs91C 
B500:0-93C vs91C 
B580:0-93C vs91C 
B600:0-93C vs91C 
B680:0-92C vs90C 
B700:0-93C vs91C 
B780:0-93C vs91C 
B800:0-93C vs91C 
B880:0-93C vs91C 
B900:0-92C vs91C 
B980:0-93C vs91C 
BA00:0-93C vs91C 
BA80:0-93C vs91C 
BB00:0-93C vs91C 
BB80:0-93C vs91C 
BC00:0-93C vs92C 
BC80:0-93C vs91C 
[EPR 2]
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: 504 50A cnt = 2
GBB_DIE5_P1: 21B cnt = 1
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: 5AE cnt = 1
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
B0:0-91C vs91C 
B80:0-93C vs90C 
B100:0-93C vs92C 
B180:0-93C vs91C 
B200:0-93C vs92C 
B280:0-93C vs92C 
B300:0-92C vs91C 
B380:0-93C vs92C 
B400:0-93C vs91C 
B480:0-92C vs90C 
B500:0-93C vs92C 
B580:0-93C vs91C 
B600:0-93C vs92C 
B680:0-93C vs91C 
B700:0-92C vs91C 
B780:0-93C vs92C 
B800:0-93C vs92C 
B880:0-93C vs90C 
B900:0-93C vs92C 
B980:0-93C vs91C 
BA00:0-93C vs91C 
BA80:0-93C vs91C 
BB00:0-92C vs90C 
BB80:0-93C vs91C 
BC00:0-93C vs91C 
BC80:0-93C vs92C 
[EPR 3]
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: 440 5C6 cnt = 2
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: 47E 5C4 cnt = 2
GBB_DIE5_P1: 449 46B 5F1 cnt = 3
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 34159.02s
tb__124__ID_RD_scr10065b5p1p0__hvcc
Temp: 90 91 92 90 92 92 91 92 
GBD:cnt = 0
 -- 0.58s
tb__125__ID_RD_scr10065b5p1p0__nvcc
Temp: 90 91 92 90 92 92 91 92 
GBD:cnt = 0
 -- 0.58s
tb__351__SLC_ERS_phys_secure_scr10054b5p2p0__nvcc
Temp: 90 91 92 90 92 92 91 92 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 0.53s
tb__330__SLC_ERS_scr10049b5p0p0V__nvcc
Temp: 90 90 92 90 92 91 90 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.71s
tb__160__SCREEN_bl_open_repair_scr10100b5p2p0__nvcc
Temp: 92 92 93 92 93 93 93 93 
D0 GB67E
D1 GB67E
D2 GB67E
D3 GB67E
D4 GB67E
D5 GB65E
D6 GB67E
D7 GB67E
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 5.87s
tb__161__SCREEN_bl_leak_repair_scr10084b5p2p0__nvcc
Temp: 90 91 92 90 92 91 91 92 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 5.71s
tb__192__SCREEN_sa_latch_detect_repair_scr10384b5p0p0__nvcc
Temp: 90 91 91 89 92 91 90 92 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 6.21s
tb__203__SCREEN_regtrans_slc_scr10213b5p0p0__nvcc
Temp: 90 90 91 89 92 91 90 92 
Apple V2 Legacy mode
D0 GB0
D0 GB2
D1 GB0
D1 GB2
D2 GB0
D2 GB2
D3 GB0
D3 GB2
D4 GB0
D4 GB2
D5 GB0
D5 GB2
D6 GB0
D6 GB2
D7 GB0
D7 GB2
GBD:cnt = 0
 -- 4.35s
tb__191__SCREEN_din_dout_17tiers_scr10174b5p2p0__nvcc
Temp: 90 91 91 89 92 92 90 92 
GBD:cnt = 0
 -- 8.56s
tb__1190__SCREEN_din_dout_CMD16_TM_random_scr11009b5p0p0__nvcc
Temp: 90 90 91 89 91 91 90 92 
Apple V2 Legacy mode
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 0.92s
tb__193__SCREEN_cmd80_xdlreset_vdd_scr10237b5p0p0__nvcc
Temp: 90 90 91 89 91 91 90 92 
GBD:cnt = 0
 -- 0.51s
tb__194__SCREEN_segmented_bitscan_scr10238b5p1p0__nvcc
Temp: 90 90 91 89 91 91 90 92 
GBD:cnt = 0
 -- 0.49s
tb__195__SCREEN_latches_folding1_scr10160b5p0p0__nvcc
Temp: 90 90 91 89 91 90 90 91 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 4.37s
tb__211__SCREEN_iso_latch_set_reset_scr10146b5p1p0__nvcc
Temp: 90 90 91 89 91 91 90 91 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 9.83s
tb__200__SCREEN_xdl_cmd32_cmdca_scr10179b5p0p0__nvcc
Temp: 90 90 91 89 91 91 90 92 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 6.65s
tb__197__MONITOR_dnor_bit_scan_scr10367b5p1p0__nvcc
Temp: 90 91 92 90 92 92 91 92 
 -- 0.57s
tb__674__SCREEN_block_addressing_scr10135b5p1p0V__nvcc
Temp: 90 90 91 90 92 91 90 92 
GBD:cnt = 0
 -- 34.36s
tb__259__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 90 90 92 90 92 91 91 92 
 -- 27.91s
tb__547__SCREEN_sgd_rc_scr10456b5p0p0__nvcc
Temp: 90 90 91 89 91 91 91 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 48.06s
tb__548__SCREEN_sgs_rc_scr10456b5p0p0__nvcc
Temp: 89 90 90 88 90 90 90 91 
D0 B71C:FF
D1 B19:0
D2 B2DA:0
D4 B8A4:0
D5 B9F:0
D6 B247:0
D6 B40B:0
D6 B686:0
D6 B90D:0
D6 B9C9:0
D7 B71C:FF
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 13.17s
tb__549__SCREEN_wldd0_rc_scr10456b5p0p0__nvcc
Temp: 89 90 90 89 90 90 90 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__550__SCREEN_wldd1_rc_scr10456b5p0p0__nvcc
Temp: 89 90 90 89 91 90 90 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__551__SCREEN_wlds0_rc_scr10456b5p0p0__nvcc
Temp: 90 90 90 89 91 90 90 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__552__SCREEN_wldl_rc_scr10456b5p0p0__nvcc
Temp: 90 90 91 89 90 90 90 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 13.17s
tb__553__SCREEN_wldu_rc_scr10456b5p0p0__nvcc
Temp: 90 90 91 89 91 91 90 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__554__SCREEN_wlds1_rc_scr10456b5p0p0__nvcc
Temp: 90 90 91 89 91 91 90 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__555__SCREEN_datawl_rc_portion_HT_scr10458b5p0p0__nvcc
Temp: 90 90 91 89 91 91 90 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 865.08s
tb__360__MLC_ERS_scr10048b5p0p0V__nvcc
Temp: 90 90 91 89 91 91 90 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 7.98s
tb__470__SCREEN_mh_open_scr10150b5p0p0V__nvcc
Temp: 92 92 92 91 93 93 92 93 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 4.64s
tb__467__SCREEN_mh_mh_scr10885b5p0p0__nvcc
Temp: 91 91 92 90 92 92 91 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 117.65s
tb__493__SCREEN_mh_mh_per_page_scr10887b5p0p0__nvcc
Temp: 90 90 91 89 91 91 90 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 116.89s
tb__492__SCREEN_wl_mh_ivr_scr10155b5p3p0V__nvcc
Temp: 89 90 90 89 91 90 90 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 28.87s
tb__162__SCREEN_bls_leak_scr10149b5p3p1__nvcc
Temp: 90 90 90 89 91 91 90 91 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 1.06s
tb__164__SCREEN_bl_bli_scr10143b5p2p0__nvcc
Temp: 90 90 91 89 91 91 90 91 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 2.52s
tb__250__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 90 90 91 89 91 90 90 91 
 -- 27.91s
tb__474__SCREEN_blksel_ref_scr10188b5p0p0__nvcc
Temp: 90 90 91 89 91 91 90 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 205.40s
tb__501__SCREEN_blkseln_ld_viso_scr10114b5p2p2__nvcc
Temp: 89 90 90 88 90 90 89 90 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 41.91s
tb__510__SCREEN_blksel_li_leak_scr10446b5p4p0__nvcc
Temp: 92 92 93 92 93 93 92 93 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 205.60s
tb__499__SCREEN_wl_wl_woDD_cc_scr10487b5p1p0__nvcc
Temp: 90 90 91 90 91 91 90 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1746.33s
tb__500__SCREEN_wl_wl_withDD_cc_scr10482b5p1p0__nvcc
Temp: 90 90 91 89 91 91 90 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1746.81s
tb__475__SCREEN_wl_wl_direct_sin_scr10116b5p1p1__nvcc
Temp: 89 89 90 89 90 90 90 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1379.88s
tb__468__SCREEN_wl_wl_direct_sin_scr10463b5p0p1__nvcc
Temp: 90 90 91 89 90 91 90 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1379.24s
tb__460__SCREEN_wl_wl_direct_sin_ref_scr10703b5p3p0__nvcc
Temp: 90 90 91 89 91 91 90 92 
D0 Np2_VPG_VDD:147 150 148 150 146 147 145 146 144 144 144 145 142 143 143 143 
D0 Np2_VDD_VPG:141 142 141 143 141 141 142 143 141 141 141 143 140 141 141 142 
D0 Np6_VPG_VDD:155 156 154 157 154 156 156 156 155 156 155 157 153 155 156 157 
D0 Np6_VDD_VPG:135 135 135 135 134 135 135 135 135 135 135 135 134 135 135 136 
D0 Np4_VPG_VDD:143 144 143 144 141 144 144 144 143 144 143 144 142 143 144 144 
D0 Np4_VDD_VPG:146 147 146 148 145 146 147 148 147 147 147 148 145 147 148 148 
D1 Np2_VPG_VDD:178 182 181 181 176 177 176 176 173 173 174 173 171 171 172 172 
D1 Np2_VDD_VPG:170 172 172 172 170 171 171 172 171 171 172 172 171 170 171 172 
D1 Np6_VPG_VDD:191 192 192 192 191 189 192 193 191 192 193 192 191 189 194 193 
D1 Np6_VDD_VPG:163 164 163 163 163 163 165 164 164 164 164 163 163 163 165 164 
D1 Np4_VPG_VDD:176 176 177 176 176 175 177 177 177 177 178 176 177 176 179 179 
D1 Np4_VDD_VPG:183 183 184 182 183 181 184 185 183 184 185 183 184 182 185 186 
D2 Np2_VPG_VDD:121 122 123 123 121 121 120 120 118 119 119 119 117 117 118 118 
D2 Np2_VDD_VPG:117 117 117 117 116 116 117 117 117 116 117 117 116 116 117 117 
D2 Np6_VPG_VDD:129 129 130 130 128 129 129 130 129 129 130 129 129 129 130 130 
D2 Np6_VDD_VPG:112 112 112 112 112 112 112 113 112 112 112 112 112 112 113 112 
D2 Np4_VPG_VDD:119 119 119 119 119 119 120 119 119 119 119 119 119 119 120 120 
D2 Np4_VDD_VPG:122 122 123 123 123 122 123 124 122 123 124 123 123 122 124 124 
D3 Np2_VPG_VDD:151 153 154 155 150 151 150 151 148 148 148 149 147 147 147 148 
D3 Np2_VDD_VPG:146 147 147 148 146 147 148 148 147 147 148 148 147 147 148 149 
D3 Np6_VPG_VDD:166 167 168 168 166 167 168 169 168 168 169 169 168 167 170 170 
D3 Np6_VDD_VPG:140 140 140 141 140 140 141 141 140 140 141 141 140 140 142 142 
D3 Np4_VPG_VDD:154 154 156 155 154 154 155 156 154 155 156 156 155 154 156 157 
D3 Np4_VDD_VPG:160 160 163 162 161 160 162 163 161 161 164 163 161 161 162 163 
D4 Np2_VPG_VDD:159 163 163 163 158 158 156 158 153 154 154 154 151 151 153 154 
D4 Np2_VDD_VPG:152 153 154 154 151 151 154 155 152 153 154 154 153 152 154 155 
D4 Np6_VPG_VDD:177 179 181 179 178 176 181 182 180 181 181 180 179 177 181 182 
D4 Np6_VDD_VPG:144 144 145 144 144 143 146 146 144 145 146 145 144 144 146 146 
D4 Np4_VPG_VDD:161 161 162 161 161 160 163 164 162 163 164 162 162 161 163 164 
D4 Np4_VDD_VPG:169 170 173 171 170 169 172 172 170 171 174 171 171 169 172 172 
D5 Np2_VPG_VDD:156 159 159 160 154 156 153 154 151 152 152 152 150 151 150 152 
D5 Np2_VDD_VPG:150 150 152 152 150 150 151 152 150 150 153 152 151 150 152 153 
D5 Np6_VPG_VDD:172 173 176 176 173 173 174 175 173 173 177 177 174 175 176 177 
D5 Np6_VDD_VPG:142 142 144 144 143 143 144 144 143 143 145 145 144 144 145 145 
D5 Np4_VPG_VDD:158 158 160 160 159 158 159 160 159 158 161 161 159 159 161 161 
D5 Np4_VDD_VPG:165 166 169 169 166 166 167 168 166 166 170 170 167 167 168 168 
D6 Np2_VPG_VDD:141 143 143 144 140 141 140 140 138 139 139 139 138 138 138 138 
D6 Np2_VDD_VPG:137 137 138 138 137 137 138 138 137 137 138 138 137 138 138 138 
D6 Np6_VPG_VDD:152 152 152 154 152 152 153 153 152 152 154 154 152 153 154 154 
D6 Np6_VDD_VPG:131 132 132 132 132 132 132 132 132 131 132 132 132 132 132 133 
D6 Np4_VPG_VDD:140 141 141 141 140 141 141 141 141 141 142 143 141 142 143 143 
D6 Np4_VDD_VPG:145 145 147 147 145 146 146 147 145 145 148 147 146 146 147 147 
D7 Np2_VPG_VDD:146 148 149 149 143 144 142 144 139 140 139 140 137 138 139 140 
D7 Np2_VDD_VPG:138 139 140 140 138 138 140 141 138 139 141 140 139 139 141 141 
D7 Np6_VPG_VDD:164 165 167 166 164 164 166 167 164 166 168 168 165 165 168 169 
D7 Np6_VDD_VPG:130 131 131 131 131 130 132 132 131 131 132 132 131 131 132 133 
D7 Np4_VPG_VDD:147 148 149 149 147 148 149 150 148 149 151 150 148 149 151 151 
D7 Np4_VDD_VPG:157 156 160 159 156 156 158 159 156 157 160 160 156 156 159 160 
GBD:cnt = 0
 -- 316.47s
tb__459__SCREEN_wl_wl_direct_sin_ref_scr11399b5p0p0__nvcc
Temp: 96 96 97 96 97 97 96 97 
D0 Np2_VPG_VDD:193 199 196 201 183 186 179 181 169 172 168 170 164 167 169 170 
D0 Np2_VDD_VPG:171 172 172 175 166 168 174 175 168 169 173 176 167 171 175 176 
D0 Np6_VPG_VDD:226 228 227 233 220 225 228 230 226 228 227 232 219 225 231 233 
D0 Np6_VDD_VPG:155 155 155 157 153 154 157 158 155 155 156 159 153 156 159 160 
D0 Np4_VPG_VDD:188 188 186 192 183 188 191 192 188 189 187 193 183 188 193 194 
D0 Np4_VDD_VPG:211 212 211 217 204 209 212 213 209 211 210 216 202 208 212 214 
D1 Np2_VPG_VDD:239 246 244 246 227 228 219 221 207 210 205 207 200 201 205 206 
D1 Np2_VDD_VPG:209 210 212 212 204 203 211 213 205 205 213 212 205 204 212 212 
D1 Np6_VPG_VDD:276 277 279 277 271 269 275 277 274 276 279 276 270 267 277 279 
D1 Np6_VDD_VPG:185 185 188 187 185 183 187 189 185 185 190 187 185 184 190 189 
D1 Np4_VPG_VDD:225 226 229 226 224 221 227 228 226 226 229 226 224 221 229 230 
D1 Np4_VDD_VPG:251 253 259 253 249 246 252 253 249 251 257 251 247 242 251 253 
D2 Np2_VPG_VDD:156 160 161 163 150 152 144 144 138 138 136 137 133 134 135 136 
D2 Np2_VDD_VPG:136 138 138 138 135 135 138 139 134 135 139 139 134 134 137 138 
D2 Np6_VPG_VDD:175 176 177 178 172 173 176 176 175 176 176 176 171 171 176 176 
D2 Np6_VDD_VPG:121 122 123 123 122 121 123 124 122 122 124 123 122 122 124 124 
D2 Np4_VPG_VDD:142 142 142 141 140 140 143 143 142 141 142 142 140 140 145 144 
D2 Np4_VDD_VPG:156 157 159 157 155 153 157 157 155 156 159 157 154 153 156 157 
D3 Np2_VPG_VDD:193 199 197 202 185 187 179 181 171 173 170 172 166 168 170 171 
D3 Np2_VDD_VPG:171 173 174 176 168 170 175 175 169 170 175 177 170 171 175 176 
D3 Np6_VPG_VDD:227 228 230 231 224 225 227 229 226 229 232 232 225 225 230 232 
D3 Np6_VDD_VPG:156 156 158 157 155 155 157 159 156 156 160 159 156 157 160 160 
D3 Np4_VPG_VDD:188 188 192 192 188 188 191 192 188 190 194 192 189 188 194 193 
D3 Np4_VDD_VPG:211 213 218 217 211 209 213 214 211 212 217 216 209 207 213 214 
D4 Np2_VPG_VDD:211 216 215 215 199 198 194 196 183 186 179 178 174 173 180 181 
D4 Np2_VDD_VPG:183 185 185 184 177 177 189 190 182 184 186 185 179 178 185 187 
D4 Np6_VPG_VDD:249 252 249 247 242 239 258 260 256 259 248 245 240 237 250 252 
D4 Np6_VDD_VPG:161 162 163 162 160 159 165 165 162 162 164 163 161 160 164 165 
D4 Np4_VPG_VDD:200 201 199 197 196 194 205 207 202 204 201 198 196 193 202 204 
D4 Np4_VDD_VPG:224 226 230 226 221 218 229 230 226 229 228 223 219 215 223 226 
D5 Np2_VPG_VDD:199 203 205 206 191 192 182 184 174 175 173 174 170 170 172 173 
D5 Np2_VDD_VPG:175 175 178 180 172 172 177 178 172 173 180 180 173 173 177 178 
D5 Np6_VPG_VDD:232 233 239 239 232 232 233 234 232 233 239 238 231 232 235 236 
D5 Np6_VDD_VPG:156 158 160 160 157 157 159 160 156 157 161 161 157 158 160 161 
D5 Np4_VPG_VDD:189 189 194 193 189 190 191 192 189 189 195 195 190 191 193 195 
D5 Np4_VDD_VPG:213 215 221 220 213 214 214 215 212 213 220 219 212 212 213 215 
D6 Np2_VPG_VDD:173 177 177 179 168 169 162 163 155 157 156 156 153 154 154 155 
D6 Np2_VDD_VPG:155 156 157 158 153 154 157 157 154 153 158 158 154 154 156 157 
D6 Np6_VPG_VDD:197 197 200 200 195 196 197 198 197 197 199 200 194 195 199 199 
D6 Np6_VDD_VPG:142 142 143 144 140 141 143 143 141 141 144 143 142 142 144 144 
D6 Np4_VPG_VDD:164 163 164 165 162 163 165 165 164 163 165 167 163 164 166 167 
D6 Np4_VDD_VPG:181 181 184 185 179 180 182 182 180 181 183 184 179 179 182 183 
D7 Np2_VPG_VDD:191 196 197 198 181 182 174 176 164 166 164 164 160 159 163 164 
D7 Np2_VDD_VPG:166 168 169 170 162 163 168 169 163 164 170 170 163 164 167 170 
D7 Np6_VPG_VDD:224 227 229 229 222 222 224 227 224 227 229 229 221 221 226 229 
D7 Np6_VDD_VPG:146 146 148 148 145 145 148 149 146 146 149 149 146 146 149 150 
D7 Np4_VPG_VDD:179 181 182 183 178 178 181 183 180 181 183 183 179 179 183 186 
D7 Np4_VDD_VPG:204 207 210 209 202 202 203 207 202 205 208 208 199 199 203 206 
GBD:cnt = 0
 -- 316.42s
tb__1473__SCREEN_wl_wl_ref_scr11263b5p0p0__nvcc
Temp: 96 97 98 96 98 98 97 98 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 466.37s
tb__481__SCREEN_wl_li_woDD_scr10436b5p2p0__nvcc
Temp: 97 98 98 96 98 98 98 98 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 233.23s
tb__476__SCREEN_wl_li_ld_withDD_scr10467b5p3p0__nvcc
Temp: 97 98 98 96 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 233.67s
tb__502__SCREEN_wl_mh_cc_scr10279b5p0p0__nvcc
Temp: 97 98 98 97 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 759.94s
tb__478__SCREEN_wl_mh_scr10232b5p0p1__nvcc
Temp: 97 98 98 97 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 463.67s
tb__486__SCREEN_wl_mh_withoutDD_scr10276b5p0p0__nvcc
Temp: 97 98 98 97 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 463.61s
tb__465__SCREEN_wl_mh_woDD_scr10278b5p2p1__nvcc
Temp: 97 98 98 97 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 464.57s
tb__507__SCREEN_wl_mh_woDD_cc_scr10280b5p2p0__nvcc
Temp: 98 98 98 97 98 99 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 760.43s
tb__506__SCREEN_wl_mh_withDD_cc_scr10281b5p2p0__nvcc
Temp: 97 98 98 97 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 759.96s
tb__479__SCREEN_wl_mh_withDD_scr10283b5p2p0__nvcc
Temp: 97 98 98 97 99 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 464.82s
tb__482__SCREEN_sgd_leak_eoc_scr10182b5p4p1__nvcc
Temp: 98 98 98 97 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 23.29s
tb__505__SCREEN_sgd_leak_cc_noEOC_scr10183b5p4p1__nvcc
Temp: 100 100 100 99 100 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 55.91s
tb__491__SCREEN_eld_scr10469b5p1p0__nvcc
Temp: 99 100 101 99 100 100 100 101 
D0 HV_CLK:0x005E 0x005B 0x005C 0x005D 0x005D 0x005B 0x005D 0x0059 0x005B 0x005A 0x005C 0x005B 
D1 HV_CLK:0x005C 0x0059 0x005C 0x005A 0x005A 0x005B 0x0060 0x005A 0x005D 0x005A 0x005E 0x0058 
D2 HV_CLK:0x0052 0x0053 0x0052 0x0052 0x0050 0x0052 0x0053 0x0052 0x0053 0x0052 0x0054 0x0053 
D3 HV_CLK:0x0058 0x0059 0x0058 0x0059 0x005A 0x005A 0x0058 0x005C 0x0058 0x005C 0x0056 0x005B 
D4 HV_CLK:0x0057 0x0058 0x0000 0x0058 0x005A 0x0058 0x005A 0x005C 0x005B 0x0059 0x005A 0x0059 
D5 HV_CLK:0x005D 0x005E 0x0058 0x0061 0x005E 0x005C 0x005E 0x0060 0x005C 0x005E 0x005C 0x005E 
D6 HV_CLK:0x0054 0x0052 0x0052 0x0054 0x0000 0x0051 0x0000 0x0054 0x0055 0x0053 0x0053 0x0052 
D7 HV_CLK:0x0059 0x0064 0x0058 0x0061 0x005A 0x0000 0x0058 0x0064 0x0058 0x0062 0x0059 0x0061 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 14.04s
tb__484__SCREEN_sgs_leak_scr10187b5p3p1__nvcc
Temp: 100 100 101 100 101 101 100 102 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 11.90s
tb__485__SCREEN_sgs_leak_cc_scr10115b5p2p0__nvcc
Temp: 100 100 101 100 101 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 28.24s
tb__641__SCREEN_sgsld_wlld_combo_eoc_scr10448b5p2p0V__nvcc
Temp: 100 100 101 99 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 939.45s
tb__642__SCREEN_sgsld_sgdvt_combo_scr10181b5p5p1V__nvcc
Temp: 97 98 98 97 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 127.93s
tb__640__SCREEN_sgdld_blkselld_combo_eoc_scr10460b5p0p0V__nvcc
Temp: 100 100 101 99 101 101 100 101 
S1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S2
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S3
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 283.70s
tb__648__SCREEN_sgdhighvt_sgdrc_combo_eoc_scr10984b5p0p0__nvcc
Temp: 99 100 101 99 101 100 100 101 
high_sgd:
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
sgd_rc:
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 88.95s
tb__256__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 98 98 98 97 99 98 98 99 
 -- 27.92s
tb__525__SCREEN_weak_pump_erase_scr10455b5p1p1__nvcc
Temp: 98 98 99 97 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 123.77s
tb__260__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 98 99 100 98 100 100 99 100 
 -- 28.39s
tb__526__SCREEN_weak_pump_program_scr10454b5p1p2__nvcc
Temp: 98 98 98 97 99 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: 670 cnt = 1
GBB_DIE3_P1: 671 cnt = 1
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 123.64s
tb__261__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 98 99 100 98 100 100 99 100 
 -- 27.91s
tb__1523__SCREEN_weak_pump_read_scr11400b5p1p0__nvcc
Temp: 98 98 98 97 99 99 98 99 
EP
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
[IB 90]
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: 18 cnt = 1
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: 687 cnt = 1
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 201.32s
tb__361__MLC_ERS_scr10048b5p0p0V__nvcc
Temp: 98 98 99 97 99 99 98 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 7.98s
tb__497__SCREEN_wl_ld_woDD_viso_cc_scr10465b5p2p1__nvcc
Temp: 100 101 101 100 101 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 318.42s
tb__498__SCREEN_wl_ld_withDD_viso_cc_scr10476b5p1p1__nvcc
Temp: 98 98 99 97 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 313.67s
tb__251__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 97 98 98 97 98 98 98 99 
 -- 27.91s
tb__520__SCREEN_tlc_combos2e_scr10262b5p4p4__nvcc
Temp: 97 98 98 96 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 40.34s
tb__390__MLC_RD_ff_data_scr10071b5p0p0V__nvcc
Temp: 100 100 101 99 101 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1029.69s
tb__252__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 100 100 101 99 101 100 100 101 
 -- 27.91s
tb__527__SCREEN_slc_combos2e_scr10473b5p1p0__nvcc
Temp: 98 98 99 97 99 99 98 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 7.60s
tb__391__SLC_RD_ff_data_scr10050b5p0p0V__nvcc
Temp: 99 99 100 98 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 343.80s
tb__103__Parm_Trim__nvcc
Temp: 98 99 100 98 100 100 99 100 
D0 Skip Trim
D1 Skip Trim
D2 Skip Trim
D3 Skip Trim
D4 Skip Trim
D5 Skip Trim
D6 Skip Trim
D7 Skip Trim
GBD:cnt = 0
GBD:cnt = 0
 -- 5.60s
tb__270__SLC_PRG_all00_2tier_scr10068b5p3p0V__nvcc
Temp: 98 98 99 97 99 99 98 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 3104.15s
tb__392__SLC_RD_00_data_scr10069b5p0p0V__nvcc
Temp: 97 98 98 97 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 469.64s
tb__333__SLC_ERS_scr10049b5p0p0V__nvcc
Temp: 98 98 100 98 99 99 98 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.08s
tb__272__SLC_PRG_allaa_2tier_scr10358b5p0p0V__nvcc
Temp: 99 100 100 98 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 3104.61s
tb__271__SLC_ERS_PRG_aipr_blkaddr_dependent_scr10319b5p0p0_TTR__nvcc
Temp: 97 98 98 96 98 98 98 98 
B0:0-99C vs98C 
B80:0-99C vs99C 
B100:0-99C vs98C 
B180:0-99C vs99C 
B200:0-99C vs99C 
B280:0-99C vs98C 
B300:0-99C vs99C 
B380:0-99C vs98C 
B400:0-99C vs99C 
B480:0-99C vs99C 
B500:0-99C vs99C 
B580:0-99C vs99C 
B600:0-99C vs98C 
B680:0-99C vs98C 
B700:0-99C vs99C 
B780:0-99C vs99C 
B800:0-99C vs98C 
B880:0-99C vs98C 
B900:0-99C vs99C 
B980:0-99C vs99C 
BA00:0-99C vs98C 
BA80:0-99C vs98C 
BB00:0-99C vs99C 
BB80:0-99C vs98C 
BC00:0-99C vs99C 
BC80:0-99C vs99C 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 3779.03s
tb__701__STRESS_manual_blk_ers_scr10137b5p1p1__nvcc
Temp: 97 98 98 97 98 98 98 99 
 -- 1.37s
tb__393__SLC_RD_ERS_blkaddr_dependent_aipr_scr10320b5p0p0V_TTR__nvcc
Temp: 97 98 98 97 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 794.39s
tb__253__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 98 98 99 98 99 99 98 100 
 -- 27.91s
tb__279__SLC_ERS_PRG_aipr_blkaddr_depend_1p0v_scr10573b5p2p1__nvcc
Temp: 97 98 98 97 99 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 4264.74s
tb__380__SLC_RD_ERS_blkaddr_dependent_aipr_scr10320b5p0p0V_TTR__nvcc
Temp: 98 98 98 97 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 795.57s
tb__254__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 98 98 99 98 99 99 98 100 
 -- 27.92s
tb__303__MLC_ERS_PRG_Scalable_TTR_scr10193b5p3p0V__hvcc
Temp: 98 98 98 97 99 99 98 99 
B0:0-99C vs99C 
B80:0-102C vs100C 
B100:0-102C vs100C 
B180:0-102C vs100C 
B200:0-102C vs99C 
B280:0-102C vs99C 
B300:0-102C vs99C 
B380:0-102C vs99C 
B400:0-102C vs100C 
B480:0-102C vs100C 
B500:0-102C vs100C 
B580:0-102C vs100C 
B600:0-102C vs100C 
B680:0-102C vs100C 
B700:0-102C vs100C 
B780:0-102C vs99C 
B800:0-102C vs99C 
B880:0-102C vs99C 
B900:0-102C vs99C 
B980:0-102C vs99C 
BA00:0-102C vs100C 
BA80:0-102C vs99C 
BB00:0-102C vs99C 
BB80:0-102C vs99C 
BC00:0-102C vs99C 
BC80:0-102C vs99C 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 4649.85s
tb__709__STRESS_manual_blk_ers_scr10137b5p1p1__nvcc
Temp: 100 100 100 99 100 100 100 101 
 -- 1.47s
tb__398__MLC_RD_ERS_aipr_scr10194b5p1p0V__nvcc
Temp: 99 99 100 98 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 2429.03s
tb__451__SCREEN_TLC_RD_FF_VREAD_margin_scr10943b5p0p0__nvcc
Temp: 98 98 100 98 99 99 98 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.81s
tb__255__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 98 98 99 97 100 100 98 100 
 -- 27.91s
tb__529__SCREEN_allg_low_vt_s2p_scr10890b5p2p0__nvcc
Temp: 98 98 99 97 98 99 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1903.11s
tb__531__SCREEN_vsgd_lowVT_allg_low_vt_combo_scr11283b5p0p0__nvcc
Temp: 98 98 98 97 99 99 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 23.92s
tb__532__SCREEN_NVT_scr11344b5p1p0__nvcc
Temp: 98 98 98 97 99 98 98 99 
EP:
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
VT check:
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 452.11s
tb__452__SCREEN_SLC_EPR_CMD_B2_scr10975b5p0p0__nvcc
Temp: 97 98 98 97 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$SP:0$D0 P0
$SP:0$D0 P1
$SP:0$D1 P0
$SP:0$D1 P1
$SP:0$D2 P0
$SP:0$D2 P1
$SP:0$D3 P0
$SP:0$D3 P1
$SP:0$D4 P0
$SP:0$D4 P1
$SP:0$D5 P0
$SP:0$D5 P1
$SP:0$D6 P0
$SP:0$D6 P1
$SP:0$D7 P0
$SP:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$MP:0$D0 P0
$MP:0$D0 P1
$MP:0$D1 P0
$MP:0$D1 P1
$MP:0$D2 P0
$MP:0$D2 P1
$MP:0$D3 P0
$MP:0$D3 P1
$MP:0$D4 P0
$MP:0$D4 P1
$MP:0$D5 P0
$MP:0$D5 P1
$MP:0$D6 P0
$MP:0$D6 P1
$MP:0$D7 P0
$MP:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$SP_Cache:0$D0 P0
$SP_Cache:0$D0 P1
$SP_Cache:0$D1 P0
$SP_Cache:0$D1 P1
$SP_Cache:0$D2 P0
$SP_Cache:0$D2 P1
$SP_Cache:0$D3 P0
$SP_Cache:0$D3 P1
$SP_Cache:0$D4 P0
$SP_Cache:0$D4 P1
$SP_Cache:0$D5 P0
$SP_Cache:0$D5 P1
$SP_Cache:0$D6 P0
$SP_Cache:0$D6 P1
$SP_Cache:0$D7 P0
$SP_Cache:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$MP_Cache:0$D0 P0
$MP_Cache:0$D0 P1
$MP_Cache:0$D1 P0
$MP_Cache:0$D1 P1
$MP_Cache:0$D2 P0
$MP_Cache:0$D2 P1
$MP_Cache:0$D3 P0
$MP_Cache:0$D3 P1
$MP_Cache:0$D4 P0
$MP_Cache:0$D4 P1
$MP_Cache:0$D5 P0
$MP_Cache:0$D5 P1
$MP_Cache:0$D6 P0
$MP_Cache:0$D6 P1
$MP_Cache:0$D7 P0
$MP_Cache:0$D7 P1
GBD:cnt = 0
 -- 2289.98s
tb__302__MLC_ERS_PRG_sample_scr10199b5p0p0V__lvcc
Temp: 97 97 98 96 98 98 98 98 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 54.30s
tb__396__MLC_RD_ERS_sample_scr10201b5p0p0V__hvcc
Temp: 98 99 100 98 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 15.73s
tb__308__MLC_ERS_PRG_sample_B2_scr10200b5p1p0__lvcc
Temp: 100 100 101 99 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$SP:0$D0 P0
$SP:0$D0 P1
$SP:0$D1 P0
$SP:0$D1 P1
$SP:0$D2 P0
$SP:0$D2 P1
$SP:0$D3 P0
$SP:0$D3 P1
$SP:0$D4 P0
$SP:0$D4 P1
$SP:0$D5 P0
$SP:0$D5 P1
$SP:0$D6 P0
$SP:0$D6 P1
$SP:0$D7 P0
$SP:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$MP:0$D0 P0
$MP:0$D0 P1
$MP:0$D1 P0
$MP:0$D1 P1
$MP:0$D2 P0
$MP:0$D2 P1
$MP:0$D3 P0
$MP:0$D3 P1
$MP:0$D4 P0
$MP:0$D4 P1
$MP:0$D5 P0
$MP:0$D5 P1
$MP:0$D6 P0
$MP:0$D6 P1
$MP:0$D7 P0
$MP:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$SP_Cache:0$D0 P0
$SP_Cache:0$D0 P1
$SP_Cache:0$D1 P0
$SP_Cache:0$D1 P1
$SP_Cache:0$D2 P0
$SP_Cache:0$D2 P1
$SP_Cache:0$D3 P0
$SP_Cache:0$D3 P1
$SP_Cache:0$D4 P0
$SP_Cache:0$D4 P1
$SP_Cache:0$D5 P0
$SP_Cache:0$D5 P1
$SP_Cache:0$D6 P0
$SP_Cache:0$D6 P1
$SP_Cache:0$D7 P0
$SP_Cache:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$MP_Cache:0$D0 P0
$MP_Cache:0$D0 P1
$MP_Cache:0$D1 P0
$MP_Cache:0$D1 P1
$MP_Cache:0$D2 P0
$MP_Cache:0$D2 P1
$MP_Cache:0$D3 P0
$MP_Cache:0$D3 P1
$MP_Cache:0$D4 P0
$MP_Cache:0$D4 P1
$MP_Cache:0$D5 P0
$MP_Cache:0$D5 P1
$MP_Cache:0$D6 P0
$MP_Cache:0$D6 P1
$MP_Cache:0$D7 P0
$MP_Cache:0$D7 P1
GBD:cnt = 0
 -- 6757.88s
tb__733__SCREEN_TLC_EPR_with_CMD_fx_chip_select_scr10687b5p0p0__nvcc
Temp: 97 97 98 96 98 98 98 98 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 132.87s
tb__769__SCREEN_AIPR_TLC_SLC_1p0v_scr10995b5p0p0__nvcc
Temp: 98 98 99 97 99 99 98 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 77.10s
tb__788__SCREEN_DFT_pgm_susp_bgnd_ops_scr10066b5p1p0__nvcc
Temp: 97 98 98 97 98 98 98 99 
D0 GB0
D0 GB4
D1 GB0
D1 GB4
D2 GB0
D2 GB4
D3 GB0
D3 GB4
D4 GB0
D4 GB4
D5 GB0
D5 GB4
D6 GB0
D6 GB4
D7 GB0
D7 GB4
GBD:cnt = 0
 -- 8.44s
tb__789__SCREEN_DFT_cache_din_bgnd_ops_scr10044b5p3p0__nvcc
Temp: 98 98 99 97 99 99 98 100 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 48.52s
tb__790__SCREEN_DFT_cache_dout_bgnd_ops_scr10043b5p1p0__nvcc
Temp: 97 98 98 96 98 98 98 99 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 48.52s
tb__172__SCREEN_bl_leak_repair_out_scr10084b5p0p0__nvcc
Temp: 97 98 98 96 98 98 98 99 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 5.71s
tb__171__SCREEN_bl_open_repair_out_scr10100b5p2p0__nvcc
Temp: 97 98 98 96 98 98 98 98 
D0 GB67E
D1 GB67E
D2 GB67E
D3 GB67E
D4 GB67E
D5 GB65E
D6 GB67E
D7 GB67E
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 6.35s
tb__257__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 97 98 98 96 98 98 98 99 
 -- 27.91s
tb__1788__SCREEN_SP_TLC_SLC_cprg_read_VDD_p2m2_scr10844b5p0p0__nvcc
Temp: 98 98 98 97 98 98 98 99 
Apple V2 Legacy mode
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8627.54s
tb__448__SCREEN_nonconsecutive_MLC_ERS_PRG_scr11159b5p0p0__nvcc
Temp: 97 98 98 97 98 98 98 99 
D0 GB690
D0 GB0
D0 GB68E
D1 GB690
D1 GB0
D1 GB68E
D2 GB690
D2 GB0
D2 GB68E
D3 GB690
D3 GB0
D3 GB68E
D4 GB690
D4 GB0
D4 GB68E
D5 GB690
D5 GB0
D5 GB68E
D6 GB690
D6 GB0
D6 GB682
D7 GB690
D7 GB0
D7 GB682
GBD:cnt = 0
 -- 332.91s
tb__751__SCREEN_APL_S5E_CE_shared_prg_preload_scr11010b5p0p0__nvcc
Temp: 98 98 99 98 99 99 98 100 
skip 8D!!!
GBD:cnt = 0
 -- 0.48s
tb__747__SCREEN_AIPR_SLC_SLC_scr10242b5p1p0V__nvcc
Temp: 98 98 99 98 99 99 98 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 68.32s
tb__748__SCREEN_AIPR_TLC_TLC_scr10241b5p1p0V__nvcc
Temp: 97 98 98 97 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 104.16s
tb__752__SCREEN_AIPR_TLC_SLC_scr10243b5p1p0V__nvcc
Temp: 98 98 98 97 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 77.05s
tb__754__SCREEN_slc_tlc_pgm_folding2_scr10396b5p0p0V__nvcc
Temp: 98 98 99 97 98 99 98 100 
D0 GB0
D0 GB2
D0 GB4
D0 GB6
D1 GB0
D1 GB2
D1 GB4
D1 GB6
D2 GB0
D2 GB2
D2 GB4
D2 GB6
D3 GB0
D3 GB2
D3 GB4
D3 GB6
D4 GB0
D4 GB2
D4 GB4
D4 GB6
D5 GB0
D5 GB2
D5 GB4
D5 GB6
D6 GB0
D6 GB2
D6 GB4
D6 GB6
D7 GB0
D7 GB2
D7 GB4
D7 GB6
GBD:cnt = 0
 -- 9.22s
tb__793__SCREEN_DFT_vddstbgen_scr10286b5p1p0__nvcc
Temp: 98 98 99 97 99 99 99 100 
GBD:cnt = 0
 -- 0.53s
tb__725__SCREEN_tprog_SLC_1p0v_scr11015b5p0p0__nvcc
Temp: 98 98 99 97 99 99 98 100 
D0 GB680
D0 GB0
D0 GB690
D1 GB680
D1 GB0
D1 GB690
D2 GB680
D2 GB0
D2 GB690
D3 GB680
D3 GB0
D3 GB690
D4 GB680
D4 GB0
D4 GB690
D5 GB680
D5 GB0
D5 GB690
D6 GB680
D6 GB0
D6 GB690
D7 GB680
D7 GB0
D7 GB690
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 19.10s
tb__728__SCREEN_APL_SLC_tprog_scr10726b5p1p0__nvcc
Temp: 98 98 99 98 99 99 98 100 
D0 GB680
D0 GB0
D0 GB690
D1 GB680
D1 GB0
D1 GB690
D2 GB680
D2 GB0
D2 GB690
D3 GB680
D3 GB0
D3 GB690
D4 GB680
D4 GB0
D4 GB690
D5 GB680
D5 GB0
D5 GB690
D6 GB680
D6 GB0
D6 GB690
D7 GB680
D7 GB0
D7 GB690
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 20.08s
tb__729__SCREEN_APL_TLC_tprog_scr10727b5p1p0__nvcc
Temp: 98 98 100 98 99 99 98 100 
D0 GB680
D0 GB0
D0 GB690
D1 GB680
D1 GB0
D1 GB690
D2 GB680
D2 GB0
D2 GB690
D3 GB680
D3 GB0
D3 GB690
D4 GB680
D4 GB0
D4 GB690
D5 GB680
D5 GB0
D5 GB690
D6 GB680
D6 GB0
D6 GB690
D7 GB680
D7 GB0
D7 GB690
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 74.07s
tb__794__SCREEN_SLC_cache_prg_AIPR_vddp2_scr10378b5p0p0V__nvcc
Temp: 98 99 100 98 99 99 98 100 
Apple V2 Legacy mode
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 194.48s
tb__757__SCREEN_PSR_SLC_prog_scr10333b5p2p0V__nvcc
Temp: 97 98 98 97 98 98 98 99 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68E
D2 GB690
D2 GB68E
D3 GB690
D3 GB68E
D4 GB690
D4 GB68E
D5 GB690
D5 GB68E
D6 GB690
D6 GB68A
D7 GB690
D7 GB68E
GBD:cnt = 0
 -- 598.52s
tb__758__SCREEN_PSR_SLC_read_scr10332b5p2p0V__nvcc
Temp: 98 98 99 98 99 99 98 100 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68E
D2 GB690
D2 GB68E
D3 GB690
D3 GB68E
D4 GB690
D4 GB68E
D5 GB690
D5 GB68E
D6 GB690
D6 GB68A
D7 GB690
D7 GB68E
GBD:cnt = 0
 -- 471.28s
tb__759__SCREEN_PSR_TLC_read_scr10317b5p2p0V__nvcc
Temp: 98 98 99 98 99 99 98 100 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68E
D2 GB690
D2 GB68E
D3 GB690
D3 GB68E
D4 GB690
D4 GB68E
D5 GB690
D5 GB68E
D6 GB690
D6 GB68A
D7 GB690
D7 GB68E
GBD:cnt = 0
 -- 520.46s
tb__213__SCREEN_smb_cache_sequence_scr10645b5p0p0__nvcc
Temp: 98 99 100 98 99 99 98 100 
GBD:cnt = 0
 -- 0.48s
tb__781__SCREEN_TLC_cache_prog_80_11_delay_scr10399b5p0p0__hvcc
Temp: 98 98 99 98 99 99 98 100 
D0 GB50
D1 GB50
D2 GB50
D3 GB50
D4 GB50
D5 GB50
D6 GB50
D7 GB50
GBD:cnt = 0
 -- 3.55s
tb__786__SCREEN_TLC_cache_rd_tWHR2_scr10325b5p0p0V__nvcc
Temp: 98 99 100 98 100 100 99 100 
D0 GB50
D1 GB50
D2 GB50
D3 GB50
D4 GB50
D5 GB50
D6 GB50
D7 GB50
GBD:cnt = 0
 -- 21.08s
tb__803__SCREEN_ASMR_multi_TLC_prg_susp_SLC_read_scr10654b5p4p0V__nvcc
Temp: 98 98 100 98 99 99 98 100 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68E
D2 GB690
D2 GB68E
D3 GB690
D3 GB68E
D4 GB690
D4 GB68E
D5 GB690
D5 GB68E
D6 GB690
D6 GB68A
D7 GB690
D7 GB68E
GBD:cnt = 0
 -- 306.37s
tb__804__SCREEN_ASMR_multi_TLC_prg_susp_TLC_read_scr10655b5p4p0V__nvcc
Temp: 98 98 99 97 99 99 98 100 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68E
D2 GB690
D2 GB68E
D3 GB690
D3 GB68E
D4 GB690
D4 GB68E
D5 GB690
D5 GB68E
D6 GB690
D6 GB68A
D7 GB690
D7 GB68E
GBD:cnt = 0
 -- 632.33s
tb__734__SCREEN_multi_SLC_ERS_suspend_RD_scr10584b5p0p0__nvcc
Temp: 98 98 99 97 99 98 98 100 
D0 GB68E
D0 GB68C
D0 GB68A
D1 GB68E
D1 GB68C
D1 GB68A
D2 GB68E
D2 GB68C
D2 GB68A
D3 GB68E
D3 GB68C
D3 GB68A
D4 GB68E
D4 GB68C
D4 GB68A
D5 GB68E
D5 GB68C
D5 GB68A
D6 GB68A
D6 GB688
D6 GB682
D7 GB68E
D7 GB68C
D7 GB68A
GBD:cnt = 0
 -- 8.68s
tb__735__SCREEN_single_SLC_ERS_suspend_RD_scr10582b5p0p0__nvcc
Temp: 98 98 99 97 99 99 98 100 
D0 GB68E
D0 GB68C
D0 GB68A
D1 GB68E
D1 GB68C
D1 GB68A
D2 GB68E
D2 GB68C
D2 GB68A
D3 GB68E
D3 GB68C
D3 GB68A
D4 GB68E
D4 GB68C
D4 GB68A
D5 GB68E
D5 GB68C
D5 GB68A
D6 GB68A
D6 GB688
D6 GB682
D7 GB68E
D7 GB68C
D7 GB68A
GBD:cnt = 0
 -- 14.26s
tb__736__SCREEN_multi_MLC_ERS_Suspend_RD_scr10585b5p0p0__nvcc
Temp: 98 98 99 97 99 99 98 100 
D0 GB68E
D0 GB68C
D0 GB68A
D1 GB68E
D1 GB68C
D1 GB68A
D2 GB68E
D2 GB68C
D2 GB68A
D3 GB68E
D3 GB68C
D3 GB68A
D4 GB68E
D4 GB68C
D4 GB68A
D5 GB68E
D5 GB68C
D5 GB68A
D6 GB68A
D6 GB688
D6 GB682
D7 GB68E
D7 GB68C
D7 GB68A
GBD:cnt = 0
 -- 45.79s
tb__737__SCREEN_single_MLC_ERS_suspend_RD_scr10583b5p0p0__nvcc
Temp: 98 98 100 98 99 100 99 100 
D0 GB68E
D0 GB68C
D0 GB68A
D1 GB68E
D1 GB68C
D1 GB68A
D2 GB68E
D2 GB68C
D2 GB68A
D3 GB68E
D3 GB68C
D3 GB68A
D4 GB68E
D4 GB68C
D4 GB68A
D5 GB68E
D5 GB68C
D5 GB68A
D6 GB68A
D6 GB688
D6 GB682
D7 GB68E
D7 GB68C
D7 GB68A
GBD:cnt = 0
 -- 81.34s
tb__755__SCREEN_single_SRG_SLC_read_scr10341b5p0p0V__nvcc
Temp: 98 98 99 97 99 99 98 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 113.46s
tb__756__SCREEN_multi_SRG_SLC_read_scr10342b5p0p0V__nvcc
Temp: 98 98 99 97 99 99 98 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 83.54s
tb__750__SCREEN_SLC_TLC_die_interleave_scr10412b5p0p0__nvcc
Temp: 98 98 99 98 99 99 98 100 
skip 8D!
GBD:cnt = 0
 -- 0.48s
tb__767__SCREEN_svfy_blk_jump_scr10421b5p0p0V__nvcc
Temp: 98 98 99 97 99 99 98 100 
D0 GB0
D0 GB2
D1 GB0
D1 GB2
D2 GB0
D2 GB2
D3 GB0
D3 GB2
D4 GB0
D4 GB2
D5 GB0
D5 GB2
D6 GB0
D6 GB2
D7 GB0
D7 GB2
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 0.69s
tb__430__SCREEN_D2_refresh_program_scr10410b5p0p0__nvcc
Temp: 98 98 99 97 98 99 98 100 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 232.79s
tb__424__SCREEN_D2_refresh_read_scr10409b5p0p0V__nvcc
Temp: 98 98 99 97 99 99 98 100 
D0 GB100
D1 GB100
D2 GB100
D3 GB100
D4 GB100
D5 GB100
D6 GB100
D7 GB100
GBD:cnt = 0
 -- 120.91s
tb__730__SCREEN_cmd_f1_f2_scr10236b5p0p0__nvcc
Temp: 98 98 99 97 99 99 98 100 
GBD:cnt = 0
 -- 0.48s
tb__681__SCREEN_TLC_EPR_with_CMD_fx_chip_select_scr10687b5p0p0__nvcc
Temp: 98 98 99 97 99 99 98 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 131.49s
tb__423__SCREEN_ping_pong_blk_scr10120b5p0p0V__nvcc
Temp: 98 98 99 98 99 99 98 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 3.03s
tb__738__SCREEN_ers_background_scr10098b5p0p0__nvcc
Temp: 98 98 99 98 99 99 98 100 
D7 GB100
D0 GB100
D1 GB100
D2 GB100
D3 GB100
D4 GB100
D5 GB100
D6 GB100
GBD:cnt = 0
 -- 5.14s
tb__201__SCREEN_xdl_reset_param_mismatch_scr10136b5p0p0__nvcc
Temp: 98 98 98 97 99 99 98 99 
GBD:cnt = 0
 -- 1.61s
tb__210__SCREEN_CRD_scr10088b5p1p0__nvcc
Temp: 97 98 98 97 99 98 98 100 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 35.84s
tb__746__SCREEN_set_get_two_directions_scr10133b5p0p0__nvcc
Temp: 97 98 98 96 98 98 98 99 
GBD:cnt = 0
 -- 0.54s
tb__742__SCREEN_set_get_w_chip_select_scr10132b5p1p0__nvcc
Temp: 97 98 98 97 98 98 98 99 
GBD:cnt = 0
 -- 0.53s
tb__745__SCREEN_set_get_feature_scr10148b5p1p0__nvcc
Temp: 97 98 98 97 98 98 98 99 
GBD:cnt = 0
 -- 0.54s
tb__743__SCREEN_set_dynamic_read_scr10207b5p3p0__nvcc
Temp: 97 98 98 97 98 98 98 99 
D0 GB0
D0 GB2
D1 GB0
D1 GB2
D2 GB0
D2 GB2
D3 GB0
D3 GB2
D4 GB0
D4 GB2
D5 GB0
D5 GB2
D6 GB0
D6 GB2
D7 GB0
D7 GB2
GBD:cnt = 0
 -- 7.75s
tb__762__SCREEN_dyn_read_linearity_scr10336b5p3p0__nvcc
Temp: 98 98 99 98 99 99 98 100 
D0 GB0
$SLC_m:1618$D0 P0
$SLC_s:70827$D0 P0
$SLC_m:2075$D0 P1
$SLC_s:81194$D0 P1
$TLCA_m:1483$D0 P0
$TLCA_s:59114$D0 P0
$TLCA_m:1444$D0 P1
$TLCA_s:60436$D0 P1
$TLCB_m:1400$D0 P0
$TLCB_s:85659$D0 P0
$TLCB_m:1352$D0 P1
$TLCB_s:85253$D0 P1
$TLCC_m:1393$D0 P0
$TLCC_s:108118$D0 P0
$TLCC_m:1312$D0 P1
$TLCC_s:107178$D0 P1
$TLCD_m:1083$D0 P0
$TLCD_s:97305$D0 P0
$TLCD_m:1040$D0 P1
$TLCD_s:96658$D0 P1
$TLCE_m:1077$D0 P0
$TLCE_s:99686$D0 P0
$TLCE_m:1210$D0 P1
$TLCE_s:100910$D0 P1
$TLCF_m:1072$D0 P0
$TLCF_s:85460$D0 P0
$TLCF_m:1050$D0 P1
$TLCF_s:87921$D0 P1
$TLCG_m:1060$D0 P0
$TLCG_s:74647$D0 P0
$TLCG_m:1122$D0 P1
$TLCG_s:75486$D0 P1
D1 GB0
$SLC_m:1359$D1 P0
$SLC_s:55449$D1 P0
$SLC_m:1365$D1 P1
$SLC_s:57138$D1 P1
$TLCA_m:1688$D1 P0
$TLCA_s:61844$D1 P0
$TLCA_m:1735$D1 P1
$TLCA_s:61754$D1 P1
$TLCB_m:1506$D1 P0
$TLCB_s:85930$D1 P0
$TLCB_m:1424$D1 P1
$TLCB_s:85302$D1 P1
$TLCC_m:1519$D1 P0
$TLCC_s:110157$D1 P0
$TLCC_m:1581$D1 P1
$TLCC_s:109806$D1 P1
$TLCD_m:1174$D1 P0
$TLCD_s:97929$D1 P0
$TLCD_m:1249$D1 P1
$TLCD_s:97636$D1 P1
$TLCE_m:1324$D1 P0
$TLCE_s:99340$D1 P0
$TLCE_m:1282$D1 P1
$TLCE_s:98568$D1 P1
$TLCF_m:1114$D1 P0
$TLCF_s:85019$D1 P0
$TLCF_m:1056$D1 P1
$TLCF_s:84858$D1 P1
$TLCG_m:1343$D1 P0
$TLCG_s:74265$D1 P0
$TLCG_m:1259$D1 P1
$TLCG_s:73895$D1 P1
D2 GB0
$SLC_m:1271$D2 P0
$SLC_s:63566$D2 P0
$SLC_m:1186$D2 P1
$SLC_s:20626$D2 P1
$TLCA_m:1488$D2 P0
$TLCA_s:60795$D2 P0
$TLCA_m:1493$D2 P1
$TLCA_s:59451$D2 P1
$TLCB_m:1544$D2 P0
$TLCB_s:87960$D2 P0
$TLCB_m:1496$D2 P1
$TLCB_s:87193$D2 P1
$TLCC_m:1438$D2 P0
$TLCC_s:110403$D2 P0
$TLCC_m:1393$D2 P1
$TLCC_s:109642$D2 P1
$TLCD_m:1196$D2 P0
$TLCD_s:98719$D2 P0
$TLCD_m:1171$D2 P1
$TLCD_s:98712$D2 P1
$TLCE_m:1261$D2 P0
$TLCE_s:100789$D2 P0
$TLCE_m:1212$D2 P1
$TLCE_s:99845$D2 P1
$TLCF_m:1155$D2 P0
$TLCF_s:84699$D2 P0
$TLCF_m:1064$D2 P1
$TLCF_s:85358$D2 P1
$TLCG_m:1044$D2 P0
$TLCG_s:75569$D2 P0
$TLCG_m:1061$D2 P1
$TLCG_s:74466$D2 P1
D3 GB0
$SLC_m:1346$D3 P0
$SLC_s:70400$D3 P0
$SLC_m:1449$D3 P1
$SLC_s:70545$D3 P1
$TLCA_m:1429$D3 P0
$TLCA_s:59332$D3 P0
$TLCA_m:1381$D3 P1
$TLCA_s:57966$D3 P1
$TLCB_m:1353$D3 P0
$TLCB_s:84323$D3 P0
$TLCB_m:1334$D3 P1
$TLCB_s:83583$D3 P1
$TLCC_m:1413$D3 P0
$TLCC_s:108043$D3 P0
$TLCC_m:1536$D3 P1
$TLCC_s:107143$D3 P1
$TLCD_m:1169$D3 P0
$TLCD_s:97371$D3 P0
$TLCD_m:1239$D3 P1
$TLCD_s:96877$D3 P1
$TLCE_m:1180$D3 P0
$TLCE_s:98781$D3 P0
$TLCE_m:1157$D3 P1
$TLCE_s:97784$D3 P1
$TLCF_m:1075$D3 P0
$TLCF_s:86818$D3 P0
$TLCF_m:1175$D3 P1
$TLCF_s:85755$D3 P1
$TLCG_m:1065$D3 P0
$TLCG_s:72065$D3 P0
$TLCG_m:1037$D3 P1
$TLCG_s:71122$D3 P1
D4 GB0
$SLC_m:1927$D4 P0
$SLC_s:81577$D4 P0
$SLC_m:2052$D4 P1
$SLC_s:79767$D4 P1
$TLCA_m:2074$D4 P0
$TLCA_s:61607$D4 P0
$TLCA_m:1540$D4 P1
$TLCA_s:60502$D4 P1
$TLCB_m:1725$D4 P0
$TLCB_s:87659$D4 P0
$TLCB_m:1757$D4 P1
$TLCB_s:87401$D4 P1
$TLCC_m:1766$D4 P0
$TLCC_s:110916$D4 P0
$TLCC_m:1759$D4 P1
$TLCC_s:111425$D4 P1
$TLCD_m:1447$D4 P0
$TLCD_s:101487$D4 P0
$TLCD_m:1449$D4 P1
$TLCD_s:102235$D4 P1
$TLCE_m:1476$D4 P0
$TLCE_s:102731$D4 P0
$TLCE_m:1578$D4 P1
$TLCE_s:102606$D4 P1
$TLCF_m:1537$D4 P0
$TLCF_s:91328$D4 P0
$TLCF_m:1572$D4 P1
$TLCF_s:90808$D4 P1
$TLCG_m:1378$D4 P0
$TLCG_s:78384$D4 P0
$TLCG_m:1460$D4 P1
$TLCG_s:77547$D4 P1
D5 GB0
$SLC_m:1641$D5 P0
$SLC_s:68065$D5 P0
$SLC_m:1561$D5 P1
$SLC_s:67715$D5 P1
$TLCA_m:1504$D5 P0
$TLCA_s:60393$D5 P0
$TLCA_m:1510$D5 P1
$TLCA_s:59913$D5 P1
$TLCB_m:1867$D5 P0
$TLCB_s:88496$D5 P0
$TLCB_m:1591$D5 P1
$TLCB_s:87120$D5 P1
$TLCC_m:1774$D5 P0
$TLCC_s:111735$D5 P0
$TLCC_m:1786$D5 P1
$TLCC_s:110177$D5 P1
$TLCD_m:1567$D5 P0
$TLCD_s:102274$D5 P0
$TLCD_m:1437$D5 P1
$TLCD_s:100490$D5 P1
$TLCE_m:1593$D5 P0
$TLCE_s:105259$D5 P0
$TLCE_m:1450$D5 P1
$TLCE_s:103253$D5 P1
$TLCF_m:1638$D5 P0
$TLCF_s:89768$D5 P0
$TLCF_m:1468$D5 P1
$TLCF_s:89758$D5 P1
$TLCG_m:1311$D5 P0
$TLCG_s:79070$D5 P0
$TLCG_m:1561$D5 P1
$TLCG_s:79057$D5 P1
D6 GB0
$SLC_m:1822$D6 P0
$SLC_s:73711$D6 P0
$SLC_m:1881$D6 P1
$SLC_s:75154$D6 P1
$TLCA_m:1555$D6 P0
$TLCA_s:59907$D6 P0
$TLCA_m:1451$D6 P1
$TLCA_s:61181$D6 P1
$TLCB_m:1435$D6 P0
$TLCB_s:85366$D6 P0
$TLCB_m:1458$D6 P1
$TLCB_s:86033$D6 P1
$TLCC_m:1509$D6 P0
$TLCC_s:109348$D6 P0
$TLCC_m:1494$D6 P1
$TLCC_s:109434$D6 P1
$TLCD_m:1279$D6 P0
$TLCD_s:98660$D6 P0
$TLCD_m:1192$D6 P1
$TLCD_s:98579$D6 P1
$TLCE_m:1253$D6 P0
$TLCE_s:100676$D6 P0
$TLCE_m:1239$D6 P1
$TLCE_s:100793$D6 P1
$TLCF_m:1129$D6 P0
$TLCF_s:87931$D6 P0
$TLCF_m:1108$D6 P1
$TLCF_s:88740$D6 P1
$TLCG_m:1029$D6 P0
$TLCG_s:73870$D6 P0
$TLCG_m:1072$D6 P1
$TLCG_s:74101$D6 P1
D7 GB0
$SLC_m:1833$D7 P0
$SLC_s:78396$D7 P0
$SLC_m:1559$D7 P1
$SLC_s:75906$D7 P1
$TLCA_m:1500$D7 P0
$TLCA_s:59862$D7 P0
$TLCA_m:1356$D7 P1
$TLCA_s:58409$D7 P1
$TLCB_m:1627$D7 P0
$TLCB_s:85877$D7 P0
$TLCB_m:1511$D7 P1
$TLCB_s:85596$D7 P1
$TLCC_m:1446$D7 P0
$TLCC_s:108281$D7 P0
$TLCC_m:1453$D7 P1
$TLCC_s:108087$D7 P1
$TLCD_m:1159$D7 P0
$TLCD_s:97891$D7 P0
$TLCD_m:1266$D7 P1
$TLCD_s:97086$D7 P1
$TLCE_m:1151$D7 P0
$TLCE_s:100430$D7 P0
$TLCE_m:1274$D7 P1
$TLCE_s:99193$D7 P1
$TLCF_m:1058$D7 P0
$TLCF_s:88428$D7 P0
$TLCF_m:1082$D7 P1
$TLCF_s:87131$D7 P1
$TLCG_m:1050$D7 P0
$TLCG_s:74877$D7 P0
$TLCG_m:1137$D7 P1
$TLCG_s:74337$D7 P1
GBD:cnt = 0
 -- 10.67s
tb__773__MONITOR_BINVCGRV_DAC_saturation_scr11134b5p0p0__nvcc
Temp: 98 98 99 98 99 99 98 100 
$DS_Saturation:22$D0
D0 GB100
$A_P0_DAC_FF:0$D0 P0
$A_P1_DAC_FF:0$D0 P1
$A_P0_DAC_FE:3023$D0 P0
$A_P1_DAC_FE:3072$D0 P1
$A_P0_DAC_FD:2931$D0 P0
$A_P1_DAC_FD:2849$D0 P1
$A_P0_DAC_FC:2985$D0 P0
$A_P1_DAC_FC:3047$D0 P1
$A_P0_DAC_FB:3278$D0 P0
$A_P1_DAC_FB:3288$D0 P1
$A_P0_DAC_FA:3339$D0 P0
$A_P1_DAC_FA:3298$D0 P1
$A_P0_DAC_F9:3591$D0 P0
$A_P1_DAC_F9:3351$D0 P1
$A_P0_DAC_F8:3263$D0 P0
$A_P1_DAC_F8:3349$D0 P1
$A_P0_DAC_F7:3635$D0 P0
$A_P1_DAC_F7:3524$D0 P1
$A_P0_DAC_F6:3241$D0 P0
$A_P1_DAC_F6:3215$D0 P1
$A_P0_DAC_F5:3377$D0 P0
$A_P1_DAC_F5:3328$D0 P1
$A_P0_DAC_F4:3652$D0 P0
$A_P1_DAC_F4:3393$D0 P1
$A_P0_DAC_F3:3466$D0 P0
$A_P1_DAC_F3:3412$D0 P1
$A_P0_DAC_F2:3496$D0 P0
$A_P1_DAC_F2:3293$D0 P1
$A_P0_DAC_F1:3433$D0 P0
$A_P1_DAC_F1:3246$D0 P1
$A_P0_DAC_F0:3413$D0 P0
$A_P1_DAC_F0:3659$D0 P1
$A_P0_DAC_EF:3766$D0 P0
$A_P1_DAC_EF:3203$D0 P1
$A_P0_DAC_EE:3329$D0 P0
$A_P1_DAC_EE:3037$D0 P1
$A_P0_DAC_ED:3207$D0 P0
$A_P1_DAC_ED:3664$D0 P1
$A_P0_DAC_EC:3387$D0 P0
$A_P1_DAC_EC:3263$D0 P1
$A_P0_DAC_EB:3167$D0 P0
$A_P1_DAC_EB:3139$D0 P1
$A_P0_DAC_EA:3303$D0 P0
$A_P1_DAC_EA:3212$D0 P1
$A_P0_DAC_E9:3031$D0 P0
$A_P1_DAC_E9:3052$D0 P1
$A_P0_DAC_E8:3228$D0 P0
$A_P1_DAC_E8:2935$D0 P1
$A_P0_DAC_E7:2606$D0 P0
$A_P1_DAC_E7:2490$D0 P1
$A_P0_DAC_E6:2687$D0 P0
$A_P1_DAC_E6:2569$D0 P1
$A_P0_DAC_E5:2594$D0 P0
$A_P1_DAC_E5:2501$D0 P1
$A_P0_DAC_E4:2606$D0 P0
$A_P1_DAC_E4:2555$D0 P1
$A_P0_DAC_E3:2578$D0 P0
$A_P1_DAC_E3:2606$D0 P1
$A_P0_DAC_E2:2561$D0 P0
$A_P1_DAC_E2:2474$D0 P1
$A_P0_DAC_E1:2592$D0 P0
$A_P1_DAC_E1:2510$D0 P1
$A_P0_DAC_E0:2490$D0 P0
$A_P1_DAC_E0:2559$D0 P1
$A_P0_DAC_DF:2580$D0 P0
$A_P1_DAC_DF:2651$D0 P1
$A_P0_DAC_DE:2597$D0 P0
$A_P1_DAC_DE:2531$D0 P1
$DS_Saturation:20$D1
D1 GB100
$A_P0_DAC_FF:0$D1 P0
$A_P1_DAC_FF:0$D1 P1
$A_P0_DAC_FE:2720$D1 P0
$A_P1_DAC_FE:2868$D1 P1
$A_P0_DAC_FD:3129$D1 P0
$A_P1_DAC_FD:3335$D1 P1
$A_P0_DAC_FC:2989$D1 P0
$A_P1_DAC_FC:2957$D1 P1
$A_P0_DAC_FB:3233$D1 P0
$A_P1_DAC_FB:3435$D1 P1
$A_P0_DAC_FA:3476$D1 P0
$A_P1_DAC_FA:3434$D1 P1
$A_P0_DAC_F9:4807$D1 P0
$A_P1_DAC_F9:4902$D1 P1
$A_P0_DAC_F8:3215$D1 P0
$A_P1_DAC_F8:3276$D1 P1
$A_P0_DAC_F7:3022$D1 P0
$A_P1_DAC_F7:2798$D1 P1
$A_P0_DAC_F6:3555$D1 P0
$A_P1_DAC_F6:3440$D1 P1
$A_P0_DAC_F5:3606$D1 P0
$A_P1_DAC_F5:3684$D1 P1
$A_P0_DAC_F4:3468$D1 P0
$A_P1_DAC_F4:3491$D1 P1
$A_P0_DAC_F3:3699$D1 P0
$A_P1_DAC_F3:3731$D1 P1
$A_P0_DAC_F2:3634$D1 P0
$A_P1_DAC_F2:3619$D1 P1
$A_P0_DAC_F1:3890$D1 P0
$A_P1_DAC_F1:3520$D1 P1
$A_P0_DAC_F0:3456$D1 P0
$A_P1_DAC_F0:3695$D1 P1
$A_P0_DAC_EF:3816$D1 P0
$A_P1_DAC_EF:3699$D1 P1
$A_P0_DAC_EE:3543$D1 P0
$A_P1_DAC_EE:3591$D1 P1
$A_P0_DAC_ED:3606$D1 P0
$A_P1_DAC_ED:3705$D1 P1
$A_P0_DAC_EC:3578$D1 P0
$A_P1_DAC_EC:3464$D1 P1
$A_P0_DAC_EB:3422$D1 P0
$A_P1_DAC_EB:3514$D1 P1
$A_P0_DAC_EA:3649$D1 P0
$A_P1_DAC_EA:3430$D1 P1
$A_P0_DAC_E9:3451$D1 P0
$A_P1_DAC_E9:3469$D1 P1
$A_P0_DAC_E8:2996$D1 P0
$A_P1_DAC_E8:3071$D1 P1
$A_P0_DAC_E7:3002$D1 P0
$A_P1_DAC_E7:2974$D1 P1
$A_P0_DAC_E6:3087$D1 P0
$A_P1_DAC_E6:3053$D1 P1
$A_P0_DAC_E5:2854$D1 P0
$A_P1_DAC_E5:2930$D1 P1
$A_P0_DAC_E4:3110$D1 P0
$A_P1_DAC_E4:3046$D1 P1
$A_P0_DAC_E3:2999$D1 P0
$A_P1_DAC_E3:2874$D1 P1
$A_P0_DAC_E2:3007$D1 P0
$A_P1_DAC_E2:2989$D1 P1
$A_P0_DAC_E1:3016$D1 P0
$A_P1_DAC_E1:3037$D1 P1
$A_P0_DAC_E0:2947$D1 P0
$A_P1_DAC_E0:2952$D1 P1
$A_P0_DAC_DF:3060$D1 P0
$A_P1_DAC_DF:3035$D1 P1
$A_P0_DAC_DE:2903$D1 P0
$A_P1_DAC_DE:2943$D1 P1
$DS_Saturation:18$D2
D2 GB100
$A_P0_DAC_FF:0$D2 P0
$A_P1_DAC_FF:0$D2 P1
$A_P0_DAC_FE:2518$D2 P0
$A_P1_DAC_FE:2050$D2 P1
$A_P0_DAC_FD:2772$D2 P0
$A_P1_DAC_FD:2364$D2 P1
$A_P0_DAC_FC:2982$D2 P0
$A_P1_DAC_FC:2567$D2 P1
$A_P0_DAC_FB:2657$D2 P0
$A_P1_DAC_FB:2412$D2 P1
$A_P0_DAC_FA:2879$D2 P0
$A_P1_DAC_FA:2770$D2 P1
$A_P0_DAC_F9:3070$D2 P0
$A_P1_DAC_F9:2498$D2 P1
$A_P0_DAC_F8:3296$D2 P0
$A_P1_DAC_F8:2798$D2 P1
$A_P0_DAC_F7:3137$D2 P0
$A_P1_DAC_F7:2507$D2 P1
$A_P0_DAC_F6:2473$D2 P0
$A_P1_DAC_F6:2283$D2 P1
$A_P0_DAC_F5:2664$D2 P0
$A_P1_DAC_F5:2686$D2 P1
$A_P0_DAC_F4:3303$D2 P0
$A_P1_DAC_F4:2937$D2 P1
$A_P0_DAC_F3:2537$D2 P0
$A_P1_DAC_F3:2268$D2 P1
$A_P0_DAC_F2:2455$D2 P0
$A_P1_DAC_F2:2756$D2 P1
$A_P0_DAC_F1:3244$D2 P0
$A_P1_DAC_F1:2778$D2 P1
$A_P0_DAC_F0:2440$D2 P0
$A_P1_DAC_F0:2036$D2 P1
$A_P0_DAC_EF:2536$D2 P0
$A_P1_DAC_EF:2101$D2 P1
$A_P0_DAC_EE:2293$D2 P0
$A_P1_DAC_EE:2195$D2 P1
$A_P0_DAC_ED:2438$D2 P0
$A_P1_DAC_ED:2376$D2 P1
$A_P0_DAC_EC:2515$D2 P0
$A_P1_DAC_EC:2372$D2 P1
$A_P0_DAC_EB:1953$D2 P0
$A_P1_DAC_EB:2018$D2 P1
$A_P0_DAC_EA:1901$D2 P0
$A_P1_DAC_EA:2131$D2 P1
$A_P0_DAC_E9:2011$D2 P0
$A_P1_DAC_E9:1842$D2 P1
$A_P0_DAC_E8:1972$D2 P0
$A_P1_DAC_E8:1878$D2 P1
$A_P0_DAC_E7:2007$D2 P0
$A_P1_DAC_E7:1892$D2 P1
$A_P0_DAC_E6:2005$D2 P0
$A_P1_DAC_E6:1811$D2 P1
$A_P0_DAC_E5:2007$D2 P0
$A_P1_DAC_E5:1943$D2 P1
$A_P0_DAC_E4:2023$D2 P0
$A_P1_DAC_E4:1931$D2 P1
$A_P0_DAC_E3:1938$D2 P0
$A_P1_DAC_E3:1851$D2 P1
$A_P0_DAC_E2:1977$D2 P0
$A_P1_DAC_E2:1972$D2 P1
$A_P0_DAC_E1:1923$D2 P0
$A_P1_DAC_E1:1872$D2 P1
$A_P0_DAC_E0:1982$D2 P0
$A_P1_DAC_E0:1913$D2 P1
$A_P0_DAC_DF:1939$D2 P0
$A_P1_DAC_DF:1856$D2 P1
$A_P0_DAC_DE:2022$D2 P0
$A_P1_DAC_DE:1937$D2 P1
$DS_Saturation:18$D3
D3 GB100
$A_P0_DAC_FF:0$D3 P0
$A_P1_DAC_FF:0$D3 P1
$A_P0_DAC_FE:2941$D3 P0
$A_P1_DAC_FE:2862$D3 P1
$A_P0_DAC_FD:2972$D3 P0
$A_P1_DAC_FD:2876$D3 P1
$A_P0_DAC_FC:2817$D3 P0
$A_P1_DAC_FC:2713$D3 P1
$A_P0_DAC_FB:3026$D3 P0
$A_P1_DAC_FB:3017$D3 P1
$A_P0_DAC_FA:3014$D3 P0
$A_P1_DAC_FA:3013$D3 P1
$A_P0_DAC_F9:4687$D3 P0
$A_P1_DAC_F9:4314$D3 P1
$A_P0_DAC_F8:2910$D3 P0
$A_P1_DAC_F8:3236$D3 P1
$A_P0_DAC_F7:3266$D3 P0
$A_P1_DAC_F7:2976$D3 P1
$A_P0_DAC_F6:2820$D3 P0
$A_P1_DAC_F6:3189$D3 P1
$A_P0_DAC_F5:3074$D3 P0
$A_P1_DAC_F5:3100$D3 P1
$A_P0_DAC_F4:3091$D3 P0
$A_P1_DAC_F4:2728$D3 P1
$A_P0_DAC_F3:2958$D3 P0
$A_P1_DAC_F3:3201$D3 P1
$A_P0_DAC_F2:2783$D3 P0
$A_P1_DAC_F2:2884$D3 P1
$A_P0_DAC_F1:2471$D3 P0
$A_P1_DAC_F1:2463$D3 P1
$A_P0_DAC_F0:4190$D3 P0
$A_P1_DAC_F0:4018$D3 P1
$A_P0_DAC_EF:2427$D3 P0
$A_P1_DAC_EF:2482$D3 P1
$A_P0_DAC_EE:3784$D3 P0
$A_P1_DAC_EE:4272$D3 P1
$A_P0_DAC_ED:2251$D3 P0
$A_P1_DAC_ED:2284$D3 P1
$A_P0_DAC_EC:3875$D3 P0
$A_P1_DAC_EC:3826$D3 P1
$A_P0_DAC_EB:2037$D3 P0
$A_P1_DAC_EB:2224$D3 P1
$A_P0_DAC_EA:2713$D3 P0
$A_P1_DAC_EA:3020$D3 P1
$A_P0_DAC_E9:2592$D3 P0
$A_P1_DAC_E9:2703$D3 P1
$A_P0_DAC_E8:3740$D3 P0
$A_P1_DAC_E8:3797$D3 P1
$A_P0_DAC_E7:1884$D3 P0
$A_P1_DAC_E7:1872$D3 P1
$A_P0_DAC_E6:1910$D3 P0
$A_P1_DAC_E6:1846$D3 P1
$A_P0_DAC_E5:2106$D3 P0
$A_P1_DAC_E5:2202$D3 P1
$A_P0_DAC_E4:2848$D3 P0
$A_P1_DAC_E4:2956$D3 P1
$A_P0_DAC_E3:2020$D3 P0
$A_P1_DAC_E3:2163$D3 P1
$A_P0_DAC_E2:3013$D3 P0
$A_P1_DAC_E2:2887$D3 P1
$A_P0_DAC_E1:2193$D3 P0
$A_P1_DAC_E1:2170$D3 P1
$A_P0_DAC_E0:2286$D3 P0
$A_P1_DAC_E0:2294$D3 P1
$A_P0_DAC_DF:2172$D3 P0
$A_P1_DAC_DF:2207$D3 P1
$A_P0_DAC_DE:2227$D3 P0
$A_P1_DAC_DE:2394$D3 P1
$DS_Saturation:18$D4
D4 GB100
$A_P0_DAC_FF:0$D4 P0
$A_P1_DAC_FF:0$D4 P1
$A_P0_DAC_FE:2657$D4 P0
$A_P1_DAC_FE:2533$D4 P1
$A_P0_DAC_FD:2764$D4 P0
$A_P1_DAC_FD:2641$D4 P1
$A_P0_DAC_FC:3633$D4 P0
$A_P1_DAC_FC:3499$D4 P1
$A_P0_DAC_FB:2877$D4 P0
$A_P1_DAC_FB:2726$D4 P1
$A_P0_DAC_FA:3201$D4 P0
$A_P1_DAC_FA:2898$D4 P1
$A_P0_DAC_F9:3058$D4 P0
$A_P1_DAC_F9:3232$D4 P1
$A_P0_DAC_F8:2771$D4 P0
$A_P1_DAC_F8:3109$D4 P1
$A_P0_DAC_F7:3131$D4 P0
$A_P1_DAC_F7:3016$D4 P1
$A_P0_DAC_F6:2960$D4 P0
$A_P1_DAC_F6:3113$D4 P1
$A_P0_DAC_F5:2930$D4 P0
$A_P1_DAC_F5:3001$D4 P1
$A_P0_DAC_F4:2932$D4 P0
$A_P1_DAC_F4:3165$D4 P1
$A_P0_DAC_F3:3011$D4 P0
$A_P1_DAC_F3:2992$D4 P1
$A_P0_DAC_F2:2519$D4 P0
$A_P1_DAC_F2:2763$D4 P1
$A_P0_DAC_F1:2860$D4 P0
$A_P1_DAC_F1:3156$D4 P1
$A_P0_DAC_F0:3044$D4 P0
$A_P1_DAC_F0:2618$D4 P1
$A_P0_DAC_EF:2864$D4 P0
$A_P1_DAC_EF:2741$D4 P1
$A_P0_DAC_EE:2515$D4 P0
$A_P1_DAC_EE:2782$D4 P1
$A_P0_DAC_ED:2826$D4 P0
$A_P1_DAC_ED:2563$D4 P1
$A_P0_DAC_EC:2581$D4 P0
$A_P1_DAC_EC:2860$D4 P1
$A_P0_DAC_EB:2690$D4 P0
$A_P1_DAC_EB:2338$D4 P1
$A_P0_DAC_EA:2482$D4 P0
$A_P1_DAC_EA:2527$D4 P1
$A_P0_DAC_E9:2571$D4 P0
$A_P1_DAC_E9:2152$D4 P1
$A_P0_DAC_E8:2065$D4 P0
$A_P1_DAC_E8:2183$D4 P1
$A_P0_DAC_E7:2067$D4 P0
$A_P1_DAC_E7:2106$D4 P1
$A_P0_DAC_E6:2097$D4 P0
$A_P1_DAC_E6:2134$D4 P1
$A_P0_DAC_E5:1961$D4 P0
$A_P1_DAC_E5:2049$D4 P1
$A_P0_DAC_E4:2048$D4 P0
$A_P1_DAC_E4:2043$D4 P1
$A_P0_DAC_E3:2119$D4 P0
$A_P1_DAC_E3:2085$D4 P1
$A_P0_DAC_E2:2062$D4 P0
$A_P1_DAC_E2:2046$D4 P1
$A_P0_DAC_E1:2045$D4 P0
$A_P1_DAC_E1:2015$D4 P1
$A_P0_DAC_E0:2882$D4 P0
$A_P1_DAC_E0:2821$D4 P1
$A_P0_DAC_DF:1719$D4 P0
$A_P1_DAC_DF:1798$D4 P1
$A_P0_DAC_DE:1763$D4 P0
$A_P1_DAC_DE:1816$D4 P1
$DS_Saturation:18$D5
D5 GB100
$A_P0_DAC_FF:0$D5 P0
$A_P1_DAC_FF:0$D5 P1
$A_P0_DAC_FE:3090$D5 P0
$A_P1_DAC_FE:2894$D5 P1
$A_P0_DAC_FD:2748$D5 P0
$A_P1_DAC_FD:3103$D5 P1
$A_P0_DAC_FC:3185$D5 P0
$A_P1_DAC_FC:2673$D5 P1
$A_P0_DAC_FB:3085$D5 P0
$A_P1_DAC_FB:3362$D5 P1
$A_P0_DAC_FA:3127$D5 P0
$A_P1_DAC_FA:3093$D5 P1
$A_P0_DAC_F9:3066$D5 P0
$A_P1_DAC_F9:3268$D5 P1
$A_P0_DAC_F8:3402$D5 P0
$A_P1_DAC_F8:3159$D5 P1
$A_P0_DAC_F7:3055$D5 P0
$A_P1_DAC_F7:3435$D5 P1
$A_P0_DAC_F6:3223$D5 P0
$A_P1_DAC_F6:3096$D5 P1
$A_P0_DAC_F5:2955$D5 P0
$A_P1_DAC_F5:3134$D5 P1
$A_P0_DAC_F4:3492$D5 P0
$A_P1_DAC_F4:3243$D5 P1
$A_P0_DAC_F3:3163$D5 P0
$A_P1_DAC_F3:3067$D5 P1
$A_P0_DAC_F2:2883$D5 P0
$A_P1_DAC_F2:3051$D5 P1
$A_P0_DAC_F1:3219$D5 P0
$A_P1_DAC_F1:3055$D5 P1
$A_P0_DAC_F0:2692$D5 P0
$A_P1_DAC_F0:3058$D5 P1
$A_P0_DAC_EF:2905$D5 P0
$A_P1_DAC_EF:2964$D5 P1
$A_P0_DAC_EE:3142$D5 P0
$A_P1_DAC_EE:2879$D5 P1
$A_P0_DAC_ED:2865$D5 P0
$A_P1_DAC_ED:2723$D5 P1
$A_P0_DAC_EC:2875$D5 P0
$A_P1_DAC_EC:2703$D5 P1
$A_P0_DAC_EB:2585$D5 P0
$A_P1_DAC_EB:2728$D5 P1
$A_P0_DAC_EA:2341$D5 P0
$A_P1_DAC_EA:2404$D5 P1
$A_P0_DAC_E9:2322$D5 P0
$A_P1_DAC_E9:2320$D5 P1
$A_P0_DAC_E8:2329$D5 P0
$A_P1_DAC_E8:2276$D5 P1
$A_P0_DAC_E7:2325$D5 P0
$A_P1_DAC_E7:2235$D5 P1
$A_P0_DAC_E6:2385$D5 P0
$A_P1_DAC_E6:2286$D5 P1
$A_P0_DAC_E5:2324$D5 P0
$A_P1_DAC_E5:2146$D5 P1
$A_P0_DAC_E4:2352$D5 P0
$A_P1_DAC_E4:2275$D5 P1
$A_P0_DAC_E3:2364$D5 P0
$A_P1_DAC_E3:2317$D5 P1
$A_P0_DAC_E2:2314$D5 P0
$A_P1_DAC_E2:2318$D5 P1
$A_P0_DAC_E1:2351$D5 P0
$A_P1_DAC_E1:2374$D5 P1
$A_P0_DAC_E0:2260$D5 P0
$A_P1_DAC_E0:2306$D5 P1
$A_P0_DAC_DF:2300$D5 P0
$A_P1_DAC_DF:2275$D5 P1
$A_P0_DAC_DE:2312$D5 P0
$A_P1_DAC_DE:2358$D5 P1
$DS_Saturation:20$D6
D6 GB100
$A_P0_DAC_FF:0$D6 P0
$A_P1_DAC_FF:0$D6 P1
$A_P0_DAC_FE:2996$D6 P0
$A_P1_DAC_FE:2867$D6 P1
$A_P0_DAC_FD:2795$D6 P0
$A_P1_DAC_FD:3250$D6 P1
$A_P0_DAC_FC:3418$D6 P0
$A_P1_DAC_FC:2835$D6 P1
$A_P0_DAC_FB:5592$D6 P0
$A_P1_DAC_FB:5182$D6 P1
$A_P0_DAC_FA:3005$D6 P0
$A_P1_DAC_FA:2945$D6 P1
$A_P0_DAC_F9:3258$D6 P0
$A_P1_DAC_F9:3501$D6 P1
$A_P0_DAC_F8:3149$D6 P0
$A_P1_DAC_F8:2996$D6 P1
$A_P0_DAC_F7:3301$D6 P0
$A_P1_DAC_F7:3488$D6 P1
$A_P0_DAC_F6:3337$D6 P0
$A_P1_DAC_F6:2982$D6 P1
$A_P0_DAC_F5:3759$D6 P0
$A_P1_DAC_F5:3416$D6 P1
$A_P0_DAC_F4:3623$D6 P0
$A_P1_DAC_F4:3590$D6 P1
$A_P0_DAC_F3:3604$D6 P0
$A_P1_DAC_F3:3431$D6 P1
$A_P0_DAC_F2:3175$D6 P0
$A_P1_DAC_F2:3506$D6 P1
$A_P0_DAC_F1:3555$D6 P0
$A_P1_DAC_F1:3281$D6 P1
$A_P0_DAC_F0:3283$D6 P0
$A_P1_DAC_F0:3310$D6 P1
$A_P0_DAC_EF:3623$D6 P0
$A_P1_DAC_EF:3597$D6 P1
$A_P0_DAC_EE:3496$D6 P0
$A_P1_DAC_EE:3162$D6 P1
$A_P0_DAC_ED:3230$D6 P0
$A_P1_DAC_ED:3101$D6 P1
$A_P0_DAC_EC:3423$D6 P0
$A_P1_DAC_EC:3571$D6 P1
$A_P0_DAC_EB:3498$D6 P0
$A_P1_DAC_EB:2958$D6 P1
$A_P0_DAC_EA:3404$D6 P0
$A_P1_DAC_EA:3178$D6 P1
$A_P0_DAC_E9:3170$D6 P0
$A_P1_DAC_E9:2901$D6 P1
$A_P0_DAC_E8:3360$D6 P0
$A_P1_DAC_E8:3097$D6 P1
$A_P0_DAC_E7:2703$D6 P0
$A_P1_DAC_E7:2576$D6 P1
$A_P0_DAC_E6:2814$D6 P0
$A_P1_DAC_E6:2606$D6 P1
$A_P0_DAC_E5:2746$D6 P0
$A_P1_DAC_E5:2751$D6 P1
$A_P0_DAC_E4:2907$D6 P0
$A_P1_DAC_E4:2663$D6 P1
$A_P0_DAC_E3:2830$D6 P0
$A_P1_DAC_E3:2662$D6 P1
$A_P0_DAC_E2:2773$D6 P0
$A_P1_DAC_E2:2552$D6 P1
$A_P0_DAC_E1:2855$D6 P0
$A_P1_DAC_E1:2653$D6 P1
$A_P0_DAC_E0:2757$D6 P0
$A_P1_DAC_E0:2557$D6 P1
$A_P0_DAC_DF:2792$D6 P0
$A_P1_DAC_DF:2593$D6 P1
$A_P0_DAC_DE:2738$D6 P0
$A_P1_DAC_DE:2537$D6 P1
$DS_Saturation:18$D7
D7 GB100
$A_P0_DAC_FF:0$D7 P0
$A_P1_DAC_FF:0$D7 P1
$A_P0_DAC_FE:2958$D7 P0
$A_P1_DAC_FE:2813$D7 P1
$A_P0_DAC_FD:2795$D7 P0
$A_P1_DAC_FD:2923$D7 P1
$A_P0_DAC_FC:2936$D7 P0
$A_P1_DAC_FC:2872$D7 P1
$A_P0_DAC_FB:2922$D7 P0
$A_P1_DAC_FB:3125$D7 P1
$A_P0_DAC_FA:3091$D7 P0
$A_P1_DAC_FA:3068$D7 P1
$A_P0_DAC_F9:2742$D7 P0
$A_P1_DAC_F9:3276$D7 P1
$A_P0_DAC_F8:3211$D7 P0
$A_P1_DAC_F8:3214$D7 P1
$A_P0_DAC_F7:2816$D7 P0
$A_P1_DAC_F7:3119$D7 P1
$A_P0_DAC_F6:3092$D7 P0
$A_P1_DAC_F6:3113$D7 P1
$A_P0_DAC_F5:2824$D7 P0
$A_P1_DAC_F5:3048$D7 P1
$A_P0_DAC_F4:2910$D7 P0
$A_P1_DAC_F4:2977$D7 P1
$A_P0_DAC_F3:3174$D7 P0
$A_P1_DAC_F3:3204$D7 P1
$A_P0_DAC_F2:3350$D7 P0
$A_P1_DAC_F2:3502$D7 P1
$A_P0_DAC_F1:2605$D7 P0
$A_P1_DAC_F1:2614$D7 P1
$A_P0_DAC_F0:2358$D7 P0
$A_P1_DAC_F0:2753$D7 P1
$A_P0_DAC_EF:2675$D7 P0
$A_P1_DAC_EF:2872$D7 P1
$A_P0_DAC_EE:2708$D7 P0
$A_P1_DAC_EE:2734$D7 P1
$A_P0_DAC_ED:2507$D7 P0
$A_P1_DAC_ED:2767$D7 P1
$A_P0_DAC_EC:2453$D7 P0
$A_P1_DAC_EC:2517$D7 P1
$A_P0_DAC_EB:2430$D7 P0
$A_P1_DAC_EB:2465$D7 P1
$A_P0_DAC_EA:2140$D7 P0
$A_P1_DAC_EA:2262$D7 P1
$A_P0_DAC_E9:3068$D7 P0
$A_P1_DAC_E9:2926$D7 P1
$A_P0_DAC_E8:2096$D7 P0
$A_P1_DAC_E8:2349$D7 P1
$A_P0_DAC_E7:1797$D7 P0
$A_P1_DAC_E7:2063$D7 P1
$A_P0_DAC_E6:1932$D7 P0
$A_P1_DAC_E6:1915$D7 P1
$A_P0_DAC_E5:2220$D7 P0
$A_P1_DAC_E5:2054$D7 P1
$A_P0_DAC_E4:1975$D7 P0
$A_P1_DAC_E4:2017$D7 P1
$A_P0_DAC_E3:1920$D7 P0
$A_P1_DAC_E3:1946$D7 P1
$A_P0_DAC_E2:1884$D7 P0
$A_P1_DAC_E2:1890$D7 P1
$A_P0_DAC_E1:1853$D7 P0
$A_P1_DAC_E1:2022$D7 P1
$A_P0_DAC_E0:1793$D7 P0
$A_P1_DAC_E0:1924$D7 P1
$A_P0_DAC_DF:1939$D7 P0
$A_P1_DAC_DF:2076$D7 P1
$A_P0_DAC_DE:1921$D7 P0
$A_P1_DAC_DE:1925$D7 P1
 -- 27.12s
tb__753__SCREEN_Set_Feature_Soft_Bit_Read_scr10209b5p2p0V__nvcc
Temp: 98 98 99 98 99 98 98 100 
D0 GB20
D0 GB22
MLC
D1 GB20
D1 GB22
MLC
D2 GB20
D2 GB22
MLC
D3 GB20
D3 GB22
MLC
D4 GB20
D4 GB22
MLC
D5 GB20
D5 GB22
MLC
D6 GB20
D6 GB22
MLC
D7 GB20
D7 GB22
MLC
GBD:cnt = 0
 -- 7.80s
tb__732__SCREEN_broken_daisy_chain_pt1_scr10147b5p0p0__nvcc
Temp: 98 98 99 98 100 100 99 100 
GBD:cnt = 0
 -- 0.62s
tb__431__SCREEN_ers_prg_delay_scr10295b5p0p0__nvcc
Temp: 98 98 99 98 99 99 98 100 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 0.66s
tb__199__SCREEN_smb_register_ylog_scr10227b5p0p0V__nvcc
Temp: 98 98 99 98 99 99 98 100 
GBD:cnt = 0
 -- 0.48s
tb__362__MLC_ERS_scr10048b5p0p0V__nvcc
Temp: 98 98 99 97 99 99 98 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.65s
tb__432__SCREEN_SDE_Scalable_TTR_scr10076b5p1p0V__nvcc
Temp: 100 101 101 100 101 101 100 102 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 138.99s
tb__428__SCREEN_VDD_Scalable_TTR_scr10079b5p1p0V__nvcc
Temp: 99 99 100 99 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 139.50s
tb__445__SCREEN_SLC_VDD_scr10356b5p2p0V_TTR__nvcc
Temp: 99 100 100 98 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 42.50s
tb__435__SCREEN_VDDA_Scalable_TTR_scr10092b5p1p0V__nvcc
Temp: 98 99 100 98 99 100 98 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 139.17s
tb__443__SCREEN_VDDSA_p2m2_Scalable_TTR_scr10093b5p1p0V__nvcc
Temp: 100 100 100 99 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 139.27s
tb__425__SCREEN_VFOUR_m6_scr10354b5p0p0V__nvcc
Temp: 99 99 100 98 100 100 99 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 70.30s
tb__426__SCREEN_VFOUR_p2m2_scr10398b5p2p0V__nvcc
Temp: 99 100 100 98 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 193.57s
tb__749__SCREEN_MP_MLC_ERS_susp_shmoo_CMD51_scr11029b5p1p0__nvcc
Temp: 98 98 100 98 99 100 98 100 
GBD:cnt = 0
 -- 1831.31s
tb__215__SCREEN_single_plane_rd_clkout_scr10296b5p1p0__nvcc
Temp: 98 99 100 98 100 100 99 100 
D0 GB50
D1 GB50
D2 GB50
D3 GB50
D4 GB50
D5 GB50
D6 GB50
D7 GB50
GBD:cnt = 0
 -- 585.73s
tb__454__SCREEN_plane_mergeclk_misalignment_scr11103b5p0p0__nvcc
Temp: 97 98 98 97 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 6.60s
tb__437__SCREEN_cmd33_read_scr10736b5p0p0V__nvcc
Temp: 99 100 100 99 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 148.44s
tb__770__SCREEN_set_get_overwritten_two_directions_scr11030b5p0p0__nvcc
Temp: 98 99 100 98 100 100 99 100 
GBD:cnt = 0
 -- 2.94s
tb__726__SCREEN_tprog_SLC_TLC_interleave_scr10685b5p3p0__nvcc
Temp: 98 98 99 98 99 99 98 100 
D0 GB100
D0 GB102
D1 GB100
D1 GB102
D2 GB100
D2 GB102
D3 GB100
D3 GB102
D4 GB100
D4 GB102
D5 GB100
D5 GB102
D6 GB100
D6 GB102
D7 GB100
D7 GB102
GBD:cnt = 0
 -- 0.54s
tb__258__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 98 98 99 98 99 99 98 100 
 -- 27.91s
tb__673__SCREEN_bb_latch_set_vddvdda_p2_scr10392b5p0p0__nvcc
Temp: 98 98 99 97 99 99 98 100 
GBD:cnt = 0
 -- 0.65s
tb__671__SCREEN_bb_latch_set_vddvdda_scr10139b5p0p0__nvcc
Temp: 98 98 99 97 99 98 98 100 
GBD:cnt = 0
 -- 0.81s
tb__675__SCREEN_bb_latch_reset_vddvdda_plus2_scr10156b5p0p0__nvcc
Temp: 98 98 98 97 98 99 98 99 
GBD:cnt = 0
 -- 0.76s
tb__677__SCREEN_bb_latch_reset_vddvdda_minus2_scr10163b5p0p0__nvcc
Temp: 97 98 98 97 99 99 98 99 
GBD:cnt = 0
 -- 0.77s
tb__672__SCREEN_bb_latch_sense_SDE36ns_scr10730b5p0p0__nvcc
Temp: 98 98 98 97 99 99 98 99 
GBD:cnt = 0
 -- 7.74s
tb__436__SCREEN_open_block_read_scr10178b5p1p0V__nvcc
Temp: 97 98 98 97 98 98 98 100 
S2: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
D0 GB4
D1 GB4
D2 GB4
D3 GB4
D4 GB4
D5 GB4
D6 GB4
D7 GB4
S8: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
D0 GB14
D1 GB14
D2 GB14
D3 GB14
D4 GB14
D5 GB14
D6 GB14
D7 GB14
S9: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 113.38s
tb__422__SCREEN_open_block_1WL_scr10214b5p0p0V__nvcc
Temp: 100 100 101 100 101 101 101 102 
S2: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S3:Asc MLC PRG
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S4: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S5: Des MLC Prog
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S6: MLC RD
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 93.57s
tb__421__SCREEN_open_block_1WL_by16_scr10239b5p1p0V__nvcc
Temp: 99 100 100 98 100 100 100 101 
S1 MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S2:Asc MLC PRG
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S3:MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S4:Des MLC PRG
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S5:MLC RD
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 117.06s
tb__739__TLC_READ_DYN_DLA_ON_scr10222b5p0p0V__nvcc
Temp: 98 99 100 98 100 99 99 100 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 27.53s
tb__683__SCREEN_over_program_sa6_scr10701b5p0p1__nvcc
Temp: 98 98 99 97 99 99 98 100 
D0 GB5C6
D0 GB5C8
D0 GB5CA
D0 GB5CC
D0 GB690
D0 GB692
D0 GB694
D0 GB696
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
D1 GB5C6
D1 GB5C8
D1 GB5CA
D1 GB5CC
D1 GB690
D1 GB692
D1 GB694
D1 GB696
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
D2 GB5C6
D2 GB5C8
D2 GB5CA
D2 GB5CC
D2 GB690
D2 GB692
D2 GB694
D2 GB696
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
D3 GB5C6
D3 GB5C8
D3 GB5CA
D3 GB5CC
D3 GB690
D3 GB692
D3 GB694
D3 GB696
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
D4 GB5C8
D4 GB5CA
D4 GB5CC
D4 GB5CE
D4 GB690
D4 GB692
D4 GB694
D4 GB696
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
D5 GB5C6
D5 GB5C8
D5 GB5CA
D5 GB5CC
D5 GB690
D5 GB692
D5 GB694
D5 GB696
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
D6 GB5C6
D6 GB5C8
D6 GB5CA
D6 GB5CC
D6 GB690
D6 GB692
D6 GB694
D6 GB696
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
D7 GB5C6
D7 GB5C8
D7 GB5CA
D7 GB5CC
D7 GB690
D7 GB692
D7 GB694
D7 GB696
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 40.31s
tb__170__SCREEN_gbc_scr10070b5p0p0V__nvcc
Temp: 98 98 98 97 98 99 98 100 
BC_DIE0_P0: 1918 29EC 2CBE 3748 cnt = 4
BC_DIE0_P1: 2A0 1E08 41D2 cnt = 3
BC_DIE1_P0: DCC 41EA 423A 43EC cnt = 4
BC_DIE1_P1: 2466 384C cnt = 2
BC_DIE2_P0: AC8 1304 16A0 1754 19DC 1B8A 2BE4 3134 3584 4702 cnt = 10
BC_DIE2_P1: 1032 1202 164C 19DA 1F54 2A22 3416 44B2 cnt = 8
BC_DIE3_P0: 856 D84 1366 2DC2 32B4 425C 431C cnt = 7
BC_DIE3_P1: 382 A0E 20AA 21DC 22C8 283E 3974 3FA6 444A cnt = 9
BC_DIE4_P0: 512 7E2 962 F7A 1ADA 1F2A 20F4 24B2 2792 2DF4 3D5A 41AA cnt = 12
BC_DIE4_P1: 137E 1A14 1C02 2A92 3D04 cnt = 5
BC_DIE5_P0: DCE E80 12A2 1A4E 1EDA 1EDC 2470 26A4 2728 272C 2956 2A8C 3100 3656 41B0 cnt = 15
BC_DIE5_P1: 6FE C6C 1712 1A12 2028 20DA 2224 23EC 2F86 33A0 3ED0 3F0A 40D6 44A4 4526 cnt = 15
BC_DIE6_P0: 13F6 141E 45BA cnt = 3
BC_DIE6_P1: 3696 3E28 4512 cnt = 3
BC_DIE7_P0: C1C 2660 2CA0 cnt = 3
BC_DIE7_P1: 6E8 FDC 1466 169E 19F0 3772 3898 391E 3C1E 3DE4 cnt = 10
GBD:cnt = 0
 -- 0.55s
tb__216__SCREEN_CRD_clk_out_scr10303b5p0p0__nvcc
Temp: 98 98 98 97 99 99 98 99 
GBD:cnt = 0
 -- 4.94s
tb__173__SCREEN_bl_open_0gbc_scr10112b5p1p0V__nvcc
Temp: 98 98 98 97 98 98 98 99 
D0 GB67E
D1 GB67E
D2 GB67E
D3 GB67E
D4 GB67E
D5 GB65E
D6 GB67E
D7 GB67E
GBD:cnt = 0
 -- 0.64s
tb__167__SCREEN_bl_leak_0gbc_scr10101b5p1p0V__nvcc
Temp: 98 98 99 97 99 98 98 99 
GBD:cnt = 0
 -- 0.49s
tb__952__SCREEN_cluster_blk_x16_scr10246b5p0p0__nvcc
Temp: 97 98 98 97 98 98 98 99 
D0 MaxPHY Cluster by16:1
D1 MaxPHY Cluster by16:1
D2 MaxPHY Cluster by16:1
D3 MaxPHY Cluster by16:1
D4 MaxPHY Cluster by16:2
D5 MaxPHY Cluster by16:2
D6 MaxPHY Cluster by16:1
D7 MaxPHY Cluster by16:1
GBD:cnt = 0
 -- 0.49s
tb__953__SCREEN_cluster_blk_x4_scr10247b5p0p0__nvcc
Temp: 98 98 98 97 98 98 98 99 
D0 MaxPHY Cluster by4:2
D1 MaxPHY Cluster by4:2
D2 MaxPHY Cluster by4:1
D3 MaxPHY Cluster by4:1
D4 MaxPHY Cluster by4:4
D5 MaxPHY Cluster by4:2
D6 MaxPHY Cluster by4:1
D7 MaxPHY Cluster by4:1
GBD:cnt = 0
 -- 0.49s
tb__954__SCREEN_cluster_blk_x2_scr10248b5p0p0__nvcc
Temp: 97 98 98 97 98 98 98 99 
D0 MaxPHY Cluster by2:2
D1 MaxPHY Cluster by2:2
D2 MaxPHY Cluster by2:2
D3 MaxPHY Cluster by2:2
D4 MaxPHY Cluster by2:8
D5 MaxPHY Cluster by2:2
D6 MaxPHY Cluster by2:2
D7 MaxPHY Cluster by2:2
GBD:cnt = 0
 -- 0.49s
tb__940__TRIM_rf_bb_scr10102b5p1p1__nvcc
Temp: 98 98 98 97 98 98 98 99 
D0 19 BB add
D1 16 BB add
D2 13 BB add
D3 12 BB add
D4 27 BB add
D5 44 BB add
D6 27 BB add
D7 36 BB add
GBD:cnt = 0
GBD:cnt = 0
 -- 5.58s
tb__692__BB_Map_Check__nvcc
Temp: 97 98 98 97 98 98 98 99 
GBB_DIE0_P0: 2AC 394 58A 616 672 714 716 71C 71E 942 B16 C46 C4A cnt = 13
GBB_DIE0_P1: 23B 797 959 98F CF1 CF5 cnt = 6
GBB_DIE1_P0: 30C 52C A34 A36 A3C A3E cnt = 6
GBB_DIE1_P1: 11 13 19 1B 657 65B 661 72D 7B3 B29 cnt = 10
GBB_DIE2_P0: FC 2D0 2D2 2D8 2DA 3A2 484 512 7F2 7F4 85A cnt = 11
GBB_DIE2_P1: 1A5 55D cnt = 2
GBB_DIE3_P0: 80 EA 360 670 A6C cnt = 5
GBB_DIE3_P1: 657 671 80F B65 B67 B6D B6F cnt = 7
GBB_DIE4_P0: 16 D6 D8 282 440 562 564 590 592 594 596 598 59A 59C 59E 5AE 5BC 5C6 8A4 8A6 8AC 8AE cnt = 22
GBB_DIE4_P1: 17D 557 597 5DF BFB cnt = 5
GBB_DIE5_P0: 18E 26E 290 2A8 324 34C 44C 450 47E 504 50A 536 542 5B6 5C4 5D4 600 66E 722 8B0 8B2 8B8 8BA 9C8 9CC 9E2 A82 BCC BCE BF4 cnt = 30
GBB_DIE5_P1: 95 97 9D 9F E5 21B 449 46B 479 58D 5F1 8B7 9A7 CAD cnt = 14
GBB_DIE6_P0: 2EE 310 5DA 684 686 68C 68E cnt = 7
GBB_DIE6_P1: 159 1F5 245 247 24D 24F 401 403 409 40B 585 68F 905 907 90D 90F 9C1 9C3 9C9 9CB cnt = 20
GBB_DIE7_P0: 12 96 2EE 32E 414 5AE 5D8 714 716 71C 71E 81A 914 916 91C 91E A34 A36 A3C A3E cnt = 20
GBB_DIE7_P1: C9 199 1B9 265 2E7 389 54B 5B5 5B7 5BD 5BF 685 875 8A5 8F3 C43 cnt = 16
GBD:cnt = 0
 -- 2.51s
tb__7__Outgoing_Parm_Check__nvcc
Temp: 98 98 98 96 98 98 98 99 
D0 Mismatch:0
D1 Mismatch:0
D2 Mismatch:0
D3 Mismatch:0
D4 Mismatch:0
D5 Mismatch:0
D6 Mismatch:0
D7 Mismatch:0
GBD:cnt = 0
 -- 1.03s
tb__131__SLC_RD_PRG_rfcopy_outgoing_scr10091b5p1p1V__nvcc
Temp: 97 98 98 97 98 98 98 99 
D0 Skip
D1 Skip
D2 Skip
D3 Skip
D4 Skip
D5 Skip
D6 Skip
D7 Skip
GBD:cnt = 0
 -- 0.48s
tb__815__SLC_PRG_program_rev_scr10118b5p0p0V__nvcc
Temp: 97 98 98 97 98 98 98 99 
Has stmp,skip
 -- 0.48s
tb__814__SLC_PRG_stamp_CST_scr10081b5p0p0V__nvcc
Temp: 97 98 98 97 98 98 98 99 
Has stamp
 -- 0.48s
tb__813__SLC_RD_stamp_CST_scr10082b5p1p1V__nvcc
Temp: 97 98 98 96 98 98 98 99 
GBD:cnt = 0
 -- 0.48s

 ++++++ Section 0 Completed ++++++ 

TotalTime = 104526.89s
TEST COMPLETED

DUT2 BLK0x71c CST Datalog print finish
DUT2 found CST pass info.

DUT3 BLK0x71c CST Datalog print start

 ++++++ CDT Section 0 ++++++ 
Test Block Number: 214
tb__0__Init__nvcc
Temp: 86 86 87 86 87 87 87 87 
CST V2
Product: V7512X42AKB5PL_Rev04
Product: V7512X42AKB5PL_Rev04
XML_MD5: DABAC1D84170E49E283C6ECEA9188F20
Lib Rev: 103
Log Format Rev: 6
TOTAL DIE: 8
TOTAL PLN: 2
Program Name: V7512X42AKB5PL_Rev04
HW Ver: 25
TB FW Ver: 14
DC FW Ver: 17
BIB S/N  : 66 80 31
Slot:01
Test Time  : 05/19/21 09:27
Size: 10*14
Location : N10
 -- 0.22s
tb__120__XY_Location_Display__nvcc
Temp: 86 86 87 86 87 87 87 87 
DIE0 LOT:EP0405246.00C W:21 X:16 Y:22
DIE1 LOT:EP0405246.00C W:21 X:16 Y:23
DIE2 LOT:EP0405256.00C W:01 X:24 Y:22
DIE3 LOT:EP0405246.00C W:21 X:16 Y:21
DIE4 LOT:EP0405246.00C W:20 X:13 Y:16
DIE5 LOT:EP0405246.00C W:20 X:12 Y:16
DIE6 LOT:EP0405256.00C W:17 X:11 Y:18
DIE7 LOT:EP0405246.00C W:20 X:15 Y:16
 -- 0.03s
tb__3__Scan_Parm__nvcc
Temp: 86 86 87 86 87 87 87 87 
 -- 0.08s
tb__2__POR__nvcc
Temp: 86 86 86 86 87 87 87 87 
GBD:cnt = 0
 -- 0.00s
tb__4__Find_Block_for_CST_Log__nvcc
Temp: 86 86 86 86 87 87 87 87 
Has log B71C
GBD:cnt = 0
GBD:cnt = 0
 -- 5.11s
tb__236__POR_from_RF_blk1_scr10074b5p0p0__nvcc
Temp: 86 86 87 86 88 87 87 87 
GBD:cnt = 0
 -- 0.49s
tb__5__Print_Parm__nvcc
Temp: 86 86 87 86 87 87 87 87 
P_DIE00 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1E 62 00 80 48 32 B0 B6 B6 31 2F 4F CF BF 3F 
P0x020: EA 17 93 1B B7 C7 88 87 36 91 CD 9E 22 25 61 60 
P0x030: 5A 5B 60 71 30 88 26 63 62 5C 5C 60 71 30 C8 E2 
P0x040: 30 2D 2E E8 2C A9 91 33 86 C7 68 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 45 40 09 98 
P0x060: 9A 44 E4 A5 5B B0 08 10 00 00 F0 00 00 E2 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A7 67 9A A9 67 67 89 00 03 0B 
P0x0E0: 48 67 0F 09 00 00 4A 23 24 27 1C 24 1C 24 00 40 
P0x0F0: 80 68 9C 4C 66 55 DE 52 54 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE01 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B1 B5 B4 30 2F 4E CE BE 3E 
P0x020: EA 17 93 1B B7 C7 88 86 35 91 CA 9F 27 27 62 61 
P0x030: 5B 5B 60 70 30 88 26 62 61 5B 5A 5F 71 30 C8 E2 
P0x040: 2F 2D 2E EA 2C AA 91 33 87 C8 69 39 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 46 41 0A 98 
P0x060: 9A 44 E4 A7 5C B1 08 10 00 00 F0 00 00 E2 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A8 77 99 A9 68 67 89 00 03 0B 
P0x0E0: 47 77 10 08 00 00 4A 24 24 27 23 24 13 24 00 40 
P0x0F0: 80 68 9B 4D 65 54 DC 51 53 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE02 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B1 B7 B6 31 32 4F CF BF 3E 
P0x020: EA 17 93 1C B7 C7 87 88 36 8F C6 A1 20 26 62 61 
P0x030: 5B 5B 60 71 30 88 27 63 62 5D 5D 61 72 30 C8 E2 
P0x040: 30 2E 2E EA 2E AA 91 33 87 C7 69 39 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 46 41 09 98 
P0x060: 9A 44 E4 A8 5C B0 08 10 00 00 00 20 22 F4 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A9 66 98 AA 66 65 8A 00 03 0C 
P0x0E0: 47 66 0E 0A 00 00 4A 1C 23 27 23 24 14 24 00 40 
P0x0F0: 80 65 96 4B 62 59 E1 57 58 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE03 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B0 B6 B6 30 31 4E CE BF 3F 
P0x020: EA 16 93 1B B7 C7 88 87 34 92 CE A0 1D 25 62 61 
P0x030: 5B 5C 61 72 30 88 27 63 63 5D 5D 62 73 30 C8 E0 
P0x040: 2F 2D 2D E9 2C A9 91 33 86 C8 68 38 97 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 46 41 0A 98 
P0x060: 9A 44 E4 A7 5C B0 08 10 00 00 F0 00 00 E2 E2 DA 
P0x070: 91 A5 88 00 CB AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A8 67 9A A9 68 67 89 00 03 0B 
P0x0E0: 47 67 12 08 00 00 4A 23 2D 1F 23 25 1C 24 00 40 
P0x0F0: 80 66 9F 4C 66 56 DF 53 55 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE04 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 20 62 00 80 48 31 B2 B7 B6 31 31 4F CF BF 3F 
P0x020: EA 17 93 1B B7 C7 89 87 36 8F C3 A7 1C 24 60 5F 
P0x030: 5A 5A 5F 70 30 88 27 63 62 5C 5C 62 73 30 C8 E4 
P0x040: 30 2D 2E EA 2C A9 90 33 88 C7 68 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 47 42 0A 98 
P0x060: 9A 44 E4 A8 5D B0 08 10 00 00 00 10 11 E3 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A8 58 98 AA 67 66 8A 00 03 0C 
P0x0E0: 48 57 0F 0A 00 00 4A 24 24 27 23 23 14 2C 00 40 
P0x0F0: 80 66 9E 4B 65 58 DF 55 56 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE05 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1E 62 00 80 48 32 B1 B7 B6 31 31 4F CF BE 3F 
P0x020: EA 17 93 1B B7 C8 87 87 36 91 CB 9E 23 25 61 60 
P0x030: 5A 5B 60 71 30 88 26 63 62 5C 5C 62 73 30 C8 E7 
P0x040: 2F 2D 2E EA 2C A9 91 33 87 C6 68 39 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 46 41 09 98 
P0x060: 9A 44 E4 A7 5C B0 08 10 00 00 00 10 11 E3 E2 DA 
P0x070: 91 A5 88 00 DC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A9 57 9A A9 68 67 8A 00 03 0C 
P0x0E0: 48 57 11 05 00 00 4A 1B 2B 2F 22 25 14 24 00 40 
P0x0F0: 80 67 99 4C 63 56 DD 54 54 30 07 E8 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE06 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 32 B1 B7 B5 31 31 4F CF BF 3F 
P0x020: EA 17 93 1B B7 C7 88 87 35 90 CD A2 24 25 61 5F 
P0x030: 59 59 5E 70 30 88 26 62 61 5B 5B 60 70 30 C8 E5 
P0x040: 30 2D 2E E8 2C A9 90 33 86 C7 68 38 97 2C AF CD 
P0x050: 86 2B 5E 2C 0C CD 1B 01 02 10 00 01 45 41 09 98 
P0x060: 9A 44 E4 A9 5D B0 08 10 00 00 00 20 11 E3 E2 DA 
P0x070: 91 A5 88 00 DC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A8 67 9A A9 67 65 89 00 03 0B 
P0x0E0: 48 67 10 09 00 00 4A 1C 25 27 1B 24 14 24 00 40 
P0x0F0: 80 65 94 4B 61 56 DC 53 53 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE07 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1E 62 00 80 48 30 B1 B6 B6 31 31 4F CF BF 3F 
P0x020: EA 17 93 1B B7 C8 88 87 36 8E C0 A5 15 24 60 5F 
P0x030: 5A 5A 5E 6F 30 88 25 61 60 5A 5A 5E 6F 30 C8 E8 
P0x040: 30 2D 2E EA 30 A9 90 33 88 C8 67 39 97 2B AE CC 
P0x050: 86 2B 5E 2C 0C CD 1B 01 02 10 00 01 46 41 09 98 
P0x060: 9A 44 E4 A7 5C B0 08 10 00 00 F0 10 11 E2 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A8 57 9A A9 66 67 8A 00 03 0C 
P0x0E0: 48 57 10 09 00 00 4A 24 25 27 1B 24 14 24 00 40 
P0x0F0: 80 65 9E 4B 64 58 DE 56 55 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

 -- 6.21s
tb__6__Parm_Ver_Check_CMD4C__nvcc
Temp: 86 86 87 86 87 87 87 87 
DSParm_D0:?
GBD:cnt = 0
 -- 0.96s
tb__123__ID_RD_RE_WE_check_scr10064b5p0p0__nvcc
Temp: 86 86 87 86 87 87 87 88 
GBD:cnt = 0
 -- 0.48s
tb__818__SLC_RD_stamp_KGD_scr10407b5p0p0V__nvcc
Temp: 86 86 87 86 87 87 87 87 
GBD:cnt = 0
 -- 0.48s
tb__817__SLC_RD_stamp_fixcol_SH_scr10082b5p3p1V__nvcc
Temp: 86 86 86 86 87 87 87 87 
GBD:cnt = 0
 -- 0.48s
tb__130__SLC_RD_PRG_rfcopy_scr10091b5p1p1V__nvcc
Temp: 86 86 87 86 87 87 87 87 
D0 Skip
D1 Skip
D2 Skip
D3 Skip
D4 Skip
D5 Skip
D6 Skip
D7 Skip
GBD:cnt = 0
 -- 0.48s
tb__930__TRIM_rf_reset_swapblock_woUR_scr10087b5p0p0__nvcc
Temp: 86 86 87 86 87 87 87 87 
GBD:cnt = 0
GBD:cnt = 0
 -- 5.58s
tb__205__Incoming_BC_Check__nvcc
Temp: 87 86 87 86 88 88 87 88 
GBC_DIE0_P0: 11A8 2FD8 3136 331E 333A 40FA cnt = 6
GBC_DIE0_P1: A7E 10B8 37F2 cnt = 3
GBC_DIE1_P0: 954 1BA6 2784 2BD4 cnt = 4
GBC_DIE1_P1: 4592 cnt = 1
GBC_DIE2_P0: 6EA 1CF2 251A 27D2 cnt = 4
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: 36C2 3E2A cnt = 2
GBC_DIE3_P1: 1026 1476 18C6 2724 32A6 36F6 cnt = 6
GBC_DIE4_P0: 16E 396 5BE 7E6 A0E C36 E5E FFC 1086 1196 12AE 14D6 16FE 1926 1B4E 1D76 1F9E 21C6 23EE 2616 283E 2A66 2C8E 2EB6 3072 30DE 3306 352E 3756 3832 397E 3BA0 3BA6 3DCE 3FF6 421E 4446 466E cnt = 38
GBC_DIE4_P1: 1936 1BDA 33F0 3728 3D40 cnt = 5
GBC_DIE5_P0: 2E0 AAC 2D2C cnt = 3
GBC_DIE5_P1: 58E 9C2 A7E 2ABE 2C42 38A4 cnt = 6
GBC_DIE6_P0: BEC FA4 1064 2C12 2F56 3D2A cnt = 6
GBC_DIE6_P1: EC B40 128C 1D20 1F7E 3340 34E8 3640 405E 4494 cnt = 10
GBC_DIE7_P0: C88 19DC 2318 2F08 4160 42BC cnt = 6
GBC_DIE7_P1: 110E 11DE 2CB4 2F3E 4544 cnt = 5
GBD:cnt = 0
 -- 0.54s
tb__691__Incoming_BB_Check__nvcc
Temp: 86 86 87 86 88 88 87 87 
GBB_DIE0_P0: 440 442 448 44A 70C 714 716 71C 71E 726 A64 A66 A6C A6E A98 C44 C46 C4C C4E CD0 cnt = 20
GBB_DIE0_P1: 197 5C1 8E5 A2F CCD cnt = 5
GBB_DIE1_P0: 182 24A 24C 3A4 3A6 3AC 3AE 3B0 9E4 9E6 9EC 9EE C14 cnt = 13
GBB_DIE1_P1: 685 687 68D 68F A73 BAD cnt = 6
GBB_DIE2_P0: 1EE 2F6 2F8 410 49C cnt = 5
GBB_DIE2_P1: 61B 903 993 9A3 cnt = 4
GBB_DIE3_P0: 6E B0 22A 64E 8C4 8C6 8CC 8CE cnt = 8
GBB_DIE3_P1: 213 397 735 737 739 73D 73F 9A9 BC1 cnt = 9
GBB_DIE4_P0: 13C 1C4 3D0 422 4CA A48 A60 A62 A68 A6A B54 B56 B5C B5E cnt = 14
GBB_DIE4_P1: 81 83 89 8B 10F 111 1E1 399 41B 651 653 659 65B 665 667 66B 66D 66F 675 677 67B 67D 67F 681 683 685 687 689 68B 68D 68F 889 cnt = 32
GBB_DIE5_P0: 230 366 6E0 6E2 6E8 6EA 734 AD0 AD2 AD8 ADA cnt = 11
GBB_DIE5_P1: F5 411 413 419 41B 637 735 861 87B cnt = 9
GBB_DIE6_P0: 324 32C 5EE 630 632 638 63A 68E 692 73C 73E 74C 74E 752 776 8D4 8D6 8DC 8DE 980 9EE AEC AF8 B6C cnt = 24
GBB_DIE6_P1: 8D E7 173 4E9 68F 8B1 8B3 8B9 8BB cnt = 9
GBB_DIE7_P0: 3F0 3F2 534 536 53C 53E 714 716 71C 71E 8D6 A14 AF6 B08 cnt = 14
GBB_DIE7_P1: 22F 39F 557 68F 9C1 9C3 9C9 9CB AE5 cnt = 9
GBD:cnt = 0
 -- 2.51s
tb__702__STRESS_datapath_scr10226b5p4p0__hvcc
Temp: 87 86 87 86 87 88 87 88 
stress stamp exist, Skip
GBD:cnt = 0
 -- 1.06s
tb__704__STRESS_allG_cycling_scr10648b5p3p1__hvcc
Temp: 87 86 87 86 87 87 87 88 
stress stamp exist, Skip
GBD:cnt = 0
 -- 0.48s
tb__772__SCREEN_AIPR_toggle_stuck_after_allG_cycle_scr11094b5p0p0__nvcc
Temp: 87 86 87 86 88 88 87 88 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 0.62s
tb__719__STRESS_9_allG_cycling_1_EPR_X3_scr11394b5p0p0__nvcc
Temp: 86 86 87 86 87 88 87 88 
B0:0-89C 
B80:0-92C vs89C 
B100:0-92C vs89C 
B180:0-92C vs89C 
B200:0-92C vs89C 
B280:0-92C vs90C 
B300:0-92C vs89C 
B380:0-92C vs89C 
B400:0-92C vs90C 
B480:0-92C vs90C 
B500:0-92C vs89C 
B580:0-92C vs89C 
B600:0-92C vs89C 
B680:0-92C vs89C 
B700:0-92C vs89C 
B780:0-92C vs89C 
B800:0-91C vs89C 
B880:0-91C vs89C 
B900:0-91C vs89C 
B980:0-91C vs88C 
BA00:0-91C vs89C 
BA80:0-91C vs89C 
BB00:0-91C vs89C 
BB80:0-91C vs89C 
BC00:0-91C vs89C 
BC80:0-91C vs89C 
[EPR 1]
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
B0:0-88C 
B80:0-91C vs89C 
B100:0-91C vs88C 
B180:0-91C vs89C 
B200:0-91C vs89C 
B280:0-91C vs89C 
B300:0-91C vs89C 
B380:0-91C vs88C 
B400:0-91C vs89C 
B480:0-91C vs88C 
B500:0-91C vs88C 
B580:0-91C vs89C 
B600:0-91C vs89C 
B680:0-91C vs89C 
B700:0-91C vs89C 
B780:0-91C vs88C 
B800:0-91C vs89C 
B880:0-91C vs89C 
B900:0-91C vs89C 
B980:0-91C vs89C 
BA00:0-91C vs88C 
BA80:0-91C vs89C 
BB00:0-91C vs89C 
BB80:0-91C vs89C 
BC00:0-91C vs89C 
BC80:0-91C vs89C 
[EPR 2]
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
B0:0-88C 
B80:0-91C vs89C 
B100:0-91C vs89C 
B180:0-91C vs89C 
B200:0-91C vs89C 
B280:0-91C vs89C 
B300:0-91C vs89C 
B380:0-91C vs89C 
B400:0-91C vs89C 
B480:0-91C vs89C 
B500:0-91C vs89C 
B580:0-91C vs89C 
B600:0-91C vs89C 
B680:0-91C vs89C 
B700:0-92C vs89C 
B780:0-91C vs89C 
B800:0-91C vs89C 
B880:0-91C vs89C 
B900:0-91C vs89C 
B980:0-91C vs89C 
BA00:0-91C vs89C 
BA80:0-91C vs89C 
BB00:0-91C vs89C 
BB80:0-91C vs89C 
BC00:0-91C vs88C 
BC80:0-91C vs89C 
[EPR 3]
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 34104.81s
tb__124__ID_RD_scr10065b5p1p0__hvcc
Temp: 88 88 89 88 90 89 89 90 
GBD:cnt = 0
 -- 0.58s
tb__125__ID_RD_scr10065b5p1p0__nvcc
Temp: 88 88 89 88 89 90 89 90 
GBD:cnt = 0
 -- 0.58s
tb__351__SLC_ERS_phys_secure_scr10054b5p2p0__nvcc
Temp: 88 88 89 88 89 89 89 89 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 0.53s
tb__330__SLC_ERS_scr10049b5p0p0V__nvcc
Temp: 88 88 89 88 89 89 89 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.75s
tb__160__SCREEN_bl_open_repair_scr10100b5p2p0__nvcc
Temp: 90 89 90 90 91 90 90 91 
D0 GB67E
D1 GB67E
D2 GB67E
D3 GB63E
D4 GB65E
D5 GB67E
D6 GB67E
D7 GB67E
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 5.88s
tb__161__SCREEN_bl_leak_repair_scr10084b5p2p0__nvcc
Temp: 89 88 89 88 89 89 89 89 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 5.71s
tb__192__SCREEN_sa_latch_detect_repair_scr10384b5p0p0__nvcc
Temp: 88 88 89 88 89 89 89 89 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 6.21s
tb__203__SCREEN_regtrans_slc_scr10213b5p0p0__nvcc
Temp: 88 88 89 88 89 89 88 89 
Apple V2 Legacy mode
D0 GB0
D0 GB2
D1 GB0
D1 GB2
D2 GB0
D2 GB2
D3 GB0
D3 GB2
D4 GB0
D4 GB2
D5 GB0
D5 GB2
D6 GB0
D6 GB2
D7 GB0
D7 GB2
GBD:cnt = 0
 -- 4.36s
tb__191__SCREEN_din_dout_17tiers_scr10174b5p2p0__nvcc
Temp: 88 88 89 88 89 89 88 89 
GBD:cnt = 0
 -- 8.50s
tb__1190__SCREEN_din_dout_CMD16_TM_random_scr11009b5p0p0__nvcc
Temp: 88 87 88 88 89 89 88 89 
Apple V2 Legacy mode
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 0.92s
tb__193__SCREEN_cmd80_xdlreset_vdd_scr10237b5p0p0__nvcc
Temp: 88 88 88 88 89 89 88 89 
GBD:cnt = 0
 -- 0.51s
tb__194__SCREEN_segmented_bitscan_scr10238b5p1p0__nvcc
Temp: 88 88 88 88 88 89 89 89 
GBD:cnt = 0
 -- 0.49s
tb__195__SCREEN_latches_folding1_scr10160b5p0p0__nvcc
Temp: 88 88 88 88 89 89 88 89 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 4.37s
tb__211__SCREEN_iso_latch_set_reset_scr10146b5p1p0__nvcc
Temp: 88 87 88 88 89 89 88 89 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 9.82s
tb__200__SCREEN_xdl_cmd32_cmdca_scr10179b5p0p0__nvcc
Temp: 88 88 88 88 89 89 88 89 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 6.67s
tb__197__MONITOR_dnor_bit_scan_scr10367b5p1p0__nvcc
Temp: 88 88 89 88 89 89 88 89 
D2 P0:E1
p2 139bit
##DIE2 failed 
 -- 0.57s
tb__674__SCREEN_block_addressing_scr10135b5p1p0V__nvcc
Temp: 88 88 89 88 89 89 88 89 
GBD:cnt = 0
 -- 34.74s
tb__259__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 88 88 89 88 89 89 89 89 
 -- 27.92s
tb__547__SCREEN_sgd_rc_scr10456b5p0p0__nvcc
Temp: 88 88 89 88 89 89 89 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 48.05s
tb__548__SCREEN_sgs_rc_scr10456b5p0p0__nvcc
Temp: 88 88 89 88 89 89 88 89 
D0 B440:0
D0 B442:0
D0 B71C:FF
D0 BA6E:0
D0 BC4C:0
D1 B3AC:0
D1 B68F:0
D1 B9E6:0
D3 B735:0
D3 B737:0
D3 B8C4:0
D4 B81:0
D4 B653:0
D4 BA6A:0
D4 BB54:0
D5 B411:0
D5 B6EA:0
D5 BAD8:0
D6 B630:0
D6 B8B9:0
D6 B8D4:0
D7 B53C:0
D7 B71C:FF
D7 B9C1:0
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 13.17s
tb__549__SCREEN_wldd0_rc_scr10456b5p0p0__nvcc
Temp: 88 88 89 88 89 89 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__550__SCREEN_wldd1_rc_scr10456b5p0p0__nvcc
Temp: 88 88 88 88 89 89 89 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__551__SCREEN_wlds0_rc_scr10456b5p0p0__nvcc
Temp: 88 88 88 88 89 89 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__552__SCREEN_wldl_rc_scr10456b5p0p0__nvcc
Temp: 88 88 88 87 88 89 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 13.17s
tb__553__SCREEN_wldu_rc_scr10456b5p0p0__nvcc
Temp: 88 87 88 88 89 89 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__554__SCREEN_wlds1_rc_scr10456b5p0p0__nvcc
Temp: 88 88 88 88 89 89 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__555__SCREEN_datawl_rc_portion_HT_scr10458b5p0p0__nvcc
Temp: 88 87 88 88 88 89 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 864.91s
tb__360__MLC_ERS_scr10048b5p0p0V__nvcc
Temp: 88 87 88 88 88 88 88 88 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.47s
tb__470__SCREEN_mh_open_scr10150b5p0p0V__nvcc
Temp: 90 90 91 90 91 91 91 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 4.17s
tb__467__SCREEN_mh_mh_scr10885b5p0p0__nvcc
Temp: 89 89 89 89 90 90 90 90 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 117.75s
tb__493__SCREEN_mh_mh_per_page_scr10887b5p0p0__nvcc
Temp: 88 88 88 88 89 89 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 116.99s
tb__492__SCREEN_wl_mh_ivr_scr10155b5p3p0V__nvcc
Temp: 88 88 88 88 89 89 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 28.88s
tb__162__SCREEN_bls_leak_scr10149b5p3p1__nvcc
Temp: 88 87 88 88 89 88 88 89 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 1.06s
tb__164__SCREEN_bl_bli_scr10143b5p2p0__nvcc
Temp: 88 87 88 88 89 89 88 89 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 2.52s
tb__250__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 88 87 88 87 89 88 88 89 
 -- 27.92s
tb__474__SCREEN_blksel_ref_scr10188b5p0p0__nvcc
Temp: 88 87 88 88 88 89 88 88 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 205.61s
tb__501__SCREEN_blkseln_ld_viso_scr10114b5p2p2__nvcc
Temp: 88 88 88 88 89 89 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 41.99s
tb__510__SCREEN_blksel_li_leak_scr10446b5p4p0__nvcc
Temp: 91 90 91 90 92 92 91 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 205.79s
tb__499__SCREEN_wl_wl_woDD_cc_scr10487b5p1p0__nvcc
Temp: 88 87 88 88 89 89 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1746.86s
tb__500__SCREEN_wl_wl_withDD_cc_scr10482b5p1p0__nvcc
Temp: 88 88 88 88 88 89 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1747.35s
tb__475__SCREEN_wl_wl_direct_sin_scr10116b5p1p1__nvcc
Temp: 88 88 88 88 89 89 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1380.96s
tb__468__SCREEN_wl_wl_direct_sin_scr10463b5p0p1__nvcc
Temp: 88 87 88 88 88 89 88 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1380.31s
tb__460__SCREEN_wl_wl_direct_sin_ref_scr10703b5p3p0__nvcc
Temp: 88 87 88 88 89 88 88 89 
D0 Np2_VPG_VDD:147 149 148 149 145 146 143 145 141 143 142 142 139 140 140 141 
D0 Np2_VDD_VPG:139 139 140 140 139 139 139 140 139 139 139 140 138 139 139 139 
D0 Np6_VPG_VDD:155 156 156 157 154 155 154 156 154 156 155 156 153 154 155 156 
D0 Np6_VDD_VPG:132 132 132 132 132 132 132 132 132 132 132 132 131 132 133 133 
D0 Np4_VPG_VDD:140 141 140 141 139 140 140 141 139 141 140 140 140 140 140 141 
D0 Np4_VDD_VPG:143 143 144 144 143 143 144 144 143 144 144 145 143 144 144 144 
D1 Np2_VPG_VDD:144 147 146 147 143 143 141 143 140 140 140 140 138 138 138 139 
D1 Np2_VDD_VPG:137 138 138 138 137 137 138 138 137 137 138 137 136 136 138 138 
D1 Np6_VPG_VDD:152 152 153 153 151 151 152 152 151 152 152 152 151 151 152 152 
D1 Np6_VDD_VPG:131 130 131 130 130 130 130 131 131 131 131 130 130 130 131 131 
D1 Np4_VPG_VDD:137 137 138 137 137 137 137 137 137 137 137 137 137 136 138 138 
D1 Np4_VDD_VPG:140 140 141 140 140 140 141 141 141 141 141 140 141 140 141 141 
D2 Np2_VPG_VDD:135 138 136 136 134 134 134 135 133 133 133 133 131 131 132 132 
D2 Np2_VDD_VPG:131 131 131 131 130 130 131 132 131 131 130 131 130 130 131 131 
D2 Np6_VPG_VDD:141 142 140 140 139 139 141 142 141 142 139 140 139 139 142 143 
D2 Np6_VDD_VPG:127 127 126 126 125 126 127 127 127 126 126 126 126 126 127 127 
D2 Np4_VPG_VDD:131 132 131 131 130 131 132 132 132 132 131 131 131 131 133 133 
D2 Np4_VDD_VPG:133 134 133 133 133 133 135 136 135 135 134 133 134 133 135 135 
D3 Np2_VPG_VDD:159 162 162 163 158 158 156 157 153 154 154 154 152 152 152 153 
D3 Np2_VDD_VPG:152 152 153 153 152 151 153 153 151 152 153 152 152 151 152 152 
D3 Np6_VPG_VDD:170 171 172 172 171 170 171 172 171 172 172 172 171 171 172 173 
D3 Np6_VDD_VPG:144 144 145 145 145 144 145 145 145 145 145 146 144 144 145 146 
D3 Np4_VPG_VDD:155 155 156 156 156 155 156 156 156 156 157 157 156 156 157 158 
D3 Np4_VDD_VPG:161 161 164 163 162 161 163 163 162 163 165 164 164 162 164 165 
D4 Np2_VPG_VDD:152 154 154 156 149 150 147 147 143 144 144 145 141 143 143 144 
D4 Np2_VDD_VPG:141 143 143 144 140 142 143 144 141 142 143 145 141 141 143 144 
D4 Np6_VPG_VDD:166 167 168 170 166 167 167 168 167 168 169 170 166 167 169 169 
D4 Np6_VDD_VPG:132 132 132 133 131 133 133 134 132 133 133 134 132 133 133 134 
D4 Np4_VPG_VDD:147 148 149 150 147 148 149 150 148 149 150 150 148 149 150 151 
D4 Np4_VDD_VPG:156 157 159 159 156 157 157 159 155 157 159 160 156 157 158 159 
D5 Np2_VPG_VDD:150 154 152 155 147 148 145 147 142 143 142 142 139 140 141 143 
D5 Np2_VDD_VPG:141 141 142 143 139 140 143 143 140 141 142 143 140 141 143 144 
D5 Np6_VPG_VDD:167 168 169 170 166 167 169 169 169 169 169 171 167 168 171 171 
D5 Np6_VDD_VPG:132 132 132 133 131 132 133 133 132 132 133 133 132 132 134 134 
D5 Np4_VPG_VDD:149 149 149 150 148 149 150 151 149 150 151 151 149 150 152 153 
D5 Np4_VDD_VPG:159 159 160 162 157 157 160 161 159 159 160 161 157 158 161 162 
D6 Np2_VPG_VDD:143 145 146 146 143 143 141 142 140 140 141 140 139 138 139 139 
D6 Np2_VDD_VPG:139 139 140 139 138 139 139 140 138 138 140 139 138 138 140 140 
D6 Np6_VPG_VDD:155 156 158 157 156 155 157 157 156 157 158 157 156 155 158 159 
D6 Np6_VDD_VPG:132 132 133 133 133 132 133 133 133 132 133 133 133 133 134 133 
D6 Np4_VPG_VDD:143 143 144 143 143 143 144 144 143 144 144 144 143 143 145 145 
D6 Np4_VDD_VPG:149 149 151 150 150 148 149 150 149 149 152 150 149 148 151 151 
D7 Np2_VPG_VDD:152 155 153 156 147 149 145 147 141 143 141 142 138 140 140 141 
D7 Np2_VDD_VPG:140 141 141 143 139 140 142 143 140 141 141 143 139 141 143 144 
D7 Np6_VPG_VDD:168 169 168 171 165 168 170 171 168 170 168 172 166 169 171 173 
D7 Np6_VDD_VPG:130 131 131 132 129 130 131 132 130 131 131 132 129 131 132 132 
D7 Np4_VPG_VDD:148 149 148 150 146 149 150 151 149 150 148 151 147 149 151 152 
D7 Np4_VDD_VPG:159 159 159 162 156 159 160 160 158 160 159 162 156 159 161 161 
GBD:cnt = 0
 -- 316.84s
tb__459__SCREEN_wl_wl_direct_sin_ref_scr11399b5p0p0__nvcc
Temp: 96 96 96 96 97 98 97 98 
D0 Np2_VPG_VDD:205 211 210 213 192 195 185 187 173 175 172 175 167 169 172 173 
D0 Np2_VDD_VPG:176 177 178 180 170 172 177 179 171 173 178 180 170 172 177 178 
D0 Np6_VPG_VDD:234 237 237 240 230 233 233 236 233 237 237 239 228 231 234 238 
D0 Np6_VDD_VPG:153 154 155 156 152 152 156 156 153 154 156 157 153 154 156 157 
D0 Np4_VPG_VDD:186 189 189 191 185 186 188 191 186 188 190 192 185 186 190 192 
D0 Np4_VDD_VPG:210 213 217 217 208 209 210 213 209 212 215 214 206 206 210 212 
D1 Np2_VPG_VDD:200 206 207 209 189 191 182 184 171 172 169 170 165 165 169 170 
D1 Np2_VDD_VPG:172 173 175 176 168 169 175 175 169 169 175 175 168 169 174 175 
D1 Np6_VPG_VDD:229 231 234 236 227 228 229 231 229 230 232 233 224 225 232 233 
D1 Np6_VDD_VPG:152 152 153 154 150 151 154 154 151 152 154 154 151 151 155 155 
D1 Np4_VPG_VDD:184 184 187 188 182 184 186 187 184 185 187 187 183 183 189 188 
D1 Np4_VDD_VPG:208 209 213 213 205 205 208 209 207 207 210 210 202 203 208 209 
D2 Np2_VPG_VDD:180 186 178 181 168 169 165 166 157 159 154 155 151 151 155 155 
D2 Np2_VDD_VPG:157 159 156 156 151 152 159 160 154 155 156 156 151 152 157 159 
D2 Np6_VPG_VDD:201 203 196 198 192 193 200 203 200 201 196 197 191 191 201 203 
D2 Np6_VDD_VPG:140 140 140 139 139 138 141 142 140 141 141 140 139 139 143 143 
D2 Np4_VPG_VDD:162 162 160 159 158 157 163 164 162 163 160 160 158 158 165 165 
D2 Np4_VDD_VPG:178 179 177 175 172 171 178 180 176 178 177 175 172 170 178 179 
D3 Np2_VPG_VDD:218 224 225 226 205 206 197 199 186 188 185 185 179 180 183 184 
D3 Np2_VDD_VPG:187 188 191 191 183 182 190 190 183 184 191 191 184 184 188 189 
D3 Np6_VPG_VDD:249 250 254 253 247 245 249 250 247 249 253 251 245 243 249 250 
D3 Np6_VDD_VPG:163 164 168 166 164 163 166 167 164 164 169 167 165 163 168 168 
D3 Np4_VPG_VDD:200 200 203 202 200 197 201 202 199 199 204 202 200 197 202 203 
D3 Np4_VDD_VPG:224 226 233 229 225 220 224 226 223 224 231 227 222 218 224 225 
D4 Np2_VPG_VDD:213 219 218 223 197 200 189 191 177 179 175 178 170 171 175 176 
D4 Np2_VDD_VPG:180 182 182 185 173 175 182 184 175 176 183 186 173 176 181 182 
D4 Np6_VPG_VDD:244 246 248 251 240 243 243 246 243 246 246 250 237 240 244 247 
D4 Np6_VDD_VPG:154 154 155 157 152 152 156 156 152 153 156 158 153 153 157 157 
D4 Np4_VPG_VDD:191 192 194 197 188 190 193 194 189 191 194 196 188 189 193 195 
D4 Np4_VDD_VPG:216 219 223 226 213 215 216 218 214 216 219 221 209 211 214 217 
D5 Np2_VPG_VDD:210 214 213 217 193 196 186 188 175 176 172 174 166 168 172 173 
D5 Np2_VDD_VPG:177 180 180 181 169 171 180 181 172 173 180 181 171 172 179 180 
D5 Np6_VPG_VDD:242 243 244 246 237 239 242 243 241 242 244 245 234 236 243 244 
D5 Np6_VDD_VPG:152 152 152 154 150 150 155 155 152 152 155 156 150 150 156 156 
D5 Np4_VPG_VDD:192 191 193 194 187 188 193 194 190 191 192 194 187 188 194 195 
D5 Np4_VDD_VPG:218 219 221 223 211 214 218 218 216 217 218 220 208 209 216 217 
D6 Np2_VPG_VDD:183 187 191 189 178 178 169 171 162 163 162 163 159 159 160 161 
D6 Np2_VDD_VPG:162 163 166 165 160 160 163 166 159 160 166 166 160 160 164 164 
D6 Np6_VPG_VDD:209 211 214 212 208 207 209 211 209 211 213 212 207 206 211 212 
D6 Np6_VDD_VPG:145 145 147 146 145 144 146 147 145 146 148 147 146 145 148 148 
D6 Np4_VPG_VDD:171 172 174 173 170 170 173 174 172 172 175 173 171 171 175 175 
D6 Np4_VDD_VPG:191 192 196 193 189 188 191 192 190 191 194 192 188 186 191 193 
D7 Np2_VPG_VDD:211 217 213 219 193 198 186 188 173 175 170 173 164 167 170 171 
D7 Np2_VDD_VPG:177 178 177 181 168 171 179 180 171 172 177 181 168 172 177 178 
D7 Np6_VPG_VDD:241 243 240 246 232 237 239 241 237 241 238 243 228 233 239 241 
D7 Np6_VDD_VPG:149 149 149 152 146 147 151 152 148 148 150 152 146 148 152 153 
D7 Np4_VPG_VDD:186 187 185 191 180 184 187 189 184 186 185 189 180 183 188 189 
D7 Np4_VDD_VPG:211 213 213 217 204 208 211 212 208 211 210 214 201 204 209 210 
GBD:cnt = 0
 -- 316.75s
tb__1473__SCREEN_wl_wl_ref_scr11263b5p0p0__nvcc
Temp: 97 97 98 97 98 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 466.80s
tb__481__SCREEN_wl_li_woDD_scr10436b5p2p0__nvcc
Temp: 98 98 98 98 99 99 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 233.45s
tb__476__SCREEN_wl_li_ld_withDD_scr10467b5p3p0__nvcc
Temp: 98 97 98 98 99 99 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 233.89s
tb__502__SCREEN_wl_mh_cc_scr10279b5p0p0__nvcc
Temp: 98 97 98 98 99 99 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 760.21s
tb__478__SCREEN_wl_mh_scr10232b5p0p1__nvcc
Temp: 98 98 99 98 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 464.15s
tb__486__SCREEN_wl_mh_withoutDD_scr10276b5p0p0__nvcc
Temp: 98 98 98 98 99 99 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 464.08s
tb__465__SCREEN_wl_mh_woDD_scr10278b5p2p1__nvcc
Temp: 98 98 98 98 100 99 99 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 465.04s
tb__507__SCREEN_wl_mh_woDD_cc_scr10280b5p2p0__nvcc
Temp: 98 98 98 98 99 99 99 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 760.70s
tb__506__SCREEN_wl_mh_withDD_cc_scr10281b5p2p0__nvcc
Temp: 98 97 99 98 99 99 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 760.23s
tb__479__SCREEN_wl_mh_withDD_scr10283b5p2p0__nvcc
Temp: 98 98 98 98 99 99 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 465.28s
tb__482__SCREEN_sgd_leak_eoc_scr10182b5p4p1__nvcc
Temp: 98 98 98 98 100 99 99 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 23.32s
tb__505__SCREEN_sgd_leak_cc_noEOC_scr10183b5p4p1__nvcc
Temp: 100 100 101 100 101 101 101 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 56.44s
tb__491__SCREEN_eld_scr10469b5p1p0__nvcc
Temp: 101 100 101 100 101 101 101 102 
D0 HV_CLK:0x0058 0x0059 0x0059 0x005A 0x005D 0x0058 0x0059 0x005A 0x005A 0x005A 0x0059 0x005B 
D1 HV_CLK:0x0058 0x005A 0x005A 0x0056 0x0057 0x0000 0x0056 0x0000 0x0055 0x0058 0x0056 0x0057 
D2 HV_CLK:0x0052 0x0052 0x0051 0x0054 0x0054 0x0052 0x0052 0x0050 0x0053 0x0054 0x0053 0x0054 
D3 HV_CLK:0x005C 0x005C 0x005C 0x005A 0x005D 0x005D 0x005D 0x005C 0x005E 0x005C 0x005C 0x005F 
D4 HV_CLK:0x005C 0x005C 0x005F 0x005A 0x005A 0x0000 0x005C 0x0000 0x005B 0x005E 0x005E 0x005E 
D5 HV_CLK:0x005F 0x005E 0x0061 0x005E 0x0060 0x005E 0x0060 0x005C 0x0060 0x005E 0x0060 0x005D 
D6 HV_CLK:0x0053 0x0053 0x0053 0x0054 0x0056 0x0052 0x0054 0x0055 0x0055 0x0055 0x0056 0x0053 
D7 HV_CLK:0x0057 0x005A 0x0059 0x005A 0x005D 0x005A 0x005E 0x005A 0x005A 0x005A 0x005D 0x005D 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 13.57s
tb__484__SCREEN_sgs_leak_scr10187b5p3p1__nvcc
Temp: 101 100 101 101 102 102 101 102 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 11.92s
tb__485__SCREEN_sgs_leak_cc_scr10115b5p2p0__nvcc
Temp: 100 100 101 100 101 101 101 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 28.74s
tb__641__SCREEN_sgsld_wlld_combo_eoc_scr10448b5p2p0V__nvcc
Temp: 101 100 101 100 102 101 101 102 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 939.89s
tb__642__SCREEN_sgsld_sgdvt_combo_scr10181b5p5p1V__nvcc
Temp: 98 98 99 98 100 99 99 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 128.61s
tb__640__SCREEN_sgdld_blkselld_combo_eoc_scr10460b5p0p0V__nvcc
Temp: 101 100 101 101 102 101 101 102 
S1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S2
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S3
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 284.00s
tb__648__SCREEN_sgdhighvt_sgdrc_combo_eoc_scr10984b5p0p0__nvcc
Temp: 100 100 101 100 101 101 101 101 
high_sgd:
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
sgd_rc:
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 89.07s
tb__256__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 98 98 99 98 100 99 99 100 
 -- 27.92s
tb__525__SCREEN_weak_pump_erase_scr10455b5p1p1__nvcc
Temp: 98 98 98 98 100 99 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 123.67s
tb__260__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 100 99 100 99 101 100 100 101 
 -- 28.40s
tb__526__SCREEN_weak_pump_program_scr10454b5p1p2__nvcc
Temp: 98 98 99 98 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 123.50s
tb__261__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 99 99 100 100 100 100 100 101 
 -- 27.92s
tb__1523__SCREEN_weak_pump_read_scr11400b5p1p0__nvcc
Temp: 98 98 99 98 100 99 99 100 
EP
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: 674 684 686 688 cnt = 4
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
[IB 90]
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: 68E cnt = 1
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: 676 67C 67E 68A 68C cnt = 5
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 201.01s
tb__361__MLC_ERS_scr10048b5p0p0V__nvcc
Temp: 98 98 99 98 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 7.99s
tb__497__SCREEN_wl_ld_woDD_viso_cc_scr10465b5p2p1__nvcc
Temp: 100 100 101 100 101 101 101 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 319.01s
tb__498__SCREEN_wl_ld_withDD_viso_cc_scr10476b5p1p1__nvcc
Temp: 98 98 98 98 99 99 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 313.30s
tb__251__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 98 98 98 98 99 99 99 100 
 -- 27.92s
tb__520__SCREEN_tlc_combos2e_scr10262b5p4p4__nvcc
Temp: 98 98 98 98 99 99 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 38.67s
tb__390__MLC_RD_ff_data_scr10071b5p0p0V__nvcc
Temp: 100 100 101 100 101 101 101 102 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1030.53s
tb__252__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 100 100 101 100 101 101 101 101 
 -- 27.92s
tb__527__SCREEN_slc_combos2e_scr10473b5p1p0__nvcc
Temp: 98 98 99 98 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 7.97s
tb__391__SLC_RD_ff_data_scr10050b5p0p0V__nvcc
Temp: 100 100 100 100 101 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 344.30s
tb__103__Parm_Trim__nvcc
Temp: 100 99 100 100 101 101 100 100 
D0 Skip Trim
D1 Skip Trim
D2 Skip Trim
D3 Skip Trim
D4 Skip Trim
D5 Skip Trim
D6 Skip Trim
D7 Skip Trim
GBD:cnt = 0
GBD:cnt = 0
 -- 5.60s
tb__270__SLC_PRG_all00_2tier_scr10068b5p3p0V__nvcc
Temp: 98 98 99 98 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 3104.27s
tb__392__SLC_RD_00_data_scr10069b5p0p0V__nvcc
Temp: 98 97 98 98 99 99 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 469.17s
tb__333__SLC_ERS_scr10049b5p0p0V__nvcc
Temp: 99 98 100 99 100 100 100 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.37s
tb__272__SLC_PRG_allaa_2tier_scr10358b5p0p0V__nvcc
Temp: 100 100 101 100 101 101 101 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 3104.58s
tb__271__SLC_ERS_PRG_aipr_blkaddr_dependent_scr10319b5p0p0_TTR__nvcc
Temp: 98 97 98 98 99 99 98 99 
B0:0-99C vs99C 
B80:0-100C vs99C 
B100:0-99C vs99C 
B180:0-99C vs99C 
B200:0-100C vs99C 
B280:0-99C vs99C 
B300:0-100C vs99C 
B380:0-100C vs99C 
B400:0-99C vs99C 
B480:0-100C vs99C 
B500:0-99C vs99C 
B580:0-99C vs99C 
B600:0-100C vs99C 
B680:0-100C vs99C 
B700:0-99C vs99C 
B780:0-100C vs99C 
B800:0-100C vs99C 
B880:0-99C vs99C 
B900:0-100C vs99C 
B980:0-99C vs99C 
BA00:0-99C vs99C 
BA80:0-99C vs99C 
BB00:0-99C vs99C 
BB80:0-99C vs99C 
BC00:0-99C vs99C 
BC80:0-100C vs99C 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 3777.06s
tb__701__STRESS_manual_blk_ers_scr10137b5p1p1__nvcc
Temp: 98 98 98 98 99 99 98 100 
 -- 1.37s
tb__393__SLC_RD_ERS_blkaddr_dependent_aipr_scr10320b5p0p0V_TTR__nvcc
Temp: 98 97 98 98 99 99 98 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 792.62s
tb__253__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 98 98 99 98 100 100 99 100 
 -- 28.40s
tb__279__SLC_ERS_PRG_aipr_blkaddr_depend_1p0v_scr10573b5p2p1__nvcc
Temp: 98 98 99 98 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 4263.26s
tb__380__SLC_RD_ERS_blkaddr_dependent_aipr_scr10320b5p0p0V_TTR__nvcc
Temp: 98 98 98 98 99 99 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 792.89s
tb__254__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 99 98 99 98 100 100 100 100 
 -- 27.92s
tb__303__MLC_ERS_PRG_Scalable_TTR_scr10193b5p3p0V__hvcc
Temp: 98 98 98 98 100 99 99 100 
B0:0-100C vs99C 
B80:0-103C vs100C 
B100:0-102C vs100C 
B180:0-103C vs100C 
B200:0-103C vs100C 
B280:0-103C vs100C 
B300:0-102C vs100C 
B380:0-103C vs100C 
B400:0-102C vs100C 
B480:0-103C vs100C 
B500:0-103C vs100C 
B580:0-103C vs100C 
B600:0-102C vs100C 
B680:0-102C vs100C 
B700:0-103C vs100C 
B780:0-103C vs100C 
B800:0-102C vs100C 
B880:0-102C vs100C 
B900:0-103C vs100C 
B980:0-102C vs100C 
BA00:0-102C vs100C 
BA80:0-102C vs100C 
BB00:0-102C vs100C 
BB80:0-102C vs100C 
BC00:0-102C vs100C 
BC80:0-102C vs100C 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 4649.78s
tb__709__STRESS_manual_blk_ers_scr10137b5p1p1__nvcc
Temp: 100 100 100 100 101 101 100 101 
 -- 1.95s
tb__398__MLC_RD_ERS_aipr_scr10194b5p1p0V__nvcc
Temp: 100 99 100 100 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 2428.20s
tb__451__SCREEN_TLC_RD_FF_VREAD_margin_scr10943b5p0p0__nvcc
Temp: 99 98 100 99 100 100 100 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.83s
tb__255__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 99 98 99 98 100 100 100 100 
 -- 27.92s
tb__529__SCREEN_allg_low_vt_s2p_scr10890b5p2p0__nvcc
Temp: 98 98 98 98 100 99 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1903.65s
tb__531__SCREEN_vsgd_lowVT_allg_low_vt_combo_scr11283b5p0p0__nvcc
Temp: 98 98 98 98 99 99 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 24.48s
tb__532__SCREEN_NVT_scr11344b5p1p0__nvcc
Temp: 98 98 98 98 100 99 99 100 
EP:
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
VT check:
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 480.17s
tb__452__SCREEN_SLC_EPR_CMD_B2_scr10975b5p0p0__nvcc
Temp: 98 98 99 98 100 99 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$SP:0$D0 P0
$SP:0$D0 P1
$SP:0$D1 P0
$SP:0$D1 P1
$SP:0$D2 P0
$SP:0$D2 P1
$SP:0$D3 P0
$SP:0$D3 P1
$SP:0$D4 P0
$SP:0$D4 P1
$SP:0$D5 P0
$SP:0$D5 P1
$SP:0$D6 P0
$SP:0$D6 P1
$SP:0$D7 P0
$SP:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$MP:0$D0 P0
$MP:0$D0 P1
$MP:0$D1 P0
$MP:0$D1 P1
$MP:0$D2 P0
$MP:0$D2 P1
$MP:0$D3 P0
$MP:0$D3 P1
$MP:0$D4 P0
$MP:0$D4 P1
$MP:0$D5 P0
$MP:0$D5 P1
$MP:0$D6 P0
$MP:0$D6 P1
$MP:0$D7 P0
$MP:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$SP_Cache:0$D0 P0
$SP_Cache:0$D0 P1
$SP_Cache:0$D1 P0
$SP_Cache:0$D1 P1
$SP_Cache:0$D2 P0
$SP_Cache:0$D2 P1
$SP_Cache:0$D3 P0
$SP_Cache:0$D3 P1
$SP_Cache:0$D4 P0
$SP_Cache:0$D4 P1
$SP_Cache:0$D5 P0
$SP_Cache:0$D5 P1
$SP_Cache:0$D6 P0
$SP_Cache:0$D6 P1
$SP_Cache:0$D7 P0
$SP_Cache:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$MP_Cache:0$D0 P0
$MP_Cache:0$D0 P1
$MP_Cache:0$D1 P0
$MP_Cache:0$D1 P1
$MP_Cache:0$D2 P0
$MP_Cache:0$D2 P1
$MP_Cache:0$D3 P0
$MP_Cache:0$D3 P1
$MP_Cache:0$D4 P0
$MP_Cache:0$D4 P1
$MP_Cache:0$D5 P0
$MP_Cache:0$D5 P1
$MP_Cache:0$D6 P0
$MP_Cache:0$D6 P1
$MP_Cache:0$D7 P0
$MP_Cache:0$D7 P1
GBD:cnt = 0
 -- 2275.79s
tb__302__MLC_ERS_PRG_sample_scr10199b5p0p0V__lvcc
Temp: 98 97 98 98 99 98 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 54.30s
tb__396__MLC_RD_ERS_sample_scr10201b5p0p0V__hvcc
Temp: 99 99 100 99 100 100 100 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 15.76s
tb__308__MLC_ERS_PRG_sample_B2_scr10200b5p1p0__lvcc
Temp: 100 100 101 100 101 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$SP:0$D0 P0
$SP:0$D0 P1
$SP:0$D1 P0
$SP:0$D1 P1
$SP:0$D2 P0
$SP:0$D2 P1
$SP:0$D3 P0
$SP:0$D3 P1
$SP:0$D4 P0
$SP:0$D4 P1
$SP:0$D5 P0
$SP:0$D5 P1
$SP:0$D6 P0
$SP:0$D6 P1
$SP:0$D7 P0
$SP:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$MP:0$D0 P0
$MP:0$D0 P1
$MP:0$D1 P0
$MP:0$D1 P1
$MP:0$D2 P0
$MP:0$D2 P1
$MP:0$D3 P0
$MP:0$D3 P1
$MP:0$D4 P0
$MP:0$D4 P1
$MP:0$D5 P0
$MP:0$D5 P1
$MP:0$D6 P0
$MP:0$D6 P1
$MP:0$D7 P0
$MP:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$SP_Cache:0$D0 P0
$SP_Cache:0$D0 P1
$SP_Cache:0$D1 P0
$SP_Cache:0$D1 P1
$SP_Cache:0$D2 P0
$SP_Cache:0$D2 P1
$SP_Cache:0$D3 P0
$SP_Cache:0$D3 P1
$SP_Cache:0$D4 P0
$SP_Cache:0$D4 P1
$SP_Cache:0$D5 P0
$SP_Cache:0$D5 P1
$SP_Cache:0$D6 P0
$SP_Cache:0$D6 P1
$SP_Cache:0$D7 P0
$SP_Cache:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$MP_Cache:0$D0 P0
$MP_Cache:0$D0 P1
$MP_Cache:0$D1 P0
$MP_Cache:0$D1 P1
$MP_Cache:0$D2 P0
$MP_Cache:0$D2 P1
$MP_Cache:0$D3 P0
$MP_Cache:0$D3 P1
$MP_Cache:0$D4 P0
$MP_Cache:0$D4 P1
$MP_Cache:0$D5 P0
$MP_Cache:0$D5 P1
$MP_Cache:0$D6 P0
$MP_Cache:0$D6 P1
$MP_Cache:0$D7 P0
$MP_Cache:0$D7 P1
GBD:cnt = 0
 -- 6714.17s
tb__733__SCREEN_TLC_EPR_with_CMD_fx_chip_select_scr10687b5p0p0__nvcc
Temp: 98 97 98 98 99 99 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 128.63s
tb__769__SCREEN_AIPR_TLC_SLC_1p0v_scr10995b5p0p0__nvcc
Temp: 98 98 99 98 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 77.09s
tb__788__SCREEN_DFT_pgm_susp_bgnd_ops_scr10066b5p1p0__nvcc
Temp: 98 98 99 98 99 99 99 99 
D0 GB0
D0 GB4
D1 GB0
D1 GB4
D2 GB0
D2 GB4
D3 GB0
D3 GB4
D4 GB0
D4 GB4
D5 GB0
D5 GB4
D6 GB0
D6 GB4
D7 GB0
D7 GB4
GBD:cnt = 0
 -- 8.41s
tb__789__SCREEN_DFT_cache_din_bgnd_ops_scr10044b5p3p0__nvcc
Temp: 98 98 99 98 100 100 100 100 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 48.52s
tb__790__SCREEN_DFT_cache_dout_bgnd_ops_scr10043b5p1p0__nvcc
Temp: 98 97 98 98 99 99 98 99 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 48.52s
tb__172__SCREEN_bl_leak_repair_out_scr10084b5p0p0__nvcc
Temp: 98 97 98 98 99 99 98 99 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 5.71s
tb__171__SCREEN_bl_open_repair_out_scr10100b5p2p0__nvcc
Temp: 98 97 98 98 99 99 98 99 
D0 GB67E
D1 GB67E
D2 GB67E
D3 GB63E
D4 GB65E
D5 GB67E
D6 GB67E
D7 GB67E
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 6.35s
tb__257__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 98 97 98 98 99 99 99 99 
 -- 27.92s
tb__1788__SCREEN_SP_TLC_SLC_cprg_read_VDD_p2m2_scr10844b5p0p0__nvcc
Temp: 98 98 98 98 100 99 99 100 
Apple V2 Legacy mode
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8567.85s
tb__448__SCREEN_nonconsecutive_MLC_ERS_PRG_scr11159b5p0p0__nvcc
Temp: 98 97 98 98 99 99 98 99 
D0 GB690
D0 GB0
D0 GB68E
D1 GB690
D1 GB0
D1 GB682
D2 GB690
D2 GB0
D2 GB68E
D3 GB690
D3 GB0
D3 GB68E
D4 GB690
D4 GB0
D4 GB64E
D5 GB690
D5 GB0
D5 GB68E
D6 GB694
D6 GB0
D6 GB68C
D7 GB690
D7 GB0
D7 GB68C
GBD:cnt = 0
 -- 331.84s
tb__751__SCREEN_APL_S5E_CE_shared_prg_preload_scr11010b5p0p0__nvcc
Temp: 98 98 99 98 100 100 100 100 
skip 8D!!!
GBD:cnt = 0
 -- 0.48s
tb__747__SCREEN_AIPR_SLC_SLC_scr10242b5p1p0V__nvcc
Temp: 98 98 99 98 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 68.31s
tb__748__SCREEN_AIPR_TLC_TLC_scr10241b5p1p0V__nvcc
Temp: 98 98 99 98 99 99 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 104.16s
tb__752__SCREEN_AIPR_TLC_SLC_scr10243b5p1p0V__nvcc
Temp: 98 98 99 98 99 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 77.09s
tb__754__SCREEN_slc_tlc_pgm_folding2_scr10396b5p0p0V__nvcc
Temp: 98 98 98 98 100 99 99 100 
D0 GB0
D0 GB2
D0 GB4
D0 GB6
D1 GB0
D1 GB2
D1 GB4
D1 GB6
D2 GB0
D2 GB2
D2 GB4
D2 GB6
D3 GB0
D3 GB2
D3 GB4
D3 GB6
D4 GB0
D4 GB2
D4 GB4
D4 GB6
D5 GB0
D5 GB2
D5 GB4
D5 GB6
D6 GB0
D6 GB2
D6 GB4
D6 GB6
D7 GB0
D7 GB2
D7 GB4
D7 GB6
GBD:cnt = 0
 -- 9.24s
tb__793__SCREEN_DFT_vddstbgen_scr10286b5p1p0__nvcc
Temp: 98 98 99 98 100 100 100 100 
GBD:cnt = 0
 -- 0.53s
tb__725__SCREEN_tprog_SLC_1p0v_scr11015b5p0p0__nvcc
Temp: 98 98 99 98 100 100 99 100 
D0 GB680
D0 GB0
D0 GB690
D1 GB680
D1 GB0
D1 GB690
D2 GB680
D2 GB0
D2 GB690
D3 GB680
D3 GB0
D3 GB690
D4 GB678
D4 GB0
D4 GB690
D5 GB680
D5 GB0
D5 GB690
D6 GB680
D6 GB0
D6 GB690
D7 GB680
D7 GB0
D7 GB690
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 19.12s
tb__728__SCREEN_APL_SLC_tprog_scr10726b5p1p0__nvcc
Temp: 99 98 100 98 100 100 100 100 
D0 GB680
D0 GB0
D0 GB690
D1 GB680
D1 GB0
D1 GB690
D2 GB680
D2 GB0
D2 GB690
D3 GB680
D3 GB0
D3 GB690
D4 GB678
D4 GB0
D4 GB690
D5 GB680
D5 GB0
D5 GB690
D6 GB680
D6 GB0
D6 GB690
D7 GB680
D7 GB0
D7 GB690
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 20.11s
tb__729__SCREEN_APL_TLC_tprog_scr10727b5p1p0__nvcc
Temp: 99 98 100 98 100 100 100 100 
D0 GB680
D0 GB0
D0 GB690
D1 GB680
D1 GB0
D1 GB690
D2 GB680
D2 GB0
D2 GB690
D3 GB680
D3 GB0
D3 GB690
D4 GB678
D4 GB0
D4 GB690
D5 GB680
D5 GB0
D5 GB690
D6 GB680
D6 GB0
D6 GB690
D7 GB680
D7 GB0
D7 GB690
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 74.01s
tb__794__SCREEN_SLC_cache_prg_AIPR_vddp2_scr10378b5p0p0V__nvcc
Temp: 99 98 99 99 100 100 100 100 
Apple V2 Legacy mode
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 194.48s
tb__757__SCREEN_PSR_SLC_prog_scr10333b5p2p0V__nvcc
Temp: 98 98 98 98 99 99 99 100 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68A
D2 GB690
D2 GB68E
D3 GB690
D3 GB68E
D4 GB690
D4 GB678
D5 GB690
D5 GB68E
D6 GB690
D6 GB68C
D7 GB690
D7 GB68C
GBD:cnt = 0
 -- 598.94s
tb__758__SCREEN_PSR_SLC_read_scr10332b5p2p0V__nvcc
Temp: 99 98 100 99 100 100 99 100 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68A
D2 GB690
D2 GB68E
D3 GB690
D3 GB68E
D4 GB690
D4 GB678
D5 GB690
D5 GB68E
D6 GB690
D6 GB68C
D7 GB690
D7 GB68C
GBD:cnt = 0
 -- 470.84s
tb__759__SCREEN_PSR_TLC_read_scr10317b5p2p0V__nvcc
Temp: 99 98 100 98 100 100 99 100 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68A
D2 GB690
D2 GB68E
D3 GB690
D3 GB68E
D4 GB690
D4 GB678
D5 GB690
D5 GB68E
D6 GB690
D6 GB68C
D7 GB690
D7 GB68C
GBD:cnt = 0
 -- 520.24s
tb__213__SCREEN_smb_cache_sequence_scr10645b5p0p0__nvcc
Temp: 99 98 99 98 100 100 99 100 
GBD:cnt = 0
 -- 0.48s
tb__781__SCREEN_TLC_cache_prog_80_11_delay_scr10399b5p0p0__hvcc
Temp: 98 98 99 98 100 100 99 100 
D0 GB50
D1 GB50
D2 GB50
D3 GB50
D4 GB50
D5 GB50
D6 GB50
D7 GB50
GBD:cnt = 0
 -- 3.54s
tb__786__SCREEN_TLC_cache_rd_tWHR2_scr10325b5p0p0V__nvcc
Temp: 99 98 100 99 100 100 100 100 
D0 GB50
D1 GB50
D2 GB50
D3 GB50
D4 GB50
D5 GB50
D6 GB50
D7 GB50
GBD:cnt = 0
 -- 21.08s
tb__803__SCREEN_ASMR_multi_TLC_prg_susp_SLC_read_scr10654b5p4p0V__nvcc
Temp: 99 98 100 98 100 100 100 100 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68A
D2 GB690
D2 GB68E
D3 GB690
D3 GB68E
D4 GB690
D4 GB678
D5 GB690
D5 GB68E
D6 GB690
D6 GB68C
D7 GB690
D7 GB68C
GBD:cnt = 0
 -- 306.40s
tb__804__SCREEN_ASMR_multi_TLC_prg_susp_TLC_read_scr10655b5p4p0V__nvcc
Temp: 98 98 99 98 100 100 99 100 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68A
D2 GB690
D2 GB68E
D3 GB690
D3 GB68E
D4 GB690
D4 GB678
D5 GB690
D5 GB68E
D6 GB690
D6 GB68C
D7 GB690
D7 GB68C
GBD:cnt = 0
 -- 632.30s
tb__734__SCREEN_multi_SLC_ERS_suspend_RD_scr10584b5p0p0__nvcc
Temp: 98 98 99 98 100 99 99 100 
D0 GB68E
D0 GB68C
D0 GB68A
D1 GB68A
D1 GB688
D1 GB682
D2 GB68E
D2 GB68C
D2 GB68A
D3 GB68E
D3 GB68C
D3 GB68A
D4 GB678
D4 GB672
D4 GB670
D5 GB68E
D5 GB68C
D5 GB68A
D6 GB68C
D6 GB68A
D6 GB688
D7 GB68C
D7 GB68A
D7 GB688
GBD:cnt = 0
 -- 8.72s
tb__735__SCREEN_single_SLC_ERS_suspend_RD_scr10582b5p0p0__nvcc
Temp: 98 98 99 98 100 100 99 100 
D0 GB68E
D0 GB68C
D0 GB68A
D1 GB68A
D1 GB688
D1 GB682
D2 GB68E
D2 GB68C
D2 GB68A
D3 GB68E
D3 GB68C
D3 GB68A
D4 GB678
D4 GB672
D4 GB670
D5 GB68E
D5 GB68C
D5 GB68A
D6 GB68C
D6 GB68A
D6 GB688
D7 GB68C
D7 GB68A
D7 GB688
GBD:cnt = 0
 -- 14.85s
tb__736__SCREEN_multi_MLC_ERS_Suspend_RD_scr10585b5p0p0__nvcc
Temp: 98 98 99 98 100 100 99 100 
D0 GB68E
D0 GB68C
D0 GB68A
D1 GB68A
D1 GB688
D1 GB682
D2 GB68E
D2 GB68C
D2 GB68A
D3 GB68E
D3 GB68C
D3 GB68A
D4 GB678
D4 GB672
D4 GB670
D5 GB68E
D5 GB68C
D5 GB68A
D6 GB68C
D6 GB68A
D6 GB688
D7 GB68C
D7 GB68A
D7 GB688
GBD:cnt = 0
 -- 45.11s
tb__737__SCREEN_single_MLC_ERS_suspend_RD_scr10583b5p0p0__nvcc
Temp: 99 98 99 98 100 100 100 100 
D0 GB68E
D0 GB68C
D0 GB68A
D1 GB68A
D1 GB688
D1 GB682
D2 GB68E
D2 GB68C
D2 GB68A
D3 GB68E
D3 GB68C
D3 GB68A
D4 GB678
D4 GB672
D4 GB670
D5 GB68E
D5 GB68C
D5 GB68A
D6 GB68C
D6 GB68A
D6 GB688
D7 GB68C
D7 GB68A
D7 GB688
GBD:cnt = 0
 -- 81.18s
tb__755__SCREEN_single_SRG_SLC_read_scr10341b5p0p0V__nvcc
Temp: 98 98 99 98 100 100 100 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 113.26s
tb__756__SCREEN_multi_SRG_SLC_read_scr10342b5p0p0V__nvcc
Temp: 98 98 99 98 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 83.55s
tb__750__SCREEN_SLC_TLC_die_interleave_scr10412b5p0p0__nvcc
Temp: 98 98 99 98 100 100 99 100 
skip 8D!
GBD:cnt = 0
 -- 0.96s
tb__767__SCREEN_svfy_blk_jump_scr10421b5p0p0V__nvcc
Temp: 98 98 99 98 100 100 100 100 
D0 GB0
D0 GB2
D1 GB0
D1 GB2
D2 GB0
D2 GB2
D3 GB0
D3 GB2
D4 GB0
D4 GB2
D5 GB0
D5 GB2
D6 GB0
D6 GB2
D7 GB0
D7 GB2
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 0.69s
tb__430__SCREEN_D2_refresh_program_scr10410b5p0p0__nvcc
Temp: 98 98 99 98 100 100 99 100 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 231.48s
tb__424__SCREEN_D2_refresh_read_scr10409b5p0p0V__nvcc
Temp: 98 98 99 98 100 100 100 100 
D0 GB100
D1 GB100
D2 GB100
D3 GB100
D4 GB100
D5 GB100
D6 GB100
D7 GB100
GBD:cnt = 0
 -- 120.95s
tb__730__SCREEN_cmd_f1_f2_scr10236b5p0p0__nvcc
Temp: 98 98 99 98 100 100 99 100 
GBD:cnt = 0
 -- 0.48s
tb__681__SCREEN_TLC_EPR_with_CMD_fx_chip_select_scr10687b5p0p0__nvcc
Temp: 98 98 99 98 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 127.72s
tb__423__SCREEN_ping_pong_blk_scr10120b5p0p0V__nvcc
Temp: 98 98 99 98 100 100 100 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 3.03s
tb__738__SCREEN_ers_background_scr10098b5p0p0__nvcc
Temp: 98 98 99 98 100 100 99 100 
D7 GB100
D0 GB100
D1 GB100
D2 GB100
D3 GB100
D4 GB100
D5 GB100
D6 GB100
GBD:cnt = 0
 -- 5.64s
tb__201__SCREEN_xdl_reset_param_mismatch_scr10136b5p0p0__nvcc
Temp: 98 98 98 98 100 99 99 100 
GBD:cnt = 0
 -- 1.13s
tb__210__SCREEN_CRD_scr10088b5p1p0__nvcc
Temp: 98 98 98 98 99 99 99 100 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 35.84s
tb__746__SCREEN_set_get_two_directions_scr10133b5p0p0__nvcc
Temp: 98 97 98 98 99 99 98 99 
GBD:cnt = 0
 -- 0.54s
tb__742__SCREEN_set_get_w_chip_select_scr10132b5p1p0__nvcc
Temp: 98 97 98 98 99 99 98 99 
GBD:cnt = 0
 -- 0.53s
tb__745__SCREEN_set_get_feature_scr10148b5p1p0__nvcc
Temp: 98 97 98 98 99 99 98 99 
GBD:cnt = 0
 -- 0.54s
tb__743__SCREEN_set_dynamic_read_scr10207b5p3p0__nvcc
Temp: 98 97 98 98 99 99 98 99 
D0 GB0
D0 GB2
D1 GB0
D1 GB2
D2 GB0
D2 GB2
D3 GB0
D3 GB2
D4 GB0
D4 GB2
D5 GB0
D5 GB2
D6 GB0
D6 GB2
D7 GB0
D7 GB2
GBD:cnt = 0
 -- 7.76s
tb__762__SCREEN_dyn_read_linearity_scr10336b5p3p0__nvcc
Temp: 98 98 99 98 100 100 100 100 
D0 GB0
$SLC_m:1270$D0 P0
$SLC_s:53684$D0 P0
$SLC_m:1282$D0 P1
$SLC_s:53651$D0 P1
$TLCA_m:1782$D0 P0
$TLCA_s:61251$D0 P0
$TLCA_m:1706$D0 P1
$TLCA_s:61689$D0 P1
$TLCB_m:1572$D0 P0
$TLCB_s:85554$D0 P0
$TLCB_m:1687$D0 P1
$TLCB_s:87904$D0 P1
$TLCC_m:1427$D0 P0
$TLCC_s:109337$D0 P0
$TLCC_m:1774$D0 P1
$TLCC_s:109921$D0 P1
$TLCD_m:1254$D0 P0
$TLCD_s:98891$D0 P0
$TLCD_m:1124$D0 P1
$TLCD_s:98461$D0 P1
$TLCE_m:1295$D0 P0
$TLCE_s:100745$D0 P0
$TLCE_m:1137$D0 P1
$TLCE_s:100009$D0 P1
$TLCF_m:1207$D0 P0
$TLCF_s:86999$D0 P0
$TLCF_m:1183$D0 P1
$TLCF_s:86755$D0 P1
$TLCG_m:1086$D0 P0
$TLCG_s:74813$D0 P0
$TLCG_m:1121$D0 P1
$TLCG_s:74277$D0 P1
D1 GB0
$SLC_m:1232$D1 P0
$SLC_s:51625$D1 P0
$SLC_m:1238$D1 P1
$SLC_s:51074$D1 P1
$TLCA_m:1376$D1 P0
$TLCA_s:61397$D1 P0
$TLCA_m:1431$D1 P1
$TLCA_s:60165$D1 P1
$TLCB_m:1458$D1 P0
$TLCB_s:85244$D1 P0
$TLCB_m:1377$D1 P1
$TLCB_s:85259$D1 P1
$TLCC_m:1521$D1 P0
$TLCC_s:108625$D1 P0
$TLCC_m:1602$D1 P1
$TLCC_s:109018$D1 P1
$TLCD_m:1119$D1 P0
$TLCD_s:98565$D1 P0
$TLCD_m:1191$D1 P1
$TLCD_s:98213$D1 P1
$TLCE_m:1080$D1 P0
$TLCE_s:100619$D1 P0
$TLCE_m:1149$D1 P1
$TLCE_s:100142$D1 P1
$TLCF_m:1072$D1 P0
$TLCF_s:88159$D1 P0
$TLCF_m:1144$D1 P1
$TLCF_s:85499$D1 P1
$TLCG_m:1029$D1 P0
$TLCG_s:73713$D1 P0
$TLCG_m:1048$D1 P1
$TLCG_s:74525$D1 P1
D2 GB0
$SLC_m:1346$D2 P0
$SLC_s:62037$D2 P0
$SLC_m:1197$D2 P1
$SLC_s:60240$D2 P1
$TLCA_m:1493$D2 P0
$TLCA_s:61431$D2 P0
$TLCA_m:1393$D2 P1
$TLCA_s:61902$D2 P1
$TLCB_m:1407$D2 P0
$TLCB_s:85807$D2 P0
$TLCB_m:1576$D2 P1
$TLCB_s:87092$D2 P1
$TLCC_m:1373$D2 P0
$TLCC_s:109352$D2 P0
$TLCC_m:1444$D2 P1
$TLCC_s:110156$D2 P1
$TLCD_m:1107$D2 P0
$TLCD_s:99448$D2 P0
$TLCD_m:1118$D2 P1
$TLCD_s:98927$D2 P1
$TLCE_m:1111$D2 P0
$TLCE_s:101755$D2 P0
$TLCE_m:1112$D2 P1
$TLCE_s:102366$D2 P1
$TLCF_m:1078$D2 P0
$TLCF_s:88940$D2 P0
$TLCF_m:1153$D2 P1
$TLCF_s:88151$D2 P1
$TLCG_m:1053$D2 P0
$TLCG_s:75435$D2 P0
$TLCG_m:1087$D2 P1
$TLCG_s:75358$D2 P1
D3 GB0
$SLC_m:1300$D3 P0
$SLC_s:49345$D3 P0
$SLC_m:1231$D3 P1
$SLC_s:49554$D3 P1
$TLCA_m:1608$D3 P0
$TLCA_s:62704$D3 P0
$TLCA_m:1456$D3 P1
$TLCA_s:59724$D3 P1
$TLCB_m:1404$D3 P0
$TLCB_s:87328$D3 P0
$TLCB_m:1379$D3 P1
$TLCB_s:85262$D3 P1
$TLCC_m:1452$D3 P0
$TLCC_s:109738$D3 P0
$TLCC_m:1605$D3 P1
$TLCC_s:109175$D3 P1
$TLCD_m:1210$D3 P0
$TLCD_s:98853$D3 P0
$TLCD_m:1198$D3 P1
$TLCD_s:98839$D3 P1
$TLCE_m:1115$D3 P0
$TLCE_s:101881$D3 P0
$TLCE_m:1143$D3 P1
$TLCE_s:100533$D3 P1
$TLCF_m:1072$D3 P0
$TLCF_s:87513$D3 P0
$TLCF_m:1097$D3 P1
$TLCF_s:85306$D3 P1
$TLCG_m:1055$D3 P0
$TLCG_s:75625$D3 P0
$TLCG_m:1102$D3 P1
$TLCG_s:74791$D3 P1
D4 GB0
$SLC_m:1592$D4 P0
$SLC_s:67203$D4 P0
$SLC_m:1281$D4 P1
$SLC_s:61028$D4 P1
$TLCA_m:1422$D4 P0
$TLCA_s:58683$D4 P0
$TLCA_m:1617$D4 P1
$TLCA_s:59583$D4 P1
$TLCB_m:1339$D4 P0
$TLCB_s:85268$D4 P0
$TLCB_m:1385$D4 P1
$TLCB_s:85185$D4 P1
$TLCC_m:1401$D4 P0
$TLCC_s:108213$D4 P0
$TLCC_m:1428$D4 P1
$TLCC_s:108731$D4 P1
$TLCD_m:1126$D4 P0
$TLCD_s:97525$D4 P0
$TLCD_m:1235$D4 P1
$TLCD_s:98290$D4 P1
$TLCE_m:1131$D4 P0
$TLCE_s:98818$D4 P0
$TLCE_m:1299$D4 P1
$TLCE_s:98901$D4 P1
$TLCF_m:1120$D4 P0
$TLCF_s:86053$D4 P0
$TLCF_m:1110$D4 P1
$TLCF_s:85480$D4 P1
$TLCG_m:1029$D4 P0
$TLCG_s:73010$D4 P0
$TLCG_m:1059$D4 P1
$TLCG_s:73829$D4 P1
D5 GB0
$SLC_m:2061$D5 P0
$SLC_s:77449$D5 P0
$SLC_m:1802$D5 P1
$SLC_s:73427$D5 P1
$TLCA_m:1532$D5 P0
$TLCA_s:59097$D5 P0
$TLCA_m:1379$D5 P1
$TLCA_s:59604$D5 P1
$TLCB_m:1377$D5 P0
$TLCB_s:84529$D5 P0
$TLCB_m:1473$D5 P1
$TLCB_s:84746$D5 P1
$TLCC_m:1537$D5 P0
$TLCC_s:108659$D5 P0
$TLCC_m:1471$D5 P1
$TLCC_s:109291$D5 P1
$TLCD_m:1213$D5 P0
$TLCD_s:97922$D5 P0
$TLCD_m:1195$D5 P1
$TLCD_s:98034$D5 P1
$TLCE_m:1174$D5 P0
$TLCE_s:99461$D5 P0
$TLCE_m:1251$D5 P1
$TLCE_s:99884$D5 P1
$TLCF_m:1076$D5 P0
$TLCF_s:85327$D5 P0
$TLCF_m:1083$D5 P1
$TLCF_s:85611$D5 P1
$TLCG_m:1104$D5 P0
$TLCG_s:73551$D5 P0
$TLCG_m:1025$D5 P1
$TLCG_s:73574$D5 P1
D6 GB0
$SLC_m:1220$D6 P0
$SLC_s:60958$D6 P0
$SLC_m:1248$D6 P1
$SLC_s:60714$D6 P1
$TLCA_m:1456$D6 P0
$TLCA_s:61670$D6 P0
$TLCA_m:1455$D6 P1
$TLCA_s:60924$D6 P1
$TLCB_m:1433$D6 P0
$TLCB_s:85861$D6 P0
$TLCB_m:1540$D6 P1
$TLCB_s:87059$D6 P1
$TLCC_m:1676$D6 P0
$TLCC_s:112119$D6 P0
$TLCC_m:1825$D6 P1
$TLCC_s:113332$D6 P1
$TLCD_m:1604$D6 P0
$TLCD_s:102805$D6 P0
$TLCD_m:1490$D6 P1
$TLCD_s:102917$D6 P1
$TLCE_m:1356$D6 P0
$TLCE_s:103272$D6 P0
$TLCE_m:1345$D6 P1
$TLCE_s:104312$D6 P1
$TLCF_m:1405$D6 P0
$TLCF_s:90813$D6 P0
$TLCF_m:1263$D6 P1
$TLCF_s:89828$D6 P1
$TLCG_m:1429$D6 P0
$TLCG_s:76625$D6 P0
$TLCG_m:1486$D6 P1
$TLCG_s:77189$D6 P1
D7 GB0
$SLC_m:1233$D7 P0
$SLC_s:63080$D7 P0
$SLC_m:1290$D7 P1
$SLC_s:62600$D7 P1
$TLCA_m:1434$D7 P0
$TLCA_s:59686$D7 P0
$TLCA_m:1518$D7 P1
$TLCA_s:58199$D7 P1
$TLCB_m:1533$D7 P0
$TLCB_s:86848$D7 P0
$TLCB_m:1455$D7 P1
$TLCB_s:85218$D7 P1
$TLCC_m:1430$D7 P0
$TLCC_s:109516$D7 P0
$TLCC_m:1571$D7 P1
$TLCC_s:108570$D7 P1
$TLCD_m:1143$D7 P0
$TLCD_s:98093$D7 P0
$TLCD_m:1129$D7 P1
$TLCD_s:98032$D7 P1
$TLCE_m:1116$D7 P0
$TLCE_s:99578$D7 P0
$TLCE_m:1125$D7 P1
$TLCE_s:99178$D7 P1
$TLCF_m:1121$D7 P0
$TLCF_s:87725$D7 P0
$TLCF_m:1159$D7 P1
$TLCF_s:86672$D7 P1
$TLCG_m:1180$D7 P0
$TLCG_s:74495$D7 P0
$TLCG_m:1084$D7 P1
$TLCG_s:73715$D7 P1
GBD:cnt = 0
 -- 10.67s
tb__773__MONITOR_BINVCGRV_DAC_saturation_scr11134b5p0p0__nvcc
Temp: 98 98 99 98 100 100 99 100 
$DS_Saturation:20$D0
D0 GB100
$A_P0_DAC_FF:0$D0 P0
$A_P1_DAC_FF:0$D0 P1
$A_P0_DAC_FE:3258$D0 P0
$A_P1_DAC_FE:2930$D0 P1
$A_P0_DAC_FD:3167$D0 P0
$A_P1_DAC_FD:3048$D0 P1
$A_P0_DAC_FC:2853$D0 P0
$A_P1_DAC_FC:3212$D0 P1
$A_P0_DAC_FB:3407$D0 P0
$A_P1_DAC_FB:3211$D0 P1
$A_P0_DAC_FA:3643$D0 P0
$A_P1_DAC_FA:3460$D0 P1
$A_P0_DAC_F9:3347$D0 P0
$A_P1_DAC_F9:3686$D0 P1
$A_P0_DAC_F8:3722$D0 P0
$A_P1_DAC_F8:3546$D0 P1
$A_P0_DAC_F7:3564$D0 P0
$A_P1_DAC_F7:3625$D0 P1
$A_P0_DAC_F6:3573$D0 P0
$A_P1_DAC_F6:3535$D0 P1
$A_P0_DAC_F5:3529$D0 P0
$A_P1_DAC_F5:3584$D0 P1
$A_P0_DAC_F4:3438$D0 P0
$A_P1_DAC_F4:3586$D0 P1
$A_P0_DAC_F3:3728$D0 P0
$A_P1_DAC_F3:3345$D0 P1
$A_P0_DAC_F2:3408$D0 P0
$A_P1_DAC_F2:3441$D0 P1
$A_P0_DAC_F1:3491$D0 P0
$A_P1_DAC_F1:3560$D0 P1
$A_P0_DAC_F0:3612$D0 P0
$A_P1_DAC_F0:3292$D0 P1
$A_P0_DAC_EF:3191$D0 P0
$A_P1_DAC_EF:3360$D0 P1
$A_P0_DAC_EE:3511$D0 P0
$A_P1_DAC_EE:3176$D0 P1
$A_P0_DAC_ED:3338$D0 P0
$A_P1_DAC_ED:3207$D0 P1
$A_P0_DAC_EC:2817$D0 P0
$A_P1_DAC_EC:2788$D0 P1
$A_P0_DAC_EB:2725$D0 P0
$A_P1_DAC_EB:2709$D0 P1
$A_P0_DAC_EA:2813$D0 P0
$A_P1_DAC_EA:2775$D0 P1
$A_P0_DAC_E9:2750$D0 P0
$A_P1_DAC_E9:2717$D0 P1
$A_P0_DAC_E8:2829$D0 P0
$A_P1_DAC_E8:2711$D0 P1
$A_P0_DAC_E7:2732$D0 P0
$A_P1_DAC_E7:2711$D0 P1
$A_P0_DAC_E6:2762$D0 P0
$A_P1_DAC_E6:2900$D0 P1
$A_P0_DAC_E5:2876$D0 P0
$A_P1_DAC_E5:2689$D0 P1
$A_P0_DAC_E4:2847$D0 P0
$A_P1_DAC_E4:2790$D0 P1
$A_P0_DAC_E3:2872$D0 P0
$A_P1_DAC_E3:2819$D0 P1
$A_P0_DAC_E2:2659$D0 P0
$A_P1_DAC_E2:2663$D0 P1
$A_P0_DAC_E1:2819$D0 P0
$A_P1_DAC_E1:2892$D0 P1
$A_P0_DAC_E0:2882$D0 P0
$A_P1_DAC_E0:2775$D0 P1
$A_P0_DAC_DF:2830$D0 P0
$A_P1_DAC_DF:2858$D0 P1
$A_P0_DAC_DE:2729$D0 P0
$A_P1_DAC_DE:2798$D0 P1
$DS_Saturation:23$D1
D1 GB100
$A_P0_DAC_FF:0$D1 P0
$A_P1_DAC_FF:0$D1 P1
$A_P0_DAC_FE:3659$D1 P0
$A_P1_DAC_FE:2871$D1 P1
$A_P0_DAC_FD:3154$D1 P0
$A_P1_DAC_FD:3207$D1 P1
$A_P0_DAC_FC:3095$D1 P0
$A_P1_DAC_FC:3320$D1 P1
$A_P0_DAC_FB:3416$D1 P0
$A_P1_DAC_FB:3266$D1 P1
$A_P0_DAC_FA:3511$D1 P0
$A_P1_DAC_FA:3392$D1 P1
$A_P0_DAC_F9:4902$D1 P0
$A_P1_DAC_F9:4811$D1 P1
$A_P0_DAC_F8:3197$D1 P0
$A_P1_DAC_F8:3122$D1 P1
$A_P0_DAC_F7:3409$D1 P0
$A_P1_DAC_F7:3509$D1 P1
$A_P0_DAC_F6:3229$D1 P0
$A_P1_DAC_F6:3403$D1 P1
$A_P0_DAC_F5:3760$D1 P0
$A_P1_DAC_F5:3480$D1 P1
$A_P0_DAC_F4:3435$D1 P0
$A_P1_DAC_F4:3584$D1 P1
$A_P0_DAC_F3:3697$D1 P0
$A_P1_DAC_F3:3575$D1 P1
$A_P0_DAC_F2:3457$D1 P0
$A_P1_DAC_F2:3723$D1 P1
$A_P0_DAC_F1:3750$D1 P0
$A_P1_DAC_F1:3816$D1 P1
$A_P0_DAC_F0:3469$D1 P0
$A_P1_DAC_F0:3237$D1 P1
$A_P0_DAC_EF:3458$D1 P0
$A_P1_DAC_EF:3963$D1 P1
$A_P0_DAC_EE:3467$D1 P0
$A_P1_DAC_EE:3590$D1 P1
$A_P0_DAC_ED:3534$D1 P0
$A_P1_DAC_ED:3245$D1 P1
$A_P0_DAC_EC:2916$D1 P0
$A_P1_DAC_EC:2958$D1 P1
$A_P0_DAC_EB:2826$D1 P0
$A_P1_DAC_EB:2971$D1 P1
$A_P0_DAC_EA:2956$D1 P0
$A_P1_DAC_EA:3050$D1 P1
$A_P0_DAC_E9:2792$D1 P0
$A_P1_DAC_E9:2990$D1 P1
$A_P0_DAC_E8:2953$D1 P0
$A_P1_DAC_E8:3075$D1 P1
$A_P0_DAC_E7:2819$D1 P0
$A_P1_DAC_E7:3003$D1 P1
$A_P0_DAC_E6:2874$D1 P0
$A_P1_DAC_E6:3156$D1 P1
$A_P0_DAC_E5:2858$D1 P0
$A_P1_DAC_E5:2926$D1 P1
$A_P0_DAC_E4:2883$D1 P0
$A_P1_DAC_E4:3066$D1 P1
$A_P0_DAC_E3:2798$D1 P0
$A_P1_DAC_E3:3041$D1 P1
$A_P0_DAC_E2:2914$D1 P0
$A_P1_DAC_E2:3043$D1 P1
$A_P0_DAC_E1:2840$D1 P0
$A_P1_DAC_E1:3176$D1 P1
$A_P0_DAC_E0:2821$D1 P0
$A_P1_DAC_E0:2960$D1 P1
$A_P0_DAC_DF:2896$D1 P0
$A_P1_DAC_DF:3095$D1 P1
$A_P0_DAC_DE:2815$D1 P0
$A_P1_DAC_DE:2885$D1 P1
$DS_Saturation:21$D2
D2 GB100
$A_P0_DAC_FF:0$D2 P0
$A_P1_DAC_FF:0$D2 P1
$A_P0_DAC_FE:2963$D2 P0
$A_P1_DAC_FE:3361$D2 P1
$A_P0_DAC_FD:3037$D2 P0
$A_P1_DAC_FD:2945$D2 P1
$A_P0_DAC_FC:2494$D2 P0
$A_P1_DAC_FC:2586$D2 P1
$A_P0_DAC_FB:3585$D2 P0
$A_P1_DAC_FB:3897$D2 P1
$A_P0_DAC_FA:3334$D2 P0
$A_P1_DAC_FA:3182$D2 P1
$A_P0_DAC_F9:2957$D2 P0
$A_P1_DAC_F9:2964$D2 P1
$A_P0_DAC_F8:3693$D2 P0
$A_P1_DAC_F8:3371$D2 P1
$A_P0_DAC_F7:3620$D2 P0
$A_P1_DAC_F7:3184$D2 P1
$A_P0_DAC_F6:3051$D2 P0
$A_P1_DAC_F6:3416$D2 P1
$A_P0_DAC_F5:3704$D2 P0
$A_P1_DAC_F5:3200$D2 P1
$A_P0_DAC_F4:3209$D2 P0
$A_P1_DAC_F4:3507$D2 P1
$A_P0_DAC_F3:3324$D2 P0
$A_P1_DAC_F3:3324$D2 P1
$A_P0_DAC_F2:3279$D2 P0
$A_P1_DAC_F2:3197$D2 P1
$A_P0_DAC_F1:3921$D2 P0
$A_P1_DAC_F1:3854$D2 P1
$A_P0_DAC_F0:2930$D2 P0
$A_P1_DAC_F0:2859$D2 P1
$A_P0_DAC_EF:3112$D2 P0
$A_P1_DAC_EF:2729$D2 P1
$A_P0_DAC_EE:2725$D2 P0
$A_P1_DAC_EE:2578$D2 P1
$A_P0_DAC_ED:3021$D2 P0
$A_P1_DAC_ED:2971$D2 P1
$A_P0_DAC_EC:2682$D2 P0
$A_P1_DAC_EC:2600$D2 P1
$A_P0_DAC_EB:2677$D2 P0
$A_P1_DAC_EB:2657$D2 P1
$A_P0_DAC_EA:2654$D2 P0
$A_P1_DAC_EA:2527$D2 P1
$A_P0_DAC_E9:2705$D2 P0
$A_P1_DAC_E9:2728$D2 P1
$A_P0_DAC_E8:2709$D2 P0
$A_P1_DAC_E8:2607$D2 P1
$A_P0_DAC_E7:2810$D2 P0
$A_P1_DAC_E7:2646$D2 P1
$A_P0_DAC_E6:2665$D2 P0
$A_P1_DAC_E6:2573$D2 P1
$A_P0_DAC_E5:2671$D2 P0
$A_P1_DAC_E5:2640$D2 P1
$A_P0_DAC_E4:2733$D2 P0
$A_P1_DAC_E4:2642$D2 P1
$A_P0_DAC_E3:2666$D2 P0
$A_P1_DAC_E3:2614$D2 P1
$A_P0_DAC_E2:2716$D2 P0
$A_P1_DAC_E2:2659$D2 P1
$A_P0_DAC_E1:2667$D2 P0
$A_P1_DAC_E1:2610$D2 P1
$A_P0_DAC_E0:2691$D2 P0
$A_P1_DAC_E0:2685$D2 P1
$A_P0_DAC_DF:2672$D2 P0
$A_P1_DAC_DF:2569$D2 P1
$A_P0_DAC_DE:2835$D2 P0
$A_P1_DAC_DE:2647$D2 P1
$DS_Saturation:20$D3
D3 GB100
$A_P0_DAC_FF:0$D3 P0
$A_P1_DAC_FF:0$D3 P1
$A_P0_DAC_FE:3252$D3 P0
$A_P1_DAC_FE:3087$D3 P1
$A_P0_DAC_FD:2934$D3 P0
$A_P1_DAC_FD:3240$D3 P1
$A_P0_DAC_FC:3287$D3 P0
$A_P1_DAC_FC:3059$D3 P1
$A_P0_DAC_FB:3308$D3 P0
$A_P1_DAC_FB:3245$D3 P1
$A_P0_DAC_FA:3547$D3 P0
$A_P1_DAC_FA:3419$D3 P1
$A_P0_DAC_F9:3187$D3 P0
$A_P1_DAC_F9:3701$D3 P1
$A_P0_DAC_F8:3964$D3 P0
$A_P1_DAC_F8:3482$D3 P1
$A_P0_DAC_F7:3639$D3 P0
$A_P1_DAC_F7:3611$D3 P1
$A_P0_DAC_F6:3265$D3 P0
$A_P1_DAC_F6:3703$D3 P1
$A_P0_DAC_F5:3738$D3 P0
$A_P1_DAC_F5:3722$D3 P1
$A_P0_DAC_F4:3525$D3 P0
$A_P1_DAC_F4:3605$D3 P1
$A_P0_DAC_F3:3664$D3 P0
$A_P1_DAC_F3:3363$D3 P1
$A_P0_DAC_F2:3565$D3 P0
$A_P1_DAC_F2:3569$D3 P1
$A_P0_DAC_F1:3475$D3 P0
$A_P1_DAC_F1:3700$D3 P1
$A_P0_DAC_F0:3507$D3 P0
$A_P1_DAC_F0:3536$D3 P1
$A_P0_DAC_EF:3437$D3 P0
$A_P1_DAC_EF:3747$D3 P1
$A_P0_DAC_EE:2950$D3 P0
$A_P1_DAC_EE:3195$D3 P1
$A_P0_DAC_ED:3078$D3 P0
$A_P1_DAC_ED:3049$D3 P1
$A_P0_DAC_EC:3054$D3 P0
$A_P1_DAC_EC:3070$D3 P1
$A_P0_DAC_EB:3079$D3 P0
$A_P1_DAC_EB:2988$D3 P1
$A_P0_DAC_EA:3102$D3 P0
$A_P1_DAC_EA:3056$D3 P1
$A_P0_DAC_E9:4116$D3 P0
$A_P1_DAC_E9:4344$D3 P1
$A_P0_DAC_E8:2585$D3 P0
$A_P1_DAC_E8:2540$D3 P1
$A_P0_DAC_E7:2517$D3 P0
$A_P1_DAC_E7:2512$D3 P1
$A_P0_DAC_E6:2540$D3 P0
$A_P1_DAC_E6:2580$D3 P1
$A_P0_DAC_E5:3057$D3 P0
$A_P1_DAC_E5:3108$D3 P1
$A_P0_DAC_E4:2896$D3 P0
$A_P1_DAC_E4:2959$D3 P1
$A_P0_DAC_E3:3037$D3 P0
$A_P1_DAC_E3:3131$D3 P1
$A_P0_DAC_E2:3077$D3 P0
$A_P1_DAC_E2:3060$D3 P1
$A_P0_DAC_E1:3091$D3 P0
$A_P1_DAC_E1:3023$D3 P1
$A_P0_DAC_E0:3015$D3 P0
$A_P1_DAC_E0:2885$D3 P1
$A_P0_DAC_DF:3056$D3 P0
$A_P1_DAC_DF:2995$D3 P1
$A_P0_DAC_DE:3046$D3 P0
$A_P1_DAC_DE:2938$D3 P1
$DS_Saturation:18$D4
D4 GB100
$A_P0_DAC_FF:0$D4 P0
$A_P1_DAC_FF:0$D4 P1
$A_P0_DAC_FE:2956$D4 P0
$A_P1_DAC_FE:3284$D4 P1
$A_P0_DAC_FD:3286$D4 P0
$A_P1_DAC_FD:2824$D4 P1
$A_P0_DAC_FC:2836$D4 P0
$A_P1_DAC_FC:3138$D4 P1
$A_P0_DAC_FB:3287$D4 P0
$A_P1_DAC_FB:3265$D4 P1
$A_P0_DAC_FA:3294$D4 P0
$A_P1_DAC_FA:3412$D4 P1
$A_P0_DAC_F9:3555$D4 P0
$A_P1_DAC_F9:3377$D4 P1
$A_P0_DAC_F8:3316$D4 P0
$A_P1_DAC_F8:3420$D4 P1
$A_P0_DAC_F7:3652$D4 P0
$A_P1_DAC_F7:3543$D4 P1
$A_P0_DAC_F6:3128$D4 P0
$A_P1_DAC_F6:3387$D4 P1
$A_P0_DAC_F5:3885$D4 P0
$A_P1_DAC_F5:3576$D4 P1
$A_P0_DAC_F4:3314$D4 P0
$A_P1_DAC_F4:3578$D4 P1
$A_P0_DAC_F3:3470$D4 P0
$A_P1_DAC_F3:3574$D4 P1
$A_P0_DAC_F2:3337$D4 P0
$A_P1_DAC_F2:3461$D4 P1
$A_P0_DAC_F1:3307$D4 P0
$A_P1_DAC_F1:3446$D4 P1
$A_P0_DAC_F0:3421$D4 P0
$A_P1_DAC_F0:3701$D4 P1
$A_P0_DAC_EF:3531$D4 P0
$A_P1_DAC_EF:3438$D4 P1
$A_P0_DAC_EE:3027$D4 P0
$A_P1_DAC_EE:3492$D4 P1
$A_P0_DAC_ED:3238$D4 P0
$A_P1_DAC_ED:3309$D4 P1
$A_P0_DAC_EC:3572$D4 P0
$A_P1_DAC_EC:3403$D4 P1
$A_P0_DAC_EB:2788$D4 P0
$A_P1_DAC_EB:3322$D4 P1
$A_P0_DAC_EA:2793$D4 P0
$A_P1_DAC_EA:2986$D4 P1
$A_P0_DAC_E9:2703$D4 P0
$A_P1_DAC_E9:2784$D4 P1
$A_P0_DAC_E8:2821$D4 P0
$A_P1_DAC_E8:2856$D4 P1
$A_P0_DAC_E7:2692$D4 P0
$A_P1_DAC_E7:2795$D4 P1
$A_P0_DAC_E6:2808$D4 P0
$A_P1_DAC_E6:2835$D4 P1
$A_P0_DAC_E5:2685$D4 P0
$A_P1_DAC_E5:2783$D4 P1
$A_P0_DAC_E4:2793$D4 P0
$A_P1_DAC_E4:2858$D4 P1
$A_P0_DAC_E3:2714$D4 P0
$A_P1_DAC_E3:2863$D4 P1
$A_P0_DAC_E2:2696$D4 P0
$A_P1_DAC_E2:2761$D4 P1
$A_P0_DAC_E1:2839$D4 P0
$A_P1_DAC_E1:2878$D4 P1
$A_P0_DAC_E0:4475$D4 P0
$A_P1_DAC_E0:4309$D4 P1
$A_P0_DAC_DF:2725$D4 P0
$A_P1_DAC_DF:2768$D4 P1
$A_P0_DAC_DE:2354$D4 P0
$A_P1_DAC_DE:2440$D4 P1
$DS_Saturation:20$D5
D5 GB100
$A_P0_DAC_FF:0$D5 P0
$A_P1_DAC_FF:0$D5 P1
$A_P0_DAC_FE:3390$D5 P0
$A_P1_DAC_FE:3129$D5 P1
$A_P0_DAC_FD:2862$D5 P0
$A_P1_DAC_FD:3238$D5 P1
$A_P0_DAC_FC:2983$D5 P0
$A_P1_DAC_FC:2928$D5 P1
$A_P0_DAC_FB:3242$D5 P0
$A_P1_DAC_FB:3319$D5 P1
$A_P0_DAC_FA:3460$D5 P0
$A_P1_DAC_FA:3360$D5 P1
$A_P0_DAC_F9:3361$D5 P0
$A_P1_DAC_F9:3403$D5 P1
$A_P0_DAC_F8:3368$D5 P0
$A_P1_DAC_F8:3361$D5 P1
$A_P0_DAC_F7:3344$D5 P0
$A_P1_DAC_F7:3524$D5 P1
$A_P0_DAC_F6:3490$D5 P0
$A_P1_DAC_F6:3372$D5 P1
$A_P0_DAC_F5:3482$D5 P0
$A_P1_DAC_F5:3285$D5 P1
$A_P0_DAC_F4:3353$D5 P0
$A_P1_DAC_F4:3579$D5 P1
$A_P0_DAC_F3:3427$D5 P0
$A_P1_DAC_F3:3441$D5 P1
$A_P0_DAC_F2:3259$D5 P0
$A_P1_DAC_F2:3433$D5 P1
$A_P0_DAC_F1:3170$D5 P0
$A_P1_DAC_F1:3474$D5 P1
$A_P0_DAC_F0:3308$D5 P0
$A_P1_DAC_F0:3223$D5 P1
$A_P0_DAC_EF:3443$D5 P0
$A_P1_DAC_EF:3400$D5 P1
$A_P0_DAC_EE:3174$D5 P0
$A_P1_DAC_EE:3452$D5 P1
$A_P0_DAC_ED:3414$D5 P0
$A_P1_DAC_ED:3089$D5 P1
$A_P0_DAC_EC:3203$D5 P0
$A_P1_DAC_EC:3284$D5 P1
$A_P0_DAC_EB:2915$D5 P0
$A_P1_DAC_EB:3039$D5 P1
$A_P0_DAC_EA:3166$D5 P0
$A_P1_DAC_EA:3204$D5 P1
$A_P0_DAC_E9:2898$D5 P0
$A_P1_DAC_E9:3091$D5 P1
$A_P0_DAC_E8:3049$D5 P0
$A_P1_DAC_E8:2946$D5 P1
$A_P0_DAC_E7:2433$D5 P0
$A_P1_DAC_E7:2615$D5 P1
$A_P0_DAC_E6:2521$D5 P0
$A_P1_DAC_E6:2658$D5 P1
$A_P0_DAC_E5:2416$D5 P0
$A_P1_DAC_E5:2564$D5 P1
$A_P0_DAC_E4:2464$D5 P0
$A_P1_DAC_E4:2662$D5 P1
$A_P0_DAC_E3:2583$D5 P0
$A_P1_DAC_E3:2610$D5 P1
$A_P0_DAC_E2:2453$D5 P0
$A_P1_DAC_E2:2561$D5 P1
$A_P0_DAC_E1:2505$D5 P0
$A_P1_DAC_E1:2674$D5 P1
$A_P0_DAC_E0:2387$D5 P0
$A_P1_DAC_E0:2485$D5 P1
$A_P0_DAC_DF:2485$D5 P0
$A_P1_DAC_DF:2560$D5 P1
$A_P0_DAC_DE:2402$D5 P0
$A_P1_DAC_DE:2563$D5 P1
$DS_Saturation:20$D6
D6 GB100
$A_P0_DAC_FF:0$D6 P0
$A_P1_DAC_FF:0$D6 P1
$A_P0_DAC_FE:3801$D6 P0
$A_P1_DAC_FE:4016$D6 P1
$A_P0_DAC_FD:2878$D6 P0
$A_P1_DAC_FD:3312$D6 P1
$A_P0_DAC_FC:3264$D6 P0
$A_P1_DAC_FC:2989$D6 P1
$A_P0_DAC_FB:6291$D6 P0
$A_P1_DAC_FB:6316$D6 P1
$A_P0_DAC_FA:3255$D6 P0
$A_P1_DAC_FA:3238$D6 P1
$A_P0_DAC_F9:3420$D6 P0
$A_P1_DAC_F9:3300$D6 P1
$A_P0_DAC_F8:3143$D6 P0
$A_P1_DAC_F8:2962$D6 P1
$A_P0_DAC_F7:3755$D6 P0
$A_P1_DAC_F7:3775$D6 P1
$A_P0_DAC_F6:3443$D6 P0
$A_P1_DAC_F6:3626$D6 P1
$A_P0_DAC_F5:4343$D6 P0
$A_P1_DAC_F5:4417$D6 P1
$A_P0_DAC_F4:3093$D6 P0
$A_P1_DAC_F4:3163$D6 P1
$A_P0_DAC_F3:3621$D6 P0
$A_P1_DAC_F3:3442$D6 P1
$A_P0_DAC_F2:3556$D6 P0
$A_P1_DAC_F2:3659$D6 P1
$A_P0_DAC_F1:3619$D6 P0
$A_P1_DAC_F1:3619$D6 P1
$A_P0_DAC_F0:3544$D6 P0
$A_P1_DAC_F0:3303$D6 P1
$A_P0_DAC_EF:3520$D6 P0
$A_P1_DAC_EF:3544$D6 P1
$A_P0_DAC_EE:3535$D6 P0
$A_P1_DAC_EE:3651$D6 P1
$A_P0_DAC_ED:3434$D6 P0
$A_P1_DAC_ED:3318$D6 P1
$A_P0_DAC_EC:3841$D6 P0
$A_P1_DAC_EC:3424$D6 P1
$A_P0_DAC_EB:3418$D6 P0
$A_P1_DAC_EB:3356$D6 P1
$A_P0_DAC_EA:3441$D6 P0
$A_P1_DAC_EA:3105$D6 P1
$A_P0_DAC_E9:2777$D6 P0
$A_P1_DAC_E9:2845$D6 P1
$A_P0_DAC_E8:3082$D6 P0
$A_P1_DAC_E8:3081$D6 P1
$A_P0_DAC_E7:2789$D6 P0
$A_P1_DAC_E7:2738$D6 P1
$A_P0_DAC_E6:3259$D6 P0
$A_P1_DAC_E6:2861$D6 P1
$A_P0_DAC_E5:2873$D6 P0
$A_P1_DAC_E5:2704$D6 P1
$A_P0_DAC_E4:2938$D6 P0
$A_P1_DAC_E4:2840$D6 P1
$A_P0_DAC_E3:2947$D6 P0
$A_P1_DAC_E3:2880$D6 P1
$A_P0_DAC_E2:2870$D6 P0
$A_P1_DAC_E2:2890$D6 P1
$A_P0_DAC_E1:3025$D6 P0
$A_P1_DAC_E1:2874$D6 P1
$A_P0_DAC_E0:2900$D6 P0
$A_P1_DAC_E0:2774$D6 P1
$A_P0_DAC_DF:3020$D6 P0
$A_P1_DAC_DF:2802$D6 P1
$A_P0_DAC_DE:2862$D6 P0
$A_P1_DAC_DE:2757$D6 P1
$DS_Saturation:18$D7
D7 GB100
$A_P0_DAC_FF:0$D7 P0
$A_P1_DAC_FF:0$D7 P1
$A_P0_DAC_FE:3250$D7 P0
$A_P1_DAC_FE:2937$D7 P1
$A_P0_DAC_FD:2828$D7 P0
$A_P1_DAC_FD:2932$D7 P1
$A_P0_DAC_FC:2926$D7 P0
$A_P1_DAC_FC:3245$D7 P1
$A_P0_DAC_FB:3341$D7 P0
$A_P1_DAC_FB:3213$D7 P1
$A_P0_DAC_FA:3153$D7 P0
$A_P1_DAC_FA:3570$D7 P1
$A_P0_DAC_F9:3548$D7 P0
$A_P1_DAC_F9:3331$D7 P1
$A_P0_DAC_F8:3300$D7 P0
$A_P1_DAC_F8:3463$D7 P1
$A_P0_DAC_F7:3133$D7 P0
$A_P1_DAC_F7:3467$D7 P1
$A_P0_DAC_F6:3455$D7 P0
$A_P1_DAC_F6:3145$D7 P1
$A_P0_DAC_F5:3268$D7 P0
$A_P1_DAC_F5:3309$D7 P1
$A_P0_DAC_F4:3342$D7 P0
$A_P1_DAC_F4:3671$D7 P1
$A_P0_DAC_F3:4039$D7 P0
$A_P1_DAC_F3:3883$D7 P1
$A_P0_DAC_F2:2793$D7 P0
$A_P1_DAC_F2:2875$D7 P1
$A_P0_DAC_F1:3121$D7 P0
$A_P1_DAC_F1:3003$D7 P1
$A_P0_DAC_F0:2658$D7 P0
$A_P1_DAC_F0:2979$D7 P1
$A_P0_DAC_EF:3296$D7 P0
$A_P1_DAC_EF:3318$D7 P1
$A_P0_DAC_EE:3024$D7 P0
$A_P1_DAC_EE:3050$D7 P1
$A_P0_DAC_ED:3154$D7 P0
$A_P1_DAC_ED:3350$D7 P1
$A_P0_DAC_EC:3366$D7 P0
$A_P1_DAC_EC:2907$D7 P1
$A_P0_DAC_EB:3161$D7 P0
$A_P1_DAC_EB:3253$D7 P1
$A_P0_DAC_EA:2823$D7 P0
$A_P1_DAC_EA:2925$D7 P1
$A_P0_DAC_E9:3273$D7 P0
$A_P1_DAC_E9:2875$D7 P1
$A_P0_DAC_E8:2692$D7 P0
$A_P1_DAC_E8:2978$D7 P1
$A_P0_DAC_E7:2505$D7 P0
$A_P1_DAC_E7:2469$D7 P1
$A_P0_DAC_E6:2362$D7 P0
$A_P1_DAC_E6:2475$D7 P1
$A_P0_DAC_E5:2469$D7 P0
$A_P1_DAC_E5:2431$D7 P1
$A_P0_DAC_E4:2517$D7 P0
$A_P1_DAC_E4:2476$D7 P1
$A_P0_DAC_E3:2393$D7 P0
$A_P1_DAC_E3:2362$D7 P1
$A_P0_DAC_E2:2472$D7 P0
$A_P1_DAC_E2:2496$D7 P1
$A_P0_DAC_E1:2402$D7 P0
$A_P1_DAC_E1:2429$D7 P1
$A_P0_DAC_E0:2462$D7 P0
$A_P1_DAC_E0:2503$D7 P1
$A_P0_DAC_DF:2370$D7 P0
$A_P1_DAC_DF:2408$D7 P1
$A_P0_DAC_DE:2403$D7 P0
$A_P1_DAC_DE:2456$D7 P1
 -- 27.61s
tb__753__SCREEN_Set_Feature_Soft_Bit_Read_scr10209b5p2p0V__nvcc
Temp: 98 98 99 98 100 100 99 100 
D0 GB20
D0 GB22
MLC
D1 GB20
D1 GB22
MLC
D2 GB20
D2 GB22
MLC
D3 GB20
D3 GB22
MLC
D4 GB20
D4 GB22
MLC
D5 GB20
D5 GB22
MLC
D6 GB20
D6 GB22
MLC
D7 GB20
D7 GB22
MLC
GBD:cnt = 0
 -- 7.33s
tb__732__SCREEN_broken_daisy_chain_pt1_scr10147b5p0p0__nvcc
Temp: 98 98 99 99 100 100 100 100 
GBD:cnt = 0
 -- 0.62s
tb__431__SCREEN_ers_prg_delay_scr10295b5p0p0__nvcc
Temp: 98 98 100 98 100 100 99 100 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 0.65s
tb__199__SCREEN_smb_register_ylog_scr10227b5p0p0V__nvcc
Temp: 98 98 99 98 100 100 99 100 
GBD:cnt = 0
 -- 0.48s
tb__362__MLC_ERS_scr10048b5p0p0V__nvcc
Temp: 98 98 99 98 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.65s
tb__432__SCREEN_SDE_Scalable_TTR_scr10076b5p1p0V__nvcc
Temp: 101 100 101 100 102 101 101 102 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 139.59s
tb__428__SCREEN_VDD_Scalable_TTR_scr10079b5p1p0V__nvcc
Temp: 100 100 100 100 101 101 101 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 139.03s
tb__445__SCREEN_SLC_VDD_scr10356b5p2p0V_TTR__nvcc
Temp: 100 100 100 100 101 101 101 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 42.84s
tb__435__SCREEN_VDDA_Scalable_TTR_scr10092b5p1p0V__nvcc
Temp: 99 98 100 100 100 100 100 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 139.25s
tb__443__SCREEN_VDDSA_p2m2_Scalable_TTR_scr10093b5p1p0V__nvcc
Temp: 100 99 101 100 101 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 139.24s
tb__425__SCREEN_VFOUR_m6_scr10354b5p0p0V__nvcc
Temp: 100 99 100 100 101 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 70.29s
tb__426__SCREEN_VFOUR_p2m2_scr10398b5p2p0V__nvcc
Temp: 100 100 100 100 101 101 101 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 193.68s
tb__749__SCREEN_MP_MLC_ERS_susp_shmoo_CMD51_scr11029b5p1p0__nvcc
Temp: 99 98 100 99 100 100 100 100 
GBD:cnt = 0
 -- 1835.43s
tb__215__SCREEN_single_plane_rd_clkout_scr10296b5p1p0__nvcc
Temp: 99 99 100 99 100 100 100 101 
D0 GB50
D1 GB50
D2 GB50
D3 GB50
D4 GB50
D5 GB50
D6 GB50
D7 GB50
GBD:cnt = 0
 -- 585.73s
tb__454__SCREEN_plane_mergeclk_misalignment_scr11103b5p0p0__nvcc
Temp: 98 97 98 98 99 99 98 99 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 6.60s
tb__437__SCREEN_cmd33_read_scr10736b5p0p0V__nvcc
Temp: 99 99 100 99 101 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 148.86s
tb__770__SCREEN_set_get_overwritten_two_directions_scr11030b5p0p0__nvcc
Temp: 100 99 100 99 100 100 100 101 
GBD:cnt = 0
 -- 2.46s
tb__726__SCREEN_tprog_SLC_TLC_interleave_scr10685b5p3p0__nvcc
Temp: 99 98 100 99 100 100 99 100 
D0 GB100
D0 GB102
D1 GB100
D1 GB102
D2 GB100
D2 GB102
D3 GB100
D3 GB102
D4 GB100
D4 GB102
D5 GB100
D5 GB102
D6 GB100
D6 GB102
D7 GB100
D7 GB102
GBD:cnt = 0
 -- 0.54s
tb__258__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 98 98 100 98 100 100 100 100 
 -- 27.92s
tb__673__SCREEN_bb_latch_set_vddvdda_p2_scr10392b5p0p0__nvcc
Temp: 98 98 99 98 100 99 99 100 
GBD:cnt = 0
 -- 0.65s
tb__671__SCREEN_bb_latch_set_vddvdda_scr10139b5p0p0__nvcc
Temp: 98 98 99 98 100 99 99 100 
GBD:cnt = 0
 -- 0.82s
tb__675__SCREEN_bb_latch_reset_vddvdda_plus2_scr10156b5p0p0__nvcc
Temp: 98 98 99 98 99 99 99 100 
GBD:cnt = 0
 -- 0.76s
tb__677__SCREEN_bb_latch_reset_vddvdda_minus2_scr10163b5p0p0__nvcc
Temp: 98 98 99 98 99 99 99 100 
GBD:cnt = 0
 -- 0.76s
tb__672__SCREEN_bb_latch_sense_SDE36ns_scr10730b5p0p0__nvcc
Temp: 98 98 99 98 100 99 99 100 
GBD:cnt = 0
 -- 7.74s
tb__436__SCREEN_open_block_read_scr10178b5p1p0V__nvcc
Temp: 98 98 99 98 99 99 99 100 
S2: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
D0 GB4
D1 GB4
D2 GB4
D3 GB4
D4 GB4
D5 GB4
D6 GB4
D7 GB4
S8: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
D0 GB14
D1 GB14
D2 GB14
D3 GB14
D4 GB14
D5 GB14
D6 GB14
D7 GB14
S9: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 112.73s
tb__422__SCREEN_open_block_1WL_scr10214b5p0p0V__nvcc
Temp: 101 100 101 101 102 102 101 102 
S2: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S3:Asc MLC PRG
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S4: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S5: Des MLC Prog
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S6: MLC RD
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 93.47s
tb__421__SCREEN_open_block_1WL_by16_scr10239b5p1p0V__nvcc
Temp: 100 99 100 100 101 101 100 101 
S1 MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S2:Asc MLC PRG
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S3:MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S4:Des MLC PRG
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S5:MLC RD
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 117.10s
tb__739__TLC_READ_DYN_DLA_ON_scr10222b5p0p0V__nvcc
Temp: 99 98 100 99 100 100 100 100 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 27.53s
tb__683__SCREEN_over_program_sa6_scr10701b5p0p1__nvcc
Temp: 98 98 99 98 100 100 100 100 
D0 GB5C6
D0 GB5C8
D0 GB5CA
D0 GB5CC
D0 GB690
D0 GB692
D0 GB694
D0 GB696
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
D1 GB5C6
D1 GB5C8
D1 GB5CA
D1 GB5CC
D1 GB690
D1 GB692
D1 GB694
D1 GB696
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
D2 GB5C6
D2 GB5C8
D2 GB5CA
D2 GB5CC
D2 GB690
D2 GB692
D2 GB694
D2 GB696
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
D3 GB5C6
D3 GB5C8
D3 GB5CA
D3 GB5CC
D3 GB690
D3 GB692
D3 GB694
D3 GB696
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
D4 GB5C6
D4 GB5C8
D4 GB5CA
D4 GB5CC
D4 GB690
D4 GB692
D4 GB694
D4 GB696
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
D5 GB5C6
D5 GB5C8
D5 GB5CA
D5 GB5CC
D5 GB690
D5 GB692
D5 GB694
D5 GB696
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
D6 GB5C6
D6 GB5C8
D6 GB5CA
D6 GB5CC
D6 GB690
D6 GB694
D6 GB696
D6 GB698
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
D7 GB5C6
D7 GB5C8
D7 GB5CA
D7 GB5CC
D7 GB690
D7 GB692
D7 GB694
D7 GB696
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 40.53s
tb__170__SCREEN_gbc_scr10070b5p0p0V__nvcc
Temp: 98 98 99 98 100 100 99 100 
BC_DIE0_P0: 11A8 2FD8 3136 331E 333A 40FA cnt = 6
BC_DIE0_P1: A7E 10B8 37F2 cnt = 3
BC_DIE1_P0: 954 1BA6 2784 2BD4 cnt = 4
BC_DIE1_P1: 4592 cnt = 1
BC_DIE2_P0: 6EA 1CF2 251A 27D2 cnt = 4
BC_DIE2_P1: cnt = 0
BC_DIE3_P0: 36C2 3E2A cnt = 2
BC_DIE3_P1: 1026 1476 18C6 2724 32A6 36F6 cnt = 6
BC_DIE4_P0: 16E 396 5BE 7E6 A0E C36 E5E FFC 1086 1196 12AE 14D6 16FE 1926 1B4E 1D76 1F9E 21C6 23EE 2616 283E 2A66 2C8E 2EB6 3072 30DE 3306 352E 3756 3832 397E 3BA0 3BA6 3DCE 3FF6 421E 4446 466E cnt = 38
BC_DIE4_P1: 1936 1BDA 33F0 3728 3D40 cnt = 5
BC_DIE5_P0: 2E0 AAC 2D2C cnt = 3
BC_DIE5_P1: 58E 9C2 A7E 2ABE 2C42 38A4 cnt = 6
BC_DIE6_P0: BEC FA4 1064 2C12 2F56 3D2A cnt = 6
BC_DIE6_P1: EC B40 128C 1D20 1F7E 3340 34E8 3640 405E 4494 cnt = 10
BC_DIE7_P0: C88 19DC 2318 2F08 4160 42BC cnt = 6
BC_DIE7_P1: 110E 11DE 2CB4 2F3E 4544 cnt = 5
GBD:cnt = 0
 -- 0.55s
tb__216__SCREEN_CRD_clk_out_scr10303b5p0p0__nvcc
Temp: 98 98 99 98 99 99 99 100 
GBD:cnt = 0
 -- 4.94s
tb__173__SCREEN_bl_open_0gbc_scr10112b5p1p0V__nvcc
Temp: 98 98 99 98 100 99 99 100 
D0 GB67E
D1 GB67E
D2 GB67E
D3 GB63E
D4 GB65E
D5 GB67E
D6 GB67E
D7 GB67E
GBD:cnt = 0
 -- 0.65s
tb__167__SCREEN_bl_leak_0gbc_scr10101b5p1p0V__nvcc
Temp: 98 98 98 98 100 100 99 100 
GBD:cnt = 0
 -- 0.49s
tb__952__SCREEN_cluster_blk_x16_scr10246b5p0p0__nvcc
Temp: 98 98 99 98 99 100 99 100 
D0 MaxPHY Cluster by16:2
D1 MaxPHY Cluster by16:1
D2 MaxPHY Cluster by16:2
D3 MaxPHY Cluster by16:1
D4 MaxPHY Cluster by16:4
D5 MaxPHY Cluster by16:1
D6 MaxPHY Cluster by16:2
D7 MaxPHY Cluster by16:1
GBD:cnt = 0
 -- 0.49s
tb__953__SCREEN_cluster_blk_x4_scr10247b5p0p0__nvcc
Temp: 98 98 99 98 100 99 99 100 
D0 MaxPHY Cluster by4:1
D1 MaxPHY Cluster by4:2
D2 MaxPHY Cluster by4:1
D3 MaxPHY Cluster by4:3
D4 MaxPHY Cluster by4:7
D5 MaxPHY Cluster by4:1
D6 MaxPHY Cluster by4:2
D7 MaxPHY Cluster by4:1
GBD:cnt = 0
 -- 0.49s
tb__954__SCREEN_cluster_blk_x2_scr10248b5p0p0__nvcc
Temp: 98 98 98 98 99 99 99 100 
D0 MaxPHY Cluster by2:2
D1 MaxPHY Cluster by2:3
D2 MaxPHY Cluster by2:2
D3 MaxPHY Cluster by2:3
D4 MaxPHY Cluster by2:11
D5 MaxPHY Cluster by2:2
D6 MaxPHY Cluster by2:2
D7 MaxPHY Cluster by2:2
GBD:cnt = 0
 -- 0.49s
tb__940__TRIM_rf_bb_scr10102b5p1p1__nvcc
Temp: 98 97 98 98 99 99 98 100 
D0 25 BB add
D1 19 BB add
D2 9 BB add
D3 17 BB add
D4 50 BB add
D5 20 BB add
D6 33 BB add
D7 23 BB add
GBD:cnt = 0
GBD:cnt = 0
 -- 5.58s
tb__692__BB_Map_Check__nvcc
Temp: 98 98 99 98 99 99 99 100 
GBB_DIE0_P0: 440 442 448 44A 70C 714 716 71C 71E 726 A64 A66 A6C A6E A98 C44 C46 C4C C4E CD0 cnt = 20
GBB_DIE0_P1: 197 5C1 8E5 A2F CCD cnt = 5
GBB_DIE1_P0: 182 24A 24C 3A4 3A6 3AC 3AE 3B0 9E4 9E6 9EC 9EE C14 cnt = 13
GBB_DIE1_P1: 685 687 68D 68F A73 BAD cnt = 6
GBB_DIE2_P0: 1EE 2F6 2F8 410 49C cnt = 5
GBB_DIE2_P1: 61B 903 993 9A3 cnt = 4
GBB_DIE3_P0: 6E B0 22A 64E 8C4 8C6 8CC 8CE cnt = 8
GBB_DIE3_P1: 213 397 735 737 739 73D 73F 9A9 BC1 cnt = 9
GBB_DIE4_P0: 13C 1C4 3D0 422 4CA 674 684 686 688 A48 A60 A62 A68 A6A B54 B56 B5C B5E cnt = 18
GBB_DIE4_P1: 81 83 89 8B 10F 111 1E1 399 41B 651 653 659 65B 665 667 66B 66D 66F 675 677 67B 67D 67F 681 683 685 687 689 68B 68D 68F 889 cnt = 32
GBB_DIE5_P0: 230 366 6E0 6E2 6E8 6EA 734 AD0 AD2 AD8 ADA cnt = 11
GBB_DIE5_P1: F5 411 413 419 41B 637 735 861 87B cnt = 9
GBB_DIE6_P0: 324 32C 5EE 630 632 638 63A 68E 692 73C 73E 74C 74E 752 776 8D4 8D6 8DC 8DE 980 9EE AEC AF8 B6C cnt = 24
GBB_DIE6_P1: 8D E7 173 4E9 68F 8B1 8B3 8B9 8BB cnt = 9
GBB_DIE7_P0: 3F0 3F2 534 536 53C 53E 714 716 71C 71E 8D6 A14 AF6 B08 cnt = 14
GBB_DIE7_P1: 22F 39F 557 68F 9C1 9C3 9C9 9CB AE5 cnt = 9
GBD:cnt = 0
 -- 2.99s
tb__7__Outgoing_Parm_Check__nvcc
Temp: 98 97 98 98 99 99 99 99 
D0 Mismatch:0
D1 Mismatch:0
D2 Mismatch:0
D3 Mismatch:0
D4 Mismatch:0
D5 Mismatch:0
D6 Mismatch:0
D7 Mismatch:0
GBD:cnt = 0
 -- 0.55s
tb__131__SLC_RD_PRG_rfcopy_outgoing_scr10091b5p1p1V__nvcc
Temp: 98 98 98 98 99 99 98 100 
D0 Skip
D1 Skip
D2 Skip
D3 Skip
D4 Skip
D5 Skip
D6 Skip
D7 Skip
GBD:cnt = 0
 -- 0.48s
tb__815__SLC_PRG_program_rev_scr10118b5p0p0V__nvcc
Temp: 98 97 98 98 100 99 99 100 
Has stmp,skip
 -- 0.48s
tb__814__SLC_PRG_stamp_CST_scr10081b5p0p0V__nvcc
Temp: 98 98 99 98 99 99 99 100 
Has stamp
 -- 0.48s
tb__813__SLC_RD_stamp_CST_scr10082b5p1p1V__nvcc
Temp: 98 97 98 98 99 99 99 100 
GBD:cnt = 0
 -- 0.48s

 ++++++ Section 0 Completed ++++++ 

TotalTime = 104380.46s
TEST COMPLETED

DUT3 BLK0x71c CST Datalog print finish
DUT3 found Bank 1 Chip 3 fail info.
DUT3 found CST pass info.

DUT4 BLK0x71c CST Datalog print start

 ++++++ CDT Section 0 ++++++ 
Test Block Number: 214
tb__0__Init__nvcc
Temp: 82 82 84 81 82 82 82 82 
CST V2
Product: V7512X42AKB5PL_Rev04
Product: V7512X42AKB5PL_Rev04
XML_MD5: DABAC1D84170E49E283C6ECEA9188F20
Lib Rev: 103
Log Format Rev: 6
TOTAL DIE: 8
TOTAL PLN: 2
Program Name: V7512X42AKB5PL_Rev04
HW Ver: 25
TB FW Ver: 14
DC FW Ver: 17
BIB S/N  : 66 80 31
Slot:01
Test Time  : 05/19/21 09:27
Size: 10*14
Location : K10
 -- 0.22s
tb__120__XY_Location_Display__nvcc
Temp: 82 82 83 81 82 82 82 82 
DIE0 LOT:EP0405246.00C W:21 X:09 Y:21
DIE1 LOT:EP0405246.00C W:21 X:09 Y:20
DIE2 LOT:EP0405256.00C W:01 X:23 Y:07
DIE3 LOT:EP0405246.00C W:21 X:09 Y:23
DIE4 LOT:EP0405246.00C W:20 X:20 Y:18
DIE5 LOT:EP0405246.00C W:20 X:18 Y:18
DIE6 LOT:EP0405256.00C W:17 X:25 Y:19
DIE7 LOT:EP0405246.00C W:20 X:22 Y:18
 -- 0.03s
tb__3__Scan_Parm__nvcc
Temp: 82 82 84 81 82 82 82 82 
 -- 0.08s
tb__2__POR__nvcc
Temp: 82 82 83 81 82 82 82 82 
GBD:cnt = 0
 -- 0.00s
tb__4__Find_Block_for_CST_Log__nvcc
Temp: 82 82 84 81 82 82 82 82 
Has log B71C
GBD:cnt = 0
GBD:cnt = 0
 -- 5.12s
tb__236__POR_from_RF_blk1_scr10074b5p0p0__nvcc
Temp: 82 82 84 81 82 82 82 82 
GBD:cnt = 0
 -- 0.49s
tb__5__Print_Parm__nvcc
Temp: 82 82 84 81 82 82 82 82 
P_DIE00 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1C 62 00 80 48 33 B2 B8 B7 32 32 4F CF BE 3F 
P0x020: EA 17 94 1C B7 C7 88 87 35 91 C9 A2 1D 25 60 60 
P0x030: 5A 5A 5F 6F 30 88 27 63 63 5D 5D 62 73 30 C8 E8 
P0x040: 2F 2D 2F EA 2F A9 91 33 87 C7 69 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 45 40 09 98 
P0x060: 9A 44 E4 A4 5B B0 08 10 00 00 F0 00 10 E3 E2 DA 
P0x070: 91 A5 88 00 DC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A7 66 98 AA 68 67 88 00 03 0A 
P0x0E0: 48 67 0E 0A 00 00 4A 25 2C 27 24 24 0C 24 00 40 
P0x0F0: 80 66 92 4D 63 53 DB 50 52 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE01 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B0 B5 B6 30 31 4E CE BE 3F 
P0x020: EA 16 93 1A B7 C7 87 87 36 90 CC 9F 24 24 60 60 
P0x030: 5A 5B 60 71 30 88 26 62 62 5C 5C 61 71 30 C8 E5 
P0x040: 2F 2D 2E E9 2C A9 90 33 86 C7 69 39 96 2B AE CC 
P0x050: 86 2B 5E 2C 0C CD 1B 01 02 10 00 01 45 40 09 98 
P0x060: 9A 44 E4 A4 5B B0 08 10 00 00 F0 00 00 E2 E2 DA 
P0x070: 91 A5 88 00 CB AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A9 77 9A A9 67 65 89 00 03 0B 
P0x0E0: 48 77 10 09 00 00 4A 2D 24 1F 23 1C 1C 24 00 40 
P0x0F0: 80 64 95 4C 64 53 DB 50 52 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE02 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1C 62 00 80 48 31 B0 B6 B6 32 31 4F CF BE 3F 
P0x020: EA 17 93 1B B6 C7 88 87 37 91 CC A3 1D 25 61 60 
P0x030: 59 59 5E 6F 30 88 26 62 62 5C 5C 61 73 30 C8 E7 
P0x040: 2F 2D 2E EA 2E AA 91 33 87 C7 69 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 46 41 0A 98 
P0x060: 9A 44 E4 A9 5D B1 08 10 01 00 00 20 22 F4 E2 DA 
P0x070: 91 A5 88 00 CD AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A8 77 9A A9 67 64 89 00 03 0B 
P0x0E0: 47 77 12 0A 00 00 4A 24 24 27 24 24 14 2C 00 40 
P0x0F0: 80 63 8C 4A 5E 55 DD 52 55 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE03 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B2 B7 B6 32 31 4F CF BE 3F 
P0x020: EA 17 93 1B B7 C7 88 87 36 90 C1 A1 20 24 61 5F 
P0x030: 59 59 5E 6F 30 88 26 62 61 5B 5A 5F 70 30 C8 E8 
P0x040: 2F 2E 2F EC 30 B1 90 33 87 C9 69 39 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 45 40 0A 98 
P0x060: 9A 44 E4 A2 59 B0 08 10 00 10 F1 00 11 E3 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A7 47 99 A9 67 67 88 00 03 0B 
P0x0E0: 48 47 11 0D 00 00 4A 1B 23 27 1A 24 14 24 00 40 
P0x0F0: 80 65 8E 4C 62 53 DC 50 54 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE04 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 30 AE B5 B5 30 30 4E CE BF 3F 
P0x020: EA 16 93 1B B7 C8 88 88 36 8E C4 A3 20 26 63 62 
P0x030: 5C 5C 62 73 30 88 28 64 63 5D 5C 61 72 30 C8 E4 
P0x040: 2E 2D 2E EA 2C A9 91 33 88 C7 68 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 47 42 0A 98 
P0x060: 9A 44 E4 A8 5D B1 08 10 00 00 F0 10 11 E2 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A9 67 99 A9 67 66 89 00 03 0B 
P0x0E0: 47 67 0F 0A 00 00 4A 24 25 27 1C 14 14 24 00 40 
P0x0F0: 80 68 A1 4D 66 58 E0 56 57 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE05 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1C 62 00 80 48 32 B3 B7 B8 32 32 4F CF BF 3E 
P0x020: EA 17 93 1B B7 C7 88 88 36 90 C6 A2 20 24 61 61 
P0x030: 5B 5B 61 73 30 88 26 62 61 5C 5C 62 73 30 C8 E8 
P0x040: 30 2E 2F EB 2E B0 91 33 86 C6 69 39 97 2C AF CD 
P0x050: 86 2B 5E 2C 0C CD 1B 01 02 10 00 01 46 41 0A 98 
P0x060: 9A 44 E4 A8 5D B0 08 10 00 00 F0 10 11 E2 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A9 57 98 AA 67 68 89 00 03 0B 
P0x0E0: 47 57 11 0A 00 00 4A 24 24 27 1A 25 0D 24 00 40 
P0x0F0: 80 67 A5 4C 67 5A E0 57 56 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE06 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 30 B0 B4 B3 30 2F 4E CE BE 40 
P0x020: EA 16 93 1A B7 C7 87 87 35 91 CA A4 1D 25 61 61 
P0x030: 5B 5B 60 71 30 88 27 64 62 5C 5C 61 73 30 C8 E5 
P0x040: 2F 2D 2D E8 2C A9 91 33 87 C5 69 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 46 41 0A 98 
P0x060: 9A 44 E4 AB 5F B0 08 10 00 00 00 20 11 E3 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 AA 67 99 A9 66 66 89 00 03 0B 
P0x0E0: 47 67 11 0B 00 00 4A 23 24 27 23 24 14 24 00 40 
P0x0F0: 80 63 99 4B 63 59 DE 56 56 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE07 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1E 62 00 80 48 31 B1 B5 B6 30 32 4E CE BF 3F 
P0x020: EA 17 93 1A B7 C7 88 87 35 8E BC 9E 1B 25 61 60 
P0x030: 5A 5A 5E 6F 30 88 26 62 61 5C 5C 61 72 30 C8 E8 
P0x040: 2F 2D 2E EA 2E A9 91 33 88 C7 68 38 96 2B AD CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 46 41 0A 98 
P0x060: 9A 44 E4 A9 5D B1 08 10 00 00 F0 10 00 E2 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A8 77 99 A9 68 67 89 00 03 0B 
P0x0E0: 47 77 10 0D 00 00 4A 24 2C 27 23 23 1C 24 00 40 
P0x0F0: 80 69 9F 4D 66 5A E2 57 59 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

 -- 6.21s
tb__6__Parm_Ver_Check_CMD4C__nvcc
Temp: 82 82 83 81 82 82 82 82 
DSParm_D0:?
GBD:cnt = 0
 -- 0.96s
tb__123__ID_RD_RE_WE_check_scr10064b5p0p0__nvcc
Temp: 82 82 83 81 82 82 82 82 
GBD:cnt = 0
 -- 0.48s
tb__818__SLC_RD_stamp_KGD_scr10407b5p0p0V__nvcc
Temp: 82 82 84 81 82 82 82 82 
GBD:cnt = 0
 -- 0.48s
tb__817__SLC_RD_stamp_fixcol_SH_scr10082b5p3p1V__nvcc
Temp: 82 82 84 81 82 82 82 82 
GBD:cnt = 0
 -- 0.48s
tb__130__SLC_RD_PRG_rfcopy_scr10091b5p1p1V__nvcc
Temp: 82 82 84 81 82 82 82 82 
D0 Skip
D1 Skip
D2 Skip
D3 Skip
D4 Skip
D5 Skip
D6 Skip
D7 Skip
GBD:cnt = 0
 -- 0.48s
tb__930__TRIM_rf_reset_swapblock_woUR_scr10087b5p0p0__nvcc
Temp: 82 82 84 81 82 82 82 82 
GBD:cnt = 0
GBD:cnt = 0
 -- 5.60s
tb__205__Incoming_BC_Check__nvcc
Temp: 82 82 84 82 82 82 82 82 
GBC_DIE0_P0: B1A 162C 30F2 3480 3AD6 41B6 48AE cnt = 7
GBC_DIE0_P1: 56 76C 1640 194A 2078 25AA 2866 2DA0 2FD8 360C 3924 421A 4328 cnt = 13
GBC_DIE1_P0: E4C 2522 2826 cnt = 3
GBC_DIE1_P1: 1B6E 3918 3C26 4078 40C4 43B2 cnt = 6
GBC_DIE2_P0: 1E8 834 902 9B6 E74 1422 20F8 2570 28B4 303C 3130 3134 4260 43BE 44C0 cnt = 15
GBC_DIE2_P1: 6E6 1084 1B38 1CE2 1DE4 2108 355C cnt = 7
GBC_DIE3_P0: 45E 5BA 61A 1F3E 244A 2D28 2D42 3C6A cnt = 8
GBC_DIE3_P1: E6 5C2 F80 1348 13B8 1474 14B4 14B6 16D8 16EC 1D7A 1F42 1FC0 2078 2742 2D4A 3490 3638 3B52 3C1E 3FA8 cnt = 21
GBC_DIE4_P0: 3EA 22FE 2718 2882 295C 3716 cnt = 6
GBC_DIE4_P1: 1890 3B10 3BA0 cnt = 3
GBC_DIE5_P0: 338 1708 4178 cnt = 3
GBC_DIE5_P1: 2130 26AC cnt = 2
GBC_DIE6_P0: 1C0 CA2 D4A 1296 16E6 18A4 19F0 1B36 28AC 2E5E 30C6 3516 3966 4378 46A8 cnt = 15
GBC_DIE6_P1: 672 CCE cnt = 2
GBC_DIE7_P0: 320 11E6 1F9A 2544 2B42 cnt = 5
GBC_DIE7_P1: 4AE 5A6 77E DCE 219C 272E 3662 371E cnt = 8
GBD:cnt = 0
 -- 0.55s
tb__691__Incoming_BB_Check__nvcc
Temp: 82 82 84 82 82 82 82 82 
GBB_DIE0_P0: 300 302 308 30A 33E 3F6 714 716 71C 71E 8EE 944 960 9D2 AC8 cnt = 15
GBB_DIE0_P1: 1B5 5B3 839 AA5 cnt = 4
GBB_DIE1_P0: 5C6 76A 7E6 cnt = 3
GBB_DIE1_P1: 7 46B 8AD cnt = 3
GBB_DIE2_P0: 14E 274 276 27C 27E 32E 334 336 33C 33E 62C 6E2 766 786 804 806 80C 80E cnt = 18
GBB_DIE2_P1: 125 127 12D 12F 6A1 6A3 6A9 6AB 6D1 6D3 6D9 6DB 713 885 887 88D 88F 9A1 9A5 9A7 9AD 9AF AA5 AA7 AAD AAF cnt = 26
GBB_DIE3_P0: 35A 448 498 562 960 962 968 96A A60 A62 A68 A6A cnt = 12
GBB_DIE3_P1: 391 3A9 3F5 3F7 3FD 3FF 561 563 569 56B 5A1 5A3 5A9 5AB 84D 9DF A9B cnt = 17
GBB_DIE4_P0: CE 13E 362 60C C0A CA6 cnt = 6
GBB_DIE4_P1: B5 B7 BD BF 2C1 3EF 5B5 6CD 80B 95F cnt = 10
GBB_DIE5_P0: 19A 6C0 6C2 6C8 6CA 836 A88 B24 B34 B36 B3C B3E cnt = 12
GBB_DIE5_P1: 8D 115 117 11D 11F 135 5EF 683 68F C3D cnt = 10
GBB_DIE6_P0: 206 724 726 72C 72E 732 734 736 748 752 88A A2A BD8 cnt = 13
GBB_DIE6_P1: 29 193 819 AFD cnt = 4
GBB_DIE7_P0: 2FA 3DA 494 5FC 63E 714 716 71C 71E 926 BF4 cnt = 11
GBB_DIE7_P1: 21 561 68F 767 793 BFD cnt = 6
GBD:cnt = 0
 -- 2.50s
tb__702__STRESS_datapath_scr10226b5p4p0__hvcc
Temp: 82 82 84 81 82 82 82 82 
stress stamp exist, Skip
GBD:cnt = 0
 -- 1.06s
tb__704__STRESS_allG_cycling_scr10648b5p3p1__hvcc
Temp: 82 82 84 81 82 82 82 82 
stress stamp exist, Skip
GBD:cnt = 0
 -- 0.48s
tb__772__SCREEN_AIPR_toggle_stuck_after_allG_cycle_scr11094b5p0p0__nvcc
Temp: 82 82 84 82 82 82 82 82 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 0.62s
tb__719__STRESS_9_allG_cycling_1_EPR_X3_scr11394b5p0p0__nvcc
Temp: 82 82 84 81 82 82 82 82 
B0:0-85C 
B80:0-87C 
B100:0-87C 
B180:0-87C 
B200:0-88C 
B280:0-87C 
B300:0-88C 
B380:0-87C 
B400:0-87C 
B480:0-87C 
B500:0-87C 
B580:0-87C 
B600:0-87C 
B680:0-87C 
B700:0-88C 
B780:0-88C 
B800:0-87C 
B880:0-87C 
B900:0-87C 
B980:0-87C 
BA00:0-87C 
BA80:0-87C 
BB00:0-86C 
BB80:0-87C 
BC00:0-86C 
BC80:0-87C 
[EPR 1]
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
B0:0-85C 
B80:0-87C 
B100:0-87C 
B180:0-87C 
B200:0-87C 
B280:0-86C 
B300:0-86C 
B380:0-87C 
B400:0-86C 
B480:0-87C 
B500:0-87C 
B580:0-86C 
B600:0-87C 
B680:0-86C 
B700:0-87C 
B780:0-86C 
B800:0-87C 
B880:0-86C 
B900:0-87C 
B980:0-87C 
BA00:0-87C 
BA80:0-87C 
BB00:0-86C 
BB80:0-87C 
BC00:0-87C 
BC80:0-87C 
[EPR 2]
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
B0:0-85C 
B80:0-88C 
B100:0-87C 
B180:0-87C 
B200:0-87C 
B280:0-87C 
B300:0-86C 
B380:0-87C 
B400:0-86C 
B480:0-87C 
B500:0-87C 
B580:0-86C 
B600:0-87C 
B680:0-87C 
B700:0-87C 
B780:0-87C 
B800:0-87C 
B880:0-87C 
B900:0-86C 
B980:0-87C 
BA00:0-87C 
BA80:0-87C 
BB00:0-87C 
BB80:0-87C 
BC00:0-87C 
BC80:0-87C 
[EPR 3]
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 33027.16s
tb__124__ID_RD_scr10065b5p1p0__hvcc
Temp: 84 84 86 84 84 84 84 84 
GBD:cnt = 0
 -- 0.58s
tb__125__ID_RD_scr10065b5p1p0__nvcc
Temp: 84 84 85 83 84 84 84 84 
GBD:cnt = 0
 -- 0.58s
tb__351__SLC_ERS_phys_secure_scr10054b5p2p0__nvcc
Temp: 84 84 85 83 84 84 84 84 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 0.54s
tb__330__SLC_ERS_scr10049b5p0p0V__nvcc
Temp: 84 84 85 83 84 84 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.50s
tb__160__SCREEN_bl_open_repair_scr10100b5p2p0__nvcc
Temp: 86 85 87 84 85 85 85 86 
D0 GB67E
D1 GB67E
D2 GB67E
D3 GB67E
D4 GB67E
D5 GB67E
D6 GB67E
D7 GB67E
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 6.36s
tb__161__SCREEN_bl_leak_repair_scr10084b5p2p0__nvcc
Temp: 84 84 85 84 84 84 84 84 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 5.73s
tb__192__SCREEN_sa_latch_detect_repair_scr10384b5p0p0__nvcc
Temp: 84 84 85 83 84 84 84 84 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 6.23s
tb__203__SCREEN_regtrans_slc_scr10213b5p0p0__nvcc
Temp: 84 84 85 83 84 84 84 84 
Apple V2 Legacy mode
D0 GB0
D0 GB2
D1 GB0
D1 GB2
D2 GB0
D2 GB2
D3 GB0
D3 GB2
D4 GB0
D4 GB2
D5 GB0
D5 GB2
D6 GB0
D6 GB2
D7 GB0
D7 GB2
GBD:cnt = 0
 -- 4.35s
tb__191__SCREEN_din_dout_17tiers_scr10174b5p2p0__nvcc
Temp: 84 84 85 83 84 84 84 84 
GBD:cnt = 0
 -- 8.05s
tb__1190__SCREEN_din_dout_CMD16_TM_random_scr11009b5p0p0__nvcc
Temp: 84 84 85 83 84 84 84 84 
Apple V2 Legacy mode
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 0.92s
tb__193__SCREEN_cmd80_xdlreset_vdd_scr10237b5p0p0__nvcc
Temp: 84 84 85 83 84 83 84 84 
GBD:cnt = 0
 -- 0.99s
tb__194__SCREEN_segmented_bitscan_scr10238b5p1p0__nvcc
Temp: 84 84 85 83 84 83 84 84 
GBD:cnt = 0
 -- 0.49s
tb__195__SCREEN_latches_folding1_scr10160b5p0p0__nvcc
Temp: 84 84 85 83 84 83 84 84 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 4.38s
tb__211__SCREEN_iso_latch_set_reset_scr10146b5p1p0__nvcc
Temp: 84 84 85 83 84 83 84 84 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 9.84s
tb__200__SCREEN_xdl_cmd32_cmdca_scr10179b5p0p0__nvcc
Temp: 84 84 85 83 84 84 84 84 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 6.66s
tb__197__MONITOR_dnor_bit_scan_scr10367b5p1p0__nvcc
Temp: 84 84 85 83 84 84 84 84 
 -- 0.57s
tb__674__SCREEN_block_addressing_scr10135b5p1p0V__nvcc
Temp: 84 84 85 83 84 84 84 84 
GBD:cnt = 0
 -- 34.75s
tb__259__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 83 84 85 83 84 84 84 84 
 -- 27.91s
tb__547__SCREEN_sgd_rc_scr10456b5p0p0__nvcc
Temp: 84 84 85 82 84 83 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 48.06s
tb__548__SCREEN_sgs_rc_scr10456b5p0p0__nvcc
Temp: 83 84 85 83 84 84 84 84 
D0 B30A:0
D0 B71C:FF
D2 B127:0
D2 B276:0
D2 B334:0
D2 B6A3:0
D2 B80E:0
D2 B88D:0
D2 B9AF:0
D2 BAA5:0
D3 B3FD:0
D3 B5AB:0
D4 BB5:0
D5 B11D:0
D5 B6C0:0
D5 BB34:0
D6 B726:0
D7 B71C:FF
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__549__SCREEN_wldd0_rc_scr10456b5p0p0__nvcc
Temp: 84 84 85 83 84 83 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 13.17s
tb__550__SCREEN_wldd1_rc_scr10456b5p0p0__nvcc
Temp: 84 84 85 83 84 83 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__551__SCREEN_wlds0_rc_scr10456b5p0p0__nvcc
Temp: 84 84 85 83 84 83 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__552__SCREEN_wldl_rc_scr10456b5p0p0__nvcc
Temp: 84 84 85 83 84 83 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__553__SCREEN_wldu_rc_scr10456b5p0p0__nvcc
Temp: 84 84 85 83 84 83 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 13.17s
tb__554__SCREEN_wlds1_rc_scr10456b5p0p0__nvcc
Temp: 84 84 85 83 84 84 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__555__SCREEN_datawl_rc_portion_HT_scr10458b5p0p0__nvcc
Temp: 84 84 85 83 84 83 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 864.65s
tb__360__MLC_ERS_scr10048b5p0p0V__nvcc
Temp: 84 84 85 83 84 84 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.04s
tb__470__SCREEN_mh_open_scr10150b5p0p0V__nvcc
Temp: 86 86 88 85 86 86 86 87 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 4.16s
tb__467__SCREEN_mh_mh_scr10885b5p0p0__nvcc
Temp: 85 85 86 84 85 85 85 85 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 117.86s
tb__493__SCREEN_mh_mh_per_page_scr10887b5p0p0__nvcc
Temp: 84 84 85 83 84 84 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 116.62s
tb__492__SCREEN_wl_mh_ivr_scr10155b5p3p0V__nvcc
Temp: 84 84 85 83 84 84 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 28.85s
tb__162__SCREEN_bls_leak_scr10149b5p3p1__nvcc
Temp: 84 84 85 83 84 84 84 84 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 0.58s
tb__164__SCREEN_bl_bli_scr10143b5p2p0__nvcc
Temp: 84 84 85 83 84 84 84 84 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 2.52s
tb__250__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 84 84 85 83 84 83 84 84 
 -- 27.91s
tb__474__SCREEN_blksel_ref_scr10188b5p0p0__nvcc
Temp: 84 84 85 83 84 83 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 205.55s
tb__501__SCREEN_blkseln_ld_viso_scr10114b5p2p2__nvcc
Temp: 84 84 85 83 84 84 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 42.03s
tb__510__SCREEN_blksel_li_leak_scr10446b5p4p0__nvcc
Temp: 86 86 88 85 86 86 86 86 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 205.22s
tb__499__SCREEN_wl_wl_woDD_cc_scr10487b5p1p0__nvcc
Temp: 84 84 85 83 84 83 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1744.46s
tb__500__SCREEN_wl_wl_withDD_cc_scr10482b5p1p0__nvcc
Temp: 84 84 85 83 84 83 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1744.47s
tb__475__SCREEN_wl_wl_direct_sin_scr10116b5p1p1__nvcc
Temp: 84 84 85 83 84 83 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1380.46s
tb__468__SCREEN_wl_wl_direct_sin_scr10463b5p0p1__nvcc
Temp: 84 84 85 83 84 84 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1379.35s
tb__460__SCREEN_wl_wl_direct_sin_ref_scr10703b5p3p0__nvcc
Temp: 84 84 85 83 84 83 84 84 
D0 Np2_VPG_VDD:138 141 141 141 139 139 137 138 137 137 138 137 136 136 136 136 
D0 Np2_VDD_VPG:134 135 136 135 135 134 135 135 134 135 135 135 135 134 134 135 
D0 Np6_VPG_VDD:145 146 148 147 147 145 145 146 145 146 147 146 146 145 145 145 
D0 Np6_VDD_VPG:129 129 129 129 129 129 129 129 129 129 130 129 129 129 129 129 
D0 Np4_VPG_VDD:134 135 135 134 135 135 134 135 134 135 135 134 135 134 135 135 
D0 Np4_VDD_VPG:136 136 137 136 137 136 136 136 135 137 138 136 138 136 136 137 
D1 Np2_VPG_VDD:111 113 113 113 111 111 109 110 108 109 108 109 108 107 107 107 
D1 Np2_VDD_VPG:106 106 107 107 106 106 106 107 106 106 107 106 106 106 106 107 
D1 Np6_VPG_VDD:116 117 118 117 117 117 116 117 116 117 118 117 117 116 117 117 
D1 Np6_VDD_VPG:101 101 102 101 101 101 101 101 101 101 101 101 101 101 101 102 
D1 Np4_VPG_VDD:106 106 107 106 106 106 106 106 106 107 106 107 106 106 106 106 
D1 Np4_VDD_VPG:108 108 108 108 108 107 108 108 108 108 109 108 108 108 108 108 
D2 Np2_VPG_VDD:134 135 136 136 135 135 133 135 134 134 134 134 134 134 133 133 
D2 Np2_VDD_VPG:132 133 132 133 132 132 132 132 132 132 133 133 132 132 132 132 
D2 Np6_VPG_VDD:138 138 138 139 138 139 138 139 138 138 139 138 138 139 138 138 
D2 Np6_VDD_VPG:129 129 128 129 129 128 128 129 129 129 128 129 128 129 129 129 
D2 Np4_VPG_VDD:131 131 132 131 131 131 131 131 131 131 132 132 132 132 131 131 
D2 Np4_VDD_VPG:132 133 133 132 133 133 132 132 132 132 133 133 132 132 132 132 
D3 Np2_VPG_VDD:142 143 146 143 145 142 141 142 140 141 143 141 141 140 140 140 
D3 Np2_VDD_VPG:139 139 141 139 141 139 139 139 138 139 141 140 140 139 139 139 
D3 Np6_VPG_VDD:148 148 153 148 152 148 148 148 148 149 153 148 152 147 148 148 
D3 Np6_VDD_VPG:135 135 136 135 136 134 135 135 135 135 136 134 136 134 135 135 
D3 Np4_VPG_VDD:139 139 142 139 141 139 139 139 139 139 142 139 141 139 139 139 
D3 Np4_VDD_VPG:140 140 144 140 143 140 141 140 140 140 144 140 144 140 141 141 
D4 Np2_VPG_VDD:140 141 138 143 136 139 136 137 135 135 133 136 132 134 133 134 
D4 Np2_VDD_VPG:132 133 132 134 131 132 133 133 131 132 131 133 131 132 132 132 
D4 Np6_VPG_VDD:145 146 144 148 144 146 145 145 145 146 143 147 143 145 145 145 
D4 Np6_VDD_VPG:125 125 124 125 124 124 125 125 125 125 125 125 124 125 125 125 
D4 Np4_VPG_VDD:131 131 130 131 129 131 131 131 131 131 130 132 130 131 131 131 
D4 Np4_VDD_VPG:133 134 133 134 132 133 133 134 133 133 132 134 132 134 134 134 
D5 Np2_VPG_VDD:143 145 144 141 141 140 140 141 139 140 140 139 139 138 138 139 
D5 Np2_VDD_VPG:138 138 139 138 138 136 138 138 137 138 138 137 138 136 137 138 
D5 Np6_VPG_VDD:148 151 151 149 150 147 149 149 149 149 150 148 148 147 148 149 
D5 Np6_VDD_VPG:131 131 132 131 131 131 131 131 131 132 131 131 131 132 132 131 
D5 Np4_VPG_VDD:136 136 136 136 136 135 136 136 136 136 136 135 136 135 136 136 
D5 Np4_VDD_VPG:139 139 139 138 139 138 138 139 139 139 139 138 139 138 138 139 
D6 Np2_VPG_VDD:135 135 134 135 134 135 135 135 135 135 135 135 134 135 134 135 
D6 Np2_VDD_VPG:132 133 133 133 133 133 133 133 133 133 133 133 133 133 133 133 
D6 Np6_VPG_VDD:136 136 136 137 136 136 136 137 136 137 136 137 136 136 136 136 
D6 Np6_VDD_VPG:132 133 132 132 132 132 133 133 132 133 132 132 132 132 132 132 
D6 Np4_VPG_VDD:133 133 133 133 133 133 133 133 133 133 133 133 133 133 132 133 
D6 Np4_VDD_VPG:136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 136 
D7 Np2_VPG_VDD:120 120 120 121 120 120 120 120 120 120 120 120 120 120 120 121 
D7 Np2_VDD_VPG:120 120 120 120 120 120 120 120 121 120 120 121 120 120 120 120 
D7 Np6_VPG_VDD:121 121 121 121 121 121 121 121 121 121 121 121 121 121 121 121 
D7 Np6_VDD_VPG:120 120 119 120 120 120 120 120 119 120 119 120 119 120 119 120 
D7 Np4_VPG_VDD:120 120 121 120 120 120 120 120 120 120 120 120 120 120 120 120 
D7 Np4_VDD_VPG:120 120 120 121 120 121 121 121 121 121 120 121 121 121 121 121 
GBD:cnt = 0
 -- 316.79s
tb__459__SCREEN_wl_wl_direct_sin_ref_scr11399b5p0p0__nvcc
Temp: 84 84 85 83 84 83 84 84 
D0 Np2_VPG_VDD:170 173 176 173 167 166 159 162 154 156 155 154 152 152 151 152 
D0 Np2_VDD_VPG:151 153 154 153 151 150 152 153 150 150 154 152 150 149 149 150 
D0 Np6_VPG_VDD:183 185 189 186 185 182 181 184 182 184 186 183 183 179 180 182 
D0 Np6_VDD_VPG:135 136 137 137 137 136 136 137 136 136 138 137 136 136 136 137 
D0 Np4_VPG_VDD:148 149 150 149 149 148 149 149 149 149 150 149 150 148 148 149 
D0 Np4_VDD_VPG:155 156 158 156 157 154 155 156 155 156 159 155 156 154 154 156 
D1 Np2_VPG_VDD:141 143 144 144 136 136 129 132 124 127 124 125 122 122 122 123 
D1 Np2_VDD_VPG:123 124 124 124 120 120 122 122 120 120 123 123 120 120 120 121 
D1 Np6_VPG_VDD:153 153 156 154 152 151 150 151 151 152 153 151 149 148 149 149 
D1 Np6_VDD_VPG:107 108 108 108 107 107 107 108 107 107 109 108 107 107 107 108 
D1 Np4_VPG_VDD:119 120 120 120 119 119 119 119 119 119 120 119 119 119 119 119 
D1 Np4_VDD_VPG:125 125 128 127 126 125 125 126 125 125 128 126 125 124 124 125 
D2 Np2_VPG_VDD:157 157 159 162 155 157 150 151 148 149 148 149 146 147 145 146 
D2 Np2_VDD_VPG:144 145 146 147 144 145 145 144 143 144 145 146 143 144 143 144 
D2 Np6_VPG_VDD:167 168 168 170 166 168 166 166 165 166 165 168 164 166 164 164 
D2 Np6_VDD_VPG:134 134 134 135 135 134 134 134 134 134 134 135 134 135 134 134 
D2 Np4_VPG_VDD:141 142 141 143 141 142 141 141 142 141 141 143 141 142 141 141 
D2 Np4_VDD_VPG:145 146 146 146 145 146 145 145 144 145 146 147 145 145 145 145 
D3 Np2_VPG_VDD:166 167 174 169 169 164 157 160 155 156 160 155 156 153 153 154 
D3 Np2_VDD_VPG:152 153 157 153 154 152 152 153 151 152 157 153 154 151 151 152 
D3 Np6_VPG_VDD:178 179 188 179 186 177 177 177 178 178 187 178 184 175 176 177 
D3 Np6_VDD_VPG:141 140 142 140 142 141 141 141 141 141 143 140 143 140 140 141 
D3 Np4_VPG_VDD:151 151 156 151 155 150 151 151 151 152 156 151 155 151 152 152 
D3 Np4_VDD_VPG:156 157 164 156 162 154 156 156 156 156 164 156 161 155 156 156 
D4 Np2_VPG_VDD:184 185 183 187 172 176 166 168 161 162 159 161 154 156 156 156 
D4 Np2_VDD_VPG:157 159 159 160 154 154 157 157 153 154 157 159 152 153 153 153 
D4 Np6_VPG_VDD:195 196 194 197 189 193 191 190 192 192 190 192 186 188 187 188 
D4 Np6_VDD_VPG:134 135 134 135 133 134 135 135 134 134 134 135 134 134 135 135 
D4 Np4_VPG_VDD:151 150 149 151 149 150 150 149 150 149 150 151 148 149 150 150 
D4 Np4_VDD_VPG:157 157 157 159 155 156 157 157 156 156 155 157 154 155 156 156 
D5 Np2_VPG_VDD:197 199 200 199 188 187 178 181 172 173 171 171 167 166 167 168 
D5 Np2_VDD_VPG:169 170 171 171 165 165 169 169 163 164 169 169 163 163 164 163 
D5 Np6_VPG_VDD:208 209 210 209 206 204 204 204 205 206 207 204 201 199 201 201 
D5 Np6_VDD_VPG:143 143 143 143 142 143 143 143 142 143 143 144 142 142 142 143 
D5 Np4_VPG_VDD:161 160 161 161 160 159 160 160 160 160 160 159 157 158 159 160 
D5 Np4_VDD_VPG:169 169 170 169 167 166 167 168 167 167 168 168 166 165 166 166 
D6 Np2_VPG_VDD:176 178 173 176 167 170 164 166 161 163 158 159 155 156 156 157 
D6 Np2_VDD_VPG:158 159 157 159 154 155 158 159 155 155 156 157 152 154 154 155 
D6 Np6_VPG_VDD:184 185 182 184 179 181 183 184 183 184 179 182 177 179 181 181 
D6 Np6_VDD_VPG:142 142 141 141 141 141 142 142 142 142 141 142 141 141 142 142 
D6 Np4_VPG_VDD:151 152 149 151 149 150 151 151 152 151 150 151 149 150 152 151 
D6 Np4_VDD_VPG:159 159 157 159 156 156 158 159 158 159 157 158 155 157 157 157 
D7 Np2_VPG_VDD:169 172 166 172 159 163 154 158 151 153 147 150 144 147 146 148 
D7 Np2_VDD_VPG:149 151 148 152 144 147 149 150 145 147 147 150 142 145 145 147 
D7 Np6_VPG_VDD:181 183 178 182 175 179 177 180 177 181 175 179 171 175 175 178 
D7 Np6_VDD_VPG:130 130 128 129 129 130 130 130 129 130 129 130 129 129 129 130 
D7 Np4_VPG_VDD:140 142 139 141 139 141 140 142 140 142 139 141 138 140 140 142 
D7 Np4_VDD_VPG:150 151 149 152 147 150 149 150 149 151 147 150 146 147 148 149 
GBD:cnt = 0
 -- 316.87s
tb__1473__SCREEN_wl_wl_ref_scr11263b5p0p0__nvcc
Temp: 84 84 85 83 84 83 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 466.69s
tb__481__SCREEN_wl_li_woDD_scr10436b5p2p0__nvcc
Temp: 84 84 85 83 84 83 84 84 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 233.28s
tb__476__SCREEN_wl_li_ld_withDD_scr10467b5p3p0__nvcc
Temp: 89 89 90 88 88 88 89 89 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 233.20s
tb__502__SCREEN_wl_mh_cc_scr10279b5p0p0__nvcc
Temp: 90 90 92 89 90 89 90 90 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 759.55s
tb__478__SCREEN_wl_mh_scr10232b5p0p1__nvcc
Temp: 91 91 93 90 91 91 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 463.69s
tb__486__SCREEN_wl_mh_withoutDD_scr10276b5p0p0__nvcc
Temp: 92 92 93 90 92 91 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 463.63s
tb__465__SCREEN_wl_mh_woDD_scr10278b5p2p1__nvcc
Temp: 92 92 93 91 92 91 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 464.48s
tb__507__SCREEN_wl_mh_woDD_cc_scr10280b5p2p0__nvcc
Temp: 92 92 93 90 92 91 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 759.04s
tb__506__SCREEN_wl_mh_withDD_cc_scr10281b5p2p0__nvcc
Temp: 92 92 93 90 92 91 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 759.53s
tb__479__SCREEN_wl_mh_withDD_scr10283b5p2p0__nvcc
Temp: 92 92 93 90 92 91 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 464.72s
tb__482__SCREEN_sgd_leak_eoc_scr10182b5p4p1__nvcc
Temp: 92 92 93 91 92 91 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 23.47s
tb__505__SCREEN_sgd_leak_cc_noEOC_scr10183b5p4p1__nvcc
Temp: 93 94 95 92 93 93 93 93 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 56.11s
tb__491__SCREEN_eld_scr10469b5p1p0__nvcc
Temp: 94 94 95 93 94 93 94 94 
D0 HV_CLK:0x0054 0x0054 0x0053 0x0055 0x0054 0x0054 0x0054 0x0054 0x0055 0x0054 0x0052 0x0053 
D1 HV_CLK:0x0058 0x0058 0x0058 0x005A 0x0059 0x005C 0x005A 0x0058 0x0058 0x005A 0x0059 0x005A 
D2 HV_CLK:0x004C 0x004B 0x004C 0x004D 0x004E 0x004C 0x004C 0x004D 0x0050 0x004E 0x004C 0x004E 
D3 HV_CLK:0x0055 0x0056 0x0055 0x0056 0x0055 0x0058 0x0056 0x0056 0x0056 0x0055 0x0055 0x0055 
D4 HV_CLK:0x0052 0x0054 0x0055 0x0052 0x0054 0x0052 0x0054 0x0051 0x0051 0x0056 0x0054 0x0051 
D5 HV_CLK:0x0054 0x0056 0x0055 0x0056 0x0054 0x0057 0x0056 0x0056 0x0054 0x0056 0x0057 0x0057 
D6 HV_CLK:0x0050 0x0050 0x004E 0x0050 0x0050 0x004F 0x0051 0x004F 0x004E 0x0051 0x004D 0x004E 
D7 HV_CLK:0x0050 0x0050 0x0050 0x0052 0x0052 0x0051 0x0052 0x0050 0x0051 0x0050 0x0051 0x0052 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 13.68s
tb__484__SCREEN_sgs_leak_scr10187b5p3p1__nvcc
Temp: 94 93 96 92 94 93 94 94 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.47s
tb__485__SCREEN_sgs_leak_cc_scr10115b5p2p0__nvcc
Temp: 94 94 96 93 94 93 94 94 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 28.34s
tb__641__SCREEN_sgsld_wlld_combo_eoc_scr10448b5p2p0V__nvcc
Temp: 94 94 95 93 94 93 94 94 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 938.96s
tb__642__SCREEN_sgsld_sgdvt_combo_scr10181b5p5p1V__nvcc
Temp: 92 92 93 90 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 129.07s
tb__640__SCREEN_sgdld_blkselld_combo_eoc_scr10460b5p0p0V__nvcc
Temp: 94 94 96 93 94 93 94 94 
S1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S2
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S3
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 283.71s
tb__648__SCREEN_sgdhighvt_sgdrc_combo_eoc_scr10984b5p0p0__nvcc
Temp: 94 94 96 93 94 94 94 94 
high_sgd:
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
sgd_rc:
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 88.54s
tb__256__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 92 92 93 91 92 92 92 92 
 -- 28.39s
tb__525__SCREEN_weak_pump_erase_scr10455b5p1p1__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 123.82s
tb__260__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 93 93 94 92 93 93 93 93 
 -- 27.91s
tb__526__SCREEN_weak_pump_program_scr10454b5p1p2__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 124.13s
tb__261__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 93 93 94 92 93 92 92 93 
 -- 28.39s
tb__1523__SCREEN_weak_pump_read_scr11400b5p1p0__nvcc
Temp: 92 92 93 91 92 91 92 92 
EP
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
[IB 90]
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: 6A2 cnt = 1
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 200.96s
tb__361__MLC_ERS_scr10048b5p0p0V__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.04s
tb__497__SCREEN_wl_ld_woDD_viso_cc_scr10465b5p2p1__nvcc
Temp: 94 95 96 93 94 94 94 94 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 318.09s
tb__498__SCREEN_wl_ld_withDD_viso_cc_scr10476b5p1p1__nvcc
Temp: 92 92 93 90 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 312.86s
tb__251__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 92 92 93 90 92 91 92 92 
 -- 28.39s
tb__520__SCREEN_tlc_combos2e_scr10262b5p4p4__nvcc
Temp: 92 92 93 91 92 91 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 34.62s
tb__390__MLC_RD_ff_data_scr10071b5p0p0V__nvcc
Temp: 94 94 96 93 94 93 94 94 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1027.16s
tb__252__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 93 93 96 93 94 93 93 94 
 -- 27.91s
tb__527__SCREEN_slc_combos2e_scr10473b5p1p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 5.02s
tb__391__SLC_RD_ff_data_scr10050b5p0p0V__nvcc
Temp: 94 94 95 93 94 93 93 94 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 342.51s
tb__103__Parm_Trim__nvcc
Temp: 93 93 94 92 92 92 93 93 
D0 Skip Trim
D1 Skip Trim
D2 Skip Trim
D3 Skip Trim
D4 Skip Trim
D5 Skip Trim
D6 Skip Trim
D7 Skip Trim
GBD:cnt = 0
GBD:cnt = 0
 -- 6.08s
tb__270__SLC_PRG_all00_2tier_scr10068b5p3p0V__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 3103.94s
tb__392__SLC_RD_00_data_scr10069b5p0p0V__nvcc
Temp: 92 92 93 90 92 91 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 469.21s
tb__333__SLC_ERS_scr10049b5p0p0V__nvcc
Temp: 92 92 94 91 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.15s
tb__272__SLC_PRG_allaa_2tier_scr10358b5p0p0V__nvcc
Temp: 93 94 95 93 94 93 94 94 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 3104.22s
tb__271__SLC_ERS_PRG_aipr_blkaddr_dependent_scr10319b5p0p0_TTR__nvcc
Temp: 92 92 93 90 92 91 92 92 
B0:0-93C vs92C 
B80:0-93C vs93C 
B100:0-93C vs93C 
B180:0-93C vs92C 
B200:0-93C vs93C 
B280:0-93C vs93C 
B300:0-93C vs92C 
B380:0-93C vs93C 
B400:0-93C vs93C 
B480:0-93C vs93C 
B500:0-93C vs92C 
B580:0-93C vs93C 
B600:0-93C vs92C 
B680:0-93C vs93C 
B700:0-93C vs93C 
B780:0-93C vs92C 
B800:0-93C vs93C 
B880:0-93C vs93C 
B900:0-93C vs93C 
B980:0-93C vs93C 
BA00:0-93C vs93C 
BA80:0-93C vs93C 
BB00:0-93C vs93C 
BB80:0-93C vs92C 
BC00:0-93C vs93C 
BC80:0-93C vs93C 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 3779.32s
tb__701__STRESS_manual_blk_ers_scr10137b5p1p1__nvcc
Temp: 92 92 93 90 92 91 92 92 
 -- 1.37s
tb__393__SLC_RD_ERS_blkaddr_dependent_aipr_scr10320b5p0p0V_TTR__nvcc
Temp: 92 92 93 91 92 91 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 793.97s
tb__253__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 92 92 93 91 92 92 92 92 
 -- 27.91s
tb__279__SLC_ERS_PRG_aipr_blkaddr_depend_1p0v_scr10573b5p2p1__nvcc
Temp: 92 92 93 90 92 91 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 4264.68s
tb__380__SLC_RD_ERS_blkaddr_dependent_aipr_scr10320b5p0p0V_TTR__nvcc
Temp: 92 92 93 90 92 91 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 794.43s
tb__254__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 92 92 93 91 92 92 92 92 
 -- 28.39s
tb__303__MLC_ERS_PRG_Scalable_TTR_scr10193b5p3p0V__hvcc
Temp: 92 92 93 91 92 92 92 92 
B0:0-93C vs93C 
B80:0-96C vs93C 
B100:0-96C vs93C 
B180:0-96C vs93C 
B200:0-96C vs93C 
B280:0-96C vs93C 
B300:0-96C vs93C 
B380:0-96C vs93C 
B400:0-96C vs93C 
B480:0-96C vs93C 
B500:0-96C vs93C 
B580:0-96C vs93C 
B600:0-96C vs93C 
B680:0-96C vs93C 
B700:0-96C vs93C 
B780:0-96C vs93C 
B800:0-96C vs93C 
B880:0-96C vs93C 
B900:0-96C vs93C 
B980:0-96C vs93C 
BA00:0-96C vs93C 
BA80:0-96C vs93C 
BB00:0-96C vs93C 
BB80:0-96C vs93C 
BC00:0-96C vs93C 
BC80:0-96C vs93C 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 4649.95s
tb__709__STRESS_manual_blk_ers_scr10137b5p1p1__nvcc
Temp: 93 94 95 93 93 93 94 94 
 -- 1.47s
tb__398__MLC_RD_ERS_aipr_scr10194b5p1p0V__nvcc
Temp: 93 93 94 92 93 93 93 93 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 2429.36s
tb__451__SCREEN_TLC_RD_FF_VREAD_margin_scr10943b5p0p0__nvcc
Temp: 92 92 94 91 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.80s
tb__255__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 92 92 93 91 92 92 92 92 
 -- 28.39s
tb__529__SCREEN_allg_low_vt_s2p_scr10890b5p2p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1902.27s
tb__531__SCREEN_vsgd_lowVT_allg_low_vt_combo_scr11283b5p0p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 20.97s
tb__532__SCREEN_NVT_scr11344b5p1p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
EP:
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
VT check:
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 475.02s
tb__452__SCREEN_SLC_EPR_CMD_B2_scr10975b5p0p0__nvcc
Temp: 92 92 93 91 92 91 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$SP:0$D0 P0
$SP:0$D0 P1
$SP:0$D1 P0
$SP:0$D1 P1
$SP:0$D2 P0
$SP:0$D2 P1
$SP:0$D3 P0
$SP:0$D3 P1
$SP:0$D4 P0
$SP:0$D4 P1
$SP:0$D5 P0
$SP:0$D5 P1
$SP:0$D6 P0
$SP:0$D6 P1
$SP:0$D7 P0
$SP:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$MP:0$D0 P0
$MP:0$D0 P1
$MP:0$D1 P0
$MP:0$D1 P1
$MP:0$D2 P0
$MP:0$D2 P1
$MP:0$D3 P0
$MP:0$D3 P1
$MP:0$D4 P0
$MP:0$D4 P1
$MP:0$D5 P0
$MP:0$D5 P1
$MP:0$D6 P0
$MP:0$D6 P1
$MP:0$D7 P0
$MP:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$SP_Cache:0$D0 P0
$SP_Cache:0$D0 P1
$SP_Cache:0$D1 P0
$SP_Cache:0$D1 P1
$SP_Cache:0$D2 P0
$SP_Cache:0$D2 P1
$SP_Cache:0$D3 P0
$SP_Cache:0$D3 P1
$SP_Cache:0$D4 P0
$SP_Cache:0$D4 P1
$SP_Cache:0$D5 P0
$SP_Cache:0$D5 P1
$SP_Cache:0$D6 P0
$SP_Cache:0$D6 P1
$SP_Cache:0$D7 P0
$SP_Cache:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$MP_Cache:0$D0 P0
$MP_Cache:0$D0 P1
$MP_Cache:0$D1 P0
$MP_Cache:0$D1 P1
$MP_Cache:0$D2 P0
$MP_Cache:0$D2 P1
$MP_Cache:0$D3 P0
$MP_Cache:0$D3 P1
$MP_Cache:0$D4 P0
$MP_Cache:0$D4 P1
$MP_Cache:0$D5 P0
$MP_Cache:0$D5 P1
$MP_Cache:0$D6 P0
$MP_Cache:0$D6 P1
$MP_Cache:0$D7 P0
$MP_Cache:0$D7 P1
GBD:cnt = 0
 -- 2293.22s
tb__302__MLC_ERS_PRG_sample_scr10199b5p0p0V__lvcc
Temp: 91 92 93 90 91 91 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 54.47s
tb__396__MLC_RD_ERS_sample_scr10201b5p0p0V__hvcc
Temp: 93 93 94 92 93 92 93 93 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 15.72s
tb__308__MLC_ERS_PRG_sample_B2_scr10200b5p1p0__lvcc
Temp: 93 94 95 93 94 93 94 93 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$SP:0$D0 P0
$SP:0$D0 P1
$SP:0$D1 P0
$SP:0$D1 P1
$SP:0$D2 P0
$SP:0$D2 P1
$SP:0$D3 P0
$SP:0$D3 P1
$SP:0$D4 P0
$SP:0$D4 P1
$SP:0$D5 P0
$SP:0$D5 P1
$SP:0$D6 P0
$SP:0$D6 P1
$SP:0$D7 P0
$SP:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$MP:0$D0 P0
$MP:0$D0 P1
$MP:0$D1 P0
$MP:0$D1 P1
$MP:0$D2 P0
$MP:0$D2 P1
$MP:0$D3 P0
$MP:0$D3 P1
$MP:0$D4 P0
$MP:0$D4 P1
$MP:0$D5 P0
$MP:0$D5 P1
$MP:0$D6 P0
$MP:0$D6 P1
$MP:0$D7 P0
$MP:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$SP_Cache:0$D0 P0
$SP_Cache:0$D0 P1
$SP_Cache:0$D1 P0
$SP_Cache:0$D1 P1
$SP_Cache:0$D2 P0
$SP_Cache:0$D2 P1
$SP_Cache:0$D3 P0
$SP_Cache:0$D3 P1
$SP_Cache:0$D4 P0
$SP_Cache:0$D4 P1
$SP_Cache:0$D5 P0
$SP_Cache:0$D5 P1
$SP_Cache:0$D6 P0
$SP_Cache:0$D6 P1
$SP_Cache:0$D7 P0
$SP_Cache:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$MP_Cache:0$D0 P0
$MP_Cache:0$D0 P1
$MP_Cache:0$D1 P0
$MP_Cache:0$D1 P1
$MP_Cache:0$D2 P0
$MP_Cache:0$D2 P1
$MP_Cache:0$D3 P0
$MP_Cache:0$D3 P1
$MP_Cache:0$D4 P0
$MP_Cache:0$D4 P1
$MP_Cache:0$D5 P0
$MP_Cache:0$D5 P1
$MP_Cache:0$D6 P0
$MP_Cache:0$D6 P1
$MP_Cache:0$D7 P0
$MP_Cache:0$D7 P1
GBD:cnt = 0
 -- 6769.69s
tb__733__SCREEN_TLC_EPR_with_CMD_fx_chip_select_scr10687b5p0p0__nvcc
Temp: 91 91 93 90 91 91 92 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 134.12s
tb__769__SCREEN_AIPR_TLC_SLC_1p0v_scr10995b5p0p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 77.72s
tb__788__SCREEN_DFT_pgm_susp_bgnd_ops_scr10066b5p1p0__nvcc
Temp: 92 92 93 91 92 91 92 92 
D0 GB0
D0 GB4
D1 GB0
D1 GB4
D2 GB0
D2 GB4
D3 GB0
D3 GB4
D4 GB0
D4 GB4
D5 GB0
D5 GB4
D6 GB0
D6 GB4
D7 GB0
D7 GB4
GBD:cnt = 0
 -- 8.47s
tb__789__SCREEN_DFT_cache_din_bgnd_ops_scr10044b5p3p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 48.52s
tb__790__SCREEN_DFT_cache_dout_bgnd_ops_scr10043b5p1p0__nvcc
Temp: 91 92 92 90 91 91 91 92 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 48.52s
tb__172__SCREEN_bl_leak_repair_out_scr10084b5p0p0__nvcc
Temp: 91 92 93 90 92 91 92 92 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 5.72s
tb__171__SCREEN_bl_open_repair_out_scr10100b5p2p0__nvcc
Temp: 92 92 93 90 92 91 92 92 
D0 GB67E
D1 GB67E
D2 GB67E
D3 GB67E
D4 GB67E
D5 GB67E
D6 GB67E
D7 GB67E
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 5.86s
tb__257__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 91 92 93 90 92 91 92 92 
 -- 28.39s
tb__1788__SCREEN_SP_TLC_SLC_cprg_read_VDD_p2m2_scr10844b5p0p0__nvcc
Temp: 92 92 93 90 92 91 92 92 
Apple V2 Legacy mode
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8642.67s
tb__448__SCREEN_nonconsecutive_MLC_ERS_PRG_scr11159b5p0p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
D0 GB690
D0 GB0
D0 GB68E
D1 GB690
D1 GB8
D1 GB68E
D2 GB690
D2 GB0
D2 GB68E
D3 GB690
D3 GB0
D3 GB68E
D4 GB690
D4 GB0
D4 GB68E
D5 GB690
D5 GB0
D5 GB680
D6 GB690
D6 GB0
D6 GB68E
D7 GB690
D7 GB0
D7 GB68C
GBD:cnt = 0
 -- 333.61s
tb__751__SCREEN_APL_S5E_CE_shared_prg_preload_scr11010b5p0p0__nvcc
Temp: 92 92 94 92 92 92 93 93 
skip 8D!!!
GBD:cnt = 0
 -- 0.48s
tb__747__SCREEN_AIPR_SLC_SLC_scr10242b5p1p0V__nvcc
Temp: 92 93 93 91 92 92 92 93 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 68.35s
tb__748__SCREEN_AIPR_TLC_TLC_scr10241b5p1p0V__nvcc
Temp: 92 92 93 91 92 91 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 103.93s
tb__752__SCREEN_AIPR_TLC_SLC_scr10243b5p1p0V__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 77.25s
tb__754__SCREEN_slc_tlc_pgm_folding2_scr10396b5p0p0V__nvcc
Temp: 92 92 93 91 92 92 92 92 
D0 GB0
D0 GB2
D0 GB4
D0 GB6
D1 GB0
D1 GB2
D1 GB4
D1 GB8
D2 GB0
D2 GB2
D2 GB4
D2 GB6
D3 GB0
D3 GB2
D3 GB4
D3 GB6
D4 GB0
D4 GB2
D4 GB4
D4 GB6
D5 GB0
D5 GB2
D5 GB4
D5 GB6
D6 GB0
D6 GB2
D6 GB4
D6 GB6
D7 GB0
D7 GB2
D7 GB4
D7 GB6
GBD:cnt = 0
 -- 9.71s
tb__793__SCREEN_DFT_vddstbgen_scr10286b5p1p0__nvcc
Temp: 92 92 93 91 92 92 93 93 
GBD:cnt = 0
 -- 0.53s
tb__725__SCREEN_tprog_SLC_1p0v_scr11015b5p0p0__nvcc
Temp: 92 92 94 91 92 92 92 92 
D0 GB680
D0 GB0
D0 GB690
D1 GB680
D1 GB0
D1 GB690
D2 GB680
D2 GB0
D2 GB690
D3 GB680
D3 GB0
D3 GB690
D4 GB680
D4 GB0
D4 GB690
D5 GB680
D5 GB0
D5 GB690
D6 GB680
D6 GB0
D6 GB690
D7 GB680
D7 GB0
D7 GB690
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 19.11s
tb__728__SCREEN_APL_SLC_tprog_scr10726b5p1p0__nvcc
Temp: 92 93 94 92 92 92 93 92 
D0 GB680
D0 GB0
D0 GB690
D1 GB680
D1 GB0
D1 GB690
D2 GB680
D2 GB0
D2 GB690
D3 GB680
D3 GB0
D3 GB690
D4 GB680
D4 GB0
D4 GB690
D5 GB680
D5 GB0
D5 GB690
D6 GB680
D6 GB0
D6 GB690
D7 GB680
D7 GB0
D7 GB690
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 19.62s
tb__729__SCREEN_APL_TLC_tprog_scr10727b5p1p0__nvcc
Temp: 92 92 94 92 92 92 92 92 
D0 GB680
D0 GB0
D0 GB690
D1 GB680
D1 GB0
D1 GB690
D2 GB680
D2 GB0
D2 GB690
D3 GB680
D3 GB0
D3 GB690
D4 GB680
D4 GB0
D4 GB690
D5 GB680
D5 GB0
D5 GB690
D6 GB680
D6 GB0
D6 GB690
D7 GB680
D7 GB0
D7 GB690
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 74.59s
tb__794__SCREEN_SLC_cache_prg_AIPR_vddp2_scr10378b5p0p0V__nvcc
Temp: 93 92 94 92 93 92 92 93 
Apple V2 Legacy mode
D0 GB0
D1 GB8
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 194.49s
tb__757__SCREEN_PSR_SLC_prog_scr10333b5p2p0V__nvcc
Temp: 92 92 93 91 92 92 92 92 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68E
D2 GB690
D2 GB68E
D3 GB690
D3 GB68E
D4 GB690
D4 GB68E
D5 GB690
D5 GB68C
D6 GB690
D6 GB68E
D7 GB690
D7 GB68C
GBD:cnt = 0
 -- 598.53s
tb__758__SCREEN_PSR_SLC_read_scr10332b5p2p0V__nvcc
Temp: 92 93 94 92 92 92 93 93 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68E
D2 GB690
D2 GB68E
D3 GB690
D3 GB68E
D4 GB690
D4 GB68E
D5 GB690
D5 GB68C
D6 GB690
D6 GB68E
D7 GB690
D7 GB68C
GBD:cnt = 0
 -- 470.87s
tb__759__SCREEN_PSR_TLC_read_scr10317b5p2p0V__nvcc
Temp: 92 93 94 92 92 92 93 92 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68E
D2 GB690
D2 GB68E
D3 GB690
D3 GB68E
D4 GB690
D4 GB68E
D5 GB690
D5 GB68C
D6 GB690
D6 GB68E
D7 GB690
D7 GB68C
GBD:cnt = 0
 -- 520.76s
tb__213__SCREEN_smb_cache_sequence_scr10645b5p0p0__nvcc
Temp: 92 93 94 92 92 92 93 92 
GBD:cnt = 0
 -- 0.48s
tb__781__SCREEN_TLC_cache_prog_80_11_delay_scr10399b5p0p0__hvcc
Temp: 92 92 94 92 92 92 92 93 
D0 GB50
D1 GB50
D2 GB50
D3 GB50
D4 GB50
D5 GB50
D6 GB50
D7 GB50
GBD:cnt = 0
 -- 4.03s
tb__786__SCREEN_TLC_cache_rd_tWHR2_scr10325b5p0p0V__nvcc
Temp: 93 93 94 92 93 93 93 93 
D0 GB50
D1 GB50
D2 GB50
D3 GB50
D4 GB50
D5 GB50
D6 GB50
D7 GB50
GBD:cnt = 0
 -- 21.09s
tb__803__SCREEN_ASMR_multi_TLC_prg_susp_SLC_read_scr10654b5p4p0V__nvcc
Temp: 92 93 94 92 93 92 92 93 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68E
D2 GB690
D2 GB68E
D3 GB690
D3 GB68E
D4 GB690
D4 GB68E
D5 GB690
D5 GB68C
D6 GB690
D6 GB68E
D7 GB690
D7 GB68C
GBD:cnt = 0
 -- 306.43s
tb__804__SCREEN_ASMR_multi_TLC_prg_susp_TLC_read_scr10655b5p4p0V__nvcc
Temp: 92 93 93 91 92 92 92 92 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68E
D2 GB690
D2 GB68E
D3 GB690
D3 GB68E
D4 GB690
D4 GB68E
D5 GB690
D5 GB68C
D6 GB690
D6 GB68E
D7 GB690
D7 GB68C
GBD:cnt = 0
 -- 632.42s
tb__734__SCREEN_multi_SLC_ERS_suspend_RD_scr10584b5p0p0__nvcc
Temp: 92 92 94 91 92 92 93 92 
D0 GB68E
D0 GB68C
D0 GB68A
D1 GB68E
D1 GB68C
D1 GB68A
D2 GB68E
D2 GB68C
D2 GB68A
D3 GB68E
D3 GB68C
D3 GB68A
D4 GB68E
D4 GB68C
D4 GB68A
D5 GB68C
D5 GB68A
D5 GB688
D6 GB68E
D6 GB68C
D6 GB68A
D7 GB68C
D7 GB68A
D7 GB688
GBD:cnt = 0
 -- 8.70s
tb__735__SCREEN_single_SLC_ERS_suspend_RD_scr10582b5p0p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
D0 GB68E
D0 GB68C
D0 GB68A
D1 GB68E
D1 GB68C
D1 GB68A
D2 GB68E
D2 GB68C
D2 GB68A
D3 GB68E
D3 GB68C
D3 GB68A
D4 GB68E
D4 GB68C
D4 GB68A
D5 GB68C
D5 GB68A
D5 GB688
D6 GB68E
D6 GB68C
D6 GB68A
D7 GB68C
D7 GB68A
D7 GB688
GBD:cnt = 0
 -- 14.30s
tb__736__SCREEN_multi_MLC_ERS_Suspend_RD_scr10585b5p0p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
D0 GB68E
D0 GB68C
D0 GB68A
D1 GB68E
D1 GB68C
D1 GB68A
D2 GB68E
D2 GB68C
D2 GB68A
D3 GB68E
D3 GB68C
D3 GB68A
D4 GB68E
D4 GB68C
D4 GB68A
D5 GB68C
D5 GB68A
D5 GB688
D6 GB68E
D6 GB68C
D6 GB68A
D7 GB68C
D7 GB68A
D7 GB688
GBD:cnt = 0
 -- 45.32s
tb__737__SCREEN_single_MLC_ERS_suspend_RD_scr10583b5p0p0__nvcc
Temp: 92 93 94 92 93 92 93 93 
D0 GB68E
D0 GB68C
D0 GB68A
D1 GB68E
D1 GB68C
D1 GB68A
D2 GB68E
D2 GB68C
D2 GB68A
D3 GB68E
D3 GB68C
D3 GB68A
D4 GB68E
D4 GB68C
D4 GB68A
D5 GB68C
D5 GB68A
D5 GB688
D6 GB68E
D6 GB68C
D6 GB68A
D7 GB68C
D7 GB68A
D7 GB688
GBD:cnt = 0
 -- 82.16s
tb__755__SCREEN_single_SRG_SLC_read_scr10341b5p0p0V__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 118.76s
tb__756__SCREEN_multi_SRG_SLC_read_scr10342b5p0p0V__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 83.45s
tb__750__SCREEN_SLC_TLC_die_interleave_scr10412b5p0p0__nvcc
Temp: 92 92 94 91 92 92 92 92 
skip 8D!
GBD:cnt = 0
 -- 0.48s
tb__767__SCREEN_svfy_blk_jump_scr10421b5p0p0V__nvcc
Temp: 92 92 93 91 92 92 92 93 
D0 GB0
D0 GB2
D1 GB0
D1 GB2
D2 GB0
D2 GB2
D3 GB0
D3 GB2
D4 GB0
D4 GB2
D5 GB0
D5 GB2
D6 GB0
D6 GB2
D7 GB0
D7 GB2
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 0.69s
tb__430__SCREEN_D2_refresh_program_scr10410b5p0p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 232.64s
tb__424__SCREEN_D2_refresh_read_scr10409b5p0p0V__nvcc
Temp: 92 92 93 92 92 92 92 92 
D0 GB100
D1 GB100
D2 GB100
D3 GB100
D4 GB100
D5 GB100
D6 GB100
D7 GB100
GBD:cnt = 0
 -- 120.88s
tb__730__SCREEN_cmd_f1_f2_scr10236b5p0p0__nvcc
Temp: 92 92 93 92 92 92 92 93 
GBD:cnt = 0
 -- 0.96s
tb__681__SCREEN_TLC_EPR_with_CMD_fx_chip_select_scr10687b5p0p0__nvcc
Temp: 92 92 94 91 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 133.36s
tb__423__SCREEN_ping_pong_blk_scr10120b5p0p0V__nvcc
Temp: 92 93 94 92 92 92 93 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 3.02s
tb__738__SCREEN_ers_background_scr10098b5p0p0__nvcc
Temp: 92 92 93 92 92 92 92 93 
D7 GB100
D0 GB100
D1 GB100
D2 GB100
D3 GB100
D4 GB100
D5 GB100
D6 GB100
GBD:cnt = 0
 -- 5.16s
tb__201__SCREEN_xdl_reset_param_mismatch_scr10136b5p0p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBD:cnt = 0
 -- 1.13s
tb__210__SCREEN_CRD_scr10088b5p1p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 35.84s
tb__746__SCREEN_set_get_two_directions_scr10133b5p0p0__nvcc
Temp: 92 92 93 90 92 91 92 92 
GBD:cnt = 0
 -- 0.54s
tb__742__SCREEN_set_get_w_chip_select_scr10132b5p1p0__nvcc
Temp: 92 92 93 90 92 92 92 92 
GBD:cnt = 0
 -- 0.53s
tb__745__SCREEN_set_get_feature_scr10148b5p1p0__nvcc
Temp: 92 92 93 90 92 92 92 92 
GBD:cnt = 0
 -- 0.54s
tb__743__SCREEN_set_dynamic_read_scr10207b5p3p0__nvcc
Temp: 92 92 93 91 92 91 92 92 
D0 GB0
D0 GB2
D1 GB0
D1 GB2
D2 GB0
D2 GB2
D3 GB0
D3 GB2
D4 GB0
D4 GB2
D5 GB0
D5 GB2
D6 GB0
D6 GB2
D7 GB0
D7 GB2
GBD:cnt = 0
 -- 7.77s
tb__762__SCREEN_dyn_read_linearity_scr10336b5p3p0__nvcc
Temp: 92 92 93 92 92 92 92 92 
D0 GB0
$SLC_m:2068$D0 P0
$SLC_s:69751$D0 P0
$SLC_m:1850$D0 P1
$SLC_s:68580$D0 P1
$TLCA_m:1516$D0 P0
$TLCA_s:59134$D0 P0
$TLCA_m:1508$D0 P1
$TLCA_s:58746$D0 P1
$TLCB_m:1461$D0 P0
$TLCB_s:87244$D0 P0
$TLCB_m:1386$D0 P1
$TLCB_s:86838$D0 P1
$TLCC_m:1607$D0 P0
$TLCC_s:109337$D0 P0
$TLCC_m:1393$D0 P1
$TLCC_s:109182$D0 P1
$TLCD_m:1305$D0 P0
$TLCD_s:99049$D0 P0
$TLCD_m:1475$D0 P1
$TLCD_s:98931$D0 P1
$TLCE_m:1357$D0 P0
$TLCE_s:102205$D0 P0
$TLCE_m:1311$D0 P1
$TLCE_s:100196$D0 P1
$TLCF_m:1182$D0 P0
$TLCF_s:87881$D0 P0
$TLCF_m:1290$D0 P1
$TLCF_s:88175$D0 P1
$TLCG_m:1188$D0 P0
$TLCG_s:75687$D0 P0
$TLCG_m:1164$D0 P1
$TLCG_s:76249$D0 P1
D1 GB0
$SLC_m:1216$D1 P0
$SLC_s:57725$D1 P0
$SLC_m:1310$D1 P1
$SLC_s:57515$D1 P1
$TLCA_m:1398$D1 P0
$TLCA_s:59509$D1 P0
$TLCA_m:1365$D1 P1
$TLCA_s:60123$D1 P1
$TLCB_m:1410$D1 P0
$TLCB_s:85480$D1 P0
$TLCB_m:1427$D1 P1
$TLCB_s:85927$D1 P1
$TLCC_m:1515$D1 P0
$TLCC_s:109256$D1 P0
$TLCC_m:1373$D1 P1
$TLCC_s:108711$D1 P1
$TLCD_m:1177$D1 P0
$TLCD_s:97809$D1 P0
$TLCD_m:1340$D1 P1
$TLCD_s:97973$D1 P1
$TLCE_m:1065$D1 P0
$TLCE_s:100171$D1 P0
$TLCE_m:1151$D1 P1
$TLCE_s:99851$D1 P1
$TLCF_m:1032$D1 P0
$TLCF_s:87121$D1 P0
$TLCF_m:1146$D1 P1
$TLCF_s:87838$D1 P1
$TLCG_m:1039$D1 P0
$TLCG_s:74880$D1 P0
$TLCG_m:1107$D1 P1
$TLCG_s:74831$D1 P1
D2 GB0
$SLC_m:1037$D2 P0
$SLC_s:27701$D2 P0
$SLC_m:985$D2 P1
$SLC_s:28966$D2 P1
$TLCA_m:1541$D2 P0
$TLCA_s:61194$D2 P0
$TLCA_m:1342$D2 P1
$TLCA_s:60032$D2 P1
$TLCB_m:1493$D2 P0
$TLCB_s:88832$D2 P0
$TLCB_m:1422$D2 P1
$TLCB_s:88628$D2 P1
$TLCC_m:1437$D2 P0
$TLCC_s:110435$D2 P0
$TLCC_m:1436$D2 P1
$TLCC_s:110344$D2 P1
$TLCD_m:1263$D2 P0
$TLCD_s:99624$D2 P0
$TLCD_m:1161$D2 P1
$TLCD_s:99212$D2 P1
$TLCE_m:1160$D2 P0
$TLCE_s:102443$D2 P0
$TLCE_m:1238$D2 P1
$TLCE_s:102657$D2 P1
$TLCF_m:1077$D2 P0
$TLCF_s:87980$D2 P0
$TLCF_m:1093$D2 P1
$TLCF_s:87115$D2 P1
$TLCG_m:1064$D2 P0
$TLCG_s:76511$D2 P0
$TLCG_m:1026$D2 P1
$TLCG_s:77164$D2 P1
D3 GB0
$SLC_m:1874$D3 P0
$SLC_s:82703$D3 P0
$SLC_m:2029$D3 P1
$SLC_s:83685$D3 P1
$TLCA_m:1527$D3 P0
$TLCA_s:58790$D3 P0
$TLCA_m:1425$D3 P1
$TLCA_s:58300$D3 P1
$TLCB_m:1365$D3 P0
$TLCB_s:85205$D3 P0
$TLCB_m:1352$D3 P1
$TLCB_s:85612$D3 P1
$TLCC_m:1400$D3 P0
$TLCC_s:107731$D3 P0
$TLCC_m:1399$D3 P1
$TLCC_s:107318$D3 P1
$TLCD_m:1184$D3 P0
$TLCD_s:97395$D3 P0
$TLCD_m:1183$D3 P1
$TLCD_s:97620$D3 P1
$TLCE_m:1201$D3 P0
$TLCE_s:98668$D3 P0
$TLCE_m:1141$D3 P1
$TLCE_s:98405$D3 P1
$TLCF_m:1130$D3 P0
$TLCF_s:88668$D3 P0
$TLCF_m:1175$D3 P1
$TLCF_s:88285$D3 P1
$TLCG_m:1036$D3 P0
$TLCG_s:73526$D3 P0
$TLCG_m:1171$D3 P1
$TLCG_s:74504$D3 P1
D4 GB0
$SLC_m:1786$D4 P0
$SLC_s:64492$D4 P0
$SLC_m:1456$D4 P1
$SLC_s:63279$D4 P1
$TLCA_m:1560$D4 P0
$TLCA_s:59563$D4 P0
$TLCA_m:1479$D4 P1
$TLCA_s:59640$D4 P1
$TLCB_m:1639$D4 P0
$TLCB_s:87861$D4 P0
$TLCB_m:1532$D4 P1
$TLCB_s:87363$D4 P1
$TLCC_m:1439$D4 P0
$TLCC_s:109490$D4 P0
$TLCC_m:1695$D4 P1
$TLCC_s:109788$D4 P1
$TLCD_m:1346$D4 P0
$TLCD_s:99367$D4 P0
$TLCD_m:1323$D4 P1
$TLCD_s:98613$D4 P1
$TLCE_m:1454$D4 P0
$TLCE_s:101455$D4 P0
$TLCE_m:1386$D4 P1
$TLCE_s:102160$D4 P1
$TLCF_m:1262$D4 P0
$TLCF_s:87431$D4 P0
$TLCF_m:1252$D4 P1
$TLCF_s:86027$D4 P1
$TLCG_m:1325$D4 P0
$TLCG_s:77176$D4 P0
$TLCG_m:1333$D4 P1
$TLCG_s:77097$D4 P1
D5 GB0
$SLC_m:1327$D5 P0
$SLC_s:67109$D5 P0
$SLC_m:1339$D5 P1
$SLC_s:22351$D5 P1
$TLCA_m:1474$D5 P0
$TLCA_s:61373$D5 P0
$TLCA_m:1444$D5 P1
$TLCA_s:61780$D5 P1
$TLCB_m:1547$D5 P0
$TLCB_s:85015$D5 P0
$TLCB_m:1587$D5 P1
$TLCB_s:84977$D5 P1
$TLCC_m:1493$D5 P0
$TLCC_s:108745$D5 P0
$TLCC_m:1537$D5 P1
$TLCC_s:109309$D5 P1
$TLCD_m:1144$D5 P0
$TLCD_s:98426$D5 P0
$TLCD_m:1215$D5 P1
$TLCD_s:98745$D5 P1
$TLCE_m:1221$D5 P0
$TLCE_s:98850$D5 P0
$TLCE_m:1142$D5 P1
$TLCE_s:99298$D5 P1
$TLCF_m:1055$D5 P0
$TLCF_s:86433$D5 P0
$TLCF_m:1127$D5 P1
$TLCF_s:88290$D5 P1
$TLCG_m:1137$D5 P0
$TLCG_s:72626$D5 P0
$TLCG_m:1090$D5 P1
$TLCG_s:72914$D5 P1
D6 GB0
$SLC_m:1407$D6 P0
$SLC_s:67928$D6 P0
$SLC_m:1778$D6 P1
$SLC_s:29612$D6 P1
$TLCA_m:1493$D6 P0
$TLCA_s:59875$D6 P0
$TLCA_m:1445$D6 P1
$TLCA_s:59357$D6 P1
$TLCB_m:1470$D6 P0
$TLCB_s:86950$D6 P0
$TLCB_m:1491$D6 P1
$TLCB_s:87053$D6 P1
$TLCC_m:1644$D6 P0
$TLCC_s:110203$D6 P0
$TLCC_m:1466$D6 P1
$TLCC_s:110020$D6 P1
$TLCD_m:1365$D6 P0
$TLCD_s:100143$D6 P0
$TLCD_m:1324$D6 P1
$TLCD_s:99636$D6 P1
$TLCE_m:1552$D6 P0
$TLCE_s:102559$D6 P0
$TLCE_m:1242$D6 P1
$TLCE_s:102048$D6 P1
$TLCF_m:1260$D6 P0
$TLCF_s:87596$D6 P0
$TLCF_m:1388$D6 P1
$TLCF_s:88671$D6 P1
$TLCG_m:1162$D6 P0
$TLCG_s:77431$D6 P0
$TLCG_m:1366$D6 P1
$TLCG_s:77366$D6 P1
D7 GB0
$SLC_m:1451$D7 P0
$SLC_s:61787$D7 P0
$SLC_m:1026$D7 P1
$SLC_s:15988$D7 P1
$TLCA_m:1611$D7 P0
$TLCA_s:60077$D7 P0
$TLCA_m:1412$D7 P1
$TLCA_s:60936$D7 P1
$TLCB_m:1621$D7 P0
$TLCB_s:85822$D7 P0
$TLCB_m:1393$D7 P1
$TLCB_s:86722$D7 P1
$TLCC_m:1465$D7 P0
$TLCC_s:108643$D7 P0
$TLCC_m:1365$D7 P1
$TLCC_s:108948$D7 P1
$TLCD_m:1231$D7 P0
$TLCD_s:98349$D7 P0
$TLCD_m:1395$D7 P1
$TLCD_s:98524$D7 P1
$TLCE_m:1130$D7 P0
$TLCE_s:100319$D7 P0
$TLCE_m:1360$D7 P1
$TLCE_s:100251$D7 P1
$TLCF_m:1159$D7 P0
$TLCF_s:88382$D7 P0
$TLCF_m:1198$D7 P1
$TLCF_s:88714$D7 P1
$TLCG_m:1203$D7 P0
$TLCG_s:74294$D7 P0
$TLCG_m:1315$D7 P1
$TLCG_s:74502$D7 P1
GBD:cnt = 0
 -- 11.18s
tb__773__MONITOR_BINVCGRV_DAC_saturation_scr11134b5p0p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
$DS_Saturation:20$D0
D0 GB100
$A_P0_DAC_FF:0$D0 P0
$A_P1_DAC_FF:0$D0 P1
$A_P0_DAC_FE:3245$D0 P0
$A_P1_DAC_FE:3225$D0 P1
$A_P0_DAC_FD:2972$D0 P0
$A_P1_DAC_FD:2973$D0 P1
$A_P0_DAC_FC:3027$D0 P0
$A_P1_DAC_FC:2938$D0 P1
$A_P0_DAC_FB:3457$D0 P0
$A_P1_DAC_FB:3318$D0 P1
$A_P0_DAC_FA:3326$D0 P0
$A_P1_DAC_FA:3423$D0 P1
$A_P0_DAC_F9:3495$D0 P0
$A_P1_DAC_F9:3333$D0 P1
$A_P0_DAC_F8:3591$D0 P0
$A_P1_DAC_F8:3810$D0 P1
$A_P0_DAC_F7:3590$D0 P0
$A_P1_DAC_F7:3419$D0 P1
$A_P0_DAC_F6:3113$D0 P0
$A_P1_DAC_F6:3588$D0 P1
$A_P0_DAC_F5:3917$D0 P0
$A_P1_DAC_F5:3342$D0 P1
$A_P0_DAC_F4:3364$D0 P0
$A_P1_DAC_F4:3597$D0 P1
$A_P0_DAC_F3:3543$D0 P0
$A_P1_DAC_F3:3290$D0 P1
$A_P0_DAC_F2:3879$D0 P0
$A_P1_DAC_F2:3582$D0 P1
$A_P0_DAC_F1:3271$D0 P0
$A_P1_DAC_F1:3240$D0 P1
$A_P0_DAC_F0:3565$D0 P0
$A_P1_DAC_F0:3276$D0 P1
$A_P0_DAC_EF:3498$D0 P0
$A_P1_DAC_EF:3318$D0 P1
$A_P0_DAC_EE:3367$D0 P0
$A_P1_DAC_EE:3498$D0 P1
$A_P0_DAC_ED:3601$D0 P0
$A_P1_DAC_ED:3466$D0 P1
$A_P0_DAC_EC:3356$D0 P0
$A_P1_DAC_EC:3420$D0 P1
$A_P0_DAC_EB:3312$D0 P0
$A_P1_DAC_EB:3481$D0 P1
$A_P0_DAC_EA:3628$D0 P0
$A_P1_DAC_EA:3066$D0 P1
$A_P0_DAC_E9:3256$D0 P0
$A_P1_DAC_E9:2984$D0 P1
$A_P0_DAC_E8:3142$D0 P0
$A_P1_DAC_E8:3277$D0 P1
$A_P0_DAC_E7:3289$D0 P0
$A_P1_DAC_E7:2912$D0 P1
$A_P0_DAC_E6:2752$D0 P0
$A_P1_DAC_E6:2689$D0 P1
$A_P0_DAC_E5:2633$D0 P0
$A_P1_DAC_E5:2524$D0 P1
$A_P0_DAC_E4:2774$D0 P0
$A_P1_DAC_E4:2633$D0 P1
$A_P0_DAC_E3:2682$D0 P0
$A_P1_DAC_E3:2623$D0 P1
$A_P0_DAC_E2:2674$D0 P0
$A_P1_DAC_E2:2496$D0 P1
$A_P0_DAC_E1:2742$D0 P0
$A_P1_DAC_E1:2656$D0 P1
$A_P0_DAC_E0:2651$D0 P0
$A_P1_DAC_E0:2606$D0 P1
$A_P0_DAC_DF:2691$D0 P0
$A_P1_DAC_DF:2692$D0 P1
$A_P0_DAC_DE:2700$D0 P0
$A_P1_DAC_DE:2555$D0 P1
$DS_Saturation:18$D1
D1 GB100
$A_P0_DAC_FF:0$D1 P0
$A_P1_DAC_FF:0$D1 P1
$A_P0_DAC_FE:2846$D1 P0
$A_P1_DAC_FE:3031$D1 P1
$A_P0_DAC_FD:3444$D1 P0
$A_P1_DAC_FD:3373$D1 P1
$A_P0_DAC_FC:3195$D1 P0
$A_P1_DAC_FC:3308$D1 P1
$A_P0_DAC_FB:3269$D1 P0
$A_P1_DAC_FB:3232$D1 P1
$A_P0_DAC_FA:3587$D1 P0
$A_P1_DAC_FA:3533$D1 P1
$A_P0_DAC_F9:4752$D1 P0
$A_P1_DAC_F9:4956$D1 P1
$A_P0_DAC_F8:2787$D1 P0
$A_P1_DAC_F8:3091$D1 P1
$A_P0_DAC_F7:3630$D1 P0
$A_P1_DAC_F7:3430$D1 P1
$A_P0_DAC_F6:3117$D1 P0
$A_P1_DAC_F6:3314$D1 P1
$A_P0_DAC_F5:3933$D1 P0
$A_P1_DAC_F5:3874$D1 P1
$A_P0_DAC_F4:3520$D1 P0
$A_P1_DAC_F4:3477$D1 P1
$A_P0_DAC_F3:3645$D1 P0
$A_P1_DAC_F3:3453$D1 P1
$A_P0_DAC_F2:3536$D1 P0
$A_P1_DAC_F2:3454$D1 P1
$A_P0_DAC_F1:3637$D1 P0
$A_P1_DAC_F1:3851$D1 P1
$A_P0_DAC_F0:3487$D1 P0
$A_P1_DAC_F0:3336$D1 P1
$A_P0_DAC_EF:3619$D1 P0
$A_P1_DAC_EF:3737$D1 P1
$A_P0_DAC_EE:3656$D1 P0
$A_P1_DAC_EE:3218$D1 P1
$A_P0_DAC_ED:3486$D1 P0
$A_P1_DAC_ED:3553$D1 P1
$A_P0_DAC_EC:3759$D1 P0
$A_P1_DAC_EC:3811$D1 P1
$A_P0_DAC_EB:3537$D1 P0
$A_P1_DAC_EB:3107$D1 P1
$A_P0_DAC_EA:2910$D1 P0
$A_P1_DAC_EA:3154$D1 P1
$A_P0_DAC_E9:2794$D1 P0
$A_P1_DAC_E9:2873$D1 P1
$A_P0_DAC_E8:2963$D1 P0
$A_P1_DAC_E8:2789$D1 P1
$A_P0_DAC_E7:2731$D1 P0
$A_P1_DAC_E7:2653$D1 P1
$A_P0_DAC_E6:2807$D1 P0
$A_P1_DAC_E6:2749$D1 P1
$A_P0_DAC_E5:2798$D1 P0
$A_P1_DAC_E5:2757$D1 P1
$A_P0_DAC_E4:2897$D1 P0
$A_P1_DAC_E4:2874$D1 P1
$A_P0_DAC_E3:2892$D1 P0
$A_P1_DAC_E3:2622$D1 P1
$A_P0_DAC_E2:2941$D1 P0
$A_P1_DAC_E2:2813$D1 P1
$A_P0_DAC_E1:2887$D1 P0
$A_P1_DAC_E1:2760$D1 P1
$A_P0_DAC_E0:2894$D1 P0
$A_P1_DAC_E0:2789$D1 P1
$A_P0_DAC_DF:2932$D1 P0
$A_P1_DAC_DF:2799$D1 P1
$A_P0_DAC_DE:2800$D1 P0
$A_P1_DAC_DE:2742$D1 P1
$DS_Saturation:20$D2
D2 GB100
$A_P0_DAC_FF:0$D2 P0
$A_P1_DAC_FF:0$D2 P1
$A_P0_DAC_FE:2237$D2 P0
$A_P1_DAC_FE:2226$D2 P1
$A_P0_DAC_FD:2294$D2 P0
$A_P1_DAC_FD:2363$D2 P1
$A_P0_DAC_FC:2426$D2 P0
$A_P1_DAC_FC:2085$D2 P1
$A_P0_DAC_FB:2513$D2 P0
$A_P1_DAC_FB:2533$D2 P1
$A_P0_DAC_FA:2521$D2 P0
$A_P1_DAC_FA:2527$D2 P1
$A_P0_DAC_F9:2730$D2 P0
$A_P1_DAC_F9:2244$D2 P1
$A_P0_DAC_F8:2497$D2 P0
$A_P1_DAC_F8:2748$D2 P1
$A_P0_DAC_F7:2409$D2 P0
$A_P1_DAC_F7:2451$D2 P1
$A_P0_DAC_F6:2492$D2 P0
$A_P1_DAC_F6:2346$D2 P1
$A_P0_DAC_F5:2692$D2 P0
$A_P1_DAC_F5:2437$D2 P1
$A_P0_DAC_F4:2499$D2 P0
$A_P1_DAC_F4:2476$D2 P1
$A_P0_DAC_F3:2719$D2 P0
$A_P1_DAC_F3:2501$D2 P1
$A_P0_DAC_F2:2339$D2 P0
$A_P1_DAC_F2:2299$D2 P1
$A_P0_DAC_F1:2790$D2 P0
$A_P1_DAC_F1:2723$D2 P1
$A_P0_DAC_F0:2111$D2 P0
$A_P1_DAC_F0:2288$D2 P1
$A_P0_DAC_EF:2017$D2 P0
$A_P1_DAC_EF:2044$D2 P1
$A_P0_DAC_EE:2207$D2 P0
$A_P1_DAC_EE:1981$D2 P1
$A_P0_DAC_ED:2257$D2 P0
$A_P1_DAC_ED:2321$D2 P1
$A_P0_DAC_EC:2374$D2 P0
$A_P1_DAC_EC:2092$D2 P1
$A_P0_DAC_EB:2183$D2 P0
$A_P1_DAC_EB:2051$D2 P1
$A_P0_DAC_EA:2287$D2 P0
$A_P1_DAC_EA:2086$D2 P1
$A_P0_DAC_E9:2118$D2 P0
$A_P1_DAC_E9:2132$D2 P1
$A_P0_DAC_E8:2105$D2 P0
$A_P1_DAC_E8:1847$D2 P1
$A_P0_DAC_E7:1774$D2 P0
$A_P1_DAC_E7:1776$D2 P1
$A_P0_DAC_E6:1765$D2 P0
$A_P1_DAC_E6:1596$D2 P1
$A_P0_DAC_E5:1798$D2 P0
$A_P1_DAC_E5:1620$D2 P1
$A_P0_DAC_E4:1761$D2 P0
$A_P1_DAC_E4:1662$D2 P1
$A_P0_DAC_E3:1775$D2 P0
$A_P1_DAC_E3:1755$D2 P1
$A_P0_DAC_E2:1798$D2 P0
$A_P1_DAC_E2:1690$D2 P1
$A_P0_DAC_E1:1742$D2 P0
$A_P1_DAC_E1:1684$D2 P1
$A_P0_DAC_E0:1788$D2 P0
$A_P1_DAC_E0:1720$D2 P1
$A_P0_DAC_DF:1773$D2 P0
$A_P1_DAC_DF:1670$D2 P1
$A_P0_DAC_DE:1871$D2 P0
$A_P1_DAC_DE:1746$D2 P1
$DS_Saturation:18$D3
D3 GB100
$A_P0_DAC_FF:0$D3 P0
$A_P1_DAC_FF:0$D3 P1
$A_P0_DAC_FE:2808$D3 P0
$A_P1_DAC_FE:2919$D3 P1
$A_P0_DAC_FD:3241$D3 P0
$A_P1_DAC_FD:2765$D3 P1
$A_P0_DAC_FC:2753$D3 P0
$A_P1_DAC_FC:3269$D3 P1
$A_P0_DAC_FB:3440$D3 P0
$A_P1_DAC_FB:3110$D3 P1
$A_P0_DAC_FA:4055$D3 P0
$A_P1_DAC_FA:3379$D3 P1
$A_P0_DAC_F9:3533$D3 P0
$A_P1_DAC_F9:3207$D3 P1
$A_P0_DAC_F8:3223$D3 P0
$A_P1_DAC_F8:3582$D3 P1
$A_P0_DAC_F7:3443$D3 P0
$A_P1_DAC_F7:3234$D3 P1
$A_P0_DAC_F6:6109$D3 P0
$A_P1_DAC_F6:5346$D3 P1
$A_P0_DAC_F5:3107$D3 P0
$A_P1_DAC_F5:3058$D3 P1
$A_P0_DAC_F4:3301$D3 P0
$A_P1_DAC_F4:2953$D3 P1
$A_P0_DAC_F3:3355$D3 P0
$A_P1_DAC_F3:3383$D3 P1
$A_P0_DAC_F2:3300$D3 P0
$A_P1_DAC_F2:3110$D3 P1
$A_P0_DAC_F1:3043$D3 P0
$A_P1_DAC_F1:2660$D3 P1
$A_P0_DAC_F0:3077$D3 P0
$A_P1_DAC_F0:3063$D3 P1
$A_P0_DAC_EF:5335$D3 P0
$A_P1_DAC_EF:4795$D3 P1
$A_P0_DAC_EE:2818$D3 P0
$A_P1_DAC_EE:2772$D3 P1
$A_P0_DAC_ED:5150$D3 P0
$A_P1_DAC_ED:5319$D3 P1
$A_P0_DAC_EC:2819$D3 P0
$A_P1_DAC_EC:2561$D3 P1
$A_P0_DAC_EB:2969$D3 P0
$A_P1_DAC_EB:2841$D3 P1
$A_P0_DAC_EA:5180$D3 P0
$A_P1_DAC_EA:4303$D3 P1
$A_P0_DAC_E9:2620$D3 P0
$A_P1_DAC_E9:2773$D3 P1
$A_P0_DAC_E8:3624$D3 P0
$A_P1_DAC_E8:3546$D3 P1
$A_P0_DAC_E7:1927$D3 P0
$A_P1_DAC_E7:2450$D3 P1
$A_P0_DAC_E6:3206$D3 P0
$A_P1_DAC_E6:3118$D3 P1
$A_P0_DAC_E5:3210$D3 P0
$A_P1_DAC_E5:3052$D3 P1
$A_P0_DAC_E4:2404$D3 P0
$A_P1_DAC_E4:2264$D3 P1
$A_P0_DAC_E3:2309$D3 P0
$A_P1_DAC_E3:2109$D3 P1
$A_P0_DAC_E2:2274$D3 P0
$A_P1_DAC_E2:2158$D3 P1
$A_P0_DAC_E1:2323$D3 P0
$A_P1_DAC_E1:2121$D3 P1
$A_P0_DAC_E0:2338$D3 P0
$A_P1_DAC_E0:2203$D3 P1
$A_P0_DAC_DF:3375$D3 P0
$A_P1_DAC_DF:3067$D3 P1
$A_P0_DAC_DE:3442$D3 P0
$A_P1_DAC_DE:2979$D3 P1
$DS_Saturation:21$D4
D4 GB100
$A_P0_DAC_FF:0$D4 P0
$A_P1_DAC_FF:0$D4 P1
$A_P0_DAC_FE:2760$D4 P0
$A_P1_DAC_FE:2994$D4 P1
$A_P0_DAC_FD:3135$D4 P0
$A_P1_DAC_FD:3063$D4 P1
$A_P0_DAC_FC:3147$D4 P0
$A_P1_DAC_FC:3571$D4 P1
$A_P0_DAC_FB:3169$D4 P0
$A_P1_DAC_FB:3250$D4 P1
$A_P0_DAC_FA:3386$D4 P0
$A_P1_DAC_FA:3446$D4 P1
$A_P0_DAC_F9:3722$D4 P0
$A_P1_DAC_F9:3420$D4 P1
$A_P0_DAC_F8:3492$D4 P0
$A_P1_DAC_F8:3688$D4 P1
$A_P0_DAC_F7:3601$D4 P0
$A_P1_DAC_F7:3260$D4 P1
$A_P0_DAC_F6:3280$D4 P0
$A_P1_DAC_F6:3678$D4 P1
$A_P0_DAC_F5:3757$D4 P0
$A_P1_DAC_F5:3496$D4 P1
$A_P0_DAC_F4:3510$D4 P0
$A_P1_DAC_F4:3640$D4 P1
$A_P0_DAC_F3:3622$D4 P0
$A_P1_DAC_F3:3416$D4 P1
$A_P0_DAC_F2:3343$D4 P0
$A_P1_DAC_F2:3362$D4 P1
$A_P0_DAC_F1:3607$D4 P0
$A_P1_DAC_F1:3561$D4 P1
$A_P0_DAC_F0:3433$D4 P0
$A_P1_DAC_F0:3550$D4 P1
$A_P0_DAC_EF:3332$D4 P0
$A_P1_DAC_EF:3589$D4 P1
$A_P0_DAC_EE:3450$D4 P0
$A_P1_DAC_EE:3580$D4 P1
$A_P0_DAC_ED:3345$D4 P0
$A_P1_DAC_ED:3239$D4 P1
$A_P0_DAC_EC:3256$D4 P0
$A_P1_DAC_EC:3546$D4 P1
$A_P0_DAC_EB:2884$D4 P0
$A_P1_DAC_EB:3258$D4 P1
$A_P0_DAC_EA:2946$D4 P0
$A_P1_DAC_EA:2865$D4 P1
$A_P0_DAC_E9:2737$D4 P0
$A_P1_DAC_E9:2747$D4 P1
$A_P0_DAC_E8:2786$D4 P0
$A_P1_DAC_E8:2866$D4 P1
$A_P0_DAC_E7:2777$D4 P0
$A_P1_DAC_E7:2778$D4 P1
$A_P0_DAC_E6:2994$D4 P0
$A_P1_DAC_E6:2868$D4 P1
$A_P0_DAC_E5:2831$D4 P0
$A_P1_DAC_E5:2724$D4 P1
$A_P0_DAC_E4:2854$D4 P0
$A_P1_DAC_E4:2903$D4 P1
$A_P0_DAC_E3:2845$D4 P0
$A_P1_DAC_E3:2911$D4 P1
$A_P0_DAC_E2:2709$D4 P0
$A_P1_DAC_E2:2827$D4 P1
$A_P0_DAC_E1:2859$D4 P0
$A_P1_DAC_E1:2978$D4 P1
$A_P0_DAC_E0:3807$D4 P0
$A_P1_DAC_E0:3984$D4 P1
$A_P0_DAC_DF:2422$D4 P0
$A_P1_DAC_DF:2443$D4 P1
$A_P0_DAC_DE:2387$D4 P0
$A_P1_DAC_DE:2467$D4 P1
$DS_Saturation:18$D5
D5 GB100
$A_P0_DAC_FF:0$D5 P0
$A_P1_DAC_FF:0$D5 P1
$A_P0_DAC_FE:2503$D5 P0
$A_P1_DAC_FE:2839$D5 P1
$A_P0_DAC_FD:2554$D5 P0
$A_P1_DAC_FD:2377$D5 P1
$A_P0_DAC_FC:2665$D5 P0
$A_P1_DAC_FC:2352$D5 P1
$A_P0_DAC_FB:2641$D5 P0
$A_P1_DAC_FB:2886$D5 P1
$A_P0_DAC_FA:2963$D5 P0
$A_P1_DAC_FA:2836$D5 P1
$A_P0_DAC_F9:2733$D5 P0
$A_P1_DAC_F9:2840$D5 P1
$A_P0_DAC_F8:2878$D5 P0
$A_P1_DAC_F8:2863$D5 P1
$A_P0_DAC_F7:2808$D5 P0
$A_P1_DAC_F7:2791$D5 P1
$A_P0_DAC_F6:2716$D5 P0
$A_P1_DAC_F6:2919$D5 P1
$A_P0_DAC_F5:2821$D5 P0
$A_P1_DAC_F5:2747$D5 P1
$A_P0_DAC_F4:2986$D5 P0
$A_P1_DAC_F4:2810$D5 P1
$A_P0_DAC_F3:2774$D5 P0
$A_P1_DAC_F3:2846$D5 P1
$A_P0_DAC_F2:2579$D5 P0
$A_P1_DAC_F2:2723$D5 P1
$A_P0_DAC_F1:2912$D5 P0
$A_P1_DAC_F1:2752$D5 P1
$A_P0_DAC_F0:2381$D5 P0
$A_P1_DAC_F0:2700$D5 P1
$A_P0_DAC_EF:2637$D5 P0
$A_P1_DAC_EF:2661$D5 P1
$A_P0_DAC_EE:2830$D5 P0
$A_P1_DAC_EE:2689$D5 P1
$A_P0_DAC_ED:2655$D5 P0
$A_P1_DAC_ED:2321$D5 P1
$A_P0_DAC_EC:2451$D5 P0
$A_P1_DAC_EC:2595$D5 P1
$A_P0_DAC_EB:2415$D5 P0
$A_P1_DAC_EB:2410$D5 P1
$A_P0_DAC_EA:2491$D5 P0
$A_P1_DAC_EA:2455$D5 P1
$A_P0_DAC_E9:2217$D5 P0
$A_P1_DAC_E9:2434$D5 P1
$A_P0_DAC_E8:2341$D5 P0
$A_P1_DAC_E8:2162$D5 P1
$A_P0_DAC_E7:1857$D5 P0
$A_P1_DAC_E7:2093$D5 P1
$A_P0_DAC_E6:1969$D5 P0
$A_P1_DAC_E6:1978$D5 P1
$A_P0_DAC_E5:1916$D5 P0
$A_P1_DAC_E5:1885$D5 P1
$A_P0_DAC_E4:2010$D5 P0
$A_P1_DAC_E4:1985$D5 P1
$A_P0_DAC_E3:1874$D5 P0
$A_P1_DAC_E3:2003$D5 P1
$A_P0_DAC_E2:1889$D5 P0
$A_P1_DAC_E2:1914$D5 P1
$A_P0_DAC_E1:1961$D5 P0
$A_P1_DAC_E1:2051$D5 P1
$A_P0_DAC_E0:1910$D5 P0
$A_P1_DAC_E0:1885$D5 P1
$A_P0_DAC_DF:2008$D5 P0
$A_P1_DAC_DF:1961$D5 P1
$A_P0_DAC_DE:1910$D5 P0
$A_P1_DAC_DE:1928$D5 P1
$DS_Saturation:20$D6
D6 GB100
$A_P0_DAC_FF:0$D6 P0
$A_P1_DAC_FF:0$D6 P1
$A_P0_DAC_FE:2591$D6 P0
$A_P1_DAC_FE:2391$D6 P1
$A_P0_DAC_FD:2890$D6 P0
$A_P1_DAC_FD:2879$D6 P1
$A_P0_DAC_FC:2394$D6 P0
$A_P1_DAC_FC:2425$D6 P1
$A_P0_DAC_FB:4972$D6 P0
$A_P1_DAC_FB:4821$D6 P1
$A_P0_DAC_FA:2743$D6 P0
$A_P1_DAC_FA:2614$D6 P1
$A_P0_DAC_F9:2643$D6 P0
$A_P1_DAC_F9:2302$D6 P1
$A_P0_DAC_F8:2742$D6 P0
$A_P1_DAC_F8:2604$D6 P1
$A_P0_DAC_F7:2978$D6 P0
$A_P1_DAC_F7:2843$D6 P1
$A_P0_DAC_F6:3025$D6 P0
$A_P1_DAC_F6:2615$D6 P1
$A_P0_DAC_F5:2908$D6 P0
$A_P1_DAC_F5:3022$D6 P1
$A_P0_DAC_F4:2738$D6 P0
$A_P1_DAC_F4:2852$D6 P1
$A_P0_DAC_F3:3130$D6 P0
$A_P1_DAC_F3:2658$D6 P1
$A_P0_DAC_F2:2550$D6 P0
$A_P1_DAC_F2:2524$D6 P1
$A_P0_DAC_F1:2947$D6 P0
$A_P1_DAC_F1:2825$D6 P1
$A_P0_DAC_F0:2836$D6 P0
$A_P1_DAC_F0:2480$D6 P1
$A_P0_DAC_EF:2547$D6 P0
$A_P1_DAC_EF:2760$D6 P1
$A_P0_DAC_EE:2620$D6 P0
$A_P1_DAC_EE:2816$D6 P1
$A_P0_DAC_ED:2697$D6 P0
$A_P1_DAC_ED:2303$D6 P1
$A_P0_DAC_EC:2341$D6 P0
$A_P1_DAC_EC:2382$D6 P1
$A_P0_DAC_EB:2464$D6 P0
$A_P1_DAC_EB:2488$D6 P1
$A_P0_DAC_EA:2355$D6 P0
$A_P1_DAC_EA:2159$D6 P1
$A_P0_DAC_E9:2012$D6 P0
$A_P1_DAC_E9:2111$D6 P1
$A_P0_DAC_E8:2064$D6 P0
$A_P1_DAC_E8:2211$D6 P1
$A_P0_DAC_E7:2031$D6 P0
$A_P1_DAC_E7:2063$D6 P1
$A_P0_DAC_E6:2102$D6 P0
$A_P1_DAC_E6:2037$D6 P1
$A_P0_DAC_E5:1977$D6 P0
$A_P1_DAC_E5:1998$D6 P1
$A_P0_DAC_E4:2087$D6 P0
$A_P1_DAC_E4:2115$D6 P1
$A_P0_DAC_E3:2084$D6 P0
$A_P1_DAC_E3:2119$D6 P1
$A_P0_DAC_E2:1957$D6 P0
$A_P1_DAC_E2:2022$D6 P1
$A_P0_DAC_E1:2089$D6 P0
$A_P1_DAC_E1:2152$D6 P1
$A_P0_DAC_E0:1990$D6 P0
$A_P1_DAC_E0:1950$D6 P1
$A_P0_DAC_DF:2098$D6 P0
$A_P1_DAC_DF:2063$D6 P1
$A_P0_DAC_DE:1973$D6 P0
$A_P1_DAC_DE:2009$D6 P1
$DS_Saturation:20$D7
D7 GB100
$A_P0_DAC_FF:0$D7 P0
$A_P1_DAC_FF:0$D7 P1
$A_P0_DAC_FE:2495$D7 P0
$A_P1_DAC_FE:2225$D7 P1
$A_P0_DAC_FD:2864$D7 P0
$A_P1_DAC_FD:3143$D7 P1
$A_P0_DAC_FC:2309$D7 P0
$A_P1_DAC_FC:2196$D7 P1
$A_P0_DAC_FB:2692$D7 P0
$A_P1_DAC_FB:2758$D7 P1
$A_P0_DAC_FA:2978$D7 P0
$A_P1_DAC_FA:2807$D7 P1
$A_P0_DAC_F9:3122$D7 P0
$A_P1_DAC_F9:2938$D7 P1
$A_P0_DAC_F8:2674$D7 P0
$A_P1_DAC_F8:2714$D7 P1
$A_P0_DAC_F7:3000$D7 P0
$A_P1_DAC_F7:2986$D7 P1
$A_P0_DAC_F6:2485$D7 P0
$A_P1_DAC_F6:2875$D7 P1
$A_P0_DAC_F5:3104$D7 P0
$A_P1_DAC_F5:2884$D7 P1
$A_P0_DAC_F4:2673$D7 P0
$A_P1_DAC_F4:2721$D7 P1
$A_P0_DAC_F3:2927$D7 P0
$A_P1_DAC_F3:2896$D7 P1
$A_P0_DAC_F2:3443$D7 P0
$A_P1_DAC_F2:3378$D7 P1
$A_P0_DAC_F1:2364$D7 P0
$A_P1_DAC_F1:2485$D7 P1
$A_P0_DAC_F0:2799$D7 P0
$A_P1_DAC_F0:2290$D7 P1
$A_P0_DAC_EF:2696$D7 P0
$A_P1_DAC_EF:2929$D7 P1
$A_P0_DAC_EE:2682$D7 P0
$A_P1_DAC_EE:2649$D7 P1
$A_P0_DAC_ED:2836$D7 P0
$A_P1_DAC_ED:2509$D7 P1
$A_P0_DAC_EC:2576$D7 P0
$A_P1_DAC_EC:2758$D7 P1
$A_P0_DAC_EB:2461$D7 P0
$A_P1_DAC_EB:2564$D7 P1
$A_P0_DAC_EA:2538$D7 P0
$A_P1_DAC_EA:2393$D7 P1
$A_P0_DAC_E9:2701$D7 P0
$A_P1_DAC_E9:2882$D7 P1
$A_P0_DAC_E8:2392$D7 P0
$A_P1_DAC_E8:2228$D7 P1
$A_P0_DAC_E7:2182$D7 P0
$A_P1_DAC_E7:2268$D7 P1
$A_P0_DAC_E6:2075$D7 P0
$A_P1_DAC_E6:2248$D7 P1
$A_P0_DAC_E5:2047$D7 P0
$A_P1_DAC_E5:2023$D7 P1
$A_P0_DAC_E4:1971$D7 P0
$A_P1_DAC_E4:1883$D7 P1
$A_P0_DAC_E3:1989$D7 P0
$A_P1_DAC_E3:1944$D7 P1
$A_P0_DAC_E2:2029$D7 P0
$A_P1_DAC_E2:1887$D7 P1
$A_P0_DAC_E1:2072$D7 P0
$A_P1_DAC_E1:2006$D7 P1
$A_P0_DAC_E0:1996$D7 P0
$A_P1_DAC_E0:1867$D7 P1
$A_P0_DAC_DF:2042$D7 P0
$A_P1_DAC_DF:1966$D7 P1
$A_P0_DAC_DE:1978$D7 P0
$A_P1_DAC_DE:1993$D7 P1
 -- 27.07s
tb__753__SCREEN_Set_Feature_Soft_Bit_Read_scr10209b5p2p0V__nvcc
Temp: 92 92 93 91 92 92 92 92 
D0 GB20
D0 GB22
MLC
D1 GB20
D1 GB22
MLC
D2 GB20
D2 GB22
MLC
D3 GB20
D3 GB22
MLC
D4 GB20
D4 GB22
MLC
D5 GB20
D5 GB22
MLC
D6 GB20
D6 GB22
MLC
D7 GB22
D7 GB24
MLC
GBD:cnt = 0
 -- 7.82s
tb__732__SCREEN_broken_daisy_chain_pt1_scr10147b5p0p0__nvcc
Temp: 92 92 94 92 92 92 93 93 
GBD:cnt = 0
 -- 0.62s
tb__431__SCREEN_ers_prg_delay_scr10295b5p0p0__nvcc
Temp: 92 92 94 91 92 92 92 92 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 0.68s
tb__199__SCREEN_smb_register_ylog_scr10227b5p0p0V__nvcc
Temp: 92 92 93 92 92 92 93 92 
GBD:cnt = 0
 -- 0.48s
tb__362__MLC_ERS_scr10048b5p0p0V__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.71s
tb__432__SCREEN_SDE_Scalable_TTR_scr10076b5p1p0V__nvcc
Temp: 94 95 96 94 95 94 95 95 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 139.43s
tb__428__SCREEN_VDD_Scalable_TTR_scr10079b5p1p0V__nvcc
Temp: 93 93 95 92 93 93 94 93 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 139.36s
tb__445__SCREEN_SLC_VDD_scr10356b5p2p0V_TTR__nvcc
Temp: 93 93 95 92 93 93 93 93 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 43.24s
tb__435__SCREEN_VDDA_Scalable_TTR_scr10092b5p1p0V__nvcc
Temp: 93 93 94 92 93 92 93 93 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 139.48s
tb__443__SCREEN_VDDSA_p2m2_Scalable_TTR_scr10093b5p1p0V__nvcc
Temp: 94 94 95 93 93 93 94 93 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 139.44s
tb__425__SCREEN_VFOUR_m6_scr10354b5p0p0V__nvcc
Temp: 94 93 95 92 94 93 94 94 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 69.94s
tb__426__SCREEN_VFOUR_p2m2_scr10398b5p2p0V__nvcc
Temp: 94 93 95 93 94 93 93 93 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 193.92s
tb__749__SCREEN_MP_MLC_ERS_susp_shmoo_CMD51_scr11029b5p1p0__nvcc
Temp: 92 93 94 92 93 92 93 93 
GBD:cnt = 0
 -- 1832.44s
tb__215__SCREEN_single_plane_rd_clkout_scr10296b5p1p0__nvcc
Temp: 93 93 94 92 93 93 93 93 
D0 GB50
D1 GB50
D2 GB50
D3 GB50
D4 GB50
D5 GB50
D6 GB50
D7 GB50
GBD:cnt = 0
 -- 585.73s
tb__454__SCREEN_plane_mergeclk_misalignment_scr11103b5p0p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 6.62s
tb__437__SCREEN_cmd33_read_scr10736b5p0p0V__nvcc
Temp: 93 93 95 92 94 93 93 94 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 148.69s
tb__770__SCREEN_set_get_overwritten_two_directions_scr11030b5p0p0__nvcc
Temp: 93 93 94 92 93 93 93 93 
GBD:cnt = 0
 -- 2.46s
tb__726__SCREEN_tprog_SLC_TLC_interleave_scr10685b5p3p0__nvcc
Temp: 93 93 94 92 93 92 93 93 
D0 GB100
D0 GB102
D1 GB100
D1 GB102
D2 GB100
D2 GB102
D3 GB100
D3 GB102
D4 GB100
D4 GB102
D5 GB100
D5 GB102
D6 GB100
D6 GB102
D7 GB100
D7 GB102
GBD:cnt = 0
 -- 0.54s
tb__258__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 92 93 94 92 93 92 93 93 
 -- 27.91s
tb__673__SCREEN_bb_latch_set_vddvdda_p2_scr10392b5p0p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBD:cnt = 0
 -- 0.65s
tb__671__SCREEN_bb_latch_set_vddvdda_scr10139b5p0p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBD:cnt = 0
 -- 1.29s
tb__675__SCREEN_bb_latch_reset_vddvdda_plus2_scr10156b5p0p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBD:cnt = 0
 -- 0.76s
tb__677__SCREEN_bb_latch_reset_vddvdda_minus2_scr10163b5p0p0__nvcc
Temp: 92 92 93 91 92 92 93 92 
GBD:cnt = 0
 -- 0.77s
tb__672__SCREEN_bb_latch_sense_SDE36ns_scr10730b5p0p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBD:cnt = 0
 -- 7.75s
tb__436__SCREEN_open_block_read_scr10178b5p1p0V__nvcc
Temp: 92 92 93 91 92 92 92 92 
S2: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
D0 GB4
D1 GB4
D2 GB4
D3 GB4
D4 GB4
D5 GB4
D6 GB4
D7 GB4
S8: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
D0 GB14
D1 GB14
D2 GB14
D3 GB14
D4 GB14
D5 GB14
D6 GB14
D7 GB14
S9: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 113.40s
tb__422__SCREEN_open_block_1WL_scr10214b5p0p0V__nvcc
Temp: 95 95 97 94 96 95 95 95 
S2: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S3:Asc MLC PRG
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S4: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S5: Des MLC Prog
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S6: MLC RD
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 93.25s
tb__421__SCREEN_open_block_1WL_by16_scr10239b5p1p0V__nvcc
Temp: 93 93 95 93 94 93 93 94 
S1 MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S2:Asc MLC PRG
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S3:MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S4:Des MLC PRG
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S5:MLC RD
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 117.47s
tb__739__TLC_READ_DYN_DLA_ON_scr10222b5p0p0V__nvcc
Temp: 92 93 94 92 93 92 93 93 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 27.55s
tb__683__SCREEN_over_program_sa6_scr10701b5p0p1__nvcc
Temp: 92 92 94 92 92 92 93 93 
D0 GB5C6
D0 GB5C8
D0 GB5CA
D0 GB5CC
D0 GB690
D0 GB692
D0 GB694
D0 GB696
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
D1 GB5C8
D1 GB5CA
D1 GB5CC
D1 GB5CE
D1 GB690
D1 GB692
D1 GB694
D1 GB696
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
D2 GB5C6
D2 GB5C8
D2 GB5CA
D2 GB5CC
D2 GB690
D2 GB692
D2 GB694
D2 GB696
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
D3 GB5C6
D3 GB5C8
D3 GB5CA
D3 GB5CC
D3 GB690
D3 GB692
D3 GB694
D3 GB696
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
D4 GB5C6
D4 GB5C8
D4 GB5CA
D4 GB5CC
D4 GB690
D4 GB692
D4 GB694
D4 GB696
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
D5 GB5C6
D5 GB5C8
D5 GB5CA
D5 GB5CC
D5 GB690
D5 GB692
D5 GB694
D5 GB696
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
D6 GB5C6
D6 GB5C8
D6 GB5CA
D6 GB5CC
D6 GB690
D6 GB692
D6 GB694
D6 GB696
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
D7 GB5C6
D7 GB5C8
D7 GB5CA
D7 GB5CC
D7 GB690
D7 GB692
D7 GB694
D7 GB696
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 40.37s
tb__170__SCREEN_gbc_scr10070b5p0p0V__nvcc
Temp: 92 92 93 91 92 92 92 92 
BC_DIE0_P0: B1A 162C 30F2 3480 3AD6 41B6 48AE cnt = 7
BC_DIE0_P1: 56 76C 1640 194A 2078 25AA 2866 2DA0 2FD8 360C 3924 421A 4328 cnt = 13
BC_DIE1_P0: E4C 2522 2826 cnt = 3
BC_DIE1_P1: 1B6E 3918 3C26 4078 40C4 43B2 cnt = 6
BC_DIE2_P0: 1E8 834 902 9B6 E74 1422 20F8 2570 28B4 303C 3130 3134 4260 43BE 44C0 cnt = 15
BC_DIE2_P1: 6E6 1084 1B38 1CE2 1DE4 2108 355C cnt = 7
BC_DIE3_P0: 45E 5BA 61A 1F3E 244A 2D28 2D42 3C6A cnt = 8
BC_DIE3_P1: E6 5C2 F80 1348 13B8 1474 14B4 14B6 16D8 16EC 1D7A 1F42 1FC0 2078 2742 2D4A 3490 3638 3B52 3C1E 3FA8 cnt = 21
BC_DIE4_P0: 3EA 22FE 2718 2882 295C 3716 cnt = 6
BC_DIE4_P1: 1890 3B10 3BA0 cnt = 3
BC_DIE5_P0: 338 1708 4178 cnt = 3
BC_DIE5_P1: 2130 26AC cnt = 2
BC_DIE6_P0: 1C0 CA2 D4A 1296 16E6 18A4 19F0 1B36 28AC 2E5E 30C6 3516 3966 4378 46A8 cnt = 15
BC_DIE6_P1: 672 CCE cnt = 2
BC_DIE7_P0: 320 11E6 1F9A 2544 2B42 cnt = 5
BC_DIE7_P1: 4AE 5A6 77E DCE 219C 272E 3662 371E cnt = 8
GBD:cnt = 0
 -- 1.04s
tb__216__SCREEN_CRD_clk_out_scr10303b5p0p0__nvcc
Temp: 92 92 94 91 92 92 92 92 
GBD:cnt = 0
 -- 4.46s
tb__173__SCREEN_bl_open_0gbc_scr10112b5p1p0V__nvcc
Temp: 92 92 93 91 92 92 92 92 
D0 GB67E
D1 GB67E
D2 GB67E
D3 GB67E
D4 GB67E
D5 GB67E
D6 GB67E
D7 GB67E
GBD:cnt = 0
 -- 0.63s
tb__167__SCREEN_bl_leak_0gbc_scr10101b5p1p0V__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBD:cnt = 0
 -- 0.49s
tb__952__SCREEN_cluster_blk_x16_scr10246b5p0p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
D0 MaxPHY Cluster by16:1
D1 MaxPHY Cluster by16:1
D2 MaxPHY Cluster by16:2
D3 MaxPHY Cluster by16:1
D4 MaxPHY Cluster by16:1
D5 MaxPHY Cluster by16:2
D6 MaxPHY Cluster by16:2
D7 MaxPHY Cluster by16:1
GBD:cnt = 0
 -- 0.49s
tb__953__SCREEN_cluster_blk_x4_scr10247b5p0p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
D0 MaxPHY Cluster by4:1
D1 MaxPHY Cluster by4:1
D2 MaxPHY Cluster by4:2
D3 MaxPHY Cluster by4:1
D4 MaxPHY Cluster by4:1
D5 MaxPHY Cluster by4:1
D6 MaxPHY Cluster by4:3
D7 MaxPHY Cluster by4:1
GBD:cnt = 0
 -- 0.97s
tb__954__SCREEN_cluster_blk_x2_scr10248b5p0p0__nvcc
Temp: 92 92 93 91 92 92 92 92 
D0 MaxPHY Cluster by2:2
D1 MaxPHY Cluster by2:1
D2 MaxPHY Cluster by2:2
D3 MaxPHY Cluster by2:2
D4 MaxPHY Cluster by2:2
D5 MaxPHY Cluster by2:2
D6 MaxPHY Cluster by2:3
D7 MaxPHY Cluster by2:2
GBD:cnt = 0
 -- 0.49s
tb__940__TRIM_rf_bb_scr10102b5p1p1__nvcc
Temp: 92 92 93 91 92 92 92 92 
D0 19 BB add
D1 6 BB add
D2 44 BB add
D3 29 BB add
D4 16 BB add
D5 22 BB add
D6 17 BB add
D7 17 BB add
GBD:cnt = 0
GBD:cnt = 0
 -- 5.58s
tb__692__BB_Map_Check__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBB_DIE0_P0: 300 302 308 30A 33E 3F6 714 716 71C 71E 8EE 944 960 9D2 AC8 cnt = 15
GBB_DIE0_P1: 1B5 5B3 839 AA5 cnt = 4
GBB_DIE1_P0: 5C6 76A 7E6 cnt = 3
GBB_DIE1_P1: 7 46B 8AD cnt = 3
GBB_DIE2_P0: 14E 274 276 27C 27E 32E 334 336 33C 33E 62C 6E2 766 786 804 806 80C 80E cnt = 18
GBB_DIE2_P1: 125 127 12D 12F 6A1 6A3 6A9 6AB 6D1 6D3 6D9 6DB 713 885 887 88D 88F 9A1 9A5 9A7 9AD 9AF AA5 AA7 AAD AAF cnt = 26
GBB_DIE3_P0: 35A 448 498 562 960 962 968 96A A60 A62 A68 A6A cnt = 12
GBB_DIE3_P1: 391 3A9 3F5 3F7 3FD 3FF 561 563 569 56B 5A1 5A3 5A9 5AB 84D 9DF A9B cnt = 17
GBB_DIE4_P0: CE 13E 362 60C C0A CA6 cnt = 6
GBB_DIE4_P1: B5 B7 BD BF 2C1 3EF 5B5 6CD 80B 95F cnt = 10
GBB_DIE5_P0: 19A 6C0 6C2 6C8 6CA 836 A88 B24 B34 B36 B3C B3E cnt = 12
GBB_DIE5_P1: 8D 115 117 11D 11F 135 5EF 683 68F C3D cnt = 10
GBB_DIE6_P0: 206 724 726 72C 72E 732 734 736 748 752 88A A2A BD8 cnt = 13
GBB_DIE6_P1: 29 193 819 AFD cnt = 4
GBB_DIE7_P0: 2FA 3DA 494 5FC 63E 714 716 71C 71E 926 BF4 cnt = 11
GBB_DIE7_P1: 21 561 68F 767 793 BFD cnt = 6
GBD:cnt = 0
 -- 2.50s
tb__7__Outgoing_Parm_Check__nvcc
Temp: 92 92 93 91 92 92 92 92 
D0 Mismatch:0
D1 Mismatch:0
D2 Mismatch:0
D3 Mismatch:0
D4 Mismatch:0
D5 Mismatch:0
D6 Mismatch:0
D7 Mismatch:0
GBD:cnt = 0
 -- 1.03s
tb__131__SLC_RD_PRG_rfcopy_outgoing_scr10091b5p1p1V__nvcc
Temp: 92 92 93 91 92 92 92 92 
D0 Skip
D1 Skip
D2 Skip
D3 Skip
D4 Skip
D5 Skip
D6 Skip
D7 Skip
GBD:cnt = 0
 -- 0.48s
tb__815__SLC_PRG_program_rev_scr10118b5p0p0V__nvcc
Temp: 92 92 93 91 92 92 92 92 
Has stmp,skip
 -- 0.48s
tb__814__SLC_PRG_stamp_CST_scr10081b5p0p0V__nvcc
Temp: 92 92 93 91 92 92 92 92 
Has stamp
 -- 0.48s
tb__813__SLC_RD_stamp_CST_scr10082b5p1p1V__nvcc
Temp: 92 92 93 91 92 92 92 92 
GBD:cnt = 0
 -- 0.48s

 ++++++ Section 0 Completed ++++++ 

TotalTime = 103442.22s
TEST COMPLETED

DUT4 BLK0x71c CST Datalog print finish
DUT4 found CST pass info.

DUT20 BLK0x71c CST Datalog print start

 ++++++ CDT Section 0 ++++++ 
Test Block Number: 214
tb__0__Init__nvcc
Temp: 90 89 88 88 89 89 88 89 
CST V2
Product: V7512X42AKB5PL_Rev04
Product: V7512X42AKB5PL_Rev04
XML_MD5: DABAC1D84170E49E283C6ECEA9188F20
Lib Rev: 103
Log Format Rev: 6
TOTAL DIE: 8
TOTAL PLN: 2
Program Name: V7512X42AKB5PL_Rev04
HW Ver: 25
TB FW Ver: 14
DC FW Ver: 17
BIB S/N  : 66 80 31
Slot:01
Test Time  : 05/19/21 09:27
Size: 10*14
Location : M10
 -- 0.22s
tb__120__XY_Location_Display__nvcc
Temp: 90 89 88 89 89 89 88 89 
DIE0 LOT:EP0405246.00C W:21 X:15 Y:16
DIE1 LOT:EP0405246.00C W:21 X:15 Y:15
DIE2 LOT:EP0405256.00C W:01 X:24 Y:26
DIE3 LOT:EP0405246.00C W:21 X:15 Y:17
DIE4 LOT:EP0405246.00C W:20 X:13 Y:17
DIE5 LOT:EP0405246.00C W:20 X:15 Y:17
DIE6 LOT:EP0405256.00C W:17 X:06 Y:19
DIE7 LOT:EP0405246.00C W:20 X:12 Y:17
 -- 0.03s
tb__3__Scan_Parm__nvcc
Temp: 89 90 88 88 89 89 88 89 
 -- 0.08s
tb__2__POR__nvcc
Temp: 90 90 88 89 89 89 88 89 
GBD:cnt = 0
 -- 0.00s
tb__4__Find_Block_for_CST_Log__nvcc
Temp: 90 90 88 89 89 89 88 89 
Has log B71C
GBD:cnt = 0
GBD:cnt = 0
 -- 5.11s
tb__236__POR_from_RF_blk1_scr10074b5p0p0__nvcc
Temp: 90 90 88 89 89 89 88 90 
GBD:cnt = 0
 -- 0.49s
tb__5__Print_Parm__nvcc
Temp: 90 90 88 89 89 89 88 90 
P_DIE00 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1E 62 00 80 48 31 B1 B5 B6 30 31 4E CE C0 3F 
P0x020: EA 16 93 1B B7 C7 88 87 35 91 D0 A3 21 25 61 61 
P0x030: 5B 5C 61 73 30 88 27 63 62 5C 5C 61 73 30 C8 E7 
P0x040: 2F 2D 2E E9 2C A9 91 33 87 C6 68 39 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 45 41 09 98 
P0x060: 9A 44 E4 A8 5C B0 08 10 00 00 F0 0F 00 E2 E2 DA 
P0x070: 91 A5 88 00 CB AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A7 67 99 A9 69 67 8A 00 03 0C 
P0x0E0: 48 67 11 06 00 00 4A 25 25 27 2B 1C 1C 24 00 40 
P0x0F0: 80 67 98 4C 63 59 DE 56 55 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE01 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B0 B6 B7 31 31 4F CF BF 40 
P0x020: EA 17 93 1B B7 C8 88 87 35 8F C7 A0 20 26 62 61 
P0x030: 5C 5C 61 72 30 88 27 63 62 5C 5C 61 71 30 C8 E7 
P0x040: 2F 2D 2D E8 2C A9 91 33 87 C7 68 38 97 2C AE CC 
P0x050: 86 2B 5E 2C 0C CD 1B 01 02 10 00 01 45 41 09 98 
P0x060: 9A 44 E4 A9 5C B0 08 10 00 00 F0 00 00 E2 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A8 67 9A A9 67 66 89 00 03 0B 
P0x0E0: 48 67 10 0B 00 00 4A 25 23 27 1C 24 1B 2C 00 40 
P0x0F0: 80 66 9A 4C 63 58 DE 55 55 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE02 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B2 B6 B7 32 32 4F CF C0 3F 
P0x020: EA 17 93 1B B6 C7 88 87 36 90 CA 9E 20 25 62 61 
P0x030: 5B 5C 61 73 30 88 26 62 60 5A 5A 5F 70 30 C8 E5 
P0x040: 30 2E 2E EA 2E B0 91 33 86 C6 68 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 46 41 09 98 
P0x060: 9A 44 E4 A7 5C AF 08 10 00 00 00 21 32 F4 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A7 67 9A A9 67 66 8A 00 03 0B 
P0x0E0: 47 67 10 06 00 00 4A 1C 23 27 22 2C 14 2C 00 40 
P0x0F0: 80 67 8A 4B 5E 54 DA 51 53 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE03 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1D 62 00 80 48 31 B0 B6 B5 31 31 4F CF BF 3F 
P0x020: EA 17 93 1B B7 C7 88 88 35 90 C1 A0 19 25 60 5F 
P0x030: 59 59 5E 6F 30 88 27 63 62 5B 5B 60 71 30 C8 E7 
P0x040: 2F 2D 2E E8 2C A9 90 33 87 C8 69 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 45 40 09 98 
P0x060: 9A 44 E4 A7 5C AF 08 10 00 00 F0 0F 00 E2 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A8 58 98 AA 67 63 8A 00 03 0C 
P0x0E0: 48 56 0F 0A 00 00 4A 25 1C 27 1A 24 14 24 00 40 
P0x0F0: 80 65 9C 4C 65 59 E0 56 56 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE04 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1E 62 00 80 48 31 B0 B6 B6 31 2F 4F CF BF 3E 
P0x020: EA 17 93 1B B7 C8 88 87 35 90 C4 A4 1E 25 62 61 
P0x030: 5B 5B 61 72 30 88 25 62 61 5C 5C 61 72 30 C8 E6 
P0x040: 2E 2D 2E EA 2F A9 91 33 86 C8 69 39 97 2B AE CC 
P0x050: 86 2B 5E 2C 0D CD 1B 01 02 10 00 01 46 41 0A 98 
P0x060: 9A 44 E4 A7 5C B0 08 10 00 00 00 10 11 E3 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A8 66 9A A9 68 66 8A 00 03 0C 
P0x0E0: 48 67 11 0A 00 00 4A 24 24 27 25 2C 14 24 00 40 
P0x0F0: 80 66 9D 4C 64 57 DE 54 55 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE05 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1E 62 00 80 48 31 B2 B6 B7 32 31 4F CF BE 3F 
P0x020: EA 17 93 1B B7 C7 88 88 37 8F BE A1 15 24 61 60 
P0x030: 5B 5B 60 71 30 88 26 63 62 5C 5C 62 73 30 C8 E6 
P0x040: 2F 2E 2F EA 2C A9 91 33 87 C8 69 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0C CD 1B 01 02 10 00 01 46 41 09 98 
P0x060: 9A 44 E4 A7 5C B0 08 10 00 00 F0 10 11 E2 E2 DA 
P0x070: 91 A5 88 00 CC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A9 57 98 AA 67 68 8A 00 03 0C 
P0x0E0: 48 57 12 08 00 00 4A 24 23 27 25 24 14 24 00 40 
P0x0F0: 80 67 A1 4C 66 58 E1 55 58 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE06 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1E 62 00 80 48 32 B0 B6 B6 32 30 4F CF BE 3F 
P0x020: EA 17 93 1B B7 C8 88 87 36 92 CC A3 21 24 60 60 
P0x030: 5B 5A 60 71 30 88 26 63 62 5C 5B 60 71 30 C8 E8 
P0x040: 2F 2D 2F EC 2F B1 90 33 86 C7 69 38 96 2B AE CC 
P0x050: 86 2A 5D 2B 0D CD 1B 01 02 10 00 01 45 40 09 98 
P0x060: 9A 44 E4 A5 5B AF 08 10 00 10 01 21 32 05 E2 DA 
P0x070: 91 A5 88 00 DC AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A9 57 9A A9 67 65 89 00 03 0B 
P0x0E0: 47 57 10 0E 00 00 4A 24 24 27 24 25 13 24 00 40 
P0x0F0: 80 64 86 4B 5D 57 DD 55 56 30 07 EA 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

P_DIE07 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
P0x010: A6 1F 62 00 80 48 31 B2 B6 B7 31 32 4F CF BE 3F 
P0x020: EA 17 93 1B B7 C7 87 88 36 90 CD 9C 1F 25 61 61 
P0x030: 5C 5C 61 73 30 88 26 62 62 5C 5B 60 71 30 C8 E7 
P0x040: 2F 2D 2E EA 2E B0 91 33 87 C8 69 38 96 2B AE CC 
P0x050: 86 2B 5E 2C 0C CD 1B 01 02 10 00 01 46 41 0A 98 
P0x060: 9A 44 E4 A8 5C B0 08 10 00 00 00 10 11 E3 E2 DA 
P0x070: 91 A5 88 00 CB AD E7 00 00 00 20 52 45 40 00 47 
P0x080: 49 79 3F 00 19 02 C0 C8 01 00 00 00 00 11 39 00 
P0x090: 08 31 00 0F 00 80 E2 65 0A 0A 0A 1A 12 49 EE 6E 
P0x0A0: 10 46 00 10 01 00 00 00 00 00 00 50 20 10 40 00 
P0x0B0: 54 00 C6 92 91 84 88 7D 22 00 B5 09 44 05 13 50 
P0x0C0: 05 00 D5 5C D5 56 5A 39 7A D9 6A D5 5A 7D A4 7F 
P0x0D0: 00 01 07 0A 00 00 A7 67 9A A9 68 66 8A 00 03 0C 
P0x0E0: 48 67 10 0B 00 00 4A 23 1B 2F 25 24 1C 24 00 40 
P0x0F0: 80 69 9B 4C 65 56 DE 53 55 30 07 E9 80 00 10 00 
P0x100: 00 74 BF 3A 54 94 12 A0 3F 90 7B 21 6F E4 49 4D 
P0x110: 8F 53 00 00 08 90 27 30 00 13 01 00 35 71 27 33 
P0x120: 88 F5 90 06 8F 08 41 0A 1D 0D 0A 63 9B 9B 2D F0 
P0x130: D5 2A 00 66 38 7F 0A 13 1A A9 B6 68 92 CA 09 8C 
P0x140: 06 17 7C 58 85 86 0A 4B 59 A8 09 29 02 88 10 63 
P0x150: 18 34 80 F4 12 84 1E 56 7C 84 62 16 F8 07 00 49 
P0x160: F2 BD 47 55 09 17 09 07 55 13 50 2D 5D 4D 49 EC 
P0x170: 40 81 A8 9A 40 10 8E 01 A0 82 0E 2B 8D 0A 00 35 
P0x180: 0E 60 02 00 

 -- 6.19s
tb__6__Parm_Ver_Check_CMD4C__nvcc
Temp: 90 90 88 89 89 89 88 90 
DSParm_D0:?
GBD:cnt = 0
 -- 0.96s
tb__123__ID_RD_RE_WE_check_scr10064b5p0p0__nvcc
Temp: 90 90 88 89 89 89 88 90 
GBD:cnt = 0
 -- 0.48s
tb__818__SLC_RD_stamp_KGD_scr10407b5p0p0V__nvcc
Temp: 90 90 88 89 89 89 88 90 
GBD:cnt = 0
 -- 0.48s
tb__817__SLC_RD_stamp_fixcol_SH_scr10082b5p3p1V__nvcc
Temp: 90 90 89 89 89 89 88 90 
GBD:cnt = 0
 -- 0.48s
tb__130__SLC_RD_PRG_rfcopy_scr10091b5p1p1V__nvcc
Temp: 90 90 89 89 89 89 88 90 
D0 Skip
D1 Skip
D2 Skip
D3 Skip
D4 Skip
D5 Skip
D6 Skip
D7 Skip
GBD:cnt = 0
 -- 0.48s
tb__930__TRIM_rf_reset_swapblock_woUR_scr10087b5p0p0__nvcc
Temp: 90 90 89 88 89 89 88 89 
GBD:cnt = 0
GBD:cnt = 0
 -- 5.58s
tb__205__Incoming_BC_Check__nvcc
Temp: 90 90 89 89 89 89 89 90 
GBC_DIE0_P0: 8F2 E3E 199C 3C04 3C1C cnt = 5
GBC_DIE0_P1: 9F4 1118 37E2 cnt = 3
GBC_DIE1_P0: 10FE 2052 2C06 2F2E 4194 42BE cnt = 6
GBC_DIE1_P1: 3A94 3AC8 cnt = 2
GBC_DIE2_P0: 10E0 1260 1FA0 2472 3360 347E 384E 3B06 cnt = 8
GBC_DIE2_P1: 1560 1924 1D8E 3BA4 418E 41FA 446C cnt = 7
GBC_DIE3_P0: 364 3E16 463C cnt = 3
GBC_DIE3_P1: D70 11C0 2A28 2FF0 cnt = 4
GBC_DIE4_P0: 9E0 1180 159C 26AA cnt = 4
GBC_DIE4_P1: 1076 1CE6 260C 2A7C 2BE2 3E0A cnt = 6
GBC_DIE5_P0: 59A 1070 171C 188E 23CA 354C 356E 3F5E 4046 cnt = 9
GBC_DIE5_P1: B60 1392 2990 cnt = 3
GBC_DIE6_P0: 146C 14B6 1552 1840 1BF0 2D8C 36EC 42F4 4926 cnt = 9
GBC_DIE6_P1: 1EC 54C 1510 1960 2368 2728 2856 2C7C 2F56 3704 3790 38BA 3BE0 3D02 4194 42BA cnt = 16
GBC_DIE7_P0: 126A 1EC8 2634 309A 316E 4006 cnt = 6
GBC_DIE7_P1: 10A0 2122 2A84 30DC cnt = 4
GBD:cnt = 0
 -- 0.54s
tb__691__Incoming_BB_Check__nvcc
Temp: 90 90 89 89 89 89 89 90 
GBB_DIE0_P0: 14C 2AC 2D2 324 4F4 686 714 716 71C 71E cnt = 10
GBB_DIE0_P1: 15 85 87 8D 8F FF 651 653 659 65B 831 BF9 C71 C73 C75 C77 C79 C7B C7D C7F cnt = 20
GBB_DIE1_P0: 72 160 162 168 16A 5A2 702 7DA 88A 9C4 9C6 9CC 9CE cnt = 13
GBB_DIE1_P1: 1 11B 275 277 27D 27F 2BF 40F 417 443 487 4C9 4E5 5C9 6D5 6DB 6DD 923 A1B C25 C27 C2B C2D C2F cnt = 24
GBB_DIE2_P0: F6 334 4B0 4B2 4B8 4BA 580 7E6 92C AAA cnt = 10
GBB_DIE2_P1: 375 9A1 AC5 AC7 ACD ACF CCD cnt = 7
GBB_DIE3_P0: 64E 68E 792 cnt = 3
GBB_DIE3_P1: 2E1 323 4CB 541 543 549 54B 6D1 6D3 6D9 6DB 8AB AE9 cnt = 13
GBB_DIE4_P0: 44 46 4C 4E CC 368 3A6 3F4 3F6 5EC 602 60A 612 622 624 62A 62C 630 632 634 636 638 63A 63C 63E 640 642 644 646 648 64A 64C 64E 650 652 654 656 658 65A 65C 65E 662 664 666 66A 66C 66E 670 672 674 676 678 67A 67C 67E 680 682 684 686 688 68A 68C 68E 798 C84 cnt = 65
GBB_DIE4_P1: 231 233 239 23B 415 5C7 633 641 643 975 A05 A07 A0D A0F BC5 BC7 BCD BCF cnt = 18
GBB_DIE5_P0: B78 C7C cnt = 2
GBB_DIE5_P1: 48B 537 5D1 A87 cnt = 4
GBB_DIE6_P0: 148 1D2 6E0 6E2 6E8 6EA 790 A3A cnt = 8
GBB_DIE6_P1: 2B5 3F7 42B 5A5 5BB 7D7 841 8B5 8F7 BE5 C03 cnt = 11
GBB_DIE7_P0: 2C8 624 626 62C 62E 6DA 714 716 71C 71E 800 A2A A56 BC4 cnt = 14
GBB_DIE7_P1: 1F 6EB cnt = 2
GBD:cnt = 0
 -- 2.52s
tb__702__STRESS_datapath_scr10226b5p4p0__hvcc
Temp: 90 90 89 89 89 89 88 90 
stress stamp exist, Skip
GBD:cnt = 0
 -- 1.06s
tb__704__STRESS_allG_cycling_scr10648b5p3p1__hvcc
Temp: 90 90 89 89 89 89 88 90 
stress stamp exist, Skip
GBD:cnt = 0
 -- 0.48s
tb__772__SCREEN_AIPR_toggle_stuck_after_allG_cycle_scr11094b5p0p0__nvcc
Temp: 90 90 89 89 89 89 88 90 
D0 GB0
D1 GB0
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 0.62s
tb__719__STRESS_9_allG_cycling_1_EPR_X3_scr11394b5p0p0__nvcc
Temp: 90 90 89 89 89 89 88 90 
B0:0-91C vs92C 
B80:0-93C vs91C 
B100:0-94C vs92C 
B180:0-93C vs92C 
B200:0-94C vs92C 
B280:0-93C vs92C 
B300:0-93C vs92C 
B380:0-94C vs92C 
B400:0-94C vs92C 
B480:0-93C vs91C 
B500:0-93C vs92C 
B580:0-93C vs92C 
B600:0-93C vs92C 
B680:0-94C vs92C 
B700:0-93C vs92C 
B780:0-94C vs92C 
B800:0-93C vs91C 
B880:0-93C vs91C 
B900:0-93C vs91C 
B980:0-93C vs91C 
BA00:0-93C vs91C 
BA80:0-93C vs91C 
BB00:0-93C vs91C 
BB80:0-93C vs91C 
BC00:0-93C vs91C 
BC80:0-93C vs91C 
[EPR 1]
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: 38A cnt = 1
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: 2CA cnt = 1
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: E3 1CD 1F7 225 327 3DB 419 477 4FD 541 607 cnt = 11
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
B0:0-91C vs91C 
B80:0-93C vs91C 
B100:0-93C vs91C 
B180:0-93C vs91C 
B200:0-93C vs91C 
B280:0-92C vs90C 
B300:0-93C vs91C 
B380:0-93C vs91C 
B400:0-93C vs90C 
B480:0-93C vs91C 
B500:0-93C vs91C 
B580:0-93C vs91C 
B600:0-93C vs91C 
B680:0-92C vs90C 
B700:0-93C vs91C 
B780:0-93C vs91C 
B800:0-93C vs91C 
B880:0-93C vs91C 
B900:0-93C vs91C 
B980:0-93C vs91C 
BA00:0-93C vs91C 
BA80:0-93C vs91C 
BB00:0-93C vs91C 
BB80:0-93C vs91C 
BC00:0-93C vs91C 
BC80:0-93C vs91C 
[EPR 2]
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: 50E 5F2 cnt = 2
GBB_DIE2_P1: 1DF 2EF cnt = 2
GBB_DIE3_P0: E2 cnt = 1
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: F9 2AD B53 cnt = 3
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
B0:0-90C 
B80:0-93C vs91C 
B100:0-93C vs91C 
B180:0-93C vs91C 
B200:0-93C vs91C 
B280:0-93C vs91C 
B300:0-93C vs91C 
B380:0-93C vs91C 
B400:0-93C vs91C 
B480:0-93C vs90C 
B500:0-93C vs91C 
B580:0-93C vs91C 
B600:0-93C vs92C 
B680:0-92C vs91C 
B700:0-93C vs91C 
B780:0-93C vs91C 
B800:0-93C vs91C 
B880:0-93C vs91C 
B900:0-93C vs91C 
B980:0-93C vs91C 
BA00:0-93C vs91C 
BA80:0-93C vs91C 
BB00:0-93C vs90C 
BB80:0-93C vs91C 
BC00:0-93C vs91C 
BC80:0-93C vs91C 
[EPR 3]
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: 10A 472 502 5BA cnt = 4
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: 1A cnt = 1
GBB_DIE3_P1: 197 cnt = 1
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: 17 cnt = 1
GBB_DIE6_P0: 140 cnt = 1
GBB_DIE6_P1: 367 373 479 5E5 cnt = 4
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 34155.69s
tb__124__ID_RD_scr10065b5p1p0__hvcc
Temp: 92 92 90 91 91 91 90 92 
GBD:cnt = 0
 -- 0.58s
tb__125__ID_RD_scr10065b5p1p0__nvcc
Temp: 92 92 90 90 91 91 90 92 
GBD:cnt = 0
 -- 1.06s
tb__351__SLC_ERS_phys_secure_scr10054b5p2p0__nvcc
Temp: 92 92 90 90 91 91 90 92 
D0 GB0
D1 GB2
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 0.53s
tb__330__SLC_ERS_scr10049b5p0p0V__nvcc
Temp: 92 92 90 90 91 91 90 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.27s
tb__160__SCREEN_bl_open_repair_scr10100b5p2p0__nvcc
Temp: 93 93 92 92 93 93 92 93 
D0 GB67E
D1 GB67E
D2 GB67E
D3 GB63E
D4 GB62E
D5 GB67E
D6 GB67E
D7 GB67E
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 5.88s
tb__161__SCREEN_bl_leak_repair_scr10084b5p2p0__nvcc
Temp: 92 92 90 91 91 91 90 92 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 5.71s
tb__192__SCREEN_sa_latch_detect_repair_scr10384b5p0p0__nvcc
Temp: 92 92 90 90 91 91 90 91 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 6.21s
tb__203__SCREEN_regtrans_slc_scr10213b5p0p0__nvcc
Temp: 92 91 90 90 91 90 90 92 
Apple V2 Legacy mode
D0 GB0
D0 GB2
D1 GB2
D1 GB4
D2 GB0
D2 GB2
D3 GB0
D3 GB2
D4 GB0
D4 GB2
D5 GB0
D5 GB2
D6 GB0
D6 GB2
D7 GB0
D7 GB2
GBD:cnt = 0
 -- 4.84s
tb__191__SCREEN_din_dout_17tiers_scr10174b5p2p0__nvcc
Temp: 92 92 90 90 91 91 90 92 
GBD:cnt = 0
 -- 8.06s
tb__1190__SCREEN_din_dout_CMD16_TM_random_scr11009b5p0p0__nvcc
Temp: 91 91 90 90 90 90 90 91 
Apple V2 Legacy mode
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 0.92s
tb__193__SCREEN_cmd80_xdlreset_vdd_scr10237b5p0p0__nvcc
Temp: 91 91 90 90 90 90 90 90 
GBD:cnt = 0
 -- 0.51s
tb__194__SCREEN_segmented_bitscan_scr10238b5p1p0__nvcc
Temp: 91 91 90 90 90 90 90 91 
GBD:cnt = 0
 -- 0.49s
tb__195__SCREEN_latches_folding1_scr10160b5p0p0__nvcc
Temp: 91 91 90 90 90 90 89 91 
D0 GB0
D1 GB2
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 4.38s
tb__211__SCREEN_iso_latch_set_reset_scr10146b5p1p0__nvcc
Temp: 91 91 90 90 90 90 89 90 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 9.83s
tb__200__SCREEN_xdl_cmd32_cmdca_scr10179b5p0p0__nvcc
Temp: 91 91 90 90 90 90 90 91 
D0 GB0
D1 GB2
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 6.67s
tb__197__MONITOR_dnor_bit_scan_scr10367b5p1p0__nvcc
Temp: 92 91 90 90 91 91 90 91 
 -- 0.57s
tb__674__SCREEN_block_addressing_scr10135b5p1p0V__nvcc
Temp: 92 92 90 90 91 91 90 91 
GBD:cnt = 0
 -- 34.89s
tb__259__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 92 92 90 90 91 91 90 91 
 -- 28.39s
tb__547__SCREEN_sgd_rc_scr10456b5p0p0__nvcc
Temp: 92 92 90 90 91 91 90 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 48.05s
tb__548__SCREEN_sgs_rc_scr10456b5p0p0__nvcc
Temp: 91 90 89 89 90 90 89 90 
D0 B85:0
D0 B65B:0
D0 B71C:FF
D1 B27D:0
D1 B9C6:0
D1 BC27:0
D2 B4B8:0
D2 BACD:0
D3 B541:0
D3 B6D1:0
D4 B4C:0
D4 B239:0
D4 BA0D:0
D4 BBCD:0
D6 B6E2:0
D7 B626:0
D7 B71C:FF
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__549__SCREEN_wldd0_rc_scr10456b5p0p0__nvcc
Temp: 91 90 90 90 90 90 89 90 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__550__SCREEN_wldd1_rc_scr10456b5p0p0__nvcc
Temp: 91 91 89 90 90 90 89 90 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__551__SCREEN_wlds0_rc_scr10456b5p0p0__nvcc
Temp: 91 90 90 89 90 90 89 90 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 13.17s
tb__552__SCREEN_wldl_rc_scr10456b5p0p0__nvcc
Temp: 91 91 90 90 90 90 89 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__553__SCREEN_wldu_rc_scr10456b5p0p0__nvcc
Temp: 91 91 90 90 90 90 89 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__554__SCREEN_wlds1_rc_scr10456b5p0p0__nvcc
Temp: 91 91 89 90 90 90 90 90 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.69s
tb__555__SCREEN_datawl_rc_portion_HT_scr10458b5p0p0__nvcc
Temp: 91 91 90 90 90 90 89 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 865.00s
tb__360__MLC_ERS_scr10048b5p0p0V__nvcc
Temp: 91 91 89 90 90 90 90 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.48s
tb__470__SCREEN_mh_open_scr10150b5p0p0V__nvcc
Temp: 93 93 92 92 93 93 92 93 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 4.16s
tb__467__SCREEN_mh_mh_scr10885b5p0p0__nvcc
Temp: 92 92 91 91 92 92 91 92 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 117.64s
tb__493__SCREEN_mh_mh_per_page_scr10887b5p0p0__nvcc
Temp: 92 91 89 90 90 91 90 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 116.87s
tb__492__SCREEN_wl_mh_ivr_scr10155b5p3p0V__nvcc
Temp: 91 91 89 90 90 90 89 90 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 28.88s
tb__162__SCREEN_bls_leak_scr10149b5p3p1__nvcc
Temp: 91 90 90 90 90 90 89 91 
D0 GB0
D1 GB2
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 1.06s
tb__164__SCREEN_bl_bli_scr10143b5p2p0__nvcc
Temp: 91 91 90 89 90 90 90 91 
D0 GB0
D1 GB2
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 2.52s
tb__250__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 91 90 89 90 90 90 89 90 
 -- 27.91s
tb__474__SCREEN_blksel_ref_scr10188b5p0p0__nvcc
Temp: 91 91 90 90 90 90 90 90 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 205.51s
tb__501__SCREEN_blkseln_ld_viso_scr10114b5p2p2__nvcc
Temp: 91 90 89 90 90 90 89 90 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 41.95s
tb__510__SCREEN_blksel_li_leak_scr10446b5p4p0__nvcc
Temp: 93 93 92 92 93 93 92 93 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 205.68s
tb__499__SCREEN_wl_wl_woDD_cc_scr10487b5p1p0__nvcc
Temp: 91 91 90 90 90 90 89 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1748.15s
tb__500__SCREEN_wl_wl_withDD_cc_scr10482b5p1p0__nvcc
Temp: 92 91 90 90 90 90 90 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1748.63s
tb__475__SCREEN_wl_wl_direct_sin_scr10116b5p1p1__nvcc
Temp: 90 90 90 89 90 90 89 90 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1380.21s
tb__468__SCREEN_wl_wl_direct_sin_scr10463b5p0p1__nvcc
Temp: 91 91 90 90 90 90 89 91 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1379.56s
tb__460__SCREEN_wl_wl_direct_sin_ref_scr10703b5p3p0__nvcc
Temp: 91 91 90 90 90 90 90 90 
D0 Np2_VPG_VDD:144 147 147 148 142 143 139 141 137 138 137 138 135 136 135 136 
D0 Np2_VDD_VPG:135 135 136 136 134 135 135 135 134 134 135 135 134 134 134 134 
D0 Np6_VPG_VDD:152 153 154 154 152 152 152 153 151 153 153 154 151 152 152 153 
D0 Np6_VDD_VPG:125 126 126 127 126 126 125 126 125 126 127 126 126 126 126 126 
D0 Np4_VPG_VDD:135 135 136 136 136 136 135 137 135 135 136 136 136 135 135 136 
D0 Np4_VDD_VPG:139 140 142 141 140 140 140 140 139 140 141 141 140 140 140 141 
D1 Np2_VPG_VDD:150 153 152 154 149 149 147 148 145 145 144 145 142 143 143 144 
D1 Np2_VDD_VPG:142 143 144 144 142 143 144 144 142 143 144 144 142 143 143 144 
D1 Np6_VPG_VDD:164 165 166 166 164 163 165 165 165 165 166 166 164 164 166 167 
D1 Np6_VDD_VPG:135 135 136 135 135 135 136 136 135 136 136 136 136 136 137 137 
D1 Np4_VPG_VDD:149 148 149 149 148 148 149 150 150 150 151 151 149 150 152 152 
D1 Np4_VDD_VPG:156 157 158 158 156 156 158 158 157 157 160 159 157 157 159 160 
D2 Np2_VPG_VDD:150 153 151 152 148 148 148 149 147 147 146 147 145 145 146 147 
D2 Np2_VDD_VPG:145 146 145 145 144 144 146 147 145 146 145 145 144 145 146 147 
D2 Np6_VPG_VDD:161 162 161 161 160 160 163 164 162 163 162 161 160 161 164 165 
D2 Np6_VDD_VPG:139 139 139 138 139 138 139 140 139 139 140 139 139 139 140 140 
D2 Np4_VPG_VDD:149 149 149 149 148 148 150 151 149 150 150 149 149 149 151 152 
D2 Np4_VDD_VPG:155 155 155 154 155 153 156 156 155 155 156 155 155 154 157 157 
D3 Np2_VPG_VDD:149 151 153 153 147 147 144 145 141 141 142 142 140 140 141 141 
D3 Np2_VDD_VPG:140 141 143 142 140 140 142 143 139 140 144 143 141 140 143 144 
D3 Np6_VPG_VDD:166 168 172 169 169 167 168 170 167 169 173 170 170 168 170 172 
D3 Np6_VDD_VPG:132 132 135 134 133 132 134 134 133 133 135 134 134 133 135 135 
D3 Np4_VPG_VDD:149 150 153 151 151 150 152 152 151 151 155 153 152 151 153 154 
D3 Np4_VDD_VPG:159 160 166 162 162 158 161 162 158 160 166 163 161 159 161 163 
D4 Np2_VPG_VDD:164 168 169 169 162 161 159 160 154 155 155 155 152 152 154 155 
D4 Np2_VDD_VPG:154 155 157 156 154 153 156 157 154 154 158 157 154 154 159 159 
D4 Np6_VPG_VDD:188 190 193 192 189 188 191 193 189 191 194 193 191 189 195 195 
D4 Np6_VDD_VPG:144 144 146 146 144 143 146 146 145 145 147 147 145 144 147 148 
D4 Np4_VPG_VDD:168 169 171 171 168 167 170 171 169 169 172 171 169 169 173 173 
D4 Np4_VDD_VPG:180 181 185 183 180 179 182 184 180 181 185 183 180 179 184 184 
D5 Np2_VPG_VDD:156 159 160 161 153 154 151 152 147 148 148 149 146 146 147 149 
D5 Np2_VDD_VPG:148 148 149 150 147 147 149 150 147 147 150 150 148 148 151 151 
D5 Np6_VPG_VDD:178 179 181 181 178 177 180 181 179 179 181 182 179 178 182 183 
D5 Np6_VDD_VPG:139 138 139 139 138 138 140 139 138 139 140 140 139 139 141 140 
D5 Np4_VPG_VDD:159 160 161 161 159 159 161 162 159 160 162 162 160 160 163 163 
D5 Np4_VDD_VPG:169 170 174 173 169 168 171 171 169 170 174 172 169 169 172 172 
D6 Np2_VPG_VDD:145 147 147 149 145 146 144 145 143 144 143 144 142 143 143 143 
D6 Np2_VDD_VPG:142 143 143 144 141 143 144 143 142 142 143 144 141 143 144 144 
D6 Np6_VPG_VDD:157 157 159 161 156 160 159 160 158 158 159 163 158 161 161 161 
D6 Np6_VDD_VPG:137 137 137 138 137 137 137 137 137 137 138 138 137 137 138 138 
D6 Np4_VPG_VDD:147 147 148 149 147 148 148 148 147 147 148 150 147 149 149 149 
D6 Np4_VDD_VPG:152 152 153 155 151 154 153 153 152 152 153 156 151 154 154 154 
D7 Np2_VPG_VDD:154 157 156 159 150 152 150 151 145 146 146 147 143 144 146 147 
D7 Np2_VDD_VPG:146 147 147 149 144 146 148 149 145 146 148 150 146 147 150 150 
D7 Np6_VPG_VDD:176 178 177 181 175 178 180 180 178 178 179 184 176 180 182 183 
D7 Np6_VDD_VPG:137 137 138 139 136 138 139 139 137 137 138 140 136 138 140 140 
D7 Np4_VPG_VDD:159 160 160 164 158 161 162 162 160 160 161 165 159 162 164 164 
D7 Np4_VDD_VPG:169 170 171 176 167 170 172 172 168 170 172 175 166 170 172 173 
GBD:cnt = 0
 -- 316.95s
tb__459__SCREEN_wl_wl_direct_sin_ref_scr11399b5p0p0__nvcc
Temp: 100 100 98 99 99 99 98 100 
D0 Np2_VPG_VDD:214 218 219 224 198 201 190 191 177 178 175 177 170 171 174 176 
D0 Np2_VDD_VPG:180 181 186 187 175 177 183 185 175 176 186 188 177 178 183 184 
D0 Np6_VPG_VDD:251 253 261 262 250 250 250 252 249 251 261 261 249 248 252 255 
D0 Np6_VDD_VPG:153 154 159 159 154 154 156 158 152 153 160 160 155 155 158 159 
D0 Np4_VPG_VDD:197 198 205 205 199 199 199 200 196 197 205 204 198 197 200 202 
D0 Np4_VDD_VPG:225 227 241 238 228 227 225 227 223 224 235 233 224 222 223 225 
D1 Np2_VPG_VDD:220 225 225 231 205 207 196 198 183 185 181 183 175 177 182 183 
D1 Np2_VDD_VPG:187 189 192 193 181 182 191 193 184 184 193 193 182 184 191 192 
D1 Np6_VPG_VDD:265 265 271 271 259 260 264 265 263 262 269 268 259 258 267 266 
D1 Np6_VDD_VPG:162 162 166 166 161 161 166 165 162 161 167 167 161 161 167 167 
D1 Np4_VPG_VDD:208 208 215 212 206 204 211 211 207 207 213 212 205 205 212 212 
D1 Np4_VDD_VPG:240 241 250 248 236 236 239 240 238 237 245 243 232 231 238 239 
D2 Np2_VPG_VDD:194 200 195 197 181 183 178 180 169 171 167 168 163 165 168 170 
D2 Np2_VDD_VPG:169 171 170 170 165 165 171 173 167 169 171 171 166 167 171 173 
D2 Np6_VPG_VDD:223 225 223 221 216 216 222 226 223 225 223 222 216 216 225 228 
D2 Np6_VDD_VPG:153 154 154 153 152 151 155 156 153 154 155 154 153 152 156 157 
D2 Np4_VPG_VDD:181 181 181 180 178 177 183 184 181 182 182 181 180 178 185 186 
D2 Np4_VDD_VPG:203 205 207 203 201 197 204 207 202 204 207 203 199 196 204 206 
D3 Np2_VPG_VDD:204 210 214 212 193 192 182 184 170 172 172 171 166 165 169 171 
D3 Np2_VDD_VPG:175 177 182 179 171 170 177 179 170 171 183 181 173 171 177 180 
D3 Np6_VPG_VDD:244 246 256 250 245 241 244 247 243 245 255 249 244 239 245 248 
D3 Np6_VDD_VPG:151 153 156 155 152 151 154 155 151 152 157 156 153 152 156 156 
D3 Np4_VPG_VDD:192 193 200 196 194 190 194 195 190 193 201 196 193 189 195 197 
D3 Np4_VDD_VPG:221 224 236 229 224 217 220 224 218 222 232 225 219 213 219 222 
D4 Np2_VPG_VDD:228 234 235 235 213 212 204 205 189 192 188 189 183 182 189 191 
D4 Np2_VDD_VPG:195 197 201 200 189 188 199 201 191 192 202 200 191 191 199 201 
D4 Np6_VPG_VDD:272 274 279 276 267 265 272 274 269 272 277 275 265 264 275 277 
D4 Np6_VDD_VPG:169 168 172 171 166 165 173 173 167 168 173 172 167 166 173 174 
D4 Np4_VPG_VDD:218 218 223 222 215 213 220 222 217 217 221 222 214 213 222 222 
D4 Np4_VDD_VPG:249 251 258 256 245 243 248 250 245 247 253 250 240 238 246 249 
D5 Np2_VPG_VDD:214 218 219 221 198 200 191 193 180 181 178 180 173 173 178 179 
D5 Np2_VDD_VPG:184 185 187 187 177 178 186 187 179 180 187 188 179 180 186 187 
D5 Np6_VPG_VDD:252 255 258 259 247 248 252 254 251 252 257 257 245 246 253 256 
D5 Np6_VDD_VPG:158 159 162 161 157 156 162 162 157 157 163 162 157 157 163 164 
D5 Np4_VPG_VDD:200 201 204 204 198 198 201 203 199 200 203 203 197 197 203 204 
D5 Np4_VDD_VPG:229 231 236 236 224 223 228 231 226 227 233 231 221 220 227 228 
D6 Np2_VPG_VDD:175 180 178 184 169 174 165 165 160 161 158 161 157 158 158 159 
D6 Np2_VDD_VPG:159 160 161 164 157 159 161 163 158 158 161 165 157 160 163 163 
D6 Np6_VPG_VDD:203 204 204 211 199 205 203 205 203 205 204 212 201 206 205 207 
D6 Np6_VDD_VPG:147 147 148 149 146 148 149 148 148 147 148 150 148 148 149 150 
D6 Np4_VPG_VDD:170 170 172 176 169 173 173 173 171 172 172 177 171 174 175 175 
D6 Np4_VDD_VPG:189 191 193 198 187 192 190 192 189 190 191 197 186 191 191 192 
D7 Np2_VPG_VDD:208 212 211 216 193 196 187 188 175 177 173 176 167 170 175 175 
D7 Np2_VDD_VPG:180 181 182 185 172 176 183 184 175 177 183 186 174 177 184 185 
D7 Np6_VPG_VDD:246 249 248 255 240 246 246 249 246 249 248 256 239 244 249 251 
D7 Np6_VDD_VPG:157 158 159 163 154 157 161 161 157 156 160 164 155 157 162 163 
D7 Np4_VPG_VDD:200 201 200 209 194 201 202 204 199 200 200 208 194 201 204 207 
D7 Np4_VDD_VPG:229 231 231 240 221 228 228 231 226 228 228 235 217 223 227 229 
GBD:cnt = 0
 -- 316.92s
tb__1473__SCREEN_wl_wl_ref_scr11263b5p0p0__nvcc
Temp: 100 101 99 100 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 467.15s
tb__481__SCREEN_wl_li_woDD_scr10436b5p2p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 233.60s
tb__476__SCREEN_wl_li_ld_withDD_scr10467b5p3p0__nvcc
Temp: 101 101 100 100 100 100 100 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 234.04s
tb__502__SCREEN_wl_mh_cc_scr10279b5p0p0__nvcc
Temp: 101 101 100 100 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 760.89s
tb__478__SCREEN_wl_mh_scr10232b5p0p1__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 464.48s
tb__486__SCREEN_wl_mh_withoutDD_scr10276b5p0p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 464.42s
tb__465__SCREEN_wl_mh_woDD_scr10278b5p2p1__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 465.79s
tb__507__SCREEN_wl_mh_woDD_cc_scr10280b5p2p0__nvcc
Temp: 101 101 100 100 100 100 100 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 760.89s
tb__506__SCREEN_wl_mh_withDD_cc_scr10281b5p2p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 760.90s
tb__479__SCREEN_wl_mh_withDD_scr10283b5p2p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 465.56s
tb__482__SCREEN_sgd_leak_eoc_scr10182b5p4p1__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 23.32s
tb__505__SCREEN_sgd_leak_cc_noEOC_scr10183b5p4p1__nvcc
Temp: 103 103 101 101 102 102 101 103 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 56.42s
tb__491__SCREEN_eld_scr10469b5p1p0__nvcc
Temp: 104 104 102 102 102 103 101 103 
D0 HV_CLK:0x0057 0x0000 0x0057 0x0059 0x0058 0x0056 0x0000 0x0058 0x0058 0x0057 0x0058 0x0059 
D1 HV_CLK:0x005C 0x005A 0x005B 0x0059 0x005C 0x005B 0x0056 0x005B 0x005A 0x005C 0x005B 0x005A 
D2 HV_CLK:0x0054 0x0052 0x0050 0x0054 0x0052 0x0054 0x0053 0x0053 0x0054 0x0055 0x0056 0x0055 
D3 HV_CLK:0x0058 0x005D 0x0058 0x005A 0x0059 0x005A 0x005D 0x005C 0x005A 0x005B 0x005B 0x005B 
D4 HV_CLK:0x005C 0x005A 0x005C 0x005D 0x0000 0x005C 0x0000 0x005F 0x005E 0x005C 0x005D 0x005C 
D5 HV_CLK:0x005C 0x005F 0x005C 0x005C 0x005B 0x0060 0x005B 0x005F 0x005E 0x0060 0x005D 0x005E 
D6 HV_CLK:0x0053 0x0052 0x0052 0x0054 0x0054 0x0056 0x0054 0x0054 0x0054 0x0053 0x0051 0x0053 
D7 HV_CLK:0x005D 0x0059 0x005D 0x005A 0x0060 0x0059 0x005F 0x005C 0x005C 0x0058 0x005F 0x005B 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 13.56s
tb__484__SCREEN_sgs_leak_scr10187b5p3p1__nvcc
Temp: 104 104 102 102 103 103 102 103 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 11.92s
tb__485__SCREEN_sgs_leak_cc_scr10115b5p2p0__nvcc
Temp: 103 103 102 101 102 102 101 103 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 28.73s
tb__641__SCREEN_sgsld_wlld_combo_eoc_scr10448b5p2p0V__nvcc
Temp: 104 104 102 102 102 103 101 103 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 940.64s
tb__642__SCREEN_sgsld_sgdvt_combo_scr10181b5p5p1V__nvcc
Temp: 101 101 100 100 101 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 129.56s
tb__640__SCREEN_sgdld_blkselld_combo_eoc_scr10460b5p0p0V__nvcc
Temp: 104 104 102 103 103 103 101 103 
S1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S2
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S3
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 283.89s
tb__648__SCREEN_sgdhighvt_sgdrc_combo_eoc_scr10984b5p0p0__nvcc
Temp: 103 103 101 101 102 102 101 102 
high_sgd:
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
sgd_rc:
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 89.24s
tb__256__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 101 101 100 100 100 100 100 101 
 -- 27.91s
tb__525__SCREEN_weak_pump_erase_scr10455b5p1p1__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 123.96s
tb__260__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 102 102 101 101 101 101 101 102 
 -- 28.39s
tb__526__SCREEN_weak_pump_program_scr10454b5p1p2__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBB_DIE0_P0: 42 54 6CC 6D0 6D6 6DE 6E2 cnt = 7
GBB_DIE0_P1: 43 55 6CD 6D1 6D7 6DF 6E3 cnt = 7
GBB_DIE1_P0: 4E 6CC 6D2 cnt = 3
GBB_DIE1_P1: 4F 6CD 6D3 cnt = 3
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: 54 6CC 6D4 6DC 6DE 6E8 cnt = 6
GBB_DIE3_P1: 55 6D5 6DD 6DF cnt = 4
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: 671 cnt = 1
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 123.98s
tb__261__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 102 102 101 101 101 101 101 102 
 -- 27.91s
tb__1523__SCREEN_weak_pump_read_scr11400b5p1p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
EP
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: 673 675 67B 67D 683 685 68B 68D cnt = 8
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
[IB 90]
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: 677 679 67F 687 689 cnt = 5
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 201.03s
tb__361__MLC_ERS_scr10048b5p0p0V__nvcc
Temp: 101 101 100 100 101 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 7.98s
tb__497__SCREEN_wl_ld_woDD_viso_cc_scr10465b5p2p1__nvcc
Temp: 104 103 101 102 103 102 101 103 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 318.44s
tb__498__SCREEN_wl_ld_withDD_viso_cc_scr10476b5p1p1__nvcc
Temp: 101 101 100 100 100 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 313.08s
tb__251__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 101 101 100 100 100 101 100 100 
 -- 27.91s
tb__520__SCREEN_tlc_combos2e_scr10262b5p4p4__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 40.90s
tb__390__MLC_RD_ff_data_scr10071b5p0p0V__nvcc
Temp: 104 104 102 102 103 103 102 103 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1027.97s
tb__252__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 103 103 101 101 102 102 101 102 
 -- 28.39s
tb__527__SCREEN_slc_combos2e_scr10473b5p1p0__nvcc
Temp: 101 101 100 100 100 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.33s
tb__391__SLC_RD_ff_data_scr10050b5p0p0V__nvcc
Temp: 104 103 102 102 102 102 101 103 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 342.94s
tb__103__Parm_Trim__nvcc
Temp: 102 102 101 101 101 101 101 102 
D0 Skip Trim
D1 Skip Trim
D2 Skip Trim
D3 Skip Trim
D4 Skip Trim
D5 Skip Trim
D6 Skip Trim
D7 Skip Trim
GBD:cnt = 0
GBD:cnt = 0
 -- 5.61s
tb__270__SLC_PRG_all00_2tier_scr10068b5p3p0V__nvcc
Temp: 101 101 100 100 101 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 3103.95s
tb__392__SLC_RD_00_data_scr10069b5p0p0V__nvcc
Temp: 101 101 100 100 100 100 100 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 468.99s
tb__333__SLC_ERS_scr10049b5p0p0V__nvcc
Temp: 101 101 100 100 101 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.78s
tb__272__SLC_PRG_allaa_2tier_scr10358b5p0p0V__nvcc
Temp: 103 104 102 102 102 103 101 103 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 3104.18s
tb__271__SLC_ERS_PRG_aipr_blkaddr_dependent_scr10319b5p0p0_TTR__nvcc
Temp: 101 101 100 100 100 100 99 100 
B0:0-101C vs101C 
B80:0-101C vs101C 
B100:0-101C vs101C 
B180:0-101C vs101C 
B200:0-101C vs101C 
B280:0-101C vs101C 
B300:0-101C vs101C 
B380:0-101C vs101C 
B400:0-101C vs101C 
B480:0-101C vs101C 
B500:0-101C vs101C 
B580:0-101C vs101C 
B600:0-101C vs100C 
B680:0-101C vs101C 
B700:0-101C vs101C 
B780:0-101C vs101C 
B800:0-101C vs101C 
B880:0-101C vs101C 
B900:0-101C vs101C 
B980:0-101C vs101C 
BA00:0-101C vs101C 
BA80:0-101C vs101C 
BB00:0-101C vs100C 
BB80:0-101C vs101C 
BC00:0-101C vs101C 
BC80:0-101C vs101C 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 3779.80s
tb__701__STRESS_manual_blk_ers_scr10137b5p1p1__nvcc
Temp: 101 101 100 100 100 100 99 101 
 -- 1.85s
tb__393__SLC_RD_ERS_blkaddr_dependent_aipr_scr10320b5p0p0V_TTR__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 795.31s
tb__253__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 101 101 100 101 101 101 100 101 
 -- 27.91s
tb__279__SLC_ERS_PRG_aipr_blkaddr_depend_1p0v_scr10573b5p2p1__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 4266.09s
tb__380__SLC_RD_ERS_blkaddr_dependent_aipr_scr10320b5p0p0V_TTR__nvcc
Temp: 101 101 100 100 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 795.39s
tb__254__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 101 101 100 100 101 101 100 101 
 -- 27.91s
tb__303__MLC_ERS_PRG_Scalable_TTR_scr10193b5p3p0V__hvcc
Temp: 101 101 100 100 100 100 100 101 
B0:0-101C vs101C 
B80:0-104C vs101C 
B100:0-104C vs101C 
B180:0-104C vs101C 
B200:0-104C vs101C 
B280:0-104C vs101C 
B300:0-104C vs101C 
B380:0-104C vs101C 
B400:0-104C vs101C 
B480:0-104C vs101C 
B500:0-104C vs101C 
B580:0-104C vs101C 
B600:0-104C vs101C 
B680:0-104C vs101C 
B700:0-104C vs101C 
B780:0-104C vs101C 
B800:0-104C vs101C 
B880:0-104C vs101C 
B900:0-104C vs101C 
B980:0-104C vs101C 
BA00:0-104C vs101C 
BA80:0-104C vs101C 
BB00:0-104C vs101C 
BB80:0-104C vs101C 
BC00:0-104C vs101C 
BC80:0-104C vs101C 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 4652.56s
tb__709__STRESS_manual_blk_ers_scr10137b5p1p1__nvcc
Temp: 103 103 101 101 101 102 101 103 
 -- 1.95s
tb__398__MLC_RD_ERS_aipr_scr10194b5p1p0V__nvcc
Temp: 102 102 101 101 101 101 101 102 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 2428.77s
tb__451__SCREEN_TLC_RD_FF_VREAD_margin_scr10943b5p0p0__nvcc
Temp: 101 101 100 100 101 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 12.80s
tb__255__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 101 101 100 100 101 101 100 101 
 -- 27.91s
tb__529__SCREEN_allg_low_vt_s2p_scr10890b5p2p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 1903.95s
tb__531__SCREEN_vsgd_lowVT_allg_low_vt_combo_scr11283b5p0p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 37.47s
tb__532__SCREEN_NVT_scr11344b5p1p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
EP:
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
VT check:
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 483.76s
tb__452__SCREEN_SLC_EPR_CMD_B2_scr10975b5p0p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$SP:0$D0 P0
$SP:0$D0 P1
$SP:0$D1 P0
$SP:0$D1 P1
$SP:0$D2 P0
$SP:0$D2 P1
$SP:0$D3 P0
$SP:0$D3 P1
$SP:0$D4 P0
$SP:0$D4 P1
$SP:0$D5 P0
$SP:0$D5 P1
$SP:0$D6 P0
$SP:0$D6 P1
$SP:0$D7 P0
$SP:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$MP:0$D0 P0
$MP:0$D0 P1
$MP:0$D1 P0
$MP:0$D1 P1
$MP:0$D2 P0
$MP:0$D2 P1
$MP:0$D3 P0
$MP:0$D3 P1
$MP:0$D4 P0
$MP:0$D4 P1
$MP:0$D5 P0
$MP:0$D5 P1
$MP:0$D6 P0
$MP:0$D6 P1
$MP:0$D7 P0
$MP:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$SP_Cache:0$D0 P0
$SP_Cache:0$D0 P1
$SP_Cache:0$D1 P0
$SP_Cache:0$D1 P1
$SP_Cache:0$D2 P0
$SP_Cache:0$D2 P1
$SP_Cache:0$D3 P0
$SP_Cache:0$D3 P1
$SP_Cache:0$D4 P0
$SP_Cache:0$D4 P1
$SP_Cache:0$D5 P0
$SP_Cache:0$D5 P1
$SP_Cache:0$D6 P0
$SP_Cache:0$D6 P1
$SP_Cache:0$D7 P0
$SP_Cache:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$MP_Cache:0$D0 P0
$MP_Cache:0$D0 P1
$MP_Cache:0$D1 P0
$MP_Cache:0$D1 P1
$MP_Cache:0$D2 P0
$MP_Cache:0$D2 P1
$MP_Cache:0$D3 P0
$MP_Cache:0$D3 P1
$MP_Cache:0$D4 P0
$MP_Cache:0$D4 P1
$MP_Cache:0$D5 P0
$MP_Cache:0$D5 P1
$MP_Cache:0$D6 P0
$MP_Cache:0$D6 P1
$MP_Cache:0$D7 P0
$MP_Cache:0$D7 P1
GBD:cnt = 0
 -- 2282.95s
tb__302__MLC_ERS_PRG_sample_scr10199b5p0p0V__lvcc
Temp: 101 101 100 100 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 54.39s
tb__396__MLC_RD_ERS_sample_scr10201b5p0p0V__hvcc
Temp: 102 102 100 101 101 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 16.22s
tb__308__MLC_ERS_PRG_sample_B2_scr10200b5p1p0__lvcc
Temp: 103 103 101 102 102 102 101 103 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$SP:0$D0 P0
$SP:0$D0 P1
$SP:0$D1 P0
$SP:0$D1 P1
$SP:0$D2 P0
$SP:0$D2 P1
$SP:0$D3 P0
$SP:0$D3 P1
$SP:0$D4 P0
$SP:0$D4 P1
$SP:0$D5 P0
$SP:0$D5 P1
$SP:0$D6 P0
$SP:0$D6 P1
$SP:0$D7 P0
$SP:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$MP:0$D0 P0
$MP:0$D0 P1
$MP:0$D1 P0
$MP:0$D1 P1
$MP:0$D2 P0
$MP:0$D2 P1
$MP:0$D3 P0
$MP:0$D3 P1
$MP:0$D4 P0
$MP:0$D4 P1
$MP:0$D5 P0
$MP:0$D5 P1
$MP:0$D6 P0
$MP:0$D6 P1
$MP:0$D7 P0
$MP:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$SP_Cache:0$D0 P0
$SP_Cache:0$D0 P1
$SP_Cache:0$D1 P0
$SP_Cache:0$D1 P1
$SP_Cache:0$D2 P0
$SP_Cache:0$D2 P1
$SP_Cache:0$D3 P0
$SP_Cache:0$D3 P1
$SP_Cache:0$D4 P0
$SP_Cache:0$D4 P1
$SP_Cache:0$D5 P0
$SP_Cache:0$D5 P1
$SP_Cache:0$D6 P0
$SP_Cache:0$D6 P1
$SP_Cache:0$D7 P0
$SP_Cache:0$D7 P1
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
$MP_Cache:0$D0 P0
$MP_Cache:0$D0 P1
$MP_Cache:0$D1 P0
$MP_Cache:0$D1 P1
$MP_Cache:0$D2 P0
$MP_Cache:0$D2 P1
$MP_Cache:0$D3 P0
$MP_Cache:0$D3 P1
$MP_Cache:0$D4 P0
$MP_Cache:0$D4 P1
$MP_Cache:0$D5 P0
$MP_Cache:0$D5 P1
$MP_Cache:0$D6 P0
$MP_Cache:0$D6 P1
$MP_Cache:0$D7 P0
$MP_Cache:0$D7 P1
GBD:cnt = 0
 -- 6738.18s
tb__733__SCREEN_TLC_EPR_with_CMD_fx_chip_select_scr10687b5p0p0__nvcc
Temp: 101 100 99 100 100 100 99 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 131.11s
tb__769__SCREEN_AIPR_TLC_SLC_1p0v_scr10995b5p0p0__nvcc
Temp: 101 101 100 100 100 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 77.21s
tb__788__SCREEN_DFT_pgm_susp_bgnd_ops_scr10066b5p1p0__nvcc
Temp: 101 101 100 100 100 100 100 100 
D0 GB0
D0 GB4
D1 GB2
D1 GB6
D2 GB0
D2 GB4
D3 GB0
D3 GB4
D4 GB0
D4 GB4
D5 GB0
D5 GB4
D6 GB0
D6 GB4
D7 GB0
D7 GB4
GBD:cnt = 0
 -- 8.49s
tb__789__SCREEN_DFT_cache_din_bgnd_ops_scr10044b5p3p0__nvcc
Temp: 101 101 100 100 101 101 100 101 
D0 GB0
D1 GB2
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 49.00s
tb__790__SCREEN_DFT_cache_dout_bgnd_ops_scr10043b5p1p0__nvcc
Temp: 101 100 99 100 100 100 99 100 
D0 GB0
D1 GB2
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 48.52s
tb__172__SCREEN_bl_leak_repair_out_scr10084b5p0p0__nvcc
Temp: 101 100 99 100 100 100 99 101 
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 5.71s
tb__171__SCREEN_bl_open_repair_out_scr10100b5p2p0__nvcc
Temp: 101 101 99 100 100 100 99 101 
D0 GB67E
D1 GB67E
D2 GB67E
D3 GB63E
D4 GB62E
D5 GB67E
D6 GB67E
D7 GB67E
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 5.88s
tb__257__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 101 101 100 100 100 100 100 100 
 -- 27.91s
tb__1788__SCREEN_SP_TLC_SLC_cprg_read_VDD_p2m2_scr10844b5p0p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
Apple V2 Legacy mode
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8599.78s
tb__448__SCREEN_nonconsecutive_MLC_ERS_PRG_scr11159b5p0p0__nvcc
Temp: 101 101 100 100 100 100 99 100 
D0 GB690
D0 GB0
D0 GB684
D1 GB690
D1 GB2
D1 GB68E
D2 GB690
D2 GB0
D2 GB68E
D3 GB690
D3 GB0
D3 GB68C
D4 GB690
D4 GB0
D4 GB620
D5 GB690
D5 GB0
D5 GB68E
D6 GB690
D6 GB0
D6 GB68E
D7 GB690
D7 GB0
D7 GB68E
GBD:cnt = 0
 -- 335.33s
tb__751__SCREEN_APL_S5E_CE_shared_prg_preload_scr11010b5p0p0__nvcc
Temp: 101 101 100 100 101 101 100 101 
skip 8D!!!
GBD:cnt = 0
 -- 0.48s
tb__747__SCREEN_AIPR_SLC_SLC_scr10242b5p1p0V__nvcc
Temp: 101 101 100 100 101 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 68.36s
tb__748__SCREEN_AIPR_TLC_TLC_scr10241b5p1p0V__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 103.86s
tb__752__SCREEN_AIPR_TLC_SLC_scr10243b5p1p0V__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 77.22s
tb__754__SCREEN_slc_tlc_pgm_folding2_scr10396b5p0p0V__nvcc
Temp: 101 101 100 100 100 100 100 101 
D0 GB0
D0 GB2
D0 GB4
D0 GB6
D1 GB2
D1 GB4
D1 GB6
D1 GB8
D2 GB0
D2 GB2
D2 GB4
D2 GB6
D3 GB0
D3 GB2
D3 GB4
D3 GB6
D4 GB0
D4 GB2
D4 GB4
D4 GB6
D5 GB0
D5 GB2
D5 GB4
D5 GB6
D6 GB0
D6 GB2
D6 GB4
D6 GB6
D7 GB0
D7 GB2
D7 GB4
D7 GB6
GBD:cnt = 0
 -- 9.25s
tb__793__SCREEN_DFT_vddstbgen_scr10286b5p1p0__nvcc
Temp: 101 101 100 100 101 101 100 101 
GBD:cnt = 0
 -- 1.01s
tb__725__SCREEN_tprog_SLC_1p0v_scr11015b5p0p0__nvcc
Temp: 101 101 100 100 101 101 100 101 
D0 GB680
D0 GB0
D0 GB690
D1 GB680
D1 GB2
D1 GB690
D2 GB680
D2 GB0
D2 GB690
D3 GB680
D3 GB0
D3 GB690
D4 GB668
D4 GB0
D4 GB690
D5 GB680
D5 GB0
D5 GB690
D6 GB680
D6 GB0
D6 GB690
D7 GB680
D7 GB0
D7 GB690
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 19.16s
tb__728__SCREEN_APL_SLC_tprog_scr10726b5p1p0__nvcc
Temp: 101 101 100 100 101 100 100 101 
D0 GB680
D0 GB0
D0 GB690
D1 GB680
D1 GB2
D1 GB690
D2 GB680
D2 GB0
D2 GB690
D3 GB680
D3 GB0
D3 GB690
D4 GB668
D4 GB0
D4 GB690
D5 GB680
D5 GB0
D5 GB690
D6 GB680
D6 GB0
D6 GB690
D7 GB680
D7 GB0
D7 GB690
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 19.66s
tb__729__SCREEN_APL_TLC_tprog_scr10727b5p1p0__nvcc
Temp: 102 101 100 100 101 101 100 101 
D0 GB680
D0 GB0
D0 GB690
D1 GB680
D1 GB2
D1 GB690
D2 GB680
D2 GB0
D2 GB690
D3 GB680
D3 GB0
D3 GB690
D4 GB668
D4 GB0
D4 GB690
D5 GB680
D5 GB0
D5 GB690
D6 GB680
D6 GB0
D6 GB690
D7 GB680
D7 GB0
D7 GB690
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 74.15s
tb__794__SCREEN_SLC_cache_prg_AIPR_vddp2_scr10378b5p0p0V__nvcc
Temp: 101 101 100 100 100 101 100 101 
Apple V2 Legacy mode
D0 GB0
D1 GB2
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 194.96s
tb__757__SCREEN_PSR_SLC_prog_scr10333b5p2p0V__nvcc
Temp: 101 101 100 100 100 100 100 100 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68E
D2 GB690
D2 GB68E
D3 GB690
D3 GB68C
D4 GB690
D4 GB668
D5 GB690
D5 GB68E
D6 GB690
D6 GB68E
D7 GB690
D7 GB68E
GBD:cnt = 0
 -- 598.48s
tb__758__SCREEN_PSR_SLC_read_scr10332b5p2p0V__nvcc
Temp: 101 101 100 101 101 101 100 101 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68E
D2 GB690
D2 GB68E
D3 GB690
D3 GB68C
D4 GB690
D4 GB668
D5 GB690
D5 GB68E
D6 GB690
D6 GB68E
D7 GB690
D7 GB68E
GBD:cnt = 0
 -- 470.81s
tb__759__SCREEN_PSR_TLC_read_scr10317b5p2p0V__nvcc
Temp: 101 101 100 100 100 101 100 101 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68E
D2 GB690
D2 GB68E
D3 GB690
D3 GB68C
D4 GB690
D4 GB668
D5 GB690
D5 GB68E
D6 GB690
D6 GB68E
D7 GB690
D7 GB68E
GBD:cnt = 0
 -- 520.46s
tb__213__SCREEN_smb_cache_sequence_scr10645b5p0p0__nvcc
Temp: 101 101 100 101 101 101 100 101 
GBD:cnt = 0
 -- 0.48s
tb__781__SCREEN_TLC_cache_prog_80_11_delay_scr10399b5p0p0__hvcc
Temp: 101 101 100 100 101 101 100 101 
D0 GB50
D1 GB50
D2 GB50
D3 GB50
D4 GB50
D5 GB50
D6 GB50
D7 GB50
GBD:cnt = 0
 -- 3.58s
tb__786__SCREEN_TLC_cache_rd_tWHR2_scr10325b5p0p0V__nvcc
Temp: 102 101 101 101 101 101 100 101 
D0 GB50
D1 GB50
D2 GB50
D3 GB50
D4 GB50
D5 GB50
D6 GB50
D7 GB50
GBD:cnt = 0
 -- 21.08s
tb__803__SCREEN_ASMR_multi_TLC_prg_susp_SLC_read_scr10654b5p4p0V__nvcc
Temp: 101 101 100 101 101 101 100 101 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68E
D2 GB690
D2 GB68E
D3 GB690
D3 GB68C
D4 GB690
D4 GB668
D5 GB690
D5 GB68E
D6 GB690
D6 GB68E
D7 GB690
D7 GB68E
GBD:cnt = 0
 -- 306.39s
tb__804__SCREEN_ASMR_multi_TLC_prg_susp_TLC_read_scr10655b5p4p0V__nvcc
Temp: 101 101 100 100 100 100 100 101 
Apple V2 Legacy mode
D0 GB690
D0 GB68E
D1 GB690
D1 GB68E
D2 GB690
D2 GB68E
D3 GB690
D3 GB68C
D4 GB690
D4 GB668
D5 GB690
D5 GB68E
D6 GB690
D6 GB68E
D7 GB690
D7 GB68E
GBD:cnt = 0
 -- 632.83s
tb__734__SCREEN_multi_SLC_ERS_suspend_RD_scr10584b5p0p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
D0 GB68E
D0 GB68C
D0 GB68A
D1 GB68E
D1 GB68C
D1 GB68A
D2 GB68E
D2 GB68C
D2 GB68A
D3 GB68C
D3 GB68A
D3 GB688
D4 GB668
D4 GB660
D4 GB62E
D5 GB68E
D5 GB68C
D5 GB68A
D6 GB68E
D6 GB68C
D6 GB68A
D7 GB68E
D7 GB68C
D7 GB68A
GBD:cnt = 0
 -- 8.79s
tb__735__SCREEN_single_SLC_ERS_suspend_RD_scr10582b5p0p0__nvcc
Temp: 101 101 100 100 101 101 100 101 
D0 GB68E
D0 GB68C
D0 GB68A
D1 GB68E
D1 GB68C
D1 GB68A
D2 GB68E
D2 GB68C
D2 GB68A
D3 GB68C
D3 GB68A
D3 GB688
D4 GB668
D4 GB660
D4 GB62E
D5 GB68E
D5 GB68C
D5 GB68A
D6 GB68E
D6 GB68C
D6 GB68A
D7 GB68E
D7 GB68C
D7 GB68A
GBD:cnt = 0
 -- 14.48s
tb__736__SCREEN_multi_MLC_ERS_Suspend_RD_scr10585b5p0p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
D0 GB68E
D0 GB68C
D0 GB68A
D1 GB68E
D1 GB68C
D1 GB68A
D2 GB68E
D2 GB68C
D2 GB68A
D3 GB68C
D3 GB68A
D3 GB688
D4 GB668
D4 GB660
D4 GB62E
D5 GB68E
D5 GB68C
D5 GB68A
D6 GB68E
D6 GB68C
D6 GB68A
D7 GB68E
D7 GB68C
D7 GB68A
GBD:cnt = 0
 -- 45.35s
tb__737__SCREEN_single_MLC_ERS_suspend_RD_scr10583b5p0p0__nvcc
Temp: 101 101 100 100 101 101 100 101 
D0 GB68E
D0 GB68C
D0 GB68A
D1 GB68E
D1 GB68C
D1 GB68A
D2 GB68E
D2 GB68C
D2 GB68A
D3 GB68C
D3 GB68A
D3 GB688
D4 GB668
D4 GB660
D4 GB62E
D5 GB68E
D5 GB68C
D5 GB68A
D6 GB68E
D6 GB68C
D6 GB68A
D7 GB68E
D7 GB68C
D7 GB68A
GBD:cnt = 0
 -- 82.04s
tb__755__SCREEN_single_SRG_SLC_read_scr10341b5p0p0V__nvcc
Temp: 101 101 100 100 101 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 132.33s
tb__756__SCREEN_multi_SRG_SLC_read_scr10342b5p0p0V__nvcc
Temp: 101 101 100 100 100 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 84.00s
tb__750__SCREEN_SLC_TLC_die_interleave_scr10412b5p0p0__nvcc
Temp: 101 101 100 100 101 101 100 101 
skip 8D!
GBD:cnt = 0
 -- 0.48s
tb__767__SCREEN_svfy_blk_jump_scr10421b5p0p0V__nvcc
Temp: 101 101 100 100 100 101 100 101 
D0 GB0
D0 GB2
D1 GB2
D1 GB4
D2 GB0
D2 GB2
D3 GB0
D3 GB2
D4 GB0
D4 GB2
D5 GB0
D5 GB2
D6 GB0
D6 GB2
D7 GB0
D7 GB2
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 0.69s
tb__430__SCREEN_D2_refresh_program_scr10410b5p0p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
D0 GB0
D1 GB2
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 232.99s
tb__424__SCREEN_D2_refresh_read_scr10409b5p0p0V__nvcc
Temp: 101 101 100 100 101 101 100 101 
D0 GB100
D1 GB100
D2 GB100
D3 GB100
D4 GB100
D5 GB100
D6 GB100
D7 GB100
GBD:cnt = 0
 -- 120.88s
tb__730__SCREEN_cmd_f1_f2_scr10236b5p0p0__nvcc
Temp: 101 101 100 100 101 101 100 101 
GBD:cnt = 0
 -- 0.48s
tb__681__SCREEN_TLC_EPR_with_CMD_fx_chip_select_scr10687b5p0p0__nvcc
Temp: 101 101 100 100 101 100 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 130.34s
tb__423__SCREEN_ping_pong_blk_scr10120b5p0p0V__nvcc
Temp: 101 101 100 100 101 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 3.51s
tb__738__SCREEN_ers_background_scr10098b5p0p0__nvcc
Temp: 101 101 100 100 101 101 100 101 
D7 GB100
D0 GB100
D1 GB100
D2 GB100
D3 GB100
D4 GB100
D5 GB100
D6 GB100
GBD:cnt = 0
 -- 5.16s
tb__201__SCREEN_xdl_reset_param_mismatch_scr10136b5p0p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBD:cnt = 0
 -- 1.13s
tb__210__SCREEN_CRD_scr10088b5p1p0__nvcc
Temp: 101 101 100 100 100 100 99 101 
D0 GB0
D1 GB2
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 35.84s
tb__746__SCREEN_set_get_two_directions_scr10133b5p0p0__nvcc
Temp: 100 101 100 100 100 100 100 100 
GBD:cnt = 0
 -- 0.54s
tb__742__SCREEN_set_get_w_chip_select_scr10132b5p1p0__nvcc
Temp: 101 101 100 100 100 100 99 100 
GBD:cnt = 0
 -- 0.53s
tb__745__SCREEN_set_get_feature_scr10148b5p1p0__nvcc
Temp: 101 100 100 100 100 100 99 101 
GBD:cnt = 0
 -- 0.54s
tb__743__SCREEN_set_dynamic_read_scr10207b5p3p0__nvcc
Temp: 101 101 99 100 100 100 99 100 
D0 GB0
D0 GB2
D1 GB2
D1 GB4
D2 GB0
D2 GB2
D3 GB0
D3 GB2
D4 GB0
D4 GB2
D5 GB0
D5 GB2
D6 GB0
D6 GB2
D7 GB0
D7 GB2
GBD:cnt = 0
 -- 7.77s
tb__762__SCREEN_dyn_read_linearity_scr10336b5p3p0__nvcc
Temp: 101 101 100 100 100 101 100 101 
D0 GB0
$SLC_m:1230$D0 P0
$SLC_s:54799$D0 P0
$SLC_m:1217$D0 P1
$SLC_s:55224$D0 P1
$TLCA_m:1386$D0 P0
$TLCA_s:59543$D0 P0
$TLCA_m:1360$D0 P1
$TLCA_s:59752$D0 P1
$TLCB_m:1479$D0 P0
$TLCB_s:84720$D0 P0
$TLCB_m:1464$D0 P1
$TLCB_s:85623$D0 P1
$TLCC_m:1513$D0 P0
$TLCC_s:108757$D0 P0
$TLCC_m:1557$D0 P1
$TLCC_s:109462$D0 P1
$TLCD_m:1304$D0 P0
$TLCD_s:98291$D0 P0
$TLCD_m:1311$D0 P1
$TLCD_s:98199$D0 P1
$TLCE_m:1093$D0 P0
$TLCE_s:98512$D0 P0
$TLCE_m:1135$D0 P1
$TLCE_s:98898$D0 P1
$TLCF_m:1066$D0 P0
$TLCF_s:83762$D0 P0
$TLCF_m:1077$D0 P1
$TLCF_s:84793$D0 P1
$TLCG_m:1025$D0 P0
$TLCG_s:72965$D0 P0
$TLCG_m:1077$D0 P1
$TLCG_s:73180$D0 P1
D1 GB2
$SLC_m:1261$D1 P0
$SLC_s:53123$D1 P0
$SLC_m:1343$D1 P1
$SLC_s:53846$D1 P1
$TLCA_m:1390$D1 P0
$TLCA_s:59827$D1 P0
$TLCA_m:1409$D1 P1
$TLCA_s:60535$D1 P1
$TLCB_m:1447$D1 P0
$TLCB_s:85360$D1 P0
$TLCB_m:1427$D1 P1
$TLCB_s:85634$D1 P1
$TLCC_m:1416$D1 P0
$TLCC_s:108526$D1 P0
$TLCC_m:1609$D1 P1
$TLCC_s:108703$D1 P1
$TLCD_m:1262$D1 P0
$TLCD_s:98041$D1 P0
$TLCD_m:1236$D1 P1
$TLCD_s:98149$D1 P1
$TLCE_m:1130$D1 P0
$TLCE_s:99468$D1 P0
$TLCE_m:1161$D1 P1
$TLCE_s:98856$D1 P1
$TLCF_m:1077$D1 P0
$TLCF_s:84842$D1 P0
$TLCF_m:1146$D1 P1
$TLCF_s:85646$D1 P1
$TLCG_m:1097$D1 P0
$TLCG_s:72954$D1 P0
$TLCG_m:1122$D1 P1
$TLCG_s:73323$D1 P1
D2 GB0
$SLC_m:1499$D2 P0
$SLC_s:68298$D2 P0
$SLC_m:1735$D2 P1
$SLC_s:73113$D2 P1
$TLCA_m:1331$D2 P0
$TLCA_s:60699$D2 P0
$TLCA_m:1425$D2 P1
$TLCA_s:61877$D2 P1
$TLCB_m:1570$D2 P0
$TLCB_s:86331$D2 P0
$TLCB_m:1502$D2 P1
$TLCB_s:86261$D2 P1
$TLCC_m:1596$D2 P0
$TLCC_s:111372$D2 P0
$TLCC_m:1692$D2 P1
$TLCC_s:110415$D2 P1
$TLCD_m:1345$D2 P0
$TLCD_s:100416$D2 P0
$TLCD_m:1226$D2 P1
$TLCD_s:99829$D2 P1
$TLCE_m:1328$D2 P0
$TLCE_s:102353$D2 P0
$TLCE_m:1464$D2 P1
$TLCE_s:101587$D2 P1
$TLCF_m:1244$D2 P0
$TLCF_s:87252$D2 P0
$TLCF_m:1332$D2 P1
$TLCF_s:89633$D2 P1
$TLCG_m:1334$D2 P0
$TLCG_s:76719$D2 P0
$TLCG_m:1315$D2 P1
$TLCG_s:75941$D2 P1
D3 GB0
$SLC_m:979$D3 P0
$SLC_s:19893$D3 P0
$SLC_m:1023$D3 P1
$SLC_s:20746$D3 P1
$TLCA_m:1511$D3 P0
$TLCA_s:60099$D3 P0
$TLCA_m:1415$D3 P1
$TLCA_s:61922$D3 P1
$TLCB_m:1406$D3 P0
$TLCB_s:86302$D3 P0
$TLCB_m:1580$D3 P1
$TLCB_s:87405$D3 P1
$TLCC_m:1697$D3 P0
$TLCC_s:110486$D3 P0
$TLCC_m:1491$D3 P1
$TLCC_s:109858$D3 P1
$TLCD_m:1300$D3 P0
$TLCD_s:100739$D3 P0
$TLCD_m:1234$D3 P1
$TLCD_s:99617$D3 P1
$TLCE_m:1344$D3 P0
$TLCE_s:102463$D3 P0
$TLCE_m:1249$D3 P1
$TLCE_s:103366$D3 P1
$TLCF_m:1307$D3 P0
$TLCF_s:88023$D3 P0
$TLCF_m:1325$D3 P1
$TLCF_s:89339$D3 P1
$TLCG_m:1385$D3 P0
$TLCG_s:75392$D3 P0
$TLCG_m:1148$D3 P1
$TLCG_s:76450$D3 P1
D4 GB0
$SLC_m:2114$D4 P0
$SLC_s:78604$D4 P0
$SLC_m:2062$D4 P1
$SLC_s:84655$D4 P1
$TLCA_m:1484$D4 P0
$TLCA_s:61011$D4 P0
$TLCA_m:1534$D4 P1
$TLCA_s:61223$D4 P1
$TLCB_m:1510$D4 P0
$TLCB_s:86317$D4 P0
$TLCB_m:1437$D4 P1
$TLCB_s:86175$D4 P1
$TLCC_m:1460$D4 P0
$TLCC_s:108363$D4 P0
$TLCC_m:1489$D4 P1
$TLCC_s:109118$D4 P1
$TLCD_m:1204$D4 P0
$TLCD_s:98107$D4 P0
$TLCD_m:1334$D4 P1
$TLCD_s:97985$D4 P1
$TLCE_m:1198$D4 P0
$TLCE_s:98878$D4 P0
$TLCE_m:1147$D4 P1
$TLCE_s:98323$D4 P1
$TLCF_m:1145$D4 P0
$TLCF_s:87939$D4 P0
$TLCF_m:1207$D4 P1
$TLCF_s:88692$D4 P1
$TLCG_m:1057$D4 P0
$TLCG_s:73632$D4 P0
$TLCG_m:1182$D4 P1
$TLCG_s:73140$D4 P1
D5 GB0
$SLC_m:1837$D5 P0
$SLC_s:36859$D5 P0
$SLC_m:1647$D5 P1
$SLC_s:34751$D5 P1
$TLCA_m:1466$D5 P0
$TLCA_s:60085$D5 P0
$TLCA_m:1547$D5 P1
$TLCA_s:60431$D5 P1
$TLCB_m:1399$D5 P0
$TLCB_s:84803$D5 P0
$TLCB_m:1374$D5 P1
$TLCB_s:85301$D5 P1
$TLCC_m:1398$D5 P0
$TLCC_s:109352$D5 P0
$TLCC_m:1515$D5 P1
$TLCC_s:109204$D5 P1
$TLCD_m:1210$D5 P0
$TLCD_s:98245$D5 P0
$TLCD_m:1234$D5 P1
$TLCD_s:97858$D5 P1
$TLCE_m:1142$D5 P0
$TLCE_s:99108$D5 P0
$TLCE_m:1165$D5 P1
$TLCE_s:99073$D5 P1
$TLCF_m:1129$D5 P0
$TLCF_s:85514$D5 P0
$TLCF_m:1191$D5 P1
$TLCF_s:85734$D5 P1
$TLCG_m:1049$D5 P0
$TLCG_s:73164$D5 P0
$TLCG_m:1094$D5 P1
$TLCG_s:72719$D5 P1
D6 GB0
$SLC_m:1346$D6 P0
$SLC_s:69259$D6 P0
$SLC_m:1320$D6 P1
$SLC_s:71109$D6 P1
$TLCA_m:1773$D6 P0
$TLCA_s:60590$D6 P0
$TLCA_m:1565$D6 P1
$TLCA_s:60210$D6 P1
$TLCB_m:1628$D6 P0
$TLCB_s:85964$D6 P0
$TLCB_m:1598$D6 P1
$TLCB_s:86291$D6 P1
$TLCC_m:1503$D6 P0
$TLCC_s:109825$D6 P0
$TLCC_m:1417$D6 P1
$TLCC_s:108946$D6 P1
$TLCD_m:1181$D6 P0
$TLCD_s:98416$D6 P0
$TLCD_m:1252$D6 P1
$TLCD_s:98123$D6 P1
$TLCE_m:1043$D6 P0
$TLCE_s:101246$D6 P0
$TLCE_m:1089$D6 P1
$TLCE_s:100324$D6 P1
$TLCF_m:1087$D6 P0
$TLCF_s:87825$D6 P0
$TLCF_m:1039$D6 P1
$TLCF_s:88459$D6 P1
$TLCG_m:1009$D6 P0
$TLCG_s:73919$D6 P0
$TLCG_m:1089$D6 P1
$TLCG_s:72603$D6 P1
D7 GB0
$SLC_m:1531$D7 P0
$SLC_s:37119$D7 P0
$SLC_m:1538$D7 P1
$SLC_s:40306$D7 P1
$TLCA_m:1448$D7 P0
$TLCA_s:59342$D7 P0
$TLCA_m:1541$D7 P1
$TLCA_s:58658$D7 P1
$TLCB_m:1508$D7 P0
$TLCB_s:84404$D7 P0
$TLCB_m:1471$D7 P1
$TLCB_s:84459$D7 P1
$TLCC_m:1569$D7 P0
$TLCC_s:108634$D7 P0
$TLCC_m:1470$D7 P1
$TLCC_s:108412$D7 P1
$TLCD_m:1214$D7 P0
$TLCD_s:97912$D7 P0
$TLCD_m:1262$D7 P1
$TLCD_s:97162$D7 P1
$TLCE_m:1172$D7 P0
$TLCE_s:97865$D7 P0
$TLCE_m:1211$D7 P1
$TLCE_s:99215$D7 P1
$TLCF_m:1213$D7 P0
$TLCF_s:85598$D7 P0
$TLCF_m:1126$D7 P1
$TLCF_s:86347$D7 P1
$TLCG_m:1010$D7 P0
$TLCG_s:71799$D7 P0
$TLCG_m:1045$D7 P1
$TLCG_s:72767$D7 P1
GBD:cnt = 0
 -- 10.71s
tb__773__MONITOR_BINVCGRV_DAC_saturation_scr11134b5p0p0__nvcc
Temp: 101 101 100 100 100 101 100 101 
$DS_Saturation:20$D0
D0 GB100
$A_P0_DAC_FF:0$D0 P0
$A_P1_DAC_FF:0$D0 P1
$A_P0_DAC_FE:3261$D0 P0
$A_P1_DAC_FE:2779$D0 P1
$A_P0_DAC_FD:2942$D0 P0
$A_P1_DAC_FD:2648$D0 P1
$A_P0_DAC_FC:3129$D0 P0
$A_P1_DAC_FC:2590$D0 P1
$A_P0_DAC_FB:3230$D0 P0
$A_P1_DAC_FB:2741$D0 P1
$A_P0_DAC_FA:3300$D0 P0
$A_P1_DAC_FA:3135$D0 P1
$A_P0_DAC_F9:3426$D0 P0
$A_P1_DAC_F9:2863$D0 P1
$A_P0_DAC_F8:3525$D0 P0
$A_P1_DAC_F8:3193$D0 P1
$A_P0_DAC_F7:3256$D0 P0
$A_P1_DAC_F7:3045$D0 P1
$A_P0_DAC_F6:3263$D0 P0
$A_P1_DAC_F6:2992$D0 P1
$A_P0_DAC_F5:3498$D0 P0
$A_P1_DAC_F5:2768$D0 P1
$A_P0_DAC_F4:3382$D0 P0
$A_P1_DAC_F4:2997$D0 P1
$A_P0_DAC_F3:3441$D0 P0
$A_P1_DAC_F3:3035$D0 P1
$A_P0_DAC_F2:3127$D0 P0
$A_P1_DAC_F2:2724$D0 P1
$A_P0_DAC_F1:3433$D0 P0
$A_P1_DAC_F1:2797$D0 P1
$A_P0_DAC_F0:3100$D0 P0
$A_P1_DAC_F0:2720$D0 P1
$A_P0_DAC_EF:3561$D0 P0
$A_P1_DAC_EF:2851$D0 P1
$A_P0_DAC_EE:3091$D0 P0
$A_P1_DAC_EE:2673$D0 P1
$A_P0_DAC_ED:3087$D0 P0
$A_P1_DAC_ED:2513$D0 P1
$A_P0_DAC_EC:3195$D0 P0
$A_P1_DAC_EC:2634$D0 P1
$A_P0_DAC_EB:2906$D0 P0
$A_P1_DAC_EB:2555$D0 P1
$A_P0_DAC_EA:2920$D0 P0
$A_P1_DAC_EA:2741$D0 P1
$A_P0_DAC_E9:3079$D0 P0
$A_P1_DAC_E9:2548$D0 P1
$A_P0_DAC_E8:2638$D0 P0
$A_P1_DAC_E8:2376$D0 P1
$A_P0_DAC_E7:2277$D0 P0
$A_P1_DAC_E7:2082$D0 P1
$A_P0_DAC_E6:2344$D0 P0
$A_P1_DAC_E6:2141$D0 P1
$A_P0_DAC_E5:2282$D0 P0
$A_P1_DAC_E5:2125$D0 P1
$A_P0_DAC_E4:2451$D0 P0
$A_P1_DAC_E4:2177$D0 P1
$A_P0_DAC_E3:2383$D0 P0
$A_P1_DAC_E3:2136$D0 P1
$A_P0_DAC_E2:2394$D0 P0
$A_P1_DAC_E2:2032$D0 P1
$A_P0_DAC_E1:2349$D0 P0
$A_P1_DAC_E1:2143$D0 P1
$A_P0_DAC_E0:2334$D0 P0
$A_P1_DAC_E0:2045$D0 P1
$A_P0_DAC_DF:2398$D0 P0
$A_P1_DAC_DF:2117$D0 P1
$A_P0_DAC_DE:2344$D0 P0
$A_P1_DAC_DE:2046$D0 P1
$DS_Saturation:22$D1
D1 GB100
$A_P0_DAC_FF:0$D1 P0
$A_P1_DAC_FF:0$D1 P1
$A_P0_DAC_FE:3076$D1 P0
$A_P1_DAC_FE:3485$D1 P1
$A_P0_DAC_FD:3313$D1 P0
$A_P1_DAC_FD:2802$D1 P1
$A_P0_DAC_FC:3119$D1 P0
$A_P1_DAC_FC:3369$D1 P1
$A_P0_DAC_FB:3573$D1 P0
$A_P1_DAC_FB:3224$D1 P1
$A_P0_DAC_FA:3453$D1 P0
$A_P1_DAC_FA:3461$D1 P1
$A_P0_DAC_F9:4780$D1 P0
$A_P1_DAC_F9:4779$D1 P1
$A_P0_DAC_F8:3096$D1 P0
$A_P1_DAC_F8:3270$D1 P1
$A_P0_DAC_F7:3411$D1 P0
$A_P1_DAC_F7:3451$D1 P1
$A_P0_DAC_F6:2878$D1 P0
$A_P1_DAC_F6:3106$D1 P1
$A_P0_DAC_F5:3827$D1 P0
$A_P1_DAC_F5:3322$D1 P1
$A_P0_DAC_F4:3373$D1 P0
$A_P1_DAC_F4:3694$D1 P1
$A_P0_DAC_F3:3625$D1 P0
$A_P1_DAC_F3:3609$D1 P1
$A_P0_DAC_F2:3648$D1 P0
$A_P1_DAC_F2:3413$D1 P1
$A_P0_DAC_F1:3724$D1 P0
$A_P1_DAC_F1:3671$D1 P1
$A_P0_DAC_F0:3339$D1 P0
$A_P1_DAC_F0:3196$D1 P1
$A_P0_DAC_EF:3547$D1 P0
$A_P1_DAC_EF:3517$D1 P1
$A_P0_DAC_EE:3628$D1 P0
$A_P1_DAC_EE:3077$D1 P1
$A_P0_DAC_ED:3044$D1 P0
$A_P1_DAC_ED:3554$D1 P1
$A_P0_DAC_EC:3513$D1 P0
$A_P1_DAC_EC:3216$D1 P1
$A_P0_DAC_EB:3159$D1 P0
$A_P1_DAC_EB:3123$D1 P1
$A_P0_DAC_EA:3443$D1 P0
$A_P1_DAC_EA:3064$D1 P1
$A_P0_DAC_E9:2975$D1 P0
$A_P1_DAC_E9:3537$D1 P1
$A_P0_DAC_E8:3444$D1 P0
$A_P1_DAC_E8:2806$D1 P1
$A_P0_DAC_E7:2587$D1 P0
$A_P1_DAC_E7:2854$D1 P1
$A_P0_DAC_E6:2657$D1 P0
$A_P1_DAC_E6:2564$D1 P1
$A_P0_DAC_E5:2580$D1 P0
$A_P1_DAC_E5:2525$D1 P1
$A_P0_DAC_E4:2564$D1 P0
$A_P1_DAC_E4:2522$D1 P1
$A_P0_DAC_E3:2521$D1 P0
$A_P1_DAC_E3:2448$D1 P1
$A_P0_DAC_E2:2556$D1 P0
$A_P1_DAC_E2:2602$D1 P1
$A_P0_DAC_E1:2598$D1 P0
$A_P1_DAC_E1:2610$D1 P1
$A_P0_DAC_E0:2580$D1 P0
$A_P1_DAC_E0:2540$D1 P1
$A_P0_DAC_DF:2562$D1 P0
$A_P1_DAC_DF:2610$D1 P1
$A_P0_DAC_DE:2479$D1 P0
$A_P1_DAC_DE:2462$D1 P1
$DS_Saturation:20$D2
D2 GB100
$A_P0_DAC_FF:0$D2 P0
$A_P1_DAC_FF:0$D2 P1
$A_P0_DAC_FE:2949$D2 P0
$A_P1_DAC_FE:2987$D2 P1
$A_P0_DAC_FD:2863$D2 P0
$A_P1_DAC_FD:3115$D2 P1
$A_P0_DAC_FC:2805$D2 P0
$A_P1_DAC_FC:2965$D2 P1
$A_P0_DAC_FB:3158$D2 P0
$A_P1_DAC_FB:3153$D2 P1
$A_P0_DAC_FA:3268$D2 P0
$A_P1_DAC_FA:3381$D2 P1
$A_P0_DAC_F9:2994$D2 P0
$A_P1_DAC_F9:3493$D2 P1
$A_P0_DAC_F8:3465$D2 P0
$A_P1_DAC_F8:3094$D2 P1
$A_P0_DAC_F7:3362$D2 P0
$A_P1_DAC_F7:3351$D2 P1
$A_P0_DAC_F6:3136$D2 P0
$A_P1_DAC_F6:3219$D2 P1
$A_P0_DAC_F5:3583$D2 P0
$A_P1_DAC_F5:3484$D2 P1
$A_P0_DAC_F4:2986$D2 P0
$A_P1_DAC_F4:3498$D2 P1
$A_P0_DAC_F3:3273$D2 P0
$A_P1_DAC_F3:3006$D2 P1
$A_P0_DAC_F2:3240$D2 P0
$A_P1_DAC_F2:3295$D2 P1
$A_P0_DAC_F1:3809$D2 P0
$A_P1_DAC_F1:3761$D2 P1
$A_P0_DAC_F0:3002$D2 P0
$A_P1_DAC_F0:3077$D2 P1
$A_P0_DAC_EF:2959$D2 P0
$A_P1_DAC_EF:3290$D2 P1
$A_P0_DAC_EE:2936$D2 P0
$A_P1_DAC_EE:2866$D2 P1
$A_P0_DAC_ED:3015$D2 P0
$A_P1_DAC_ED:3109$D2 P1
$A_P0_DAC_EC:2881$D2 P0
$A_P1_DAC_EC:3302$D2 P1
$A_P0_DAC_EB:3248$D2 P0
$A_P1_DAC_EB:3045$D2 P1
$A_P0_DAC_EA:2976$D2 P0
$A_P1_DAC_EA:2690$D2 P1
$A_P0_DAC_E9:2549$D2 P0
$A_P1_DAC_E9:2636$D2 P1
$A_P0_DAC_E8:2515$D2 P0
$A_P1_DAC_E8:2453$D2 P1
$A_P0_DAC_E7:2601$D2 P0
$A_P1_DAC_E7:2496$D2 P1
$A_P0_DAC_E6:2501$D2 P0
$A_P1_DAC_E6:2392$D2 P1
$A_P0_DAC_E5:2639$D2 P0
$A_P1_DAC_E5:2476$D2 P1
$A_P0_DAC_E4:2576$D2 P0
$A_P1_DAC_E4:2515$D2 P1
$A_P0_DAC_E3:2413$D2 P0
$A_P1_DAC_E3:2439$D2 P1
$A_P0_DAC_E2:2605$D2 P0
$A_P1_DAC_E2:2546$D2 P1
$A_P0_DAC_E1:2608$D2 P0
$A_P1_DAC_E1:2418$D2 P1
$A_P0_DAC_E0:2607$D2 P0
$A_P1_DAC_E0:2433$D2 P1
$A_P0_DAC_DF:2597$D2 P0
$A_P1_DAC_DF:2423$D2 P1
$A_P0_DAC_DE:2544$D2 P0
$A_P1_DAC_DE:2400$D2 P1
$DS_Saturation:20$D3
D3 GB100
$A_P0_DAC_FF:0$D3 P0
$A_P1_DAC_FF:0$D3 P1
$A_P0_DAC_FE:3217$D3 P0
$A_P1_DAC_FE:3131$D3 P1
$A_P0_DAC_FD:3130$D3 P0
$A_P1_DAC_FD:3335$D3 P1
$A_P0_DAC_FC:3098$D3 P0
$A_P1_DAC_FC:3122$D3 P1
$A_P0_DAC_FB:3436$D3 P0
$A_P1_DAC_FB:3221$D3 P1
$A_P0_DAC_FA:3347$D3 P0
$A_P1_DAC_FA:3507$D3 P1
$A_P0_DAC_F9:3659$D3 P0
$A_P1_DAC_F9:3364$D3 P1
$A_P0_DAC_F8:3407$D3 P0
$A_P1_DAC_F8:3427$D3 P1
$A_P0_DAC_F7:3487$D3 P0
$A_P1_DAC_F7:3587$D3 P1
$A_P0_DAC_F6:3619$D3 P0
$A_P1_DAC_F6:3479$D3 P1
$A_P0_DAC_F5:3348$D3 P0
$A_P1_DAC_F5:3274$D3 P1
$A_P0_DAC_F4:3478$D3 P0
$A_P1_DAC_F4:3262$D3 P1
$A_P0_DAC_F3:3655$D3 P0
$A_P1_DAC_F3:3814$D3 P1
$A_P0_DAC_F2:3282$D3 P0
$A_P1_DAC_F2:3449$D3 P1
$A_P0_DAC_F1:3721$D3 P0
$A_P1_DAC_F1:3587$D3 P1
$A_P0_DAC_F0:3259$D3 P0
$A_P1_DAC_F0:3604$D3 P1
$A_P0_DAC_EF:3633$D3 P0
$A_P1_DAC_EF:3377$D3 P1
$A_P0_DAC_EE:3389$D3 P0
$A_P1_DAC_EE:3416$D3 P1
$A_P0_DAC_ED:3487$D3 P0
$A_P1_DAC_ED:3146$D3 P1
$A_P0_DAC_EC:3387$D3 P0
$A_P1_DAC_EC:3503$D3 P1
$A_P0_DAC_EB:3416$D3 P0
$A_P1_DAC_EB:3464$D3 P1
$A_P0_DAC_EA:3298$D3 P0
$A_P1_DAC_EA:3143$D3 P1
$A_P0_DAC_E9:3794$D3 P0
$A_P1_DAC_E9:3718$D3 P1
$A_P0_DAC_E8:3076$D3 P0
$A_P1_DAC_E8:2307$D3 P1
$A_P0_DAC_E7:2332$D3 P0
$A_P1_DAC_E7:2279$D3 P1
$A_P0_DAC_E6:2332$D3 P0
$A_P1_DAC_E6:2228$D3 P1
$A_P0_DAC_E5:2761$D3 P0
$A_P1_DAC_E5:2713$D3 P1
$A_P0_DAC_E4:2644$D3 P0
$A_P1_DAC_E4:2585$D3 P1
$A_P0_DAC_E3:2755$D3 P0
$A_P1_DAC_E3:2628$D3 P1
$A_P0_DAC_E2:2623$D3 P0
$A_P1_DAC_E2:2689$D3 P1
$A_P0_DAC_E1:2819$D3 P0
$A_P1_DAC_E1:2736$D3 P1
$A_P0_DAC_E0:2666$D3 P0
$A_P1_DAC_E0:2552$D3 P1
$A_P0_DAC_DF:2755$D3 P0
$A_P1_DAC_DF:2653$D3 P1
$A_P0_DAC_DE:2668$D3 P0
$A_P1_DAC_DE:2645$D3 P1
$DS_Saturation:20$D4
D4 GB100
$A_P0_DAC_FF:0$D4 P0
$A_P1_DAC_FF:0$D4 P1
$A_P0_DAC_FE:2208$D4 P0
$A_P1_DAC_FE:2343$D4 P1
$A_P0_DAC_FD:2330$D4 P0
$A_P1_DAC_FD:2398$D4 P1
$A_P0_DAC_FC:2112$D4 P0
$A_P1_DAC_FC:2201$D4 P1
$A_P0_DAC_FB:2435$D4 P0
$A_P1_DAC_FB:2579$D4 P1
$A_P0_DAC_FA:2399$D4 P0
$A_P1_DAC_FA:2459$D4 P1
$A_P0_DAC_F9:2513$D4 P0
$A_P1_DAC_F9:2621$D4 P1
$A_P0_DAC_F8:2303$D4 P0
$A_P1_DAC_F8:2483$D4 P1
$A_P0_DAC_F7:2494$D4 P0
$A_P1_DAC_F7:2471$D4 P1
$A_P0_DAC_F6:2422$D4 P0
$A_P1_DAC_F6:2507$D4 P1
$A_P0_DAC_F5:2762$D4 P0
$A_P1_DAC_F5:2440$D4 P1
$A_P0_DAC_F4:2231$D4 P0
$A_P1_DAC_F4:2570$D4 P1
$A_P0_DAC_F3:2148$D4 P0
$A_P1_DAC_F3:2346$D4 P1
$A_P0_DAC_F2:2196$D4 P0
$A_P1_DAC_F2:2499$D4 P1
$A_P0_DAC_F1:2334$D4 P0
$A_P1_DAC_F1:2446$D4 P1
$A_P0_DAC_F0:1765$D4 P0
$A_P1_DAC_F0:2147$D4 P1
$A_P0_DAC_EF:2157$D4 P0
$A_P1_DAC_EF:2108$D4 P1
$A_P0_DAC_EE:1792$D4 P0
$A_P1_DAC_EE:2148$D4 P1
$A_P0_DAC_ED:2013$D4 P0
$A_P1_DAC_ED:1925$D4 P1
$A_P0_DAC_EC:2022$D4 P0
$A_P1_DAC_EC:2200$D4 P1
$A_P0_DAC_EB:1586$D4 P0
$A_P1_DAC_EB:1789$D4 P1
$A_P0_DAC_EA:1688$D4 P0
$A_P1_DAC_EA:1975$D4 P1
$A_P0_DAC_E9:1389$D4 P0
$A_P1_DAC_E9:1430$D4 P1
$A_P0_DAC_E8:1354$D4 P0
$A_P1_DAC_E8:1556$D4 P1
$A_P0_DAC_E7:1312$D4 P0
$A_P1_DAC_E7:1428$D4 P1
$A_P0_DAC_E6:1392$D4 P0
$A_P1_DAC_E6:1450$D4 P1
$A_P0_DAC_E5:1403$D4 P0
$A_P1_DAC_E5:1494$D4 P1
$A_P0_DAC_E4:1404$D4 P0
$A_P1_DAC_E4:1518$D4 P1
$A_P0_DAC_E3:1325$D4 P0
$A_P1_DAC_E3:1441$D4 P1
$A_P0_DAC_E2:1387$D4 P0
$A_P1_DAC_E2:1467$D4 P1
$A_P0_DAC_E1:1349$D4 P0
$A_P1_DAC_E1:1460$D4 P1
$A_P0_DAC_E0:1984$D4 P0
$A_P1_DAC_E0:2079$D4 P1
$A_P0_DAC_DF:1139$D4 P0
$A_P1_DAC_DF:1213$D4 P1
$A_P0_DAC_DE:1109$D4 P0
$A_P1_DAC_DE:1246$D4 P1
$DS_Saturation:18$D5
D5 GB100
$A_P0_DAC_FF:0$D5 P0
$A_P1_DAC_FF:0$D5 P1
$A_P0_DAC_FE:2241$D5 P0
$A_P1_DAC_FE:2312$D5 P1
$A_P0_DAC_FD:2262$D5 P0
$A_P1_DAC_FD:2105$D5 P1
$A_P0_DAC_FC:2237$D5 P0
$A_P1_DAC_FC:2216$D5 P1
$A_P0_DAC_FB:2312$D5 P0
$A_P1_DAC_FB:2408$D5 P1
$A_P0_DAC_FA:2404$D5 P0
$A_P1_DAC_FA:2289$D5 P1
$A_P0_DAC_F9:2389$D5 P0
$A_P1_DAC_F9:2468$D5 P1
$A_P0_DAC_F8:2339$D5 P0
$A_P1_DAC_F8:2382$D5 P1
$A_P0_DAC_F7:2662$D5 P0
$A_P1_DAC_F7:2259$D5 P1
$A_P0_DAC_F6:2305$D5 P0
$A_P1_DAC_F6:2475$D5 P1
$A_P0_DAC_F5:2488$D5 P0
$A_P1_DAC_F5:2368$D5 P1
$A_P0_DAC_F4:2232$D5 P0
$A_P1_DAC_F4:2246$D5 P1
$A_P0_DAC_F3:2453$D5 P0
$A_P1_DAC_F3:2202$D5 P1
$A_P0_DAC_F2:2195$D5 P0
$A_P1_DAC_F2:2163$D5 P1
$A_P0_DAC_F1:2262$D5 P0
$A_P1_DAC_F1:2220$D5 P1
$A_P0_DAC_F0:2211$D5 P0
$A_P1_DAC_F0:2170$D5 P1
$A_P0_DAC_EF:2290$D5 P0
$A_P1_DAC_EF:2060$D5 P1
$A_P0_DAC_EE:2052$D5 P0
$A_P1_DAC_EE:2347$D5 P1
$A_P0_DAC_ED:2150$D5 P0
$A_P1_DAC_ED:1844$D5 P1
$A_P0_DAC_EC:2054$D5 P0
$A_P1_DAC_EC:2043$D5 P1
$A_P0_DAC_EB:2103$D5 P0
$A_P1_DAC_EB:1865$D5 P1
$A_P0_DAC_EA:1969$D5 P0
$A_P1_DAC_EA:2033$D5 P1
$A_P0_DAC_E9:1615$D5 P0
$A_P1_DAC_E9:1719$D5 P1
$A_P0_DAC_E8:1649$D5 P0
$A_P1_DAC_E8:1705$D5 P1
$A_P0_DAC_E7:1623$D5 P0
$A_P1_DAC_E7:1617$D5 P1
$A_P0_DAC_E6:1698$D5 P0
$A_P1_DAC_E6:1728$D5 P1
$A_P0_DAC_E5:1589$D5 P0
$A_P1_DAC_E5:1563$D5 P1
$A_P0_DAC_E4:1672$D5 P0
$A_P1_DAC_E4:1646$D5 P1
$A_P0_DAC_E3:1660$D5 P0
$A_P1_DAC_E3:1667$D5 P1
$A_P0_DAC_E2:1584$D5 P0
$A_P1_DAC_E2:1563$D5 P1
$A_P0_DAC_E1:1661$D5 P0
$A_P1_DAC_E1:1671$D5 P1
$A_P0_DAC_E0:1674$D5 P0
$A_P1_DAC_E0:1624$D5 P1
$A_P0_DAC_DF:1645$D5 P0
$A_P1_DAC_DF:1698$D5 P1
$A_P0_DAC_DE:1585$D5 P0
$A_P1_DAC_DE:1586$D5 P1
$DS_Saturation:18$D6
D6 GB100
$A_P0_DAC_FF:0$D6 P0
$A_P1_DAC_FF:0$D6 P1
$A_P0_DAC_FE:3013$D6 P0
$A_P1_DAC_FE:3036$D6 P1
$A_P0_DAC_FD:2832$D6 P0
$A_P1_DAC_FD:2784$D6 P1
$A_P0_DAC_FC:2973$D6 P0
$A_P1_DAC_FC:2839$D6 P1
$A_P0_DAC_FB:4904$D6 P0
$A_P1_DAC_FB:4676$D6 P1
$A_P0_DAC_FA:3136$D6 P0
$A_P1_DAC_FA:2956$D6 P1
$A_P0_DAC_F9:2675$D6 P0
$A_P1_DAC_F9:2854$D6 P1
$A_P0_DAC_F8:3161$D6 P0
$A_P1_DAC_F8:3003$D6 P1
$A_P0_DAC_F7:3158$D6 P0
$A_P1_DAC_F7:3368$D6 P1
$A_P0_DAC_F6:3396$D6 P0
$A_P1_DAC_F6:3021$D6 P1
$A_P0_DAC_F5:3264$D6 P0
$A_P1_DAC_F5:2859$D6 P1
$A_P0_DAC_F4:2826$D6 P0
$A_P1_DAC_F4:2944$D6 P1
$A_P0_DAC_F3:3088$D6 P0
$A_P1_DAC_F3:2880$D6 P1
$A_P0_DAC_F2:2920$D6 P0
$A_P1_DAC_F2:3016$D6 P1
$A_P0_DAC_F1:3147$D6 P0
$A_P1_DAC_F1:3053$D6 P1
$A_P0_DAC_F0:2816$D6 P0
$A_P1_DAC_F0:2900$D6 P1
$A_P0_DAC_EF:2708$D6 P0
$A_P1_DAC_EF:2800$D6 P1
$A_P0_DAC_EE:2817$D6 P0
$A_P1_DAC_EE:2767$D6 P1
$A_P0_DAC_ED:2705$D6 P0
$A_P1_DAC_ED:2615$D6 P1
$A_P0_DAC_EC:2448$D6 P0
$A_P1_DAC_EC:2626$D6 P1
$A_P0_DAC_EB:2916$D6 P0
$A_P1_DAC_EB:2644$D6 P1
$A_P0_DAC_EA:2545$D6 P0
$A_P1_DAC_EA:2274$D6 P1
$A_P0_DAC_E9:2418$D6 P0
$A_P1_DAC_E9:2465$D6 P1
$A_P0_DAC_E8:2382$D6 P0
$A_P1_DAC_E8:2345$D6 P1
$A_P0_DAC_E7:1952$D6 P0
$A_P1_DAC_E7:2020$D6 P1
$A_P0_DAC_E6:1928$D6 P0
$A_P1_DAC_E6:1858$D6 P1
$A_P0_DAC_E5:1847$D6 P0
$A_P1_DAC_E5:1824$D6 P1
$A_P0_DAC_E4:1959$D6 P0
$A_P1_DAC_E4:1870$D6 P1
$A_P0_DAC_E3:1977$D6 P0
$A_P1_DAC_E3:1873$D6 P1
$A_P0_DAC_E2:1857$D6 P0
$A_P1_DAC_E2:1808$D6 P1
$A_P0_DAC_E1:1962$D6 P0
$A_P1_DAC_E1:1866$D6 P1
$A_P0_DAC_E0:1917$D6 P0
$A_P1_DAC_E0:1807$D6 P1
$A_P0_DAC_DF:1954$D6 P0
$A_P1_DAC_DF:1895$D6 P1
$A_P0_DAC_DE:1914$D6 P0
$A_P1_DAC_DE:1815$D6 P1
$DS_Saturation:20$D7
D7 GB100
$A_P0_DAC_FF:0$D7 P0
$A_P1_DAC_FF:0$D7 P1
$A_P0_DAC_FE:2406$D7 P0
$A_P1_DAC_FE:2150$D7 P1
$A_P0_DAC_FD:2113$D7 P0
$A_P1_DAC_FD:2181$D7 P1
$A_P0_DAC_FC:2067$D7 P0
$A_P1_DAC_FC:2103$D7 P1
$A_P0_DAC_FB:2330$D7 P0
$A_P1_DAC_FB:2363$D7 P1
$A_P0_DAC_FA:2309$D7 P0
$A_P1_DAC_FA:2312$D7 P1
$A_P0_DAC_F9:2416$D7 P0
$A_P1_DAC_F9:2359$D7 P1
$A_P0_DAC_F8:2381$D7 P0
$A_P1_DAC_F8:2280$D7 P1
$A_P0_DAC_F7:2260$D7 P0
$A_P1_DAC_F7:2194$D7 P1
$A_P0_DAC_F6:2222$D7 P0
$A_P1_DAC_F6:2281$D7 P1
$A_P0_DAC_F5:2270$D7 P0
$A_P1_DAC_F5:2168$D7 P1
$A_P0_DAC_F4:2260$D7 P0
$A_P1_DAC_F4:2239$D7 P1
$A_P0_DAC_F3:2635$D7 P0
$A_P1_DAC_F3:2497$D7 P1
$A_P0_DAC_F2:2159$D7 P0
$A_P1_DAC_F2:1975$D7 P1
$A_P0_DAC_F1:1859$D7 P0
$A_P1_DAC_F1:1625$D7 P1
$A_P0_DAC_F0:2076$D7 P0
$A_P1_DAC_F0:2014$D7 P1
$A_P0_DAC_EF:2003$D7 P0
$A_P1_DAC_EF:2044$D7 P1
$A_P0_DAC_EE:2120$D7 P0
$A_P1_DAC_EE:2031$D7 P1
$A_P0_DAC_ED:2046$D7 P0
$A_P1_DAC_ED:1961$D7 P1
$A_P0_DAC_EC:1926$D7 P0
$A_P1_DAC_EC:1877$D7 P1
$A_P0_DAC_EB:1888$D7 P0
$A_P1_DAC_EB:1788$D7 P1
$A_P0_DAC_EA:1987$D7 P0
$A_P1_DAC_EA:1934$D7 P1
$A_P0_DAC_E9:1720$D7 P0
$A_P1_DAC_E9:1814$D7 P1
$A_P0_DAC_E8:1663$D7 P0
$A_P1_DAC_E8:1652$D7 P1
$A_P0_DAC_E7:1449$D7 P0
$A_P1_DAC_E7:1486$D7 P1
$A_P0_DAC_E6:1428$D7 P0
$A_P1_DAC_E6:1377$D7 P1
$A_P0_DAC_E5:1469$D7 P0
$A_P1_DAC_E5:1447$D7 P1
$A_P0_DAC_E4:1461$D7 P0
$A_P1_DAC_E4:1412$D7 P1
$A_P0_DAC_E3:1402$D7 P0
$A_P1_DAC_E3:1419$D7 P1
$A_P0_DAC_E2:1486$D7 P0
$A_P1_DAC_E2:1534$D7 P1
$A_P0_DAC_E1:1520$D7 P0
$A_P1_DAC_E1:1469$D7 P1
$A_P0_DAC_E0:1570$D7 P0
$A_P1_DAC_E0:1454$D7 P1
$A_P0_DAC_DF:1417$D7 P0
$A_P1_DAC_DF:1397$D7 P1
$A_P0_DAC_DE:1465$D7 P0
$A_P1_DAC_DE:1495$D7 P1
 -- 27.59s
tb__753__SCREEN_Set_Feature_Soft_Bit_Read_scr10209b5p2p0V__nvcc
Temp: 101 101 100 100 100 101 100 101 
D0 GB20
D0 GB22
MLC
D1 GB20
D1 GB22
MLC
D2 GB20
D2 GB22
MLC
D3 GB20
D3 GB22
MLC
D4 GB20
D4 GB22
MLC
D5 GB20
D5 GB22
MLC
D6 GB20
D6 GB22
MLC
D7 GB20
D7 GB22
MLC
GBD:cnt = 0
 -- 7.33s
tb__732__SCREEN_broken_daisy_chain_pt1_scr10147b5p0p0__nvcc
Temp: 101 101 100 100 101 101 100 101 
GBD:cnt = 0
 -- 1.09s
tb__431__SCREEN_ers_prg_delay_scr10295b5p0p0__nvcc
Temp: 101 101 100 100 101 101 100 101 
D0 GB0
D1 GB2
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 0.68s
tb__199__SCREEN_smb_register_ylog_scr10227b5p0p0V__nvcc
Temp: 101 101 100 100 101 101 100 101 
GBD:cnt = 0
 -- 0.48s
tb__362__MLC_ERS_scr10048b5p0p0V__nvcc
Temp: 101 101 100 100 101 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 8.65s
tb__432__SCREEN_SDE_Scalable_TTR_scr10076b5p1p0V__nvcc
Temp: 104 104 103 103 103 103 102 104 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 139.09s
tb__428__SCREEN_VDD_Scalable_TTR_scr10079b5p1p0V__nvcc
Temp: 103 103 101 101 102 102 101 102 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 139.15s
tb__445__SCREEN_SLC_VDD_scr10356b5p2p0V_TTR__nvcc
Temp: 103 103 101 101 102 102 101 102 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 42.97s
tb__435__SCREEN_VDDA_Scalable_TTR_scr10092b5p1p0V__nvcc
Temp: 102 101 101 101 101 101 100 101 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 139.89s
tb__443__SCREEN_VDDSA_p2m2_Scalable_TTR_scr10093b5p1p0V__nvcc
Temp: 103 102 101 102 102 102 101 102 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 139.40s
tb__425__SCREEN_VFOUR_m6_scr10354b5p0p0V__nvcc
Temp: 103 103 101 101 102 102 101 102 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 69.85s
tb__426__SCREEN_VFOUR_p2m2_scr10398b5p2p0V__nvcc
Temp: 103 103 101 101 102 102 101 102 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 193.80s
tb__749__SCREEN_MP_MLC_ERS_susp_shmoo_CMD51_scr11029b5p1p0__nvcc
Temp: 102 101 100 100 101 101 100 101 
GBD:cnt = 0
 -- 1831.69s
tb__215__SCREEN_single_plane_rd_clkout_scr10296b5p1p0__nvcc
Temp: 102 102 100 101 101 101 101 102 
D0 GB50
D1 GB50
D2 GB50
D3 GB50
D4 GB50
D5 GB50
D6 GB50
D7 GB50
GBD:cnt = 0
 -- 585.73s
tb__454__SCREEN_plane_mergeclk_misalignment_scr11103b5p0p0__nvcc
Temp: 101 100 100 100 100 100 100 100 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
D0 GB0
D1 GB2
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 6.61s
tb__437__SCREEN_cmd33_read_scr10736b5p0p0V__nvcc
Temp: 103 103 101 101 101 102 101 102 
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 148.53s
tb__770__SCREEN_set_get_overwritten_two_directions_scr11030b5p0p0__nvcc
Temp: 102 102 101 101 101 102 100 102 
GBD:cnt = 0
 -- 2.42s
tb__726__SCREEN_tprog_SLC_TLC_interleave_scr10685b5p3p0__nvcc
Temp: 101 101 100 100 101 101 100 101 
D0 GB100
D0 GB102
D1 GB100
D1 GB102
D2 GB100
D2 GB102
D3 GB100
D3 GB102
D4 GB100
D4 GB102
D5 GB100
D5 GB102
D6 GB100
D6 GB102
D7 GB100
D7 GB102
GBD:cnt = 0
 -- 0.54s
tb__258__SLC_PRG_mbw_scr10122b5p2p1__nvcc
Temp: 101 101 100 100 101 101 100 101 
 -- 27.91s
tb__673__SCREEN_bb_latch_set_vddvdda_p2_scr10392b5p0p0__nvcc
Temp: 101 101 100 100 100 101 100 101 
GBD:cnt = 0
 -- 0.65s
tb__671__SCREEN_bb_latch_set_vddvdda_scr10139b5p0p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBD:cnt = 0
 -- 0.81s
tb__675__SCREEN_bb_latch_reset_vddvdda_plus2_scr10156b5p0p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBD:cnt = 0
 -- 1.24s
tb__677__SCREEN_bb_latch_reset_vddvdda_minus2_scr10163b5p0p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBD:cnt = 0
 -- 0.76s
tb__672__SCREEN_bb_latch_sense_SDE36ns_scr10730b5p0p0__nvcc
Temp: 101 101 100 100 100 100 100 101 
GBD:cnt = 0
 -- 7.72s
tb__436__SCREEN_open_block_read_scr10178b5p1p0V__nvcc
Temp: 101 101 100 100 100 101 100 101 
S2: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
D0 GB4
D1 GB4
D2 GB4
D3 GB4
D4 GB4
D5 GB4
D6 GB4
D7 GB4
S8: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
D0 GB16
D1 GB14
D2 GB14
D3 GB14
D4 GB14
D5 GB14
D6 GB14
D7 GB14
S9: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 112.85s
tb__422__SCREEN_open_block_1WL_scr10214b5p0p0V__nvcc
Temp: 104 104 103 103 104 104 103 104 
S2: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S3:Asc MLC PRG
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S4: MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S5: Des MLC Prog
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S6: MLC RD
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 93.00s
tb__421__SCREEN_open_block_1WL_by16_scr10239b5p1p0V__nvcc
Temp: 103 102 101 101 102 102 101 102 
S1 MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S2:Asc MLC PRG
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S3:MLC ERS
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S4:Des MLC PRG
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
S5:MLC RD
GBB_DIE0_P0: cnt = 0
GBB_DIE0_P1: cnt = 0
GBB_DIE1_P0: cnt = 0
GBB_DIE1_P1: cnt = 0
GBB_DIE2_P0: cnt = 0
GBB_DIE2_P1: cnt = 0
GBB_DIE3_P0: cnt = 0
GBB_DIE3_P1: cnt = 0
GBB_DIE4_P0: cnt = 0
GBB_DIE4_P1: cnt = 0
GBB_DIE5_P0: cnt = 0
GBB_DIE5_P1: cnt = 0
GBB_DIE6_P0: cnt = 0
GBB_DIE6_P1: cnt = 0
GBB_DIE7_P0: cnt = 0
GBB_DIE7_P1: cnt = 0
GBD:cnt = 0
 -- 117.11s
tb__739__TLC_READ_DYN_DLA_ON_scr10222b5p0p0V__nvcc
Temp: 101 101 100 101 101 101 100 101 
D0 GB0
D1 GB2
D2 GB0
D3 GB0
D4 GB0
D5 GB0
D6 GB0
D7 GB0
GBD:cnt = 0
 -- 27.55s
tb__683__SCREEN_over_program_sa6_scr10701b5p0p1__nvcc
Temp: 101 101 100 100 101 101 100 101 
D0 GB5C6
D0 GB5C8
D0 GB5CA
D0 GB5CC
D0 GB690
D0 GB692
D0 GB694
D0 GB696
GBC_DIE0_P0: cnt = 0
GBC_DIE0_P1: cnt = 0
D1 GB5C6
D1 GB5CA
D1 GB5CC
D1 GB5CE
D1 GB690
D1 GB692
D1 GB694
D1 GB696
GBC_DIE1_P0: cnt = 0
GBC_DIE1_P1: cnt = 0
D2 GB5C6
D2 GB5C8
D2 GB5CA
D2 GB5CC
D2 GB690
D2 GB692
D2 GB694
D2 GB696
GBC_DIE2_P0: cnt = 0
GBC_DIE2_P1: cnt = 0
D3 GB5C6
D3 GB5C8
D3 GB5CA
D3 GB5CC
D3 GB690
D3 GB692
D3 GB694
D3 GB696
GBC_DIE3_P0: cnt = 0
GBC_DIE3_P1: cnt = 0
D4 GB5C8
D4 GB5CA
D4 GB5CC
D4 GB5CE
D4 GB690
D4 GB692
D4 GB694
D4 GB696
GBC_DIE4_P0: cnt = 0
GBC_DIE4_P1: cnt = 0
D5 GB5C6
D5 GB5C8
D5 GB5CA
D5 GB5CC
D5 GB690
D5 GB692
D5 GB694
D5 GB696
GBC_DIE5_P0: cnt = 0
GBC_DIE5_P1: cnt = 0
D6 GB5C6
D6 GB5C8
D6 GB5CA
D6 GB5CC
D6 GB690
D6 GB692
D6 GB694
D6 GB696
GBC_DIE6_P0: cnt = 0
GBC_DIE6_P1: cnt = 0
D7 GB5C6
D7 GB5C8
D7 GB5CA
D7 GB5CC
D7 GB690
D7 GB692
D7 GB694
D7 GB696
GBC_DIE7_P0: cnt = 0
GBC_DIE7_P1: cnt = 0
GBD:cnt = 0
GBD:cnt = 0
 -- 40.57s
tb__170__SCREEN_gbc_scr10070b5p0p0V__nvcc
Temp: 101 101 100 100 100 100 100 100 
BC_DIE0_P0: 8F2 E3E 199C 3C04 3C1C cnt = 5
BC_DIE0_P1: 9F4 1118 37E2 cnt = 3
BC_DIE1_P0: 10FE 2052 2C06 2F2E 4194 42BE cnt = 6
BC_DIE1_P1: 3A94 3AC8 cnt = 2
BC_DIE2_P0: 10E0 1260 1FA0 2472 3360 347E 384E 3B06 cnt = 8
BC_DIE2_P1: 1560 1924 1D8E 3BA4 418E 41FA 446C cnt = 7
BC_DIE3_P0: 364 3E16 463C cnt = 3
BC_DIE3_P1: D70 11C0 2A28 2FF0 cnt = 4
BC_DIE4_P0: 9E0 1180 159C 26AA cnt = 4
BC_DIE4_P1: 1076 1CE6 260C 2A7C 2BE2 3E0A cnt = 6
BC_DIE5_P0: 59A 1070 171C 188E 23CA 354C 356E 3F5E 4046 cnt = 9
BC_DIE5_P1: B60 1392 2990 cnt = 3
BC_DIE6_P0: 146C 14B6 1552 1840 1BF0 2D8C 36EC 42F4 4926 cnt = 9
BC_DIE6_P1: 1EC 54C 1510 1960 2368 2728 2856 2C7C 2F56 3704 3790 38BA 3BE0 3D02 4194 42BA cnt = 16
BC_DIE7_P0: 126A 1EC8 2634 309A 316E 4006 cnt = 6
BC_DIE7_P1: 10A0 2122 2A84 30DC cnt = 4
GBD:cnt = 0
 -- 1.02s
tb__216__SCREEN_CRD_clk_out_scr10303b5p0p0__nvcc
Temp: 101 101 100 100 100 101 100 100 
GBD:cnt = 0
 -- 4.46s
tb__173__SCREEN_bl_open_0gbc_scr10112b5p1p0V__nvcc
Temp: 101 101 100 100 100 100 100 100 
D0 GB67E
D1 GB67E
D2 GB67E
D3 GB63E
D4 GB62E
D5 GB67E
D6 GB67E
D7 GB67E
GBD:cnt = 0
 -- 0.65s
tb__167__SCREEN_bl_leak_0gbc_scr10101b5p1p0V__nvcc
Temp: 101 101 100 100 100 100 99 100 
GBD:cnt = 0
 -- 0.49s
tb__952__SCREEN_cluster_blk_x16_scr10246b5p0p0__nvcc
Temp: 101 101 100 100 100 100 100 100 
D0 MaxPHY Cluster by16:1
D1 MaxPHY Cluster by16:2
D2 MaxPHY Cluster by16:1
D3 MaxPHY Cluster by16:2
D4 MaxPHY Cluster by16:9
D5 MaxPHY Cluster by16:1
D6 MaxPHY Cluster by16:1
D7 MaxPHY Cluster by16:1
GBD:cnt = 0
 -- 0.49s
tb__953__SCREEN_cluster_blk_x4_scr10247b5p0p0__nvcc
Temp: 101 101 100 100 100 100 99 101 
D0 MaxPHY Cluster by4:4
D1 MaxPHY Cluster by4:3
D2 MaxPHY Cluster by4:1
D3 MaxPHY Cluster by4:4
D4 MaxPHY Cluster by4:24
D5 MaxPHY Cluster by4:1
D6 MaxPHY Cluster by4:1
D7 MaxPHY Cluster by4:1
GBD:cnt = 0
 -- 0.97s
tb__954__SCREEN_cluster_blk_x2_scr10248b5p0p0__nvcc
Temp: 101 101 100 100 100 100 100 100 
D0 MaxPHY Cluster by2:8
D1 MaxPHY Cluster by2:3
D2 MaxPHY Cluster by2:2
D3 MaxPHY Cluster by2:4
D4 MaxPHY Cluster by2:24
D5 MaxPHY Cluster by2:1
D6 MaxPHY Cluster by2:2
D7 MaxPHY Cluster by2:2
GBD:cnt = 0
 -- 0.49s
tb__940__TRIM_rf_bb_scr10102b5p1p1__nvcc
Temp: 101 101 100 100 100 100 100 100 
D0 44 BB add
D1 43 BB add
D2 26 BB add
D3 29 BB add
D4 91 BB add
D5 8 BB add
D6 39 BB add
D7 16 BB add
GBD:cnt = 0
GBD:cnt = 0
 -- 5.59s
tb__692__BB_Map_Check__nvcc
Temp: 101 101 100 100 100 100 99 101 
GBB_DIE0_P0: 42 54 14C 2AC 2D2 324 4F4 686 6CC 6D0 6D6 6DE 6E2 714 716 71C 71E cnt = 17
GBB_DIE0_P1: 15 43 55 85 87 8D 8F FF 651 653 659 65B 6CD 6D1 6D7 6DF 6E3 831 BF9 C71 C73 C75 C77 C79 C7B C7D C7F cnt = 27
GBB_DIE1_P0: 4E 72 160 162 168 16A 5A2 6CC 6D2 702 7DA 88A 9C4 9C6 9CC 9CE cnt = 16
GBB_DIE1_P1: 1 4F 11B 275 277 27D 27F 2BF 40F 417 443 487 4C9 4E5 5C9 6CD 6D3 6D5 6DB 6DD 923 A1B C25 C27 C2B C2D C2F cnt = 27
GBB_DIE2_P0: F6 10A 334 38A 472 4B0 4B2 4B8 4BA 502 50E 580 5BA 5F2 7E6 92C AAA cnt = 17
GBB_DIE2_P1: 1DF 2EF 375 9A1 AC5 AC7 ACD ACF CCD cnt = 9
GBB_DIE3_P0: 1A 54 E2 64E 68E 6CC 6D4 6DC 6DE 6E8 792 cnt = 11
GBB_DIE3_P1: 55 197 2E1 323 4CB 541 543 549 54B 6D1 6D3 6D5 6D9 6DB 6DD 6DF 8AB AE9 cnt = 18
GBB_DIE4_P0: 44 46 4C 4E CC 368 3A6 3F4 3F6 5EC 602 60A 612 622 624 62A 62C 630 632 634 636 638 63A 63C 63E 640 642 644 646 648 64A 64C 64E 650 652 654 656 658 65A 65C 65E 662 664 666 66A 66C 66E 670 672 674 676 678 67A 67C 67E 680 682 684 686 688 68A 68C 68E 798 C84 cnt = 65
GBB_DIE4_P1: 231 233 239 23B 415 5C7 633 641 643 673 675 67B 67D 683 685 68B 68D 975 A05 A07 A0D A0F BC5 BC7 BCD BCF cnt = 26
GBB_DIE5_P0: 2CA B78 C7C cnt = 3
GBB_DIE5_P1: 17 48B 537 5D1 A87 cnt = 5
GBB_DIE6_P0: 140 148 1D2 6E0 6E2 6E8 6EA 790 A3A cnt = 9
GBB_DIE6_P1: E3 F9 1CD 1F7 225 2AD 2B5 327 367 373 3DB 3F7 419 42B 477 479 4FD 541 5A5 5BB 5E5 607 671 7D7 841 8B5 8F7 B53 BE5 C03 cnt = 30
GBB_DIE7_P0: 2C8 624 626 62C 62E 6DA 714 716 71C 71E 800 A2A A56 BC4 cnt = 14
GBB_DIE7_P1: 1F 6EB cnt = 2
GBD:cnt = 0
 -- 2.55s
tb__7__Outgoing_Parm_Check__nvcc
Temp: 101 101 100 100 100 100 99 100 
D0 Mismatch:0
D1 Mismatch:0
D2 Mismatch:0
D3 Mismatch:0
D4 Mismatch:0
D5 Mismatch:0
D6 Mismatch:0
D7 Mismatch:0
GBD:cnt = 0
 -- 1.03s
tb__131__SLC_RD_PRG_rfcopy_outgoing_scr10091b5p1p1V__nvcc
Temp: 101 101 100 100 100 100 99 100 
D0 Skip
D1 Skip
D2 Skip
D3 Skip
D4 Skip
D5 Skip
D6 Skip
D7 Skip
GBD:cnt = 0
 -- 0.48s
tb__815__SLC_PRG_program_rev_scr10118b5p0p0V__nvcc
Temp: 101 100 100 100 100 100 100 100 
Has stmp,skip
 -- 0.48s
tb__814__SLC_PRG_stamp_CST_scr10081b5p0p0V__nvcc
Temp: 101 101 100 100 100 100 99 100 
Has stamp
 -- 0.48s
tb__813__SLC_RD_stamp_CST_scr10082b5p1p1V__nvcc
Temp: 101 100 99 100 100 100 99 101 
GBD:cnt = 0
 -- 0.48s

 ++++++ Section 0 Completed ++++++ 

TotalTime = 104559.64s
TEST COMPLETED

DUT20 BLK0x71c CST Datalog print finish
DUT20 found CST pass info.
REJECT DUT01 with Sort6


****Active DUTS After 2 3 4 20 

TESTEND tb__960__PROCESSING_cst_decode_datalog_scr10103b5p0p0__nvcc TESTTIME 156.337s TOTALTIME 263.804s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__961__PROCESSING_cst_retest_check_scr10104b5p0p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0


****Active DUTS After 2 3 4 20 

TESTEND tb__961__PROCESSING_cst_retest_check_scr10104b5p0p0__nvcc TESTTIME 2.835s TOTALTIME 266.681s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__962__PROCESSING_cst_binout_scr10105b5p0p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0


****Active DUTS After 2 3 4 20 

TESTEND tb__962__PROCESSING_cst_binout_scr10105b5p0p0__nvcc TESTTIME 2.840s TOTALTIME 269.563s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__360__MLC_ERS_scr10048b5p0p0V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
DUT02 BANK1 TB360 BBOLD 194 BBNEW 0
DUT03 BANK1 TB360 BBOLD 196 BBNEW 0
DUT04 BANK1 TB360 BBOLD 170 BBNEW 0
DUT20 BANK1 TB360 BBOLD 296 BBNEW 0


****Active DUTS After 2 3 4 20 

TESTEND tb__360__MLC_ERS_scr10048b5p0p0V__nvcc             TESTTIME 69.032s TOTALTIME 338.637s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__250__SLC_PRG_mbw_scr10122b5p2p1__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
running key para table : scr10122b5p2p1
	Address: 0x03D, changeValue:0x00, paramMask:0x40,  is setParam 
	Address: 0x03E, changeValue:0x00, paramMask:0xE0,  is setParam 
	Address: 0x03F, changeValue:0x00, paramMask:0xC0,  is setParam 
	Address: 0x04A, changeValue:0x00, paramMask:0xF0,  is setParam 
	Address: 0x063, changeValue: -53, paramMask:0xFF, AddressOffset: 0x063,min: 0x00, max: 0xFF , is shiftParam 
	Address: 0x064, changeValue:  22, paramMask:0xFF, AddressOffset: 0x064,min: 0x00, max: 0xFF , is shiftParam 
	Address: 0x0B8, changeValue:0x00, paramMask:0xC0,  is setParam 
	Address: 0x0BB, changeValue:0x00, paramMask:0x02,  is setParam 
	Address: 0x109, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x111, changeValue:0x00, paramMask:0x01,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x84,  is setParam 
	Address: 0x113, changeValue:0x00, paramMask:0x10,  is setParam 
	Address: 0x115, changeValue:0x00, paramMask:0x30,  is setParam 
	Address: 0x116, changeValue:0x00, paramMask:0x08,  is setParam 
	Address: 0x118, changeValue:0x00, paramMask:0xC0,  is setParam 
	Address: 0x121, changeValue:0x00, paramMask:0x08,  is setParam 
	Address: 0x127, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x135, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x153, changeValue:0x88, paramMask:0xFF,  is setParam 
	Address: 0x155, changeValue:0xF0, paramMask:0xF0,  is setParam 
	Address: 0x15C, changeValue:0x48, paramMask:0x78,  is setParam 
	Address: 0x15D, changeValue:0x09, paramMask:0x0F,  is setParam 
	Address: 0x15F, changeValue:0x2F, paramMask:0x3F,  is setParam 
	Address: 0x160, changeValue:0x04, paramMask:0x87,  is setParam 
	Address: 0x169, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x116, changeValue:0x10, paramMask:0x10,  is setParam 


****Active DUTS After 2 3 4 20 

TESTEND tb__250__SLC_PRG_mbw_scr10122b5p2p1__nvcc          TESTTIME 37.235s TOTALTIME 375.913s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__687__SCREEN_VDD_droop_CE_pgm_scr10334b5p0p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 8
old dbm is empty and new dbm data key is BiCS5_SLC_RANDOM
old source file key is empty and new source file  key is BiCS5_SLC_RANDOM

Loading DBM data from binary file(RandomData/BiCS5_SLC_RANDOM.bin...Random file going to be loaded
loadVectorData() : Starts from data[0]=0x68  File Length 8494080 Transfer area 0x1C0 
Random file loaded
Finished. 1.678[s]
Populating DBM data to array... Finished. 26.155[s]
running key para table : scr10334b5p0p0
	Address: 0x0D9, changeValue:  -2, paramMask:0x1F, AddressOffset: 0x0D9,min: 0x00, max: 0x1F , is shiftParam 
BANK1 with CE disabled for 2 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 3 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 4 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 5 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 6 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 7 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 8 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 9 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 10 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 11 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 12 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 13 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 14 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 15 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 16 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 17 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 18 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 19 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 20 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 21 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 22 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 23 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 24 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 25 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 26 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 27 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 28 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 29 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 30 uSec during program at Blk 0x2 pair
BANK1 with CE disabled for 31 uSec during program at Blk 0x2 pair


****Active DUTS After 2 3 4 20 

TESTEND tb__687__SCREEN_VDD_droop_CE_pgm_scr10334b5p0p0__nvcc TESTTIME 406.836s TOTALTIME 782.790s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__686__SCREEN_VDD_droop_CE_read_scr10331b5p0p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 8
old dbm is empty and new dbm data key is BiCS5_SLC_RANDOM
old source file key is empty and new source file  key is BiCS5_SLC_RANDOM

Loading DBM data from binary file(RandomData/BiCS5_SLC_RANDOM.bin...Random file going to be loaded
loadVectorData() : Starts from data[0]=0x68  File Length 8494080 Transfer area 0x1C0 
Random file loaded
Finished. 1.307[s]
Populating DBM data to array... Finished. 2.767[s]
running key para table : scr10331b5p0p0
	Address: 0x0D9, changeValue:  -2, paramMask:0x1F, AddressOffset: 0x0D9,min: 0x00, max: 0x1F , is shiftParam 
BANK1 with CE disabled for 2 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 3 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 4 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 5 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 6 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 7 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 8 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 9 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 10 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 11 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 12 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 13 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 14 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 15 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 16 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 17 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 18 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 19 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 20 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 21 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 22 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 23 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 24 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 25 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 26 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 27 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 28 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 29 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 30 uSec during read at Blk 0x2 pair
BANK1 with CE disabled for 31 uSec during read at Blk 0x2 pair


****Active DUTS After 2 3 4 20 

TESTEND tb__686__SCREEN_VDD_droop_CE_read_scr10331b5p0p0__nvcc TESTTIME 381.006s TOTALTIME 1163.838s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__761__SCREEN_enh_apple_efr_openblk_scr10432b5p1p0V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 110
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 
Shuffle the sample block order
running key para table : scr10432b5p1p0
	Address: 0x176, changeValue:0x08, paramMask:0x08,  is setParam 


****Active DUTS After 2 3 4 20 

TESTEND tb__761__SCREEN_enh_apple_efr_openblk_scr10432b5p1p0V__nvcc TESTTIME 2269.370s TOTALTIME 3433.250s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__364__MLC_ERS_reset_bb_scr10140b5p1p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0


****Active DUTS After 2 3 4 20 

TESTEND tb__364__MLC_ERS_reset_bb_scr10140b5p1p0__nvcc     TESTTIME 122.906s TOTALTIME 3556.217s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__625__SCREEN_vsgd_highVT_scr10129b5p5p4V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 16
CTF ENV FILE NAME bics5_512g_ctfpats/p_screen_vsgd_highVT_10129b5p5_ctfenv.xml
*********************CTF ENV setting **********************
start page (D2B) will not use default setting, changed to  0x14
pageCounter (IDX2) will not use default setting, changed to 4
need BBM, mode CMD71
Key Parameters coming from XML

*********************************************************

The Ignore Bit is 16
None Per Chip pre-action
running key para table : scr10129b5p5p4
	Address: 0x117, changeValue:0x00, paramMask:0x03,  is setParam 
	Address: 0x117, changeValue:0x00, paramMask:0x0C,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x04,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x096, changeValue:0x00, paramMask:0x40,  is setParam 
None Per Chip post-action
DUT02 BANK1 TB625 BBOLD 194 BBNEW 0
DUT03 BANK1 TB625 BBOLD 196 BBNEW 0
DUT04 BANK1 TB625 BBOLD 170 BBNEW 0
DUT20 BANK1 TB625 BBOLD 296 BBNEW 0


****Active DUTS After 2 3 4 20 

TESTEND tb__625__SCREEN_vsgd_highVT_scr10129b5p5p4V__nvcc  TESTTIME 20.151s TOTALTIME 3576.411s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 16
CTF ENV FILE NAME bics5_512g_ctfpats/p_screen_vsgd_lowVT_10129b5p5_ctfenv.xml
*********************CTF ENV setting **********************
start page (D2B) will not use default setting, changed to  0x14
pageCounter (IDX2) will not use default setting, changed to 4
need BBM, mode CMD71
Key Parameters coming from XML

*********************************************************

The Ignore Bit is 16
None Per Chip pre-action
running key para table : scr10129b5p5p4
	Address: 0x117, changeValue:0x00, paramMask:0x03,  is setParam 
	Address: 0x117, changeValue:0x00, paramMask:0x0C,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x04,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x096, changeValue:0x00, paramMask:0x40,  is setParam 
None Per Chip post-action
	WARNING:::DUT02 Bank1 Chip1  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip2  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip3  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip4  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip5  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip6  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip7  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip8  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 plane1  capture bbcount  is low 0  for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
	WARNING:::DUT02 Bank1 plane2  capture bbcount  is low 0  for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
DUT02 BANK1 TB624 BBOLD 194 BBNEW 0
	WARNING:::DUT03 Bank1 Chip1  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip2  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip3  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip4  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip5  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip6  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip7  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip8  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 plane1  capture bbcount  is low 0  for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
	WARNING:::DUT03 Bank1 plane2  capture bbcount  is low 0  for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
DUT03 BANK1 TB624 BBOLD 196 BBNEW 0
	WARNING:::DUT04 Bank1 Chip1  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip2  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip3  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip4  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip5  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip6  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip7  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip8  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 plane1  capture bbcount  is low 0  for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
	WARNING:::DUT04 Bank1 plane2  capture bbcount  is low 0  for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
DUT04 BANK1 TB624 BBOLD 170 BBNEW 0
	WARNING:::DUT20 Bank1 Chip1  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip2  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip3  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip4  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip5  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip6  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip7  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip8  capture bbcount  is low 0 for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 plane1  capture bbcount  is low 0  for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
	WARNING:::DUT20 Bank1 plane2  capture bbcount  is low 0  for Test tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
DUT20 BANK1 TB624 BBOLD 296 BBNEW 0


****Active DUTS After 2 3 4 20 

TESTEND tb__624__SCREEN_vsgd_lowVT_scr10129b5p5p4V__nvcc   TESTTIME 21.064s TOTALTIME 3597.516s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__629__SCREEN_sgs_highVT_scr10129b5p5p4V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 16
CTF ENV FILE NAME bics5_512g_ctfpats/p_screen_sgs_highVT_10129b5p5_ctfenv.xml
*********************CTF ENV setting **********************
start page (D2B) will not use default setting, changed to  0x10
pageCounter (IDX2) will not use default setting, changed to 4
need BBM, mode CMD71
Key Parameters coming from XML

*********************************************************

The Ignore Bit is 16
None Per Chip pre-action
running key para table : scr10129b5p5p4
	Address: 0x117, changeValue:0x00, paramMask:0x03,  is setParam 
	Address: 0x117, changeValue:0x00, paramMask:0x0C,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x04,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x096, changeValue:0x00, paramMask:0x40,  is setParam 
None Per Chip post-action
DUT02 BANK1 TB629 BBOLD 194 BBNEW 0
DUT03 BANK1 TB629 BBOLD 196 BBNEW 0
DUT04 BANK1 TB629 BBOLD 170 BBNEW 0
DUT20 BANK1 TB629 BBOLD 296 BBNEW 0


****Active DUTS After 2 3 4 20 

TESTEND tb__629__SCREEN_sgs_highVT_scr10129b5p5p4V__nvcc   TESTTIME 19.896s TOTALTIME 3617.454s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 16
CTF ENV FILE NAME bics5_512g_ctfpats/p_screen_sgs_lowVT_10129b5p5_ctfenv.xml
*********************CTF ENV setting **********************
start page (D2B) will not use default setting, changed to  0x10
pageCounter (IDX2) will not use default setting, changed to 4
need BBM, mode CMD71
Key Parameters coming from XML

*********************************************************

The Ignore Bit is 16
None Per Chip pre-action
running key para table : scr10129b5p5p4
	Address: 0x117, changeValue:0x00, paramMask:0x03,  is setParam 
	Address: 0x117, changeValue:0x00, paramMask:0x0C,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x04,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x096, changeValue:0x00, paramMask:0x40,  is setParam 
None Per Chip post-action
	WARNING:::DUT02 Bank1 Chip1  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip2  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip3  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip4  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip5  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip6  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip7  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip8  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 plane1  capture bbcount  is low 0  for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
	WARNING:::DUT02 Bank1 plane2  capture bbcount  is low 0  for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
DUT02 BANK1 TB628 BBOLD 194 BBNEW 0
	WARNING:::DUT03 Bank1 Chip1  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip2  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip3  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip4  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip5  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip6  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip7  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip8  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 plane1  capture bbcount  is low 0  for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
	WARNING:::DUT03 Bank1 plane2  capture bbcount  is low 0  for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
DUT03 BANK1 TB628 BBOLD 196 BBNEW 0
	WARNING:::DUT04 Bank1 Chip1  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip2  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip3  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip4  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip5  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip6  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip7  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip8  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 plane1  capture bbcount  is low 0  for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
	WARNING:::DUT04 Bank1 plane2  capture bbcount  is low 0  for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
DUT04 BANK1 TB628 BBOLD 170 BBNEW 0
	WARNING:::DUT20 Bank1 Chip1  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip2  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip3  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip4  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip5  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip6  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip7  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip8  capture bbcount  is low 0 for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 plane1  capture bbcount  is low 0  for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
	WARNING:::DUT20 Bank1 plane2  capture bbcount  is low 0  for Test tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
DUT20 BANK1 TB628 BBOLD 296 BBNEW 0


****Active DUTS After 2 3 4 20 

TESTEND tb__628__SCREEN_sgs_lowVT_scr10129b5p5p4V__nvcc    TESTTIME 21.193s TOTALTIME 3638.689s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__635__SCREEN_WLDD0_highVT_scr10129b5p5p4V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 16
CTF ENV FILE NAME bics5_512g_ctfpats/p_screen_WLDD0_highVT_10129b5p5_ctfenv.xml
*********************CTF ENV setting **********************
start page (D2B) will not use default setting, changed to  0x8
pageCounter (IDX2) will not use default setting, changed to 4
need BBM, mode CMD71
Key Parameters coming from XML

*********************************************************

The Ignore Bit is 16
None Per Chip pre-action
running key para table : scr10129b5p5p4
	Address: 0x117, changeValue:0x00, paramMask:0x03,  is setParam 
	Address: 0x117, changeValue:0x00, paramMask:0x0C,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x04,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x096, changeValue:0x00, paramMask:0x40,  is setParam 
None Per Chip post-action
DUT02 BANK1 TB635 BBOLD 194 BBNEW 0
DUT03 BANK1 TB635 BBOLD 196 BBNEW 0
DUT04 BANK1 TB635 BBOLD 170 BBNEW 0
DUT20 BANK1 TB635 BBOLD 296 BBNEW 0


****Active DUTS After 2 3 4 20 

TESTEND tb__635__SCREEN_WLDD0_highVT_scr10129b5p5p4V__nvcc TESTTIME 19.869s TOTALTIME 3658.599s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__636__SCREEN_WLDD1_highVT_scr10129b5p5p4V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 16
CTF ENV FILE NAME bics5_512g_ctfpats/p_scrn_WLDD1_highVT_10129b5p5_ctfenv.xml
*********************CTF ENV setting **********************
start page (D2B) will not use default setting, changed to  0xc
pageCounter (IDX2) will not use default setting, changed to 4
need BBM, mode CMD71
Key Parameters coming from XML

*********************************************************

The Ignore Bit is 16
None Per Chip pre-action
running key para table : scr10129b5p5p4
	Address: 0x117, changeValue:0x00, paramMask:0x03,  is setParam 
	Address: 0x117, changeValue:0x00, paramMask:0x0C,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x04,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x096, changeValue:0x00, paramMask:0x40,  is setParam 
None Per Chip post-action
DUT02 BANK1 TB636 BBOLD 194 BBNEW 0
DUT03 BANK1 TB636 BBOLD 196 BBNEW 0
DUT04 BANK1 TB636 BBOLD 170 BBNEW 0
DUT20 BANK1 TB636 BBOLD 296 BBNEW 0


****Active DUTS After 2 3 4 20 

TESTEND tb__636__SCREEN_WLDD1_highVT_scr10129b5p5p4V__nvcc TESTTIME 19.891s TOTALTIME 3678.531s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__630__SCREEN_WLDL_highVT_scr10129b5p5p4V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 16
CTF ENV FILE NAME bics5_512g_ctfpats/p_screen_WLDL_highVT_10129b5p5_ctfenv.xml
*********************CTF ENV setting **********************
start page (D2B) will not use default setting, changed to  0x18
pageCounter (IDX2) will not use default setting, changed to 4
need BBM, mode CMD71
Key Parameters coming from XML

*********************************************************

The Ignore Bit is 16
None Per Chip pre-action
running key para table : scr10129b5p5p4
	Address: 0x117, changeValue:0x00, paramMask:0x03,  is setParam 
	Address: 0x117, changeValue:0x00, paramMask:0x0C,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x04,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x096, changeValue:0x00, paramMask:0x40,  is setParam 
None Per Chip post-action
DUT02 BANK1 TB630 BBOLD 194 BBNEW 0
DUT03 BANK1 TB630 BBOLD 196 BBNEW 0
DUT04 BANK1 TB630 BBOLD 170 BBNEW 0
DUT20 BANK1 TB630 BBOLD 296 BBNEW 0


****Active DUTS After 2 3 4 20 

TESTEND tb__630__SCREEN_WLDL_highVT_scr10129b5p5p4V__nvcc  TESTTIME 19.949s TOTALTIME 3698.524s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__632__SCREEN_WLDS0_highVT_scr10129b5p5p4V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 16
CTF ENV FILE NAME bics5_512g_ctfpats/p_screen_WLDS0_highVT_10129b5p5_ctfenv.xml
*********************CTF ENV setting **********************
pageCounter (IDX2) will not use default setting, changed to 4
need BBM, mode CMD71
Key Parameters coming from XML

*********************************************************

The Ignore Bit is 16
None Per Chip pre-action
running key para table : scr10129b5p5p4
	Address: 0x117, changeValue:0x00, paramMask:0x03,  is setParam 
	Address: 0x117, changeValue:0x00, paramMask:0x0C,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x04,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x096, changeValue:0x00, paramMask:0x40,  is setParam 
None Per Chip post-action
DUT02 BANK1 TB632 BBOLD 194 BBNEW 0
DUT03 BANK1 TB632 BBOLD 196 BBNEW 0
DUT04 BANK1 TB632 BBOLD 170 BBNEW 0
DUT20 BANK1 TB632 BBOLD 296 BBNEW 0


****Active DUTS After 2 3 4 20 

TESTEND tb__632__SCREEN_WLDS0_highVT_scr10129b5p5p4V__nvcc TESTTIME 19.637s TOTALTIME 3718.202s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__634__SCREEN_WLDS1_highVT_scr10129b5p5p4V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 16
CTF ENV FILE NAME bics5_512g_ctfpats/p_screen_WLDS1_highVT_10129b5p5_ctfenv.xml
*********************CTF ENV setting **********************
start page (D2B) will not use default setting, changed to  0x4
pageCounter (IDX2) will not use default setting, changed to 4
need BBM, mode CMD71
Key Parameters coming from XML

*********************************************************

The Ignore Bit is 16
None Per Chip pre-action
running key para table : scr10129b5p5p4
	Address: 0x117, changeValue:0x00, paramMask:0x03,  is setParam 
	Address: 0x117, changeValue:0x00, paramMask:0x0C,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x04,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x096, changeValue:0x00, paramMask:0x40,  is setParam 
None Per Chip post-action
DUT02 BANK1 TB634 BBOLD 194 BBNEW 0
DUT03 BANK1 TB634 BBOLD 196 BBNEW 0
DUT04 BANK1 TB634 BBOLD 170 BBNEW 0
DUT20 BANK1 TB634 BBOLD 296 BBNEW 0


****Active DUTS After 2 3 4 20 

TESTEND tb__634__SCREEN_WLDS1_highVT_scr10129b5p5p4V__nvcc TESTTIME 19.630s TOTALTIME 3737.893s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__631__SCREEN_WLDU_highVT_scr10129b5p5p4V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 16
CTF ENV FILE NAME bics5_512g_ctfpats/p_screen_WLDU_highVT_10129b5p5_ctfenv.xml
*********************CTF ENV setting **********************
start page (D2B) will not use default setting, changed to  0x1c
pageCounter (IDX2) will not use default setting, changed to 4
need BBM, mode CMD71
Key Parameters coming from XML

*********************************************************

The Ignore Bit is 16
None Per Chip pre-action
running key para table : scr10129b5p5p4
	Address: 0x117, changeValue:0x00, paramMask:0x03,  is setParam 
	Address: 0x117, changeValue:0x00, paramMask:0x0C,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x04,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x096, changeValue:0x00, paramMask:0x40,  is setParam 
None Per Chip post-action
DUT02 BANK1 TB631 BBOLD 194 BBNEW 0
DUT03 BANK1 TB631 BBOLD 196 BBNEW 0
DUT04 BANK1 TB631 BBOLD 170 BBNEW 0
DUT20 BANK1 TB631 BBOLD 296 BBNEW 0


****Active DUTS After 2 3 4 20 

TESTEND tb__631__SCREEN_WLDU_highVT_scr10129b5p5p4V__nvcc  TESTTIME 19.899s TOTALTIME 3757.835s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0

	 bank1 CalculateDatMaterialTrimTable Time=7.982[s]

	WARNING:::DUT02 Bank1 Chip1  capture bbcount  is low 1 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip2  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip3  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip4  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip5  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip6  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip7  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 Chip8  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT02 Bank1 plane1  capture bbcount  is low 1  for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
	WARNING:::DUT02 Bank1 plane2  capture bbcount  is low 0  for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
	WARNING:::DUT03 Bank1 Chip1  capture bbcount  is low 1 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip2  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip3  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip4  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip5  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip6  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip7  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 Chip8  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT03 Bank1 plane1  capture bbcount  is low 1  for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
	WARNING:::DUT03 Bank1 plane2  capture bbcount  is low 0  for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
	WARNING:::DUT04 Bank1 Chip1  capture bbcount  is low 1 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip2  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip3  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip4  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip5  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip6  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip7  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 Chip8  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT04 Bank1 plane1  capture bbcount  is low 1  for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
	WARNING:::DUT04 Bank1 plane2  capture bbcount  is low 0  for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
	WARNING:::DUT20 Bank1 Chip1  capture bbcount  is low 1 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip2  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip3  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip4  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip5  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip6  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip7  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 Chip8  capture bbcount  is low 0 for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming (known) badblocks, please check if all blocks are being tested or not ?? ) 
	WARNING:::DUT20 Bank1 plane1  capture bbcount  is low 1  for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
	WARNING:::DUT20 Bank1 plane2  capture bbcount  is low 0  for Test tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc ( means it is not capturing even incoming( known) badblocks, please check ) 
BANK1 Chip01 Marking 026 (max) with priority
DUT 3 BANK 1 CHIP 1  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 1  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 1  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT03 COMPARE_DATA 0 RESULT PASS(00) 
BANK1 Chip02 Marking 019 (max) with priority
DUT 3 BANK 1 CHIP 2  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 2  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 2  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT03 COMPARE_DATA 0 RESULT PASS(00) 
BANK1 Chip03 Marking 009 (max) with priority
DUT 3 BANK 1 CHIP 3  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 3  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 3  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT03 COMPARE_DATA 0 RESULT PASS(00) 
BANK1 Chip04 Marking 017 (max) with priority
DUT 3 BANK 1 CHIP 4  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 4  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 4  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT03 COMPARE_DATA 0 RESULT PASS(00) 
BANK1 Chip05 Marking 050 (max) with priority
DUT 3 BANK 1 CHIP 5  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 5  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 5  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT03 COMPARE_DATA 0 RESULT PASS(00) 
BANK1 Chip06 Marking 020 (max) with priority
DUT 3 BANK 1 CHIP 6  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 6  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 6  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT03 COMPARE_DATA 0 RESULT PASS(00) 
BANK1 Chip07 Marking 033 (max) with priority
DUT 3 BANK 1 CHIP 7  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 7  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 7  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT03 COMPARE_DATA 0 RESULT PASS(00) 
BANK1 Chip08 Marking 023 (max) with priority
DUT 3 BANK 1 CHIP 8  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 8  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 8  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT03 COMPARE_DATA 0 RESULT PASS(00) 
BANK1 Chip01 Marking 044 (max) with priority
DUT 2 BANK 1 CHIP 1  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 1  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 1  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 1  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 1  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 1  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 1  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 1  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 1  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT02 COMPARE_DATA 0 RESULT PASS(00) 
DUT04 COMPARE_DATA 0 RESULT PASS(00) 
DUT20 COMPARE_DATA 0 RESULT PASS(00) 
BANK1 Chip02 Marking 043 (max) with priority
DUT 2 BANK 1 CHIP 2  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 2  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 2  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 2  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 2  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 2  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 2  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 2  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 2  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT02 COMPARE_DATA 0 RESULT PASS(00) 
DUT04 COMPARE_DATA 0 RESULT PASS(00) 
DUT20 COMPARE_DATA 0 RESULT PASS(00) 
BANK1 Chip03 Marking 044 (max) with priority
DUT 2 BANK 1 CHIP 3  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 3  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 3  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 3  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 3  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 3  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 3  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 3  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 3  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT02 COMPARE_DATA 0 RESULT PASS(00) 
DUT04 COMPARE_DATA 0 RESULT PASS(00) 
DUT20 COMPARE_DATA 0 RESULT PASS(00) 
BANK1 Chip04 Marking 029 (max) with priority
DUT 2 BANK 1 CHIP 4  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 4  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 4  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 4  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 4  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 4  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 4  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 4  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 4  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT02 COMPARE_DATA 0 RESULT PASS(00) 
DUT04 COMPARE_DATA 0 RESULT PASS(00) 
DUT20 COMPARE_DATA 0 RESULT PASS(00) 
BANK1 Chip05 Marking 091 (max) with priority
DUT 2 BANK 1 CHIP 5  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 5  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 5  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 5  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 5  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 5  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 5  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 5  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 5  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT02 COMPARE_DATA 0 RESULT PASS(00) 
DUT04 COMPARE_DATA 0 RESULT PASS(00) 
DUT20 COMPARE_DATA 0 RESULT PASS(00) 
BANK1 Chip06 Marking 044 (max) with priority
DUT 2 BANK 1 CHIP 6  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 6  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 6  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 6  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 6  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 6  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 6  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 6  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 6  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT02 COMPARE_DATA 0 RESULT PASS(00) 
DUT04 COMPARE_DATA 0 RESULT PASS(00) 
DUT20 COMPARE_DATA 0 RESULT PASS(00) 
BANK1 Chip07 Marking 039 (max) with priority
DUT 2 BANK 1 CHIP 7  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 7  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 7  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 7  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 7  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 7  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 7  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 7  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 7  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT02 COMPARE_DATA 0 RESULT PASS(00) 
DUT04 COMPARE_DATA 0 RESULT PASS(00) 
DUT20 COMPARE_DATA 0 RESULT PASS(00) 
BANK1 Chip08 Marking 036 (max) with priority
DUT 2 BANK 1 CHIP 8  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 8  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 8  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 8  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 8  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 8  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 8  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 8  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 8  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT02 COMPARE_DATA 0 RESULT PASS(00) 
DUT04 COMPARE_DATA 0 RESULT PASS(00) 
DUT20 COMPARE_DATA 0 RESULT PASS(00) 


****Active DUTS After 2 3 4 20 

TESTEND tb__940__TRIM_rf_bb_scr10102b5p0p0__nvcc           TESTTIME 43.853s TOTALTIME 3801.729s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__903__REG_RD_apple_bb_compare_scr10292b5p0p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 32

compare program results
	DUT02 CH1 BB lists matched. Usermode BBLKs COMP OK!

	DUT03 CH1 BB lists matched. Usermode BBLKs COMP OK!

	DUT04 CH1 BB lists matched. Usermode BBLKs COMP OK!

	DUT20 CH1 BB lists matched. Usermode BBLKs COMP OK!

compare read results
	DUT02 CH1 BB lists matched. Usermode BBLKs COMP OK!

	DUT03 CH1 BB lists matched. Usermode BBLKs COMP OK!

	DUT04 CH1 BB lists matched. Usermode BBLKs COMP OK!

	DUT20 CH1 BB lists matched. Usermode BBLKs COMP OK!



****Active DUTS After 2 3 4 20 

TESTEND tb__903__REG_RD_apple_bb_compare_scr10292b5p0p0__nvcc TESTTIME 12.343s TOTALTIME 3814.114s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__670__SCREEN_badblock_register_check_scr10235b5p0p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
DUT 2 BANK1 CHIP 1 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 2 BANK1 CHIP 1 PLANE 0 FOUND, SKIP PLANE 1
DUT 3 BANK1 CHIP 1 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 3 BANK1 CHIP 1 PLANE 0 FOUND, SKIP PLANE 1
DUT 4 BANK1 CHIP 1 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 4 BANK1 CHIP 1 PLANE 0 FOUND, SKIP PLANE 1
DUT 20 BANK1 CHIP 1 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 20 BANK1 CHIP 1 PLANE 0 FOUND, SKIP PLANE 1
DUT 2 BANK1 CHIP 1 POR BBF PASS

DUT 3 BANK1 CHIP 1 POR BBF PASS

DUT 4 BANK1 CHIP 1 POR BBF PASS

DUT 20 BANK1 CHIP 1 POR BBF PASS

DUT 2 BANK1 CHIP 2 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 2 BANK1 CHIP 2 PLANE 0 FOUND, SKIP PLANE 1
DUT 3 BANK1 CHIP 2 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 3 BANK1 CHIP 2 PLANE 0 FOUND, SKIP PLANE 1
DUT 4 BANK1 CHIP 2 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 4 BANK1 CHIP 2 PLANE 0 FOUND, SKIP PLANE 1
DUT 20 BANK1 CHIP 2 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 20 BANK1 CHIP 2 PLANE 0 FOUND, SKIP PLANE 1
DUT 2 BANK1 CHIP 2 POR BBF PASS

DUT 3 BANK1 CHIP 2 POR BBF PASS

DUT 4 BANK1 CHIP 2 POR BBF PASS

DUT 20 BANK1 CHIP 2 POR BBF PASS

DUT 2 BANK1 CHIP 3 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 2 BANK1 CHIP 3 PLANE 0 FOUND, SKIP PLANE 1
DUT 3 BANK1 CHIP 3 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 3 BANK1 CHIP 3 PLANE 0 FOUND, SKIP PLANE 1
DUT 4 BANK1 CHIP 3 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 4 BANK1 CHIP 3 PLANE 0 FOUND, SKIP PLANE 1
DUT 20 BANK1 CHIP 3 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 20 BANK1 CHIP 3 PLANE 0 FOUND, SKIP PLANE 1
DUT 2 BANK1 CHIP 3 POR BBF PASS

DUT 3 BANK1 CHIP 3 POR BBF PASS

DUT 4 BANK1 CHIP 3 POR BBF PASS

DUT 20 BANK1 CHIP 3 POR BBF PASS

DUT 2 BANK1 CHIP 4 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 2 BANK1 CHIP 4 PLANE 0 FOUND, SKIP PLANE 1
DUT 3 BANK1 CHIP 4 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 3 BANK1 CHIP 4 PLANE 0 FOUND, SKIP PLANE 1
DUT 4 BANK1 CHIP 4 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 4 BANK1 CHIP 4 PLANE 0 FOUND, SKIP PLANE 1
DUT 20 BANK1 CHIP 4 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 20 BANK1 CHIP 4 PLANE 0 FOUND, SKIP PLANE 1
DUT 2 BANK1 CHIP 4 POR BBF PASS

DUT 3 BANK1 CHIP 4 POR BBF PASS

DUT 4 BANK1 CHIP 4 POR BBF PASS

DUT 20 BANK1 CHIP 4 POR BBF PASS

DUT 2 BANK1 CHIP 5 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 2 BANK1 CHIP 5 PLANE 0 FOUND, SKIP PLANE 1
DUT 3 BANK1 CHIP 5 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 3 BANK1 CHIP 5 PLANE 0 FOUND, SKIP PLANE 1
DUT 4 BANK1 CHIP 5 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 4 BANK1 CHIP 5 PLANE 0 FOUND, SKIP PLANE 1
DUT 20 BANK1 CHIP 5 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 20 BANK1 CHIP 5 PLANE 0 FOUND, SKIP PLANE 1
DUT 2 BANK1 CHIP 5 POR BBF PASS

DUT 3 BANK1 CHIP 5 POR BBF PASS

DUT 4 BANK1 CHIP 5 POR BBF PASS

DUT 20 BANK1 CHIP 5 POR BBF PASS

DUT 2 BANK1 CHIP 6 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 2 BANK1 CHIP 6 PLANE 0 FOUND, SKIP PLANE 1
DUT 3 BANK1 CHIP 6 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 3 BANK1 CHIP 6 PLANE 0 FOUND, SKIP PLANE 1
DUT 4 BANK1 CHIP 6 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 4 BANK1 CHIP 6 PLANE 0 FOUND, SKIP PLANE 1
DUT 20 BANK1 CHIP 6 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 20 BANK1 CHIP 6 PLANE 0 FOUND, SKIP PLANE 1
DUT 2 BANK1 CHIP 6 POR BBF PASS

DUT 3 BANK1 CHIP 6 POR BBF PASS

DUT 4 BANK1 CHIP 6 POR BBF PASS

DUT 20 BANK1 CHIP 6 POR BBF PASS

DUT 2 BANK1 CHIP 7 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 2 BANK1 CHIP 7 PLANE 0 FOUND, SKIP PLANE 1
DUT 3 BANK1 CHIP 7 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 3 BANK1 CHIP 7 PLANE 0 FOUND, SKIP PLANE 1
DUT 4 BANK1 CHIP 7 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 4 BANK1 CHIP 7 PLANE 0 FOUND, SKIP PLANE 1
DUT 20 BANK1 CHIP 7 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 20 BANK1 CHIP 7 PLANE 0 FOUND, SKIP PLANE 1
DUT 2 BANK1 CHIP 7 POR BBF PASS

DUT 3 BANK1 CHIP 7 POR BBF PASS

DUT 4 BANK1 CHIP 7 POR BBF PASS

DUT 20 BANK1 CHIP 7 POR BBF PASS

DUT 2 BANK1 CHIP 8 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 2 BANK1 CHIP 8 PLANE 0 FOUND, SKIP PLANE 1
DUT 3 BANK1 CHIP 8 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 3 BANK1 CHIP 8 PLANE 0 FOUND, SKIP PLANE 1
DUT 4 BANK1 CHIP 8 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 4 BANK1 CHIP 8 PLANE 0 FOUND, SKIP PLANE 1
DUT 20 BANK1 CHIP 8 PLANE 0 COPY 0 DATA = 0xA6 DATAPARITY = 0xD7
DUT 20 BANK1 CHIP 8 PLANE 0 FOUND, SKIP PLANE 1
DUT 2 BANK1 CHIP 8 POR BBF PASS

DUT 3 BANK1 CHIP 8 POR BBF PASS

DUT 4 BANK1 CHIP 8 POR BBF PASS

DUT 20 BANK1 CHIP 8 POR BBF PASS



****Active DUTS After 2 3 4 20 

TESTEND tb__670__SCREEN_badblock_register_check_scr10235b5p0p0__nvcc TESTTIME 12.898s TOTALTIME 3827.055s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__932__TRIM_rf_swapblock_S5E_scr10290b5p1p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0

	 bank1 CalculateDatMaterialTrimTable already done in before tb, skip it 

DUT02 BANK1 CHIP01 TB932 BLOCK 0x000 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP01 TB932 BLOCK 0x000 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP01 TB932 BLOCK 0x000 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP01 TB932 BLOCK 0x000 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP01 TB932 BLOCK 0x001 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP01 TB932 BLOCK 0x001 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP01 TB932 BLOCK 0x001 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP01 TB932 BLOCK 0x001 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP01 TB932 BLOCK 0x002 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP01 TB932 BLOCK 0x002 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP01 TB932 BLOCK 0x002 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP01 TB932 BLOCK 0x002 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP01 TB932 BLOCK 0x003 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP01 TB932 BLOCK 0x003 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP01 TB932 BLOCK 0x003 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP01 TB932 BLOCK 0x003 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP01 TB932 BLOCK 0x004 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP01 TB932 BLOCK 0x004 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP01 TB932 BLOCK 0x004 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP01 TB932 BLOCK 0x004 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP01 TB932 BLOCK 0x005 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP01 TB932 BLOCK 0x005 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP01 TB932 BLOCK 0x005 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP01 TB932 BLOCK 0x005 erase status result = 0xE0 -- no repair needed



	 bank1 CalculateDatMaterialTrimTable already done in before tb, skip it 

DUT02 BANK1 CHIP02 TB932 BLOCK 0x000 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP02 TB932 BLOCK 0x000 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP02 TB932 BLOCK 0x000 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP02 TB932 BLOCK 0x000 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP02 TB932 BLOCK 0x001 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP02 TB932 BLOCK 0x001 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP02 TB932 BLOCK 0x001 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP02 TB932 BLOCK 0x001 erase status result = 0xE1 -- block needs to be repaired

DUT 20 BANK 1 CHIP 2  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 2  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 2  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT20 BANK1 CHIP02 TB932 BANK1 CHIP2 BLOCK 0x001 repair status result = 0xE0
DUT20 BANK1 CHIP02 TB932 BANK1 CHIP2 BLOCK 0x001 swap status output = 0x1 -- block 0x001 is repaired and swapped to block 0x043
DUT20 BANK1 CHIP02 TB932 add swap block 0x043 to bblist, remove block 0x001 from bblist

DUT02 BANK1 CHIP02 TB932 BLOCK 0x002 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP02 TB932 BLOCK 0x002 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP02 TB932 BLOCK 0x002 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP02 TB932 BLOCK 0x002 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP02 TB932 BLOCK 0x003 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP02 TB932 BLOCK 0x003 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP02 TB932 BLOCK 0x003 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP02 TB932 BLOCK 0x003 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP02 TB932 BLOCK 0x004 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP02 TB932 BLOCK 0x004 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP02 TB932 BLOCK 0x004 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP02 TB932 BLOCK 0x004 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP02 TB932 BLOCK 0x005 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP02 TB932 BLOCK 0x005 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP02 TB932 BLOCK 0x005 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP02 TB932 BLOCK 0x005 erase status result = 0xE0 -- no repair needed



	 bank1 CalculateDatMaterialTrimTable already done in before tb, skip it 

DUT02 BANK1 CHIP03 TB932 BLOCK 0x000 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP03 TB932 BLOCK 0x000 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP03 TB932 BLOCK 0x000 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP03 TB932 BLOCK 0x000 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP03 TB932 BLOCK 0x001 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP03 TB932 BLOCK 0x001 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP03 TB932 BLOCK 0x001 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP03 TB932 BLOCK 0x001 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP03 TB932 BLOCK 0x002 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP03 TB932 BLOCK 0x002 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP03 TB932 BLOCK 0x002 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP03 TB932 BLOCK 0x002 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP03 TB932 BLOCK 0x003 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP03 TB932 BLOCK 0x003 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP03 TB932 BLOCK 0x003 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP03 TB932 BLOCK 0x003 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP03 TB932 BLOCK 0x004 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP03 TB932 BLOCK 0x004 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP03 TB932 BLOCK 0x004 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP03 TB932 BLOCK 0x004 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP03 TB932 BLOCK 0x005 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP03 TB932 BLOCK 0x005 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP03 TB932 BLOCK 0x005 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP03 TB932 BLOCK 0x005 erase status result = 0xE0 -- no repair needed



	 bank1 CalculateDatMaterialTrimTable already done in before tb, skip it 

DUT02 BANK1 CHIP04 TB932 BLOCK 0x000 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP04 TB932 BLOCK 0x000 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP04 TB932 BLOCK 0x000 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP04 TB932 BLOCK 0x000 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP04 TB932 BLOCK 0x001 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP04 TB932 BLOCK 0x001 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP04 TB932 BLOCK 0x001 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP04 TB932 BLOCK 0x001 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP04 TB932 BLOCK 0x002 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP04 TB932 BLOCK 0x002 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP04 TB932 BLOCK 0x002 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP04 TB932 BLOCK 0x002 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP04 TB932 BLOCK 0x003 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP04 TB932 BLOCK 0x003 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP04 TB932 BLOCK 0x003 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP04 TB932 BLOCK 0x003 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP04 TB932 BLOCK 0x004 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP04 TB932 BLOCK 0x004 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP04 TB932 BLOCK 0x004 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP04 TB932 BLOCK 0x004 erase status result = 0xE0 -- no repair needed


DUT02 BANK1 CHIP04 TB932 BLOCK 0x005 erase status result = 0xE0 -- no repair needed
DUT03 BANK1 CHIP04 TB932 BLOCK 0x005 erase status result = 0xE0 -- no repair needed
DUT04 BANK1 CHIP04 TB932 BLOCK 0x005 erase status result = 0xE0 -- no repair needed
DUT20 BANK1 CHIP04 TB932 BLOCK 0x005 erase status result = 0xE0 -- no repair needed




****Active DUTS After 2 3 4 20 

TESTEND tb__932__TRIM_rf_swapblock_S5E_scr10290b5p1p0__nvcc TESTTIME 33.400s TOTALTIME 3860.498s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__902__REG_RD_bb_compare__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0

	DUT02 CH1 BB lists matched. current BBLKs COMP OK!

	DUT03 CH1 BB lists matched. current BBLKs COMP OK!

	DUT04 CH1 BB lists matched. current BBLKs COMP OK!

	DUT20 CH1 BB lists matched. current BBLKs COMP OK!



****Active DUTS After 2 3 4 20 

TESTEND tb__902__REG_RD_bb_compare__nvcc                   TESTTIME 5.219s TOTALTIME 3865.758s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__901__REG_RD_bblks_out__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
DUT02 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x23B
DUT02 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x2AC
DUT02 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x394
DUT02 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x58A
DUT02 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x616
DUT02 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x672
DUT02 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x714
DUT02 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x716
DUT02 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x71C
DUT02 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x71E
DUT02 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x797
DUT02 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x942
DUT02 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x959
DUT02 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x98F
DUT02 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0xB16
DUT02 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0xC46
DUT02 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0xC4A
DUT02 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0xCF1
DUT02 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0xCF5
DUT02 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1011
DUT02 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1013
DUT02 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1019
DUT02 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x101B
DUT02 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x130C
DUT02 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x152C
DUT02 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1657
DUT02 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x165B
DUT02 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1661
DUT02 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x172D
DUT02 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x17B3
DUT02 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x1A34
DUT02 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x1A36
DUT02 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x1A3C
DUT02 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x1A3E
DUT02 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1B29
DUT02 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x20FC
DUT02 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x21A5
DUT02 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x22D0
DUT02 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x22D2
DUT02 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x22D8
DUT02 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x22DA
DUT02 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x23A2
DUT02 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x2484
DUT02 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x2512
DUT02 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x255D
DUT02 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x27F2
DUT02 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x27F4
DUT02 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x285A
DUT02 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x3080
DUT02 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x30EA
DUT02 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x3360
DUT02 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3657
DUT02 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x3670
DUT02 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3671
DUT02 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x380F
DUT02 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x3A6C
DUT02 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3B65
DUT02 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3B67
DUT02 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3B6D
DUT02 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3B6F
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4016
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x40D6
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x40D8
DUT02 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x417D
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4282
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4440
DUT02 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4557
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4562
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4564
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4590
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4592
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4594
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4596
DUT02 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4597
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4598
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x459A
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x459C
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x459E
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x45AE
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x45BC
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x45C6
DUT02 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x45DF
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x48A4
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x48A6
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x48AC
DUT02 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x48AE
DUT02 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4BFB
DUT02 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5095
DUT02 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5097
DUT02 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x509D
DUT02 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x509F
DUT02 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x50E5
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x518E
DUT02 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x521B
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x526E
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5290
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x52A8
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5324
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x534C
DUT02 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5449
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x544C
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5450
DUT02 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x546B
DUT02 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5479
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x547E
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5504
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x550A
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5536
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5542
DUT02 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x558D
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x55B6
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x55C4
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x55D4
DUT02 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x55F1
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5600
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x566E
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5722
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x58B0
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x58B2
DUT02 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x58B7
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x58B8
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x58BA
DUT02 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x59A7
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x59C8
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x59CC
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x59E2
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5A82
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5BCC
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5BCE
DUT02 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5BF4
DUT02 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5CAD
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6159
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x61F5
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6245
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6247
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x624D
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x624F
DUT02 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x62EE
DUT02 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6310
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6401
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6403
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6409
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x640B
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6585
DUT02 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x65DA
DUT02 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6684
DUT02 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6686
DUT02 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x668C
DUT02 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x668E
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x668F
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6905
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6907
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x690D
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x690F
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x69C1
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x69C3
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x69C9
DUT02 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x69CB
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7012
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7096
DUT02 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x70C9
DUT02 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x7199
DUT02 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x71B9
DUT02 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x7265
DUT02 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x72E7
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x72EE
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x732E
DUT02 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x7389
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7414
DUT02 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x754B
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x75AE
DUT02 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x75B5
DUT02 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x75B7
DUT02 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x75BD
DUT02 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x75BF
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x75D8
DUT02 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x7685
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7714
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7716
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x771C
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x771E
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x781A
DUT02 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x7875
DUT02 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x78A5
DUT02 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x78F3
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7914
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7916
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x791C
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x791E
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7A34
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7A36
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7A3C
DUT02 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7A3E
DUT02 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x7C43
DUT02 BANK1 CHIP01 PLANE00 TB901 BADBLKS 13
DUT02 BANK1 CHIP01 PLANE01 TB901 BADBLKS 6
DUT02 BANK1 CHIP02 PLANE00 TB901 BADBLKS 6
DUT02 BANK1 CHIP02 PLANE01 TB901 BADBLKS 10
DUT02 BANK1 CHIP03 PLANE00 TB901 BADBLKS 11
DUT02 BANK1 CHIP03 PLANE01 TB901 BADBLKS 2
DUT02 BANK1 CHIP04 PLANE00 TB901 BADBLKS 5
DUT02 BANK1 CHIP04 PLANE01 TB901 BADBLKS 7
DUT02 BANK1 CHIP05 PLANE00 TB901 BADBLKS 22
DUT02 BANK1 CHIP05 PLANE01 TB901 BADBLKS 5
DUT02 BANK1 CHIP06 PLANE00 TB901 BADBLKS 30
DUT02 BANK1 CHIP06 PLANE01 TB901 BADBLKS 14
DUT02 BANK1 CHIP07 PLANE00 TB901 BADBLKS 7
DUT02 BANK1 CHIP07 PLANE01 TB901 BADBLKS 20
DUT02 BANK1 CHIP08 PLANE00 TB901 BADBLKS 20
DUT02 BANK1 CHIP08 PLANE01 TB901 BADBLKS 16
DUT03 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x197
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x2AC
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x440
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x442
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x448
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x44A
DUT03 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x5C1
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x70C
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x714
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x716
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x71C
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x71E
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x726
DUT03 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x8E5
DUT03 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0xA2F
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0xA64
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0xA66
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0xA6C
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0xA6E
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0xA98
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0xC44
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0xC46
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0xC4C
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0xC4E
DUT03 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0xCCD
DUT03 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0xCD0
DUT03 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x1182
DUT03 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x124A
DUT03 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x124C
DUT03 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x13A4
DUT03 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x13A6
DUT03 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x13AC
DUT03 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x13AE
DUT03 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x13B0
DUT03 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1685
DUT03 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1687
DUT03 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x168D
DUT03 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x168F
DUT03 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x19E4
DUT03 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x19E6
DUT03 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x19EC
DUT03 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x19EE
DUT03 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1A73
DUT03 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1BAD
DUT03 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x1C14
DUT03 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x21EE
DUT03 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x22F6
DUT03 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x22F8
DUT03 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x2410
DUT03 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x249C
DUT03 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x261B
DUT03 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x2903
DUT03 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x2993
DUT03 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x29A3
DUT03 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x306E
DUT03 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x30B0
DUT03 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3213
DUT03 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x322A
DUT03 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3397
DUT03 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x364E
DUT03 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3735
DUT03 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3737
DUT03 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3739
DUT03 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x373D
DUT03 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x373F
DUT03 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x38C4
DUT03 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x38C6
DUT03 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x38CC
DUT03 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x38CE
DUT03 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x39A9
DUT03 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3BC1
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4081
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4083
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4089
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x408B
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x410F
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4111
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x413C
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x41C4
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x41E1
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4399
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x43D0
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x441B
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4422
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x44CA
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4651
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4653
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4659
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x465B
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4665
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4667
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x466B
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x466D
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x466F
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4674
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4675
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4677
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x467B
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x467D
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x467F
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4681
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4683
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4684
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4685
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4686
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4687
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4688
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4689
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x468B
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x468D
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x468F
DUT03 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4889
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4A48
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4A60
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4A62
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4A68
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4A6A
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4B54
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4B56
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4B5C
DUT03 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4B5E
DUT03 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x50F5
DUT03 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5230
DUT03 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5366
DUT03 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5411
DUT03 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5413
DUT03 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5419
DUT03 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x541B
DUT03 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5637
DUT03 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x56E0
DUT03 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x56E2
DUT03 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x56E8
DUT03 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x56EA
DUT03 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5734
DUT03 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5735
DUT03 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5861
DUT03 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x587B
DUT03 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5AD0
DUT03 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5AD2
DUT03 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5AD8
DUT03 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5ADA
DUT03 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x608D
DUT03 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x60E7
DUT03 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6173
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6324
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x632C
DUT03 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x64E9
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x65EE
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6630
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6632
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6638
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x663A
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x668E
DUT03 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x668F
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6692
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x673C
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x673E
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x674C
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x674E
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6752
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6776
DUT03 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x68B1
DUT03 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x68B3
DUT03 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x68B9
DUT03 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x68BB
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x68D4
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x68D6
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x68DC
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x68DE
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6980
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x69EE
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6AEC
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6AF8
DUT03 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6B6C
DUT03 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x722F
DUT03 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x739F
DUT03 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x73F0
DUT03 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x73F2
DUT03 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7534
DUT03 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7536
DUT03 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x753C
DUT03 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x753E
DUT03 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x7557
DUT03 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x768F
DUT03 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7714
DUT03 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7716
DUT03 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x771C
DUT03 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x771E
DUT03 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x78D6
DUT03 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x79C1
DUT03 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x79C3
DUT03 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x79C9
DUT03 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x79CB
DUT03 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7A14
DUT03 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x7AE5
DUT03 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7AF6
DUT03 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7B08
DUT03 BANK1 CHIP01 PLANE00 TB901 BADBLKS 21
DUT03 BANK1 CHIP01 PLANE01 TB901 BADBLKS 5
DUT03 BANK1 CHIP02 PLANE00 TB901 BADBLKS 13
DUT03 BANK1 CHIP02 PLANE01 TB901 BADBLKS 6
DUT03 BANK1 CHIP03 PLANE00 TB901 BADBLKS 5
DUT03 BANK1 CHIP03 PLANE01 TB901 BADBLKS 4
DUT03 BANK1 CHIP04 PLANE00 TB901 BADBLKS 8
DUT03 BANK1 CHIP04 PLANE01 TB901 BADBLKS 9
DUT03 BANK1 CHIP05 PLANE00 TB901 BADBLKS 18
DUT03 BANK1 CHIP05 PLANE01 TB901 BADBLKS 32
DUT03 BANK1 CHIP06 PLANE00 TB901 BADBLKS 11
DUT03 BANK1 CHIP06 PLANE01 TB901 BADBLKS 9
DUT03 BANK1 CHIP07 PLANE00 TB901 BADBLKS 24
DUT03 BANK1 CHIP07 PLANE01 TB901 BADBLKS 9
DUT03 BANK1 CHIP08 PLANE00 TB901 BADBLKS 14
DUT03 BANK1 CHIP08 PLANE01 TB901 BADBLKS 9
DUT04 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x1B5
DUT04 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x2AC
DUT04 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x300
DUT04 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x302
DUT04 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x308
DUT04 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x30A
DUT04 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x33E
DUT04 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x3F6
DUT04 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x5B3
DUT04 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x714
DUT04 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x716
DUT04 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x71C
DUT04 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x71E
DUT04 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x839
DUT04 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x8EE
DUT04 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x944
DUT04 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x960
DUT04 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x9D2
DUT04 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0xAA5
DUT04 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0xAC8
DUT04 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1007
DUT04 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x146B
DUT04 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x15C6
DUT04 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x176A
DUT04 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x17E6
DUT04 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x18AD
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x2125
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x2127
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x212D
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x212F
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x214E
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x2274
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x2276
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x227C
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x227E
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x232E
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x2334
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x2336
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x233C
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x233E
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x262C
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x26A1
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x26A3
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x26A9
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x26AB
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x26D1
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x26D3
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x26D9
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x26DB
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x26E2
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x2713
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x2766
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x2786
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x2804
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x2806
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x280C
DUT04 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x280E
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x2885
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x2887
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x288D
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x288F
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x29A1
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x29A5
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x29A7
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x29AD
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x29AF
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x2AA5
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x2AA7
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x2AAD
DUT04 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x2AAF
DUT04 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x335A
DUT04 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3391
DUT04 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x33A9
DUT04 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x33F5
DUT04 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x33F7
DUT04 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x33FD
DUT04 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x33FF
DUT04 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x3448
DUT04 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x3498
DUT04 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3561
DUT04 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x3562
DUT04 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3563
DUT04 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3569
DUT04 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x356B
DUT04 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x35A1
DUT04 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x35A3
DUT04 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x35A9
DUT04 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x35AB
DUT04 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x384D
DUT04 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x3960
DUT04 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x3962
DUT04 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x3968
DUT04 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x396A
DUT04 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x39DF
DUT04 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x3A60
DUT04 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x3A62
DUT04 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x3A68
DUT04 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x3A6A
DUT04 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3A9B
DUT04 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x40B5
DUT04 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x40B7
DUT04 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x40BD
DUT04 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x40BF
DUT04 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x40CE
DUT04 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x413E
DUT04 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x42C1
DUT04 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4362
DUT04 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x43EF
DUT04 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x45B5
DUT04 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x460C
DUT04 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x46CD
DUT04 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x480B
DUT04 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x495F
DUT04 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4C0A
DUT04 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4CA6
DUT04 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x508D
DUT04 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5115
DUT04 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5117
DUT04 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x511D
DUT04 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x511F
DUT04 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5135
DUT04 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x519A
DUT04 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x55EF
DUT04 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5683
DUT04 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x568F
DUT04 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x56C0
DUT04 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x56C2
DUT04 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x56C8
DUT04 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x56CA
DUT04 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5836
DUT04 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5A88
DUT04 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5B24
DUT04 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5B34
DUT04 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5B36
DUT04 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5B3C
DUT04 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5B3E
DUT04 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5C3D
DUT04 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6029
DUT04 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6193
DUT04 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6206
DUT04 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6724
DUT04 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6726
DUT04 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x672C
DUT04 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x672E
DUT04 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6732
DUT04 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6734
DUT04 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6736
DUT04 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6748
DUT04 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6752
DUT04 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6819
DUT04 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x688A
DUT04 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6A2A
DUT04 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6AFD
DUT04 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6BD8
DUT04 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x7021
DUT04 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x72FA
DUT04 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x73DA
DUT04 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7494
DUT04 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x7561
DUT04 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x75FC
DUT04 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x763E
DUT04 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x768F
DUT04 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7714
DUT04 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7716
DUT04 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x771C
DUT04 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x771E
DUT04 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x7767
DUT04 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x7793
DUT04 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7926
DUT04 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7BF4
DUT04 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x7BFD
DUT04 BANK1 CHIP01 PLANE00 TB901 BADBLKS 16
DUT04 BANK1 CHIP01 PLANE01 TB901 BADBLKS 4
DUT04 BANK1 CHIP02 PLANE00 TB901 BADBLKS 3
DUT04 BANK1 CHIP02 PLANE01 TB901 BADBLKS 3
DUT04 BANK1 CHIP03 PLANE00 TB901 BADBLKS 18
DUT04 BANK1 CHIP03 PLANE01 TB901 BADBLKS 26
DUT04 BANK1 CHIP04 PLANE00 TB901 BADBLKS 12
DUT04 BANK1 CHIP04 PLANE01 TB901 BADBLKS 17
DUT04 BANK1 CHIP05 PLANE00 TB901 BADBLKS 6
DUT04 BANK1 CHIP05 PLANE01 TB901 BADBLKS 10
DUT04 BANK1 CHIP06 PLANE00 TB901 BADBLKS 12
DUT04 BANK1 CHIP06 PLANE01 TB901 BADBLKS 10
DUT04 BANK1 CHIP07 PLANE00 TB901 BADBLKS 13
DUT04 BANK1 CHIP07 PLANE01 TB901 BADBLKS 4
DUT04 BANK1 CHIP08 PLANE00 TB901 BADBLKS 11
DUT04 BANK1 CHIP08 PLANE01 TB901 BADBLKS 6
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x015
DUT20 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x042
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x043
DUT20 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x054
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x055
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x085
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x087
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x08D
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x08F
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x0FF
DUT20 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x14C
DUT20 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x2AC
DUT20 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x2D2
DUT20 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x324
DUT20 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x4F4
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x651
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x653
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x659
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x65B
DUT20 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x686
DUT20 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x6CC
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x6CD
DUT20 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x6D0
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x6D1
DUT20 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x6D6
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x6D7
DUT20 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x6DE
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x6DF
DUT20 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x6E2
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x6E3
DUT20 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x714
DUT20 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x716
DUT20 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x71C
DUT20 BANK1 CHIP01 PLANE00 TB901 FAILBLOCK 0x71E
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0x831
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0xBF9
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0xC71
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0xC73
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0xC75
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0xC77
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0xC79
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0xC7B
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0xC7D
DUT20 BANK1 CHIP01 PLANE01 TB901 FAILBLOCK 0xC7F
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1043
DUT20 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x104E
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x104F
DUT20 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x1072
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x111B
DUT20 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x1160
DUT20 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x1162
DUT20 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x1168
DUT20 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x116A
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1275
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1277
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x127D
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x127F
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x12BF
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x140F
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1417
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1443
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1487
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x14C9
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x14E5
DUT20 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x15A2
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x15C9
DUT20 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x16CC
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x16CD
DUT20 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x16D2
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x16D3
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x16D5
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x16DB
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x16DD
DUT20 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x1702
DUT20 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x17DA
DUT20 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x188A
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1923
DUT20 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x19C4
DUT20 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x19C6
DUT20 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x19CC
DUT20 BANK1 CHIP02 PLANE00 TB901 FAILBLOCK 0x19CE
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1A1B
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1C25
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1C27
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1C2B
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1C2D
DUT20 BANK1 CHIP02 PLANE01 TB901 FAILBLOCK 0x1C2F
DUT20 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x20F6
DUT20 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x210A
DUT20 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x21DF
DUT20 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x22EF
DUT20 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x2334
DUT20 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x2375
DUT20 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x238A
DUT20 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x2472
DUT20 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x24B0
DUT20 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x24B2
DUT20 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x24B8
DUT20 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x24BA
DUT20 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x2502
DUT20 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x250E
DUT20 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x2580
DUT20 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x25BA
DUT20 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x25F2
DUT20 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x27E6
DUT20 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x292C
DUT20 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x29A1
DUT20 BANK1 CHIP03 PLANE00 TB901 FAILBLOCK 0x2AAA
DUT20 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x2AC5
DUT20 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x2AC7
DUT20 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x2ACD
DUT20 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x2ACF
DUT20 BANK1 CHIP03 PLANE01 TB901 FAILBLOCK 0x2CCD
DUT20 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x301A
DUT20 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x3054
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3055
DUT20 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x30E2
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3197
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x32E1
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3323
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x34CB
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3541
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3543
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3549
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x354B
DUT20 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x364E
DUT20 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x368E
DUT20 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x36CC
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x36D1
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x36D3
DUT20 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x36D4
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x36D5
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x36D9
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x36DB
DUT20 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x36DC
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x36DD
DUT20 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x36DE
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x36DF
DUT20 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x36E8
DUT20 BANK1 CHIP04 PLANE00 TB901 FAILBLOCK 0x3792
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x38AB
DUT20 BANK1 CHIP04 PLANE01 TB901 FAILBLOCK 0x3AE9
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4044
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4046
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x404C
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x404E
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x40CC
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4231
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4233
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4239
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x423B
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4368
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x43A6
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x43F4
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x43F6
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4415
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x45C7
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x45EC
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4602
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x460A
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4612
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4622
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4624
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x462A
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x462C
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4630
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4632
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4633
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4634
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4636
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4638
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x463A
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x463C
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x463E
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4640
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4641
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4642
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4643
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4644
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4646
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4648
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x464A
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x464C
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x464E
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4650
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4652
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4654
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4656
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4658
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x465A
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x465C
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x465E
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4662
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4664
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4666
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x466A
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x466C
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x466E
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4670
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4672
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4673
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4674
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4675
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4676
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4678
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x467A
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x467B
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x467C
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x467D
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x467E
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4680
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4682
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4683
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4684
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4685
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4686
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4688
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x468A
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x468B
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x468C
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x468D
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x468E
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4798
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4975
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4A05
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4A07
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4A0D
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4A0F
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4BC5
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4BC7
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4BCD
DUT20 BANK1 CHIP05 PLANE01 TB901 FAILBLOCK 0x4BCF
DUT20 BANK1 CHIP05 PLANE00 TB901 FAILBLOCK 0x4C84
DUT20 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5017
DUT20 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x52CA
DUT20 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x548B
DUT20 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5537
DUT20 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x55D1
DUT20 BANK1 CHIP06 PLANE01 TB901 FAILBLOCK 0x5A87
DUT20 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5B78
DUT20 BANK1 CHIP06 PLANE00 TB901 FAILBLOCK 0x5C7C
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x60E3
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x60F9
DUT20 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6140
DUT20 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6148
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x61CD
DUT20 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x61D2
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x61F7
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6225
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x62AD
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x62B5
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6327
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6367
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6373
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x63DB
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x63F7
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6419
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x642B
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6477
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6479
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x64FD
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6541
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x65A5
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x65BB
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x65E5
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6607
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6671
DUT20 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x66E0
DUT20 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x66E2
DUT20 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x66E8
DUT20 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x66EA
DUT20 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6790
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x67D7
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6841
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x68B5
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x68F7
DUT20 BANK1 CHIP07 PLANE00 TB901 FAILBLOCK 0x6A3A
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6B53
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6BE5
DUT20 BANK1 CHIP07 PLANE01 TB901 FAILBLOCK 0x6C03
DUT20 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x701F
DUT20 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x72C8
DUT20 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7624
DUT20 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7626
DUT20 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x762C
DUT20 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x762E
DUT20 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x76DA
DUT20 BANK1 CHIP08 PLANE01 TB901 FAILBLOCK 0x76EB
DUT20 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7714
DUT20 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7716
DUT20 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x771C
DUT20 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x771E
DUT20 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7800
DUT20 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7A2A
DUT20 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7A56
DUT20 BANK1 CHIP08 PLANE00 TB901 FAILBLOCK 0x7BC4
DUT20 BANK1 CHIP01 PLANE00 TB901 BADBLKS 17
DUT20 BANK1 CHIP01 PLANE01 TB901 BADBLKS 27
DUT20 BANK1 CHIP02 PLANE00 TB901 BADBLKS 16
DUT20 BANK1 CHIP02 PLANE01 TB901 BADBLKS 27
DUT20 BANK1 CHIP03 PLANE00 TB901 BADBLKS 17
DUT20 BANK1 CHIP03 PLANE01 TB901 BADBLKS 9
DUT20 BANK1 CHIP04 PLANE00 TB901 BADBLKS 11
DUT20 BANK1 CHIP04 PLANE01 TB901 BADBLKS 18
DUT20 BANK1 CHIP05 PLANE00 TB901 BADBLKS 65
DUT20 BANK1 CHIP05 PLANE01 TB901 BADBLKS 26
DUT20 BANK1 CHIP06 PLANE00 TB901 BADBLKS 3
DUT20 BANK1 CHIP06 PLANE01 TB901 BADBLKS 5
DUT20 BANK1 CHIP07 PLANE00 TB901 BADBLKS 9
DUT20 BANK1 CHIP07 PLANE01 TB901 BADBLKS 30
DUT20 BANK1 CHIP08 PLANE00 TB901 BADBLKS 14
DUT20 BANK1 CHIP08 PLANE01 TB901 BADBLKS 2


****Active DUTS After 2 3 4 20 

TESTEND tb__901__REG_RD_bblks_out__nvcc                    TESTTIME 13.478s TOTALTIME 3879.277s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__141__REG_RD_bcols_out__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
DUT02 BANK1 CHIP01 PLANE00 TB141 BADCOLS 4
DUT02 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x1918
DUT02 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x29EC
DUT02 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x2CBE
DUT02 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x3748
DUT02 BANK1 CHIP01 PLANE01 TB141 BADCOLS 3
DUT02 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x2A0
DUT02 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x1E08
DUT02 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x41D2
DUT02 BANK1 CHIP02 PLANE00 TB141 BADCOLS 4
DUT02 BANK1 CHIP02 PLANE00 TB141 FAILCOL 0xDCC
DUT02 BANK1 CHIP02 PLANE00 TB141 FAILCOL 0x41EA
DUT02 BANK1 CHIP02 PLANE00 TB141 FAILCOL 0x423A
DUT02 BANK1 CHIP02 PLANE00 TB141 FAILCOL 0x43EC
DUT02 BANK1 CHIP02 PLANE01 TB141 BADCOLS 2
DUT02 BANK1 CHIP02 PLANE01 TB141 FAILCOL 0x2466
DUT02 BANK1 CHIP02 PLANE01 TB141 FAILCOL 0x384C
DUT02 BANK1 CHIP03 PLANE00 TB141 BADCOLS 10
DUT02 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0xAC8
DUT02 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x1304
DUT02 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x16A0
DUT02 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x1754
DUT02 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x19DC
DUT02 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x1B8A
DUT02 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x2BE4
DUT02 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x3134
DUT02 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x3584
DUT02 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x4702
DUT02 BANK1 CHIP03 PLANE01 TB141 BADCOLS 8
DUT02 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x1032
DUT02 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x1202
DUT02 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x164C
DUT02 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x19DA
DUT02 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x1F54
DUT02 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x2A22
DUT02 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x3416
DUT02 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x44B2
DUT02 BANK1 CHIP04 PLANE00 TB141 BADCOLS 7
DUT02 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x856
DUT02 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0xD84
DUT02 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x1366
DUT02 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x2DC2
DUT02 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x32B4
DUT02 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x425C
DUT02 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x431C
DUT02 BANK1 CHIP04 PLANE01 TB141 BADCOLS 9
DUT02 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x382
DUT02 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0xA0E
DUT02 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x20AA
DUT02 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x21DC
DUT02 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x22C8
DUT02 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x283E
DUT02 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x3974
DUT02 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x3FA6
DUT02 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x444A
DUT02 BANK1 CHIP05 PLANE00 TB141 BADCOLS 12
DUT02 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x512
DUT02 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x7E2
DUT02 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x962
DUT02 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0xF7A
DUT02 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x1ADA
DUT02 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x1F2A
DUT02 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x20F4
DUT02 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x24B2
DUT02 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x2792
DUT02 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x2DF4
DUT02 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x3D5A
DUT02 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x41AA
DUT02 BANK1 CHIP05 PLANE01 TB141 BADCOLS 5
DUT02 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x137E
DUT02 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x1A14
DUT02 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x1C02
DUT02 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x2A92
DUT02 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x3D04
DUT02 BANK1 CHIP06 PLANE00 TB141 BADCOLS 15
DUT02 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0xDCE
DUT02 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0xE80
DUT02 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x12A2
DUT02 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x1A4E
DUT02 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x1EDA
DUT02 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x1EDC
DUT02 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x2470
DUT02 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x26A4
DUT02 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x2728
DUT02 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x272C
DUT02 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x2956
DUT02 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x2A8C
DUT02 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x3100
DUT02 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x3656
DUT02 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x41B0
DUT02 BANK1 CHIP06 PLANE01 TB141 BADCOLS 15
DUT02 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x6FE
DUT02 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0xC6C
DUT02 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x1712
DUT02 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x1A12
DUT02 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x2028
DUT02 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x20DA
DUT02 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x2224
DUT02 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x23EC
DUT02 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x2F86
DUT02 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x33A0
DUT02 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x3ED0
DUT02 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x3F0A
DUT02 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x40D6
DUT02 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x44A4
DUT02 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x4526
DUT02 BANK1 CHIP07 PLANE00 TB141 BADCOLS 3
DUT02 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x13F6
DUT02 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x141E
DUT02 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x45BA
DUT02 BANK1 CHIP07 PLANE01 TB141 BADCOLS 3
DUT02 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x3696
DUT02 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x3E28
DUT02 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x4512
DUT02 BANK1 CHIP08 PLANE00 TB141 BADCOLS 3
DUT02 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0xC1C
DUT02 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x2660
DUT02 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x2CA0
DUT02 BANK1 CHIP08 PLANE01 TB141 BADCOLS 10
DUT02 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x6E8
DUT02 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0xFDC
DUT02 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x1466
DUT02 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x169E
DUT02 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x19F0
DUT02 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x3772
DUT02 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x3898
DUT02 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x391E
DUT02 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x3C1E
DUT02 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x3DE4
DUT03 BANK1 CHIP01 PLANE00 TB141 BADCOLS 6
DUT03 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x11A8
DUT03 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x2FD8
DUT03 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x3136
DUT03 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x331E
DUT03 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x333A
DUT03 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x40FA
DUT03 BANK1 CHIP01 PLANE01 TB141 BADCOLS 3
DUT03 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0xA7E
DUT03 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x10B8
DUT03 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x37F2
DUT03 BANK1 CHIP02 PLANE00 TB141 BADCOLS 4
DUT03 BANK1 CHIP02 PLANE00 TB141 FAILCOL 0x954
DUT03 BANK1 CHIP02 PLANE00 TB141 FAILCOL 0x1BA6
DUT03 BANK1 CHIP02 PLANE00 TB141 FAILCOL 0x2784
DUT03 BANK1 CHIP02 PLANE00 TB141 FAILCOL 0x2BD4
DUT03 BANK1 CHIP02 PLANE01 TB141 BADCOLS 1
DUT03 BANK1 CHIP02 PLANE01 TB141 FAILCOL 0x4592
DUT03 BANK1 CHIP03 PLANE00 TB141 BADCOLS 4
DUT03 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x6EA
DUT03 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x1CF2
DUT03 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x251A
DUT03 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x27D2
DUT03 BANK1 CHIP03 PLANE01 TB141 BADCOLS 0
DUT03 BANK1 CHIP04 PLANE00 TB141 BADCOLS 2
DUT03 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x36C2
DUT03 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x3E2A
DUT03 BANK1 CHIP04 PLANE01 TB141 BADCOLS 6
DUT03 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x1026
DUT03 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x1476
DUT03 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x18C6
DUT03 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x2724
DUT03 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x32A6
DUT03 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x36F6
DUT03 BANK1 CHIP05 PLANE00 TB141 BADCOLS 38
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x16E
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x396
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x5BE
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x7E6
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0xA0E
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0xC36
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0xE5E
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0xFFC
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x1086
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x1196
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x12AE
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x14D6
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x16FE
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x1926
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x1B4E
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x1D76
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x1F9E
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x21C6
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x23EE
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x2616
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x283E
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x2A66
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x2C8E
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x2EB6
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x3072
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x30DE
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x3306
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x352E
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x3756
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x3832
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x397E
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x3BA0
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x3BA6
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x3DCE
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x3FF6
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x421E
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x4446
DUT03 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x466E
DUT03 BANK1 CHIP05 PLANE01 TB141 BADCOLS 5
DUT03 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x1936
DUT03 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x1BDA
DUT03 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x33F0
DUT03 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x3728
DUT03 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x3D40
DUT03 BANK1 CHIP06 PLANE00 TB141 BADCOLS 3
DUT03 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x2E0
DUT03 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0xAAC
DUT03 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x2D2C
DUT03 BANK1 CHIP06 PLANE01 TB141 BADCOLS 6
DUT03 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x58E
DUT03 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x9C2
DUT03 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0xA7E
DUT03 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x2ABE
DUT03 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x2C42
DUT03 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x38A4
DUT03 BANK1 CHIP07 PLANE00 TB141 BADCOLS 6
DUT03 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0xBEC
DUT03 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0xFA4
DUT03 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x1064
DUT03 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x2C12
DUT03 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x2F56
DUT03 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x3D2A
DUT03 BANK1 CHIP07 PLANE01 TB141 BADCOLS 10
DUT03 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0xEC
DUT03 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0xB40
DUT03 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x128C
DUT03 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x1D20
DUT03 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x1F7E
DUT03 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x3340
DUT03 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x34E8
DUT03 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x3640
DUT03 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x405E
DUT03 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x4494
DUT03 BANK1 CHIP08 PLANE00 TB141 BADCOLS 6
DUT03 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0xC88
DUT03 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x19DC
DUT03 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x2318
DUT03 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x2F08
DUT03 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x4160
DUT03 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x42BC
DUT03 BANK1 CHIP08 PLANE01 TB141 BADCOLS 5
DUT03 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x110E
DUT03 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x11DE
DUT03 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x2CB4
DUT03 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x2F3E
DUT03 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x4544
DUT04 BANK1 CHIP01 PLANE00 TB141 BADCOLS 7
DUT04 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x48AE
DUT04 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0xB1A
DUT04 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x162C
DUT04 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x30F2
DUT04 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x3480
DUT04 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x3AD6
DUT04 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x41B6
DUT04 BANK1 CHIP01 PLANE01 TB141 BADCOLS 13
DUT04 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x56
DUT04 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x76C
DUT04 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x1640
DUT04 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x194A
DUT04 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x2078
DUT04 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x25AA
DUT04 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x2866
DUT04 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x2DA0
DUT04 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x2FD8
DUT04 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x360C
DUT04 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x3924
DUT04 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x421A
DUT04 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x4328
DUT04 BANK1 CHIP02 PLANE00 TB141 BADCOLS 3
DUT04 BANK1 CHIP02 PLANE00 TB141 FAILCOL 0xE4C
DUT04 BANK1 CHIP02 PLANE00 TB141 FAILCOL 0x2522
DUT04 BANK1 CHIP02 PLANE00 TB141 FAILCOL 0x2826
DUT04 BANK1 CHIP02 PLANE01 TB141 BADCOLS 6
DUT04 BANK1 CHIP02 PLANE01 TB141 FAILCOL 0x1B6E
DUT04 BANK1 CHIP02 PLANE01 TB141 FAILCOL 0x3918
DUT04 BANK1 CHIP02 PLANE01 TB141 FAILCOL 0x3C26
DUT04 BANK1 CHIP02 PLANE01 TB141 FAILCOL 0x4078
DUT04 BANK1 CHIP02 PLANE01 TB141 FAILCOL 0x40C4
DUT04 BANK1 CHIP02 PLANE01 TB141 FAILCOL 0x43B2
DUT04 BANK1 CHIP03 PLANE00 TB141 BADCOLS 15
DUT04 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x1E8
DUT04 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x834
DUT04 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x902
DUT04 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x9B6
DUT04 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0xE74
DUT04 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x1422
DUT04 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x20F8
DUT04 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x2570
DUT04 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x28B4
DUT04 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x303C
DUT04 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x3130
DUT04 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x3134
DUT04 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x4260
DUT04 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x43BE
DUT04 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x44C0
DUT04 BANK1 CHIP03 PLANE01 TB141 BADCOLS 7
DUT04 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x6E6
DUT04 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x1084
DUT04 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x1B38
DUT04 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x1CE2
DUT04 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x1DE4
DUT04 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x2108
DUT04 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x355C
DUT04 BANK1 CHIP04 PLANE00 TB141 BADCOLS 8
DUT04 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x45E
DUT04 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x5BA
DUT04 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x61A
DUT04 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x1F3E
DUT04 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x244A
DUT04 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x2D28
DUT04 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x2D42
DUT04 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x3C6A
DUT04 BANK1 CHIP04 PLANE01 TB141 BADCOLS 21
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0xE6
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x5C2
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0xF80
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x1348
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x13B8
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x1474
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x14B4
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x14B6
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x16D8
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x16EC
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x1D7A
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x1F42
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x1FC0
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x2078
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x2742
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x2D4A
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x3490
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x3638
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x3B52
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x3C1E
DUT04 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x3FA8
DUT04 BANK1 CHIP05 PLANE00 TB141 BADCOLS 6
DUT04 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x3EA
DUT04 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x22FE
DUT04 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x2718
DUT04 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x2882
DUT04 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x295C
DUT04 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x3716
DUT04 BANK1 CHIP05 PLANE01 TB141 BADCOLS 3
DUT04 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x1890
DUT04 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x3B10
DUT04 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x3BA0
DUT04 BANK1 CHIP06 PLANE00 TB141 BADCOLS 3
DUT04 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x338
DUT04 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x1708
DUT04 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x4178
DUT04 BANK1 CHIP06 PLANE01 TB141 BADCOLS 2
DUT04 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x2130
DUT04 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x26AC
DUT04 BANK1 CHIP07 PLANE00 TB141 BADCOLS 15
DUT04 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x1C0
DUT04 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0xCA2
DUT04 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0xD4A
DUT04 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x1296
DUT04 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x16E6
DUT04 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x18A4
DUT04 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x19F0
DUT04 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x1B36
DUT04 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x28AC
DUT04 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x2E5E
DUT04 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x30C6
DUT04 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x3516
DUT04 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x3966
DUT04 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x4378
DUT04 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x46A8
DUT04 BANK1 CHIP07 PLANE01 TB141 BADCOLS 2
DUT04 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x672
DUT04 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0xCCE
DUT04 BANK1 CHIP08 PLANE00 TB141 BADCOLS 5
DUT04 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x320
DUT04 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x11E6
DUT04 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x1F9A
DUT04 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x2544
DUT04 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x2B42
DUT04 BANK1 CHIP08 PLANE01 TB141 BADCOLS 8
DUT04 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x4AE
DUT04 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x5A6
DUT04 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x77E
DUT04 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0xDCE
DUT04 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x219C
DUT04 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x272E
DUT04 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x3662
DUT04 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x371E
DUT20 BANK1 CHIP01 PLANE00 TB141 BADCOLS 5
DUT20 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x8F2
DUT20 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0xE3E
DUT20 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x199C
DUT20 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x3C04
DUT20 BANK1 CHIP01 PLANE00 TB141 FAILCOL 0x3C1C
DUT20 BANK1 CHIP01 PLANE01 TB141 BADCOLS 3
DUT20 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x9F4
DUT20 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x1118
DUT20 BANK1 CHIP01 PLANE01 TB141 FAILCOL 0x37E2
DUT20 BANK1 CHIP02 PLANE00 TB141 BADCOLS 6
DUT20 BANK1 CHIP02 PLANE00 TB141 FAILCOL 0x10FE
DUT20 BANK1 CHIP02 PLANE00 TB141 FAILCOL 0x2052
DUT20 BANK1 CHIP02 PLANE00 TB141 FAILCOL 0x2C06
DUT20 BANK1 CHIP02 PLANE00 TB141 FAILCOL 0x2F2E
DUT20 BANK1 CHIP02 PLANE00 TB141 FAILCOL 0x4194
DUT20 BANK1 CHIP02 PLANE00 TB141 FAILCOL 0x42BE
DUT20 BANK1 CHIP02 PLANE01 TB141 BADCOLS 2
DUT20 BANK1 CHIP02 PLANE01 TB141 FAILCOL 0x3A94
DUT20 BANK1 CHIP02 PLANE01 TB141 FAILCOL 0x3AC8
DUT20 BANK1 CHIP03 PLANE00 TB141 BADCOLS 8
DUT20 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x10E0
DUT20 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x1260
DUT20 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x1FA0
DUT20 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x2472
DUT20 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x3360
DUT20 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x347E
DUT20 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x384E
DUT20 BANK1 CHIP03 PLANE00 TB141 FAILCOL 0x3B06
DUT20 BANK1 CHIP03 PLANE01 TB141 BADCOLS 7
DUT20 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x1560
DUT20 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x1924
DUT20 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x1D8E
DUT20 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x3BA4
DUT20 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x418E
DUT20 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x41FA
DUT20 BANK1 CHIP03 PLANE01 TB141 FAILCOL 0x446C
DUT20 BANK1 CHIP04 PLANE00 TB141 BADCOLS 3
DUT20 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x364
DUT20 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x3E16
DUT20 BANK1 CHIP04 PLANE00 TB141 FAILCOL 0x463C
DUT20 BANK1 CHIP04 PLANE01 TB141 BADCOLS 4
DUT20 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0xD70
DUT20 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x11C0
DUT20 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x2A28
DUT20 BANK1 CHIP04 PLANE01 TB141 FAILCOL 0x2FF0
DUT20 BANK1 CHIP05 PLANE00 TB141 BADCOLS 4
DUT20 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x9E0
DUT20 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x1180
DUT20 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x159C
DUT20 BANK1 CHIP05 PLANE00 TB141 FAILCOL 0x26AA
DUT20 BANK1 CHIP05 PLANE01 TB141 BADCOLS 6
DUT20 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x1076
DUT20 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x1CE6
DUT20 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x260C
DUT20 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x2A7C
DUT20 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x2BE2
DUT20 BANK1 CHIP05 PLANE01 TB141 FAILCOL 0x3E0A
DUT20 BANK1 CHIP06 PLANE00 TB141 BADCOLS 9
DUT20 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x59A
DUT20 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x1070
DUT20 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x171C
DUT20 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x188E
DUT20 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x23CA
DUT20 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x354C
DUT20 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x356E
DUT20 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x3F5E
DUT20 BANK1 CHIP06 PLANE00 TB141 FAILCOL 0x4046
DUT20 BANK1 CHIP06 PLANE01 TB141 BADCOLS 3
DUT20 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0xB60
DUT20 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x1392
DUT20 BANK1 CHIP06 PLANE01 TB141 FAILCOL 0x2990
DUT20 BANK1 CHIP07 PLANE00 TB141 BADCOLS 9
DUT20 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x4926
DUT20 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x146C
DUT20 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x14B6
DUT20 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x1552
DUT20 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x1840
DUT20 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x1BF0
DUT20 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x2D8C
DUT20 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x36EC
DUT20 BANK1 CHIP07 PLANE00 TB141 FAILCOL 0x42F4
DUT20 BANK1 CHIP07 PLANE01 TB141 BADCOLS 16
DUT20 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x1EC
DUT20 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x54C
DUT20 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x1510
DUT20 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x1960
DUT20 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x2368
DUT20 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x2728
DUT20 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x2856
DUT20 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x2C7C
DUT20 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x2F56
DUT20 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x3704
DUT20 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x3790
DUT20 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x38BA
DUT20 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x3BE0
DUT20 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x3D02
DUT20 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x4194
DUT20 BANK1 CHIP07 PLANE01 TB141 FAILCOL 0x42BA
DUT20 BANK1 CHIP08 PLANE00 TB141 BADCOLS 6
DUT20 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x126A
DUT20 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x1EC8
DUT20 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x2634
DUT20 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x309A
DUT20 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x316E
DUT20 BANK1 CHIP08 PLANE00 TB141 FAILCOL 0x4006
DUT20 BANK1 CHIP08 PLANE01 TB141 BADCOLS 4
DUT20 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x10A0
DUT20 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x2122
DUT20 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x2A84
DUT20 BANK1 CHIP08 PLANE01 TB141 FAILCOL 0x30DC


****Active DUTS After 2 3 4 20 

TESTEND tb__141__REG_RD_bcols_out__nvcc                    TESTTIME 9.867s TOTALTIME 3889.186s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__934__SCREEN_apple_firmware_blk_check_scr10291b5p1p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
PASS! - DUT02 has 16 good blocks in the range 0x0 - 0xF on BANK 1 Chip 1, bad blk didn't exceed the limit 6
PASS! - DUT03 has 16 good blocks in the range 0x0 - 0xF on BANK 1 Chip 1, bad blk didn't exceed the limit 6
PASS! - DUT04 has 16 good blocks in the range 0x0 - 0xF on BANK 1 Chip 1, bad blk didn't exceed the limit 6
PASS! - DUT20 has 16 good blocks in the range 0x0 - 0xF on BANK 1 Chip 1, bad blk didn't exceed the limit 6
PASS! - DUT02 has 16 good blocks in the range 0x0 - 0xF on BANK 1 Chip 2, bad blk didn't exceed the limit 13
PASS! - DUT03 has 16 good blocks in the range 0x0 - 0xF on BANK 1 Chip 2, bad blk didn't exceed the limit 13
DUT04 BANK1 CHIP02 PLANE01 TB934 FAILBLOCK 0x1007
PASS! - DUT04 has 15 good blocks in the range 0x0 - 0xF on BANK 1 Chip 2, bad blk didn't exceed the limit 13
PASS! - DUT20 has 16 good blocks in the range 0x0 - 0xF on BANK 1 Chip 2, bad blk didn't exceed the limit 13
PASS! - DUT02 has 16 good blocks in the range 0x0 - 0xF on BANK 1 Chip 3, bad blk didn't exceed the limit 13
PASS! - DUT03 has 16 good blocks in the range 0x0 - 0xF on BANK 1 Chip 3, bad blk didn't exceed the limit 13
PASS! - DUT04 has 16 good blocks in the range 0x0 - 0xF on BANK 1 Chip 3, bad blk didn't exceed the limit 13
PASS! - DUT20 has 16 good blocks in the range 0x0 - 0xF on BANK 1 Chip 3, bad blk didn't exceed the limit 13
PASS! - DUT02 has 16 good blocks in the range 0x0 - 0xF on BANK 1 Chip 4, bad blk didn't exceed the limit 13
PASS! - DUT03 has 16 good blocks in the range 0x0 - 0xF on BANK 1 Chip 4, bad blk didn't exceed the limit 13
PASS! - DUT04 has 16 good blocks in the range 0x0 - 0xF on BANK 1 Chip 4, bad blk didn't exceed the limit 13
PASS! - DUT20 has 16 good blocks in the range 0x0 - 0xF on BANK 1 Chip 4, bad blk didn't exceed the limit 13


****Active DUTS After 2 3 4 20 

TESTEND tb__934__SCREEN_apple_firmware_blk_check_scr10291b5p1p0__nvcc TESTTIME 4.724s TOTALTIME 3893.952s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__277__SLC_PRG_flash_write_reset_bb_scr10190b5p0p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
running key para table : scr10190b5p0p0
	Address: 0x064, changeValue:  25, paramMask:0xFF, AddressOffset: 0x064,min: 0x00, max: 0xFF , is shiftParam 
	Address: 0x03D, changeValue:0x00, paramMask:0x40,  is setParam 
	Address: 0x03E, changeValue:0x00, paramMask:0xE0,  is setParam 
	Address: 0x03F, changeValue:0x00, paramMask:0xC0,  is setParam 
	Address: 0x04A, changeValue:0x00, paramMask:0xF0,  is setParam 
	Address: 0x111, changeValue:0x00, paramMask:0x01,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x84,  is setParam 
	Address: 0x113, changeValue:0x00, paramMask:0x10,  is setParam 
	Address: 0x115, changeValue:0x00, paramMask:0x30,  is setParam 
	Address: 0x127, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x135, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x153, changeValue:0x88, paramMask:0xFF,  is setParam 
	Address: 0x155, changeValue:0x30, paramMask:0x30,  is setParam 
	Address: 0x15C, changeValue:0x48, paramMask:0x78,  is setParam 
	Address: 0x15D, changeValue:0x09, paramMask:0x0F,  is setParam 
	Address: 0x15F, changeValue:0x2F, paramMask:0x3F,  is setParam 
	Address: 0x160, changeValue:0x04, paramMask:0x87,  is setParam 


****Active DUTS After 2 3 4 20 

TESTEND tb__277__SLC_PRG_flash_write_reset_bb_scr10190b5p0p0__nvcc TESTTIME 37.405s TOTALTIME 3931.401s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__262__SLC_PRG_flash_write_bbk_allG_scr10177b5p0p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
BANK1 DUTGROUP[1] CHIP1 : set all blks to bad.
BANK1 DUTGROUP[1] CHIP1 : reset bad blks to good.
BANK1 Chip01 Marking 026 (max) with priority
BANK1 DUTGROUP[1] CHIP1 : prog all G on bad blks.
chip 1 running key para table : scr10177b5p0p0
	Address: 0x033, changeValue:0x78, paramMask:0xFF,  is setParam 
	Address: 0x002, changeValue:0xC0, paramMask:0xC0,  is setParam 
	Address: 0x106, changeValue:0x00, paramMask:0x38,  is setParam 
	Address: 0x067, changeValue:0x0E, paramMask:0x1F,  is setParam 
	Address: 0x10A, changeValue:0x00, paramMask:0x40,  is setParam 
	Address: 0x116, changeValue:0x00, paramMask:0x08,  is setParam 
	Address: 0x114, changeValue:0x00, paramMask:0x10,  is setParam 
	Address: 0x128, changeValue:0x00, paramMask:0xC0,  is setParam 
	Address: 0x110, changeValue:0x00, paramMask:0x1C,  is setParam 
BANK1 DUTGROUP[1] CHIP2 : set all blks to bad.
BANK1 DUTGROUP[1] CHIP2 : reset bad blks to good.
BANK1 Chip02 Marking 019 (max) with priority
BANK1 DUTGROUP[1] CHIP2 : prog all G on bad blks.
chip 2 running key para table : scr10177b5p0p0
BANK1 DUTGROUP[1] CHIP3 : set all blks to bad.
BANK1 DUTGROUP[1] CHIP3 : reset bad blks to good.
BANK1 Chip03 Marking 009 (max) with priority
BANK1 DUTGROUP[1] CHIP3 : prog all G on bad blks.
chip 3 running key para table : scr10177b5p0p0
BANK1 DUTGROUP[1] CHIP4 : set all blks to bad.
BANK1 DUTGROUP[1] CHIP4 : reset bad blks to good.
BANK1 Chip04 Marking 017 (max) with priority
BANK1 DUTGROUP[1] CHIP4 : prog all G on bad blks.
chip 4 running key para table : scr10177b5p0p0
BANK1 DUTGROUP[1] CHIP5 : set all blks to bad.
BANK1 DUTGROUP[1] CHIP5 : reset bad blks to good.
BANK1 Chip05 Marking 050 (max) with priority
BANK1 DUTGROUP[1] CHIP5 : prog all G on bad blks.
chip 5 running key para table : scr10177b5p0p0
BANK1 DUTGROUP[1] CHIP6 : set all blks to bad.
BANK1 DUTGROUP[1] CHIP6 : reset bad blks to good.
BANK1 Chip06 Marking 020 (max) with priority
BANK1 DUTGROUP[1] CHIP6 : prog all G on bad blks.
chip 6 running key para table : scr10177b5p0p0
BANK1 DUTGROUP[1] CHIP7 : set all blks to bad.
BANK1 DUTGROUP[1] CHIP7 : reset bad blks to good.
BANK1 Chip07 Marking 033 (max) with priority
BANK1 DUTGROUP[1] CHIP7 : prog all G on bad blks.
chip 7 running key para table : scr10177b5p0p0
BANK1 DUTGROUP[1] CHIP8 : set all blks to bad.
BANK1 DUTGROUP[1] CHIP8 : reset bad blks to good.
BANK1 Chip08 Marking 023 (max) with priority
BANK1 DUTGROUP[1] CHIP8 : prog all G on bad blks.
chip 8 running key para table : scr10177b5p0p0
BANK1 DUTGROUP[0] CHIP1 : set all blks to bad.
BANK1 DUTGROUP[0] CHIP1 : reset bad blks to good.
BANK1 Chip01 Marking 044 (max) with priority
BANK1 DUTGROUP[0] CHIP1 : prog all G on bad blks.
chip 1 running key para table : scr10177b5p0p0
	Address: 0x033, changeValue:0x78, paramMask:0xFF,  is setParam 
	Address: 0x002, changeValue:0xC0, paramMask:0xC0,  is setParam 
	Address: 0x106, changeValue:0x00, paramMask:0x38,  is setParam 
	Address: 0x067, changeValue:0x0E, paramMask:0x1F,  is setParam 
	Address: 0x10A, changeValue:0x00, paramMask:0x40,  is setParam 
	Address: 0x116, changeValue:0x00, paramMask:0x08,  is setParam 
	Address: 0x114, changeValue:0x00, paramMask:0x10,  is setParam 
	Address: 0x128, changeValue:0x00, paramMask:0xC0,  is setParam 
	Address: 0x110, changeValue:0x00, paramMask:0x1C,  is setParam 
BANK1 DUTGROUP[0] CHIP2 : set all blks to bad.
BANK1 DUTGROUP[0] CHIP2 : reset bad blks to good.
BANK1 Chip02 Marking 043 (max) with priority
BANK1 DUTGROUP[0] CHIP2 : prog all G on bad blks.
chip 2 running key para table : scr10177b5p0p0
BANK1 DUTGROUP[0] CHIP3 : set all blks to bad.
BANK1 DUTGROUP[0] CHIP3 : reset bad blks to good.
BANK1 Chip03 Marking 044 (max) with priority
BANK1 DUTGROUP[0] CHIP3 : prog all G on bad blks.
chip 3 running key para table : scr10177b5p0p0
BANK1 DUTGROUP[0] CHIP4 : set all blks to bad.
BANK1 DUTGROUP[0] CHIP4 : reset bad blks to good.
BANK1 Chip04 Marking 029 (max) with priority
BANK1 DUTGROUP[0] CHIP4 : prog all G on bad blks.
chip 4 running key para table : scr10177b5p0p0
BANK1 DUTGROUP[0] CHIP5 : set all blks to bad.
BANK1 DUTGROUP[0] CHIP5 : reset bad blks to good.
BANK1 Chip05 Marking 091 (max) with priority
BANK1 DUTGROUP[0] CHIP5 : prog all G on bad blks.
chip 5 running key para table : scr10177b5p0p0
BANK1 DUTGROUP[0] CHIP6 : set all blks to bad.
BANK1 DUTGROUP[0] CHIP6 : reset bad blks to good.
BANK1 Chip06 Marking 044 (max) with priority
BANK1 DUTGROUP[0] CHIP6 : prog all G on bad blks.
chip 6 running key para table : scr10177b5p0p0
BANK1 DUTGROUP[0] CHIP7 : set all blks to bad.
BANK1 DUTGROUP[0] CHIP7 : reset bad blks to good.
BANK1 Chip07 Marking 039 (max) with priority
BANK1 DUTGROUP[0] CHIP7 : prog all G on bad blks.
chip 7 running key para table : scr10177b5p0p0
BANK1 DUTGROUP[0] CHIP8 : set all blks to bad.
BANK1 DUTGROUP[0] CHIP8 : reset bad blks to good.
BANK1 Chip08 Marking 036 (max) with priority
BANK1 DUTGROUP[0] CHIP8 : prog all G on bad blks.
chip 8 running key para table : scr10177b5p0p0


****Active DUTS After 2 3 4 20 

TESTEND tb__262__SLC_PRG_flash_write_bbk_allG_scr10177b5p0p0__nvcc TESTTIME 140.448s TOTALTIME 4071.890s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__330__SLC_ERS_scr10049b5p0p0V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
DUT02 BANK1 TB330 BBOLD 194 BBNEW 0
DUT03 BANK1 TB330 BBOLD 197 BBNEW 0
DUT04 BANK1 TB330 BBOLD 171 BBNEW 0
DUT20 BANK1 TB330 BBOLD 296 BBNEW 0


****Active DUTS After 2 3 4 20 

TESTEND tb__330__SLC_ERS_scr10049b5p0p0V__nvcc             TESTTIME 37.127s TOTALTIME 4109.060s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__260__SLC_PRG_flash_write_scr10053b5p1p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
running key para table : scr10053b5p1p0
	Address: 0x064, changeValue:  25, paramMask:0xFF, AddressOffset: 0x064,min: 0x00, max: 0xFF , is shiftParam 
	Address: 0x03D, changeValue:0x00, paramMask:0x40,  is setParam 
	Address: 0x03E, changeValue:0x00, paramMask:0xE0,  is setParam 
	Address: 0x03F, changeValue:0x00, paramMask:0xC0,  is setParam 
	Address: 0x04A, changeValue:0x00, paramMask:0xF0,  is setParam 
	Address: 0x111, changeValue:0x00, paramMask:0x01,  is setParam 
	Address: 0x112, changeValue:0x00, paramMask:0x84,  is setParam 
	Address: 0x113, changeValue:0x00, paramMask:0x10,  is setParam 
	Address: 0x115, changeValue:0x00, paramMask:0x30,  is setParam 
	Address: 0x127, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x135, changeValue:0x00, paramMask:0x80,  is setParam 
	Address: 0x153, changeValue:0x88, paramMask:0xFF,  is setParam 
	Address: 0x155, changeValue:0x30, paramMask:0x30,  is setParam 
	Address: 0x15C, changeValue:0x48, paramMask:0x78,  is setParam 
	Address: 0x15D, changeValue:0x09, paramMask:0x0F,  is setParam 
	Address: 0x15F, changeValue:0x2F, paramMask:0x3F,  is setParam 
	Address: 0x160, changeValue:0x04, paramMask:0x87,  is setParam 


****Active DUTS After 2 3 4 20 

TESTEND tb__260__SLC_PRG_flash_write_scr10053b5p1p0__nvcc  TESTTIME 37.534s TOTALTIME 4146.635s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__139__SLC_PRG_urom_apple_id_scr10234b5p6p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
  45  45 45 45   
  ba  ba ba ba   
DUT:2 BANK1 CHIP:1 UID_Written_mask:true
  ff  ff ff ff   
  ff  ff ff ff   
DUT:3 BANK1 CHIP:1 UID_Written_mask:false
  ff  ff ff ff   
  ff  ff ff ff   
DUT:4 BANK1 CHIP:1 UID_Written_mask:false
  45  45 45 45   
  ba  ba ba ba   
DUT:20 BANK1 CHIP:1 UID_Written_mask:true
  45  45 45 45   
  ba  ba ba ba   
DUT:2 BANK1 CHIP:2 UID_Written_mask:true
  ff  ff ff ff   
  ff  ff ff ff   
DUT:3 BANK1 CHIP:2 UID_Written_mask:false
  ff  ff ff ff   
  ff  ff ff ff   
DUT:4 BANK1 CHIP:2 UID_Written_mask:false
  45  45 45 45   
  ba  ba ba ba   
DUT:20 BANK1 CHIP:2 UID_Written_mask:true
  45  45 45 45   
  ba  ba ba ba   
DUT:2 BANK1 CHIP:3 UID_Written_mask:true
  ff  ff ff ff   
  ff  ff ff ff   
DUT:3 BANK1 CHIP:3 UID_Written_mask:false
  ff  ff ff ff   
  ff  ff ff ff   
DUT:4 BANK1 CHIP:3 UID_Written_mask:false
  45  45 45 45   
  ba  ba ba ba   
DUT:20 BANK1 CHIP:3 UID_Written_mask:true
  45  45 45 45   
  ba  ba ba ba   
DUT:2 BANK1 CHIP:4 UID_Written_mask:true
  ff  ff ff ff   
  ff  ff ff ff   
DUT:3 BANK1 CHIP:4 UID_Written_mask:false
  ff  ff ff ff   
  ff  ff ff ff   
DUT:4 BANK1 CHIP:4 UID_Written_mask:false
  45  45 45 45   
  ba  ba ba ba   
DUT:20 BANK1 CHIP:4 UID_Written_mask:true
  45  45 45 45   
  ba  ba ba ba   
DUT:2 BANK1 CHIP:5 UID_Written_mask:true
  ff  ff ff ff   
  ff  ff ff ff   
DUT:3 BANK1 CHIP:5 UID_Written_mask:false
  ff  ff ff ff   
  ff  ff ff ff   
DUT:4 BANK1 CHIP:5 UID_Written_mask:false
  45  45 45 45   
  ba  ba ba ba   
DUT:20 BANK1 CHIP:5 UID_Written_mask:true
  45  45 45 45   
  ba  ba ba ba   
DUT:2 BANK1 CHIP:6 UID_Written_mask:true
  ff  ff ff ff   
  ff  ff ff ff   
DUT:3 BANK1 CHIP:6 UID_Written_mask:false
  ff  ff ff ff   
  ff  ff ff ff   
DUT:4 BANK1 CHIP:6 UID_Written_mask:false
  45  45 45 45   
  ba  ba ba ba   
DUT:20 BANK1 CHIP:6 UID_Written_mask:true
  45  45 45 45   
  ba  ba ba ba   
DUT:2 BANK1 CHIP:7 UID_Written_mask:true
  ff  ff ff ff   
  ff  ff ff ff   
DUT:3 BANK1 CHIP:7 UID_Written_mask:false
  ff  ff ff ff   
  ff  ff ff ff   
DUT:4 BANK1 CHIP:7 UID_Written_mask:false
  45  45 45 45   
  ba  ba ba ba   
DUT:20 BANK1 CHIP:7 UID_Written_mask:true
  45  45 45 45   
  ba  ba ba ba   
DUT:2 BANK1 CHIP:8 UID_Written_mask:true
  ff  ff ff ff   
  ff  ff ff ff   
DUT:3 BANK1 CHIP:8 UID_Written_mask:false
  ff  ff ff ff   
  ff  ff ff ff   
DUT:4 BANK1 CHIP:8 UID_Written_mask:false
  45  45 45 45   
  ba  ba ba ba   
DUT:20 BANK1 CHIP:8 UID_Written_mask:true
DUT03 BANK1 Chip1: 16 22 21   EP0405246 : 06 03 21 
DUT04 BANK1 Chip1: 09 21 21   EP0405246 : 06 03 21 
DUT03 BANK1 Chip2: 16 23 21   EP0405246 : 06 03 21 
DUT04 BANK1 Chip2: 09 20 21   EP0405246 : 06 03 21 
DUT03 BANK1 Chip3: 24 22 01   EP0405256 : 07 03 21 
DUT04 BANK1 Chip3: 23 07 01   EP0405256 : 07 03 21 
DUT03 BANK1 Chip4: 16 21 21   EP0405246 : 06 03 21 
DUT04 BANK1 Chip4: 09 23 21   EP0405246 : 06 03 21 
DUT03 BANK1 Chip5: 13 16 20   EP0405246 : 06 03 21 
DUT04 BANK1 Chip5: 20 18 20   EP0405246 : 06 03 21 
DUT03 BANK1 Chip6: 12 16 20   EP0405246 : 06 03 21 
DUT04 BANK1 Chip6: 18 18 20   EP0405246 : 06 03 21 
DUT03 BANK1 Chip7: 11 18 17   EP0405256 : 07 03 21 
DUT04 BANK1 Chip7: 25 19 17   EP0405256 : 07 03 21 
DUT03 BANK1 Chip8: 15 16 20   EP0405246 : 06 03 21 
DUT04 BANK1 Chip8: 22 18 20   EP0405246 : 06 03 21 
DUT:3 BANK1 CHIP:1 VCG_AV3_DAC=0x25 VCG_AV3_P1_DAC=0x26 DVCG_AR3_DAC=0x22
DUT:3 BANK1 CHIP:1 AR3 data = 0x13
DUT:4 BANK1 CHIP:1 VCG_AV3_DAC=0x25 VCG_AV3_P1_DAC=0x27 DVCG_AR3_DAC=0x28
DUT:4 BANK1 CHIP:1 AR3 data = 0x19
DUT:3 BANK1 CHIP:2 VCG_AV3_DAC=0x27 VCG_AV3_P1_DAC=0x26 DVCG_AR3_DAC=0x22
DUT:3 BANK1 CHIP:2 AR3 data = 0x14
DUT:4 BANK1 CHIP:2 VCG_AV3_DAC=0x24 VCG_AV3_P1_DAC=0x26 DVCG_AR3_DAC=0x25
DUT:4 BANK1 CHIP:2 AR3 data = 0x15
DUT:3 BANK1 CHIP:3 VCG_AV3_DAC=0x26 VCG_AV3_P1_DAC=0x27 DVCG_AR3_DAC=0x22
DUT:3 BANK1 CHIP:3 AR3 data = 0x14
DUT:4 BANK1 CHIP:3 VCG_AV3_DAC=0x25 VCG_AV3_P1_DAC=0x26 DVCG_AR3_DAC=0x27
DUT:4 BANK1 CHIP:3 AR3 data = 0x18
DUT:3 BANK1 CHIP:4 VCG_AV3_DAC=0x25 VCG_AV3_P1_DAC=0x27 DVCG_AR3_DAC=0x20
DUT:3 BANK1 CHIP:4 AR3 data = 0x11
DUT:4 BANK1 CHIP:4 VCG_AV3_DAC=0x24 VCG_AV3_P1_DAC=0x26 DVCG_AR3_DAC=0x28
DUT:4 BANK1 CHIP:4 AR3 data = 0x18
DUT:3 BANK1 CHIP:5 VCG_AV3_DAC=0x24 VCG_AV3_P1_DAC=0x27 DVCG_AR3_DAC=0x24
DUT:3 BANK1 CHIP:5 AR3 data = 0x14
DUT:4 BANK1 CHIP:5 VCG_AV3_DAC=0x26 VCG_AV3_P1_DAC=0x28 DVCG_AR3_DAC=0x24
DUT:4 BANK1 CHIP:5 AR3 data = 0x16
DUT:3 BANK1 CHIP:6 VCG_AV3_DAC=0x25 VCG_AV3_P1_DAC=0x26 DVCG_AR3_DAC=0x27
DUT:3 BANK1 CHIP:6 AR3 data = 0x18
DUT:4 BANK1 CHIP:6 VCG_AV3_DAC=0x24 VCG_AV3_P1_DAC=0x26 DVCG_AR3_DAC=0x28
DUT:4 BANK1 CHIP:6 AR3 data = 0x18
DUT:3 BANK1 CHIP:7 VCG_AV3_DAC=0x25 VCG_AV3_P1_DAC=0x26 DVCG_AR3_DAC=0x25
DUT:3 BANK1 CHIP:7 AR3 data = 0x16
DUT:4 BANK1 CHIP:7 VCG_AV3_DAC=0x25 VCG_AV3_P1_DAC=0x27 DVCG_AR3_DAC=0x25
DUT:4 BANK1 CHIP:7 AR3 data = 0x16
DUT:3 BANK1 CHIP:8 VCG_AV3_DAC=0x24 VCG_AV3_P1_DAC=0x25 DVCG_AR3_DAC=0x28
DUT:3 BANK1 CHIP:8 AR3 data = 0x18
DUT:4 BANK1 CHIP:8 VCG_AV3_DAC=0x25 VCG_AV3_P1_DAC=0x26 DVCG_AR3_DAC=0x28
DUT:4 BANK1 CHIP:8 AR3 data = 0x19
 ** Debug: date = 21 2 1
 ** Debug: MONTH = 5 
 ** Debug: DAY MONTH YEAR = 0x21, 5, 21
DUT02 BANK1 CHIP:1 
			vendorID: 	45
			waferID: 	21
			lotID:		EP0405246
			FTDay: 		13
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	19

DUT03 BANK1 CHIP:1 
			vendorID: 	45
			waferID: 	21
			lotID:		EP0405246
			FTDay: 		21
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	13

DUT04 BANK1 CHIP:1 
			vendorID: 	45
			waferID: 	21
			lotID:		EP0405246
			FTDay: 		21
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	19

DUT20 BANK1 CHIP:1 
			vendorID: 	45
			waferID: 	21
			lotID:		EP0405246
			FTDay: 		13
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	18

DUT02 BANK1 CHIP:2 
			vendorID: 	45
			waferID: 	21
			lotID:		EP0405246
			FTDay: 		13
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	17

DUT03 BANK1 CHIP:2 
			vendorID: 	45
			waferID: 	21
			lotID:		EP0405246
			FTDay: 		21
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	14

DUT04 BANK1 CHIP:2 
			vendorID: 	45
			waferID: 	21
			lotID:		EP0405246
			FTDay: 		21
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	15

DUT20 BANK1 CHIP:2 
			vendorID: 	45
			waferID: 	21
			lotID:		EP0405246
			FTDay: 		13
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	19

DUT02 BANK1 CHIP:3 
			vendorID: 	45
			waferID: 	01
			lotID:		EP0405256
			FTDay: 		13
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	14

DUT03 BANK1 CHIP:3 
			vendorID: 	45
			waferID: 	01
			lotID:		EP0405256
			FTDay: 		21
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	14

DUT04 BANK1 CHIP:3 
			vendorID: 	45
			waferID: 	01
			lotID:		EP0405256
			FTDay: 		21
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	18

DUT20 BANK1 CHIP:3 
			vendorID: 	45
			waferID: 	01
			lotID:		EP0405256
			FTDay: 		13
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	16

DUT02 BANK1 CHIP:4 
			vendorID: 	45
			waferID: 	21
			lotID:		EP0405246
			FTDay: 		13
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	14

DUT03 BANK1 CHIP:4 
			vendorID: 	45
			waferID: 	21
			lotID:		EP0405246
			FTDay: 		21
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	11

DUT04 BANK1 CHIP:4 
			vendorID: 	45
			waferID: 	21
			lotID:		EP0405246
			FTDay: 		21
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	18

DUT20 BANK1 CHIP:4 
			vendorID: 	45
			waferID: 	21
			lotID:		EP0405246
			FTDay: 		13
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	18

DUT02 BANK1 CHIP:5 
			vendorID: 	45
			waferID: 	20
			lotID:		EP0405246
			FTDay: 		13
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	17

DUT03 BANK1 CHIP:5 
			vendorID: 	45
			waferID: 	20
			lotID:		EP0405246
			FTDay: 		21
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	14

DUT04 BANK1 CHIP:5 
			vendorID: 	45
			waferID: 	20
			lotID:		EP0405246
			FTDay: 		21
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	16

DUT20 BANK1 CHIP:5 
			vendorID: 	45
			waferID: 	20
			lotID:		EP0405246
			FTDay: 		13
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	17

DUT02 BANK1 CHIP:6 
			vendorID: 	45
			waferID: 	20
			lotID:		EP0405246
			FTDay: 		13
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	15

DUT03 BANK1 CHIP:6 
			vendorID: 	45
			waferID: 	20
			lotID:		EP0405246
			FTDay: 		21
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	18

DUT04 BANK1 CHIP:6 
			vendorID: 	45
			waferID: 	20
			lotID:		EP0405246
			FTDay: 		21
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	18

DUT20 BANK1 CHIP:6 
			vendorID: 	45
			waferID: 	20
			lotID:		EP0405246
			FTDay: 		13
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	16

DUT02 BANK1 CHIP:7 
			vendorID: 	45
			waferID: 	17
			lotID:		EP0405256
			FTDay: 		13
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	18

DUT03 BANK1 CHIP:7 
			vendorID: 	45
			waferID: 	17
			lotID:		EP0405256
			FTDay: 		21
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	16

DUT04 BANK1 CHIP:7 
			vendorID: 	45
			waferID: 	17
			lotID:		EP0405256
			FTDay: 		21
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	16

DUT20 BANK1 CHIP:7 
			vendorID: 	45
			waferID: 	17
			lotID:		EP0405256
			FTDay: 		13
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	18

DUT02 BANK1 CHIP:8 
			vendorID: 	45
			waferID: 	20
			lotID:		EP0405246
			FTDay: 		13
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	18

DUT03 BANK1 CHIP:8 
			vendorID: 	45
			waferID: 	20
			lotID:		EP0405246
			FTDay: 		21
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	18

DUT04 BANK1 CHIP:8 
			vendorID: 	45
			waferID: 	20
			lotID:		EP0405246
			FTDay: 		21
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	19

DUT20 BANK1 CHIP:8 
			vendorID: 	45
			waferID: 	20
			lotID:		EP0405246
			FTDay: 		13
			FTMon: 		05
			FTYear: 	21
			AR3_DAC: 	18



****Active DUTS After 2 3 4 20 

TESTEND tb__139__SLC_PRG_urom_apple_id_scr10234b5p6p0__nvcc TESTTIME 27.023s TOTALTIME 4173.702s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__108__TRIM_rf_out_scr10192b5p0p0V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0

	 bank1 CalculateDatMaterialTrimTable already done in before tb, skip it 

 XML_OUTGOING_PARA_DEVCODE_VALUE Changed to  = 3e 
 XML_OUTGOING_PARA_20_VALUE Changed to  = 71 
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP1)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT02 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT02 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP2)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT02 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT02 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP3)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT02 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT02 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP4)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT02 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT02 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP5)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT02 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT02 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP6)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT02 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT02 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP7)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT02 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT02 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP8)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT02 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT02 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP1)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT03 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT03 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP2)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT03 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT03 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP3)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT03 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT03 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP4)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT03 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT03 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP5)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT03 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT03 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP6)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT03 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT03 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP7)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT03 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT03 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP8)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT03 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT03 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP1)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT04 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT04 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP2)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT04 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT04 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP3)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT04 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT04 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP4)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT04 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT04 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP5)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT04 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT04 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP6)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT04 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT04 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP7)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT04 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT04 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP8)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT04 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT04 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP1)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT20 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT20 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP2)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT20 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT20 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP3)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT20 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT20 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP4)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT20 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT20 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP5)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT20 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT20 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP6)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT20 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT20 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP7)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT20 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT20 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
=============================================================================================================================
												PARAM	ROMFUSE	UROM	MASK
	ParamName (CHIP8)    	 					ADDR	VALUE	 KGD	BITS
=============================================================================================================================
DUT20 BANK1	DEVCODE                                           				0x15	0x48	0x3E
DUT20 BANK1	TOGGLE / GATERB / WPDIS / UNUSED020_3 / MCM2n / MCM4n / MLEVEL / UNUSED020_7				0x20	0x42	0x71
DUT 2 BANK 1 CHIP 1  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 1  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 1  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 1  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 1  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 1  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 1  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 1  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 1  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 1  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 1  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 1  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 2  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 2  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 2  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 2  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 2  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 2  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 2  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 2  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 2  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 2  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 2  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 2  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 3  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 3  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 3  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 3  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 3  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 3  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 3  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 3  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 3  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 3  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 3  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 3  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 4  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 4  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 4  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 4  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 4  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 4  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 4  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 4  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 4  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 4  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 4  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 4  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 5  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 5  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 5  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 5  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 5  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 5  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 5  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 5  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 5  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 5  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 5  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 5  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 6  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 6  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 6  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 6  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 6  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 6  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 6  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 6  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 6  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 6  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 6  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 6  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 7  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 7  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 7  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 7  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 7  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 7  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 7  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 7  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 7  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 7  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 7  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 7  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 8  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 8  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 8  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 8  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 8  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 8  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 8  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 8  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 8  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 8  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 8  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 8  wl84 pgm CMD72 Status is 0xE0, print for monitor 


****Active DUTS After 2 3 4 20 

TESTEND tb__108__TRIM_rf_out_scr10192b5p0p0V__nvcc         TESTTIME 21.838s TOTALTIME 4195.581s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__933__SLC_ERS_PRG_rf_outgoing_scr10083b5p0p0V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0

	 bank1 CalculateDatMaterialTrimTable already done in before tb, skip it 

DUT 2 BANK 1 CHIP 1  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 1  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 1  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 1  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 1  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 1  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 1  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 1  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 1  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 1  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 1  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 1  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 2  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 2  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 2  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 2  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 2  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 2  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 2  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 2  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 2  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 2  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 2  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 2  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 3  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 3  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 3  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 3  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 3  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 3  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 3  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 3  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 3  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 3  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 3  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 3  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 4  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 4  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 4  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 4  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 4  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 4  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 4  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 4  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 4  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 4  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 4  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 4  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 5  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 5  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 5  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 5  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 5  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 5  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 5  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 5  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 5  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 5  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 5  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 5  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 6  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 6  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 6  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 6  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 6  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 6  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 6  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 6  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 6  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 6  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 6  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 6  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 7  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 7  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 7  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 7  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 7  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 7  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 7  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 7  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 7  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 7  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 7  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 7  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 8  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 8  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 2 BANK 1 CHIP 8  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 8  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 8  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 3 BANK 1 CHIP 8  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 8  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 8  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 4 BANK 1 CHIP 8  wl84 pgm CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 8  plane 0 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 8  plane 1 ers CMD72 Status is 0xE0, print for monitor 
DUT 20 BANK 1 CHIP 8  wl84 pgm CMD72 Status is 0xE0, print for monitor 


****Active DUTS After 2 3 4 20 

TESTEND tb__933__SLC_ERS_PRG_rf_outgoing_scr10083b5p0p0V__nvcc TESTTIME 20.303s TOTALTIME 4215.927s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__131__SLC_RD_PRG_rfcopy_outgoing_scr10091b5p1p1V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
DUT02 BANK1 CHIP01 TB131 BACKUP_EXISTS
DUT20 BANK1 CHIP01 TB131 BACKUP_EXISTS
chip 1 running key para table : scr10091b5p1p1
	Address: 0x16E, changeValue:0x01, paramMask:0x01,  is setParam 
	Address: 0x01D, changeValue:0xE0, paramMask:0xE0,  is setParam 
	Address: 0x10D, changeValue:0x00, paramMask:0x06,  is setParam 
	Address: 0x105, changeValue:0x01, paramMask:0x3F,  is setParam 
DUT02 BANK1 CHIP02 TB131 BACKUP_EXISTS
DUT20 BANK1 CHIP02 TB131 BACKUP_EXISTS
chip 2 running key para table : scr10091b5p1p1
DUT02 BANK1 CHIP03 TB131 BACKUP_EXISTS
DUT20 BANK1 CHIP03 TB131 BACKUP_EXISTS
chip 3 running key para table : scr10091b5p1p1
DUT02 BANK1 CHIP04 TB131 BACKUP_EXISTS
DUT20 BANK1 CHIP04 TB131 BACKUP_EXISTS
chip 4 running key para table : scr10091b5p1p1
DUT02 BANK1 CHIP05 TB131 BACKUP_EXISTS
DUT20 BANK1 CHIP05 TB131 BACKUP_EXISTS
chip 5 running key para table : scr10091b5p1p1
DUT02 BANK1 CHIP06 TB131 BACKUP_EXISTS
DUT20 BANK1 CHIP06 TB131 BACKUP_EXISTS
chip 6 running key para table : scr10091b5p1p1
DUT02 BANK1 CHIP07 TB131 BACKUP_EXISTS
DUT20 BANK1 CHIP07 TB131 BACKUP_EXISTS
chip 7 running key para table : scr10091b5p1p1
DUT02 BANK1 CHIP08 TB131 BACKUP_EXISTS
DUT20 BANK1 CHIP08 TB131 BACKUP_EXISTS
chip 8 running key para table : scr10091b5p1p1


****Active DUTS After 2 3 4 20 

COL 3104 PAGE 64 

TESTEND tb__131__SLC_RD_PRG_rfcopy_outgoing_scr10091b5p1p1V__nvcc TESTTIME 13.574s TOTALTIME 4229.546s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__175__SCREEN_bcol_rfuse_blc_off_scr10376b5p0p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
running key para table : scr10376b5p0p0
	Address: 0x129, changeValue:0xC0, paramMask:0xC0,  is setParam 


****Active DUTS After 2 3 4 20 

TESTEND tb__175__SCREEN_bcol_rfuse_blc_off_scr10376b5p0p0__nvcc TESTTIME 10.679s TOTALTIME 4240.268s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__238__SCREEN_ROMFUSE_BCOL_Integrity_scr10411b5p1p1V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 10
DUT2 has no fail stamps, continue test!
DUT3 has no fail stamps, continue test!
DUT4 has no fail stamps, continue test!
DUT20 has no fail stamps, continue test!


****Active DUTS After 2 3 4 20 

COL 264 PAGE 48 

TESTEND tb__238__SCREEN_ROMFUSE_BCOL_Integrity_scr10411b5p1p1V__nvcc TESTTIME 13.716s TOTALTIME 4254.029s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__212__SCREEN_byte_skip_scr10373b5p1p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 8
	DUT:20 BANK:1 CHIP:1 PLANE:0 FOUND BAD COL IN PARAMETER AREA, DATA[0x0E3E] = 0xAA, PARITY[0x0E3F] = 0xAA
	DUT:02 BANK:1 CHIP:2 PLANE:0 FOUND BAD COL IN PARAMETER AREA, DATA[0x0DCC] = 0xAA, PARITY[0x0DCD] = 0xAA
	DUT:04 BANK:1 CHIP:2 PLANE:0 FOUND BAD COL IN PARAMETER AREA, DATA[0x0E4C] = 0xAA, PARITY[0x0E4D] = 0xAA
	DUT:03 BANK:1 CHIP:3 PLANE:0 FOUND BAD COL IN BBK AREA, DATA[0x06EA] = 0x00, PARITY[0x06EB] = 0xAA
	DUT:04 BANK:1 CHIP:3 PLANE:0 FOUND BAD COL IN CRD AREA, DATA[0x01E8] = 0xAA, PARITY[0x01E9] = 0xAA
	DUT:04 BANK:1 CHIP:3 PLANE:0 FOUND BAD COL IN PARAMETER AREA, DATA[0x0E74] = 0xAA, PARITY[0x0E75] = 0xAA
	DUT:02 BANK:1 CHIP:4 PLANE:0 FOUND BAD COL IN PARAMETER AREA, DATA[0x0D84] = 0xAA, PARITY[0x0D85] = 0xAA
	DUT:04 BANK:1 CHIP:4 PLANE:0 FOUND BAD COL IN BBK AREA, DATA[0x045E] = 0xAA, PARITY[0x045F] = 0xBE
	DUT:04 BANK:1 CHIP:4 PLANE:0 FOUND BAD COL IN BBK AREA, DATA[0x05BA] = 0xAA, PARITY[0x05BB] = 0xFA
	DUT:04 BANK:1 CHIP:4 PLANE:0 FOUND BAD COL IN BBK AREA, DATA[0x061A] = 0xAA, PARITY[0x061B] = 0xEA
	DUT:02 BANK:1 CHIP:5 PLANE:0 FOUND BAD COL IN BBK AREA, DATA[0x0512] = 0xAA, PARITY[0x0513] = 0xEA
	DUT:03 BANK:1 CHIP:5 PLANE:0 FOUND BAD COL IN CRD AREA, DATA[0x016E] = 0xAA, PARITY[0x016F] = 0xAA
	DUT:03 BANK:1 CHIP:5 PLANE:0 FOUND BAD COL IN BBK AREA, DATA[0x05BE] = 0xAA, PARITY[0x05BF] = 0xAA
	DUT:03 BANK:1 CHIP:5 PLANE:0 FOUND BAD COL IN PARAMETER AREA, DATA[0x0C36] = 0xAA, PARITY[0x0C37] = 0xAA
	DUT:03 BANK:1 CHIP:5 PLANE:0 FOUND BAD COL IN PARAMETER AREA, DATA[0x0E5E] = 0xAA, PARITY[0x0E5F] = 0xAA
	DUT:02 BANK:1 CHIP:6 PLANE:0 FOUND BAD COL IN PARAMETER AREA, DATA[0x0DCE] = 0xAA, PARITY[0x0DCF] = 0xAA
	DUT:02 BANK:1 CHIP:6 PLANE:0 FOUND BAD COL IN PARAMETER AREA, DATA[0x0E80] = 0xAA, PARITY[0x0E81] = 0xAA
	DUT:03 BANK:1 CHIP:6 PLANE:0 FOUND BAD COL IN CRD AREA, DATA[0x02E0] = 0xAA, PARITY[0x02E1] = 0xBA
	DUT:04 BANK:1 CHIP:6 PLANE:0 FOUND BAD COL IN CRD AREA, DATA[0x0338] = 0xAA, PARITY[0x0339] = 0xAA
	DUT:20 BANK:1 CHIP:6 PLANE:0 FOUND BAD COL IN BBK AREA, DATA[0x059A] = 0xFF, PARITY[0x059B] = 0xAA
	DUT:04 BANK:1 CHIP:7 PLANE:0 FOUND BAD COL IN CRD AREA, DATA[0x01C0] = 0xAA, PARITY[0x01C1] = 0xEA
	DUT:04 BANK:1 CHIP:7 PLANE:0 FOUND BAD COL IN PARAMETER AREA, DATA[0x0CA2] = 0xAA, PARITY[0x0CA3] = 0xEA
	DUT:04 BANK:1 CHIP:7 PLANE:0 FOUND BAD COL IN PARAMETER AREA, DATA[0x0D4A] = 0xAA, PARITY[0x0D4B] = 0xAA
	DUT:03 BANK:1 CHIP:8 PLANE:0 FOUND BAD COL IN PARAMETER AREA, DATA[0x0C88] = 0xAA, PARITY[0x0C89] = 0xAA
	DUT:04 BANK:1 CHIP:8 PLANE:0 FOUND BAD COL IN CRD AREA, DATA[0x0320] = 0xEA, PARITY[0x0321] = 0xAB


****Active DUTS After 2 3 4 20 

TESTEND tb__212__SCREEN_byte_skip_scr10373b5p1p0__nvcc     TESTTIME 6.203s TOTALTIME 4260.279s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__109__REG_RD_trimcheck__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP1)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP2)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP3)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP4)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP5)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP6)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP7)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP8)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP1)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP2)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP3)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP4)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP5)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP6)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP7)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP8)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP1)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP2)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP3)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP4)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP5)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP6)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP7)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP8)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP1)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP2)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP3)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP4)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP5)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP6)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP7)BANK1	
=============================================================================================================================
=============================================================================================================================
 DUT ADDR INCOMING OUTGOING TESTNO MATCH[TRIM VALUE AT TB_NO] FOR (CHIP8)BANK1	
=============================================================================================================================


****Active DUTS After 2 3 4 20 

TESTEND tb__109__REG_RD_trimcheck__nvcc                    TESTTIME 6.363s TOTALTIME 4266.684s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__447__SCREEN_long_power_dwn_stamp_chk_scr10364b5p0p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 10


****Active DUTS After 2 3 4 20 

COL 256 PAGE 48 

TESTEND tb__447__SCREEN_long_power_dwn_stamp_chk_scr10364b5p0p0__nvcc TESTTIME 3.220s TOTALTIME 4269.947s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__124__ID_RD_S5E_scr10992b5p0p0__hvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
Outgoing ID read - ANI0 CE0 Chip1(Bank 1 Chip 1)
Outgoing ID read - ANI0 CE1 Chip1(Bank 1 Chip 2)
Outgoing ID read - ANI0 CE2 Chip1(Bank 1 Chip 3)
Outgoing ID read - ANI0 CE3 Chip1(Bank 1 Chip 4)
Outgoing ID read - ANI1 CE0 Chip1(Bank 1 Chip 5)
Outgoing ID read - ANI1 CE1 Chip1(Bank 1 Chip 6)
Outgoing ID read - ANI1 CE2 Chip1(Bank 1 Chip 7)
Outgoing ID read - ANI1 CE3 Chip1(Bank 1 Chip 8)


****Active DUTS After 2 3 4 20 

TESTEND tb__124__ID_RD_S5E_scr10992b5p0p0__hvcc            TESTTIME 6.315s TOTALTIME 4276.305s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__125__ID_RD_S5E_scr10992b5p0p0__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
Outgoing ID read - ANI0 CE0 Chip1(Bank 1 Chip 1)
Outgoing ID read - ANI0 CE1 Chip1(Bank 1 Chip 2)
Outgoing ID read - ANI0 CE2 Chip1(Bank 1 Chip 3)
Outgoing ID read - ANI0 CE3 Chip1(Bank 1 Chip 4)
Outgoing ID read - ANI1 CE0 Chip1(Bank 1 Chip 5)
Outgoing ID read - ANI1 CE1 Chip1(Bank 1 Chip 6)
Outgoing ID read - ANI1 CE2 Chip1(Bank 1 Chip 7)
Outgoing ID read - ANI1 CE3 Chip1(Bank 1 Chip 8)


****Active DUTS After 2 3 4 20 

TESTEND tb__125__ID_RD_S5E_scr10992b5p0p0__nvcc            TESTTIME 6.239s TOTALTIME 4282.587s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__935__SCREEN_SLC_RD_rf_vt_scr10390b5p0p0V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 32


****Active DUTS After 2 3 4 20 

TESTEND tb__935__SCREEN_SLC_RD_rf_vt_scr10390b5p0p0V__nvcc TESTTIME 12.266s TOTALTIME 4294.898s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__814__SLC_PRG_stamp_CFH_scr10240b5p0p0V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
running key para table : scr10240b5p0p0
	Address: 0x105, changeValue:0x01, paramMask:0x3F,  is setParam 
	Address: 0x16E, changeValue:0x01, paramMask:0x01,  is setParam 
	Address: 0x01D, changeValue:0xE0, paramMask:0xE0,  is setParam 
	Address: 0x10D, changeValue:0x00, paramMask:0x06,  is setParam 


****Active DUTS After 2 3 4 20 

COL 16 PAGE 48 

TESTEND tb__814__SLC_PRG_stamp_CFH_scr10240b5p0p0V__nvcc   TESTTIME 7.675s TOTALTIME 4302.616s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__813__SLC_RD_stamp_CFH_scr10082b5p1p1V__nvcc 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 10


****Active DUTS After 2 3 4 20 

COL 16 PAGE 48 

TESTEND tb__813__SLC_RD_stamp_CFH_scr10082b5p1p1V__nvcc    TESTTIME 3.579s TOTALTIME 4306.243s


****Active DUTS Before 2 3 4 20 

TESTSTART tb__950__PROCESSING_bincheck 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
 DUT02 BANK1 Chip1: fail block count = 019
 DUT02 BANK1 Chip2: fail block count = 016
 DUT02 BANK1 Chip3: fail block count = 013
 DUT02 BANK1 Chip4: fail block count = 012
 DUT02 BANK1 Chip5: fail block count = 027
 DUT02 BANK1 Chip6: fail block count = 044
 DUT02 BANK1 Chip7: fail block count = 027
 DUT02 BANK1 Chip8: fail block count = 036
 DUT03 BANK1 Chip1: fail block count = 026
 DUT03 BANK1 Chip2: fail block count = 019
 DUT03 BANK1 Chip3: fail block count = 009
 DUT03 BANK1 Chip4: fail block count = 017
 DUT03 BANK1 Chip5: fail block count = 050
 DUT03 BANK1 Chip6: fail block count = 020
 DUT03 BANK1 Chip7: fail block count = 033
 DUT03 BANK1 Chip8: fail block count = 023
 DUT04 BANK1 Chip1: fail block count = 020
 DUT04 BANK1 Chip2: fail block count = 006
 DUT04 BANK1 Chip3: fail block count = 044
 DUT04 BANK1 Chip4: fail block count = 029
 DUT04 BANK1 Chip5: fail block count = 016
 DUT04 BANK1 Chip6: fail block count = 022
 DUT04 BANK1 Chip7: fail block count = 017
 DUT04 BANK1 Chip8: fail block count = 017
 DUT20 BANK1 Chip1: fail block count = 044
 DUT20 BANK1 Chip2: fail block count = 043
 DUT20 BANK1 Chip3: fail block count = 026
 DUT20 BANK1 Chip4: fail block count = 029
 DUT20 BANK1 Chip5: fail block count = 091
 DUT20 BANK1 Chip6: fail block count = 008
 DUT20 BANK1 Chip7: fail block count = 039
 DUT20 BANK1 Chip8: fail block count = 016


****Active DUTS After 2 3 4 20 

TESTEND tb__950__PROCESSING_bincheck                       TESTTIME 3.013s TOTALTIME 4309.300s


****Active DUTS Before 2 3 4 20 

TESTSTART End Of Flow 
Setting MAX_FAIL_BLOCK_PER_PLANE_LIMIT Limit to 166
Setting Ignore Bit Limit from XML to 0
Write Outgoing Info to MTDW.

Setting Sort num1 for dut=02

Setting Sort num1 for dut=03

Setting Sort num1 for dut=04

Setting Sort num1 for dut=20
ECOTS_SD_FAILTEST01 : 1=27;960=1;
ECOTS_SD_CATEGORY01 : Cat1=27;Cat90=1;

****************************************************************************************************************
TEST COMPLETE:						total elapsed time = 4309.300 s
CURRENT TIME : 05/21/2021 8:59:14 PM GMT-07:00
Criteria: MAX 1392 Blocks per Chip, 9999 Blocks per Plane
****************************************************************************************************************

DUT01  DUT02  DUT03  DUT04  DUT05  DUT06  DUT07  DUT08  DUT09  DUT10  DUT11  DUT12  DUT13  DUT14  DUT15  DUT16  
------ FB: 44 FB: 50 FB: 44 ------ ------ ------ ------ ------ ------ ------ ------ ------ ------ ------ ------ 
BIN-6  BIN-1  BIN-1  BIN-1  BIN-8  BIN-8  BIN-8  BIN-8  BIN-8  BIN-8  BIN-8  BIN-8  BIN-8  BIN-8  BIN-8  BIN-8  
DUT17  DUT18  DUT19  DUT20  DUT21  DUT22  DUT23  DUT24  DUT25  DUT26  DUT27  DUT28  DUT29  DUT30  DUT31  DUT32  
------ ------ ------ FB: 91 ------ ------ ------ ------ ------ ------ ------ ------ ------ ------ ------ ------ 
BIN-8  BIN-8  BIN-8  BIN-1  BIN-8  BIN-8  BIN-8  BIN-8  BIN-8  BIN-8  BIN-8  BIN-8  BIN-8  BIN-8  BIN-8  BIN-8  
DUT01 BANK:1 BAD BLOCKS:
   18  2ED  48D  5E3  714  716  71C  71E  72D  7C4  894  A85  B3C 1000 1002 1008
 100A 1042 1050 1052 1058 105A 1084 1136 12D7 1445 1447 144D 144F 14E5 16E6 1710
 1712 1718 171A 17B7 1813 19A4 19A6 19AC 19AE 1A35 1A37 1A3D 1A3F 2072 21E7 2431
 2433 2439 243B 2484 2495 2508 281B 28E9 2C36 30BF 3177 3340 3342 3344 3346 3348
 334A 334C 334E 3391 3734 3782 38E3 3940 3BF8 3CA7 4205 4207 4251 427C 42A5 42DB
 449F 455B 459E 45A0 45A2 45DF 45E1 45E3 4659 4664 46C3 46EA 48F1 4A21 4AA4 4B9C
 4CD7 508C 51C1 5291 5293 543A 5566 55AD 58C9 5A0D 5A6D 5ABC 5B3E 5B5D 5C00 5C02
 5C04 5C06 5C09 607B 62B2 63F5 63F7 63FD 63FF 6552 6681 6683 6689 668B 66B6 6739
 6924 6B13 6C75 6C94 6C96 6C9C 6C9E 6C9F 6CF4 7441 7622 7714 7716 771C 771E 7B3E
 7B5D 7CCD
 TOTAL DEVICE BAD BLOCK COUNT: 146 (Chip1Plane0Count:8 Chip1Plane1Count:5 Chip2Plane0Count:20 Chip2Plane1Count:12 Chip3Plane0Count:4 Chip3Plane1Count:8 Chip4Plane0Count:12 Chip4Plane1Count:5 Chip5Plane0Count:8 Chip5Plane1Count:15 Chip6Plane0Count:9 Chip6Plane1Count:9 Chip7Plane0Count:9 Chip7Plane1Count:13 Chip8Plane0Count:6 Chip8Plane1Count:3  )
DUT02 BANK:1 BAD BLOCKS:
  23B  2AC  394  58A  616  672  714  716  71C  71E  797  942  959  98F  B16  C46
  C4A  CF1  CF5 1011 1013 1019 101B 130C 152C 1657 165B 1661 172D 17B3 1A34 1A36
 1A3C 1A3E 1B29 20FC 21A5 22D0 22D2 22D8 22DA 23A2 2484 2512 255D 27F2 27F4 285A
 3080 30EA 3360 3657 3670 3671 380F 3A6C 3B65 3B67 3B6D 3B6F 4016 40D6 40D8 417D
 4282 4440 4557 4562 4564 4590 4592 4594 4596 4597 4598 459A 459C 459E 45AE 45BC
 45C6 45DF 48A4 48A6 48AC 48AE 4BFB 5095 5097 509D 509F 50E5 518E 521B 526E 5290
 52A8 5324 534C 5449 544C 5450 546B 5479 547E 5504 550A 5536 5542 558D 55B6 55C4
 55D4 55F1 5600 566E 5722 58B0 58B2 58B7 58B8 58BA 59A7 59C8 59CC 59E2 5A82 5BCC
 5BCE 5BF4 5CAD 6159 61F5 6245 6247 624D 624F 62EE 6310 6401 6403 6409 640B 6585
 65DA 6684 6686 668C 668E 668F 6905 6907 690D 690F 69C1 69C3 69C9 69CB 7012 7096
 70C9 7199 71B9 7265 72E7 72EE 732E 7389 7414 754B 75AE 75B5 75B7 75BD 75BF 75D8
 7685 7714 7716 771C 771E 781A 7875 78A5 78F3 7914 7916 791C 791E 7A34 7A36 7A3C
 7A3E 7C43
 TOTAL DEVICE BAD BLOCK COUNT: 194 (Chip1Plane0Count:13 Chip1Plane1Count:6 Chip2Plane0Count:6 Chip2Plane1Count:10 Chip3Plane0Count:11 Chip3Plane1Count:2 Chip4Plane0Count:5 Chip4Plane1Count:7 Chip5Plane0Count:22 Chip5Plane1Count:5 Chip6Plane0Count:30 Chip6Plane1Count:14 Chip7Plane0Count:7 Chip7Plane1Count:20 Chip8Plane0Count:20 Chip8Plane1Count:16  )
DUT03 BANK:1 BAD BLOCKS:
  197  2AC  440  442  448  44A  5C1  70C  714  716  71C  71E  726  8E5  A2F  A64
  A66  A6C  A6E  A98  C44  C46  C4C  C4E  CCD  CD0 1182 124A 124C 13A4 13A6 13AC
 13AE 13B0 1685 1687 168D 168F 19E4 19E6 19EC 19EE 1A73 1BAD 1C14 21EE 22F6 22F8
 2410 249C 261B 2903 2993 29A3 306E 30B0 3213 322A 3397 364E 3735 3737 3739 373D
 373F 38C4 38C6 38CC 38CE 39A9 3BC1 4081 4083 4089 408B 410F 4111 413C 41C4 41E1
 4399 43D0 441B 4422 44CA 4651 4653 4659 465B 4665 4667 466B 466D 466F 4674 4675
 4677 467B 467D 467F 4681 4683 4684 4685 4686 4687 4688 4689 468B 468D 468F 4889
 4A48 4A60 4A62 4A68 4A6A 4B54 4B56 4B5C 4B5E 50F5 5230 5366 5411 5413 5419 541B
 5637 56E0 56E2 56E8 56EA 5734 5735 5861 587B 5AD0 5AD2 5AD8 5ADA 608D 60E7 6173
 6324 632C 64E9 65EE 6630 6632 6638 663A 668E 668F 6692 673C 673E 674C 674E 6752
 6776 68B1 68B3 68B9 68BB 68D4 68D6 68DC 68DE 6980 69EE 6AEC 6AF8 6B6C 722F 739F
 73F0 73F2 7534 7536 753C 753E 7557 768F 7714 7716 771C 771E 78D6 79C1 79C3 79C9
 79CB 7A14 7AE5 7AF6 7B08
 TOTAL DEVICE BAD BLOCK COUNT: 197 (Chip1Plane0Count:21 Chip1Plane1Count:5 Chip2Plane0Count:13 Chip2Plane1Count:6 Chip3Plane0Count:5 Chip3Plane1Count:4 Chip4Plane0Count:8 Chip4Plane1Count:9 Chip5Plane0Count:18 Chip5Plane1Count:32 Chip6Plane0Count:11 Chip6Plane1Count:9 Chip7Plane0Count:24 Chip7Plane1Count:9 Chip8Plane0Count:14 Chip8Plane1Count:9  )
DUT04 BANK:1 BAD BLOCKS:
  1B5  2AC  300  302  308  30A  33E  3F6  5B3  714  716  71C  71E  839  8EE  944
  960  9D2  AA5  AC8 1007 146B 15C6 176A 17E6 18AD 2125 2127 212D 212F 214E 2274
 2276 227C 227E 232E 2334 2336 233C 233E 262C 26A1 26A3 26A9 26AB 26D1 26D3 26D9
 26DB 26E2 2713 2766 2786 2804 2806 280C 280E 2885 2887 288D 288F 29A1 29A5 29A7
 29AD 29AF 2AA5 2AA7 2AAD 2AAF 335A 3391 33A9 33F5 33F7 33FD 33FF 3448 3498 3561
 3562 3563 3569 356B 35A1 35A3 35A9 35AB 384D 3960 3962 3968 396A 39DF 3A60 3A62
 3A68 3A6A 3A9B 40B5 40B7 40BD 40BF 40CE 413E 42C1 4362 43EF 45B5 460C 46CD 480B
 495F 4C0A 4CA6 508D 5115 5117 511D 511F 5135 519A 55EF 5683 568F 56C0 56C2 56C8
 56CA 5836 5A88 5B24 5B34 5B36 5B3C 5B3E 5C3D 6029 6193 6206 6724 6726 672C 672E
 6732 6734 6736 6748 6752 6819 688A 6A2A 6AFD 6BD8 7021 72FA 73DA 7494 7561 75FC
 763E 768F 7714 7716 771C 771E 7767 7793 7926 7BF4 7BFD
 TOTAL DEVICE BAD BLOCK COUNT: 171 (Chip1Plane0Count:16 Chip1Plane1Count:4 Chip2Plane0Count:3 Chip2Plane1Count:3 Chip3Plane0Count:18 Chip3Plane1Count:26 Chip4Plane0Count:12 Chip4Plane1Count:17 Chip5Plane0Count:6 Chip5Plane1Count:10 Chip6Plane0Count:12 Chip6Plane1Count:10 Chip7Plane0Count:13 Chip7Plane1Count:4 Chip8Plane0Count:11 Chip8Plane1Count:6  )
DUT05 BANK:1 BAD BLOCKS:
[none]
DUT06 BANK:1 BAD BLOCKS:
[none]
DUT07 BANK:1 BAD BLOCKS:
[none]
DUT08 BANK:1 BAD BLOCKS:
[none]
DUT09 BANK:1 BAD BLOCKS:
[none]
DUT10 BANK:1 BAD BLOCKS:
[none]
DUT11 BANK:1 BAD BLOCKS:
[none]
DUT12 BANK:1 BAD BLOCKS:
[none]
DUT13 BANK:1 BAD BLOCKS:
[none]
DUT14 BANK:1 BAD BLOCKS:
[none]
DUT15 BANK:1 BAD BLOCKS:
[none]
DUT16 BANK:1 BAD BLOCKS:
[none]
DUT17 BANK:1 BAD BLOCKS:
[none]
DUT18 BANK:1 BAD BLOCKS:
[none]
DUT19 BANK:1 BAD BLOCKS:
[none]
DUT20 BANK:1 BAD BLOCKS:
   15   42   43   54   55   85   87   8D   8F   FF  14C  2AC  2D2  324  4F4  651
  653  659  65B  686  6CC  6CD  6D0  6D1  6D6  6D7  6DE  6DF  6E2  6E3  714  716
  71C  71E  831  BF9  C71  C73  C75  C77  C79  C7B  C7D  C7F 1043 104E 104F 1072
 111B 1160 1162 1168 116A 1275 1277 127D 127F 12BF 140F 1417 1443 1487 14C9 14E5
 15A2 15C9 16CC 16CD 16D2 16D3 16D5 16DB 16DD 1702 17DA 188A 1923 19C4 19C6 19CC
 19CE 1A1B 1C25 1C27 1C2B 1C2D 1C2F 20F6 210A 21DF 22EF 2334 2375 238A 2472 24B0
 24B2 24B8 24BA 2502 250E 2580 25BA 25F2 27E6 292C 29A1 2AAA 2AC5 2AC7 2ACD 2ACF
 2CCD 301A 3054 3055 30E2 3197 32E1 3323 34CB 3541 3543 3549 354B 364E 368E 36CC
 36D1 36D3 36D4 36D5 36D9 36DB 36DC 36DD 36DE 36DF 36E8 3792 38AB 3AE9 4044 4046
 404C 404E 40CC 4231 4233 4239 423B 4368 43A6 43F4 43F6 4415 45C7 45EC 4602 460A
 4612 4622 4624 462A 462C 4630 4632 4633 4634 4636 4638 463A 463C 463E 4640 4641
 4642 4643 4644 4646 4648 464A 464C 464E 4650 4652 4654 4656 4658 465A 465C 465E
 4662 4664 4666 466A 466C 466E 4670 4672 4673 4674 4675 4676 4678 467A 467B 467C
 467D 467E 4680 4682 4683 4684 4685 4686 4688 468A 468B 468C 468D 468E 4798 4975
 4A05 4A07 4A0D 4A0F 4BC5 4BC7 4BCD 4BCF 4C84 5017 52CA 548B 5537 55D1 5A87 5B78
 5C7C 60E3 60F9 6140 6148 61CD 61D2 61F7 6225 62AD 62B5 6327 6367 6373 63DB 63F7
 6419 642B 6477 6479 64FD 6541 65A5 65BB 65E5 6607 6671 66E0 66E2 66E8 66EA 6790
 67D7 6841 68B5 68F7 6A3A 6B53 6BE5 6C03 701F 72C8 7624 7626 762C 762E 76DA 76EB
 7714 7716 771C 771E 7800 7A2A 7A56 7BC4
 TOTAL DEVICE BAD BLOCK COUNT: 296 (Chip1Plane0Count:17 Chip1Plane1Count:27 Chip2Plane0Count:16 Chip2Plane1Count:27 Chip3Plane0Count:17 Chip3Plane1Count:9 Chip4Plane0Count:11 Chip4Plane1Count:18 Chip5Plane0Count:65 Chip5Plane1Count:26 Chip6Plane0Count:3 Chip6Plane1Count:5 Chip7Plane0Count:9 Chip7Plane1Count:30 Chip8Plane0Count:14 Chip8Plane1Count:2  )
DUT21 BANK:1 BAD BLOCKS:
[none]
DUT22 BANK:1 BAD BLOCKS:
[none]
DUT23 BANK:1 BAD BLOCKS:
[none]
DUT24 BANK:1 BAD BLOCKS:
[none]
DUT25 BANK:1 BAD BLOCKS:
[none]
DUT26 BANK:1 BAD BLOCKS:
[none]
DUT27 BANK:1 BAD BLOCKS:
[none]
DUT28 BANK:1 BAD BLOCKS:
[none]
DUT29 BANK:1 BAD BLOCKS:
[none]
DUT30 BANK:1 BAD BLOCKS:
[none]
DUT31 BANK:1 BAD BLOCKS:
[none]
DUT32 BANK:1 BAD BLOCKS:
[none]
DUT01 HARDBIN 6 fail_bi_or_icc
DUT02 HARDBIN 1 pass_bin
DUT03 HARDBIN 1 pass_bin
DUT04 HARDBIN 1 pass_bin
DUT05 HARDBIN 8 fail_open_or_id
DUT06 HARDBIN 8 fail_open_or_id
DUT07 HARDBIN 8 fail_open_or_id
DUT08 HARDBIN 8 fail_open_or_id
DUT09 HARDBIN 8 fail_open_or_id
DUT10 HARDBIN 8 fail_open_or_id
DUT11 HARDBIN 8 fail_open_or_id
DUT12 HARDBIN 8 fail_open_or_id
DUT13 HARDBIN 8 fail_open_or_id
DUT14 HARDBIN 8 fail_open_or_id
DUT15 HARDBIN 8 fail_open_or_id
DUT16 HARDBIN 8 fail_open_or_id
DUT17 HARDBIN 8 fail_open_or_id
DUT18 HARDBIN 8 fail_open_or_id
DUT19 HARDBIN 8 fail_open_or_id
DUT20 HARDBIN 1 pass_bin
DUT21 HARDBIN 8 fail_open_or_id
DUT22 HARDBIN 8 fail_open_or_id
DUT23 HARDBIN 8 fail_open_or_id
DUT24 HARDBIN 8 fail_open_or_id
DUT25 HARDBIN 8 fail_open_or_id
DUT26 HARDBIN 8 fail_open_or_id
DUT27 HARDBIN 8 fail_open_or_id
DUT28 HARDBIN 8 fail_open_or_id
DUT29 HARDBIN 8 fail_open_or_id
DUT30 HARDBIN 8 fail_open_or_id
DUT31 HARDBIN 8 fail_open_or_id
DUT32 HARDBIN 8 fail_open_or_id
DUT01 TESTNUM 960
DUT02 TESTNUM 
DUT03 TESTNUM 
DUT04 TESTNUM 
DUT05 TESTNUM 1
DUT06 TESTNUM 1
DUT07 TESTNUM 1
DUT08 TESTNUM 1
DUT09 TESTNUM 1
DUT10 TESTNUM 1
DUT11 TESTNUM 1
DUT12 TESTNUM 1
DUT13 TESTNUM 1
DUT14 TESTNUM 1
DUT15 TESTNUM 1
DUT16 TESTNUM 1
DUT17 TESTNUM 1
DUT18 TESTNUM 1
DUT19 TESTNUM 1
DUT20 TESTNUM 
DUT21 TESTNUM 1
DUT22 TESTNUM 1
DUT23 TESTNUM 1
DUT24 TESTNUM 1
DUT25 TESTNUM 1
DUT26 TESTNUM 1
DUT27 TESTNUM 1
DUT28 TESTNUM 1
DUT29 TESTNUM 1
DUT30 TESTNUM 1
DUT31 TESTNUM 1
DUT32 TESTNUM 1
DUT01: CATEGORY 90
DUT02: CATEGORY 0
DUT03: CATEGORY 0
DUT04: CATEGORY 0
DUT05: CATEGORY 1
DUT06: CATEGORY 1
DUT07: CATEGORY 1
DUT08: CATEGORY 1
DUT09: CATEGORY 1
DUT10: CATEGORY 1
DUT11: CATEGORY 1
DUT12: CATEGORY 1
DUT13: CATEGORY 1
DUT14: CATEGORY 1
DUT15: CATEGORY 1
DUT16: CATEGORY 1
DUT17: CATEGORY 1
DUT18: CATEGORY 1
DUT19: CATEGORY 1
DUT20: CATEGORY 0
DUT21: CATEGORY 1
DUT22: CATEGORY 1
DUT23: CATEGORY 1
DUT24: CATEGORY 1
DUT25: CATEGORY 1
DUT26: CATEGORY 1
DUT27: CATEGORY 1
DUT28: CATEGORY 1
DUT29: CATEGORY 1
DUT30: CATEGORY 1
DUT31: CATEGORY 1
DUT32: CATEGORY 1
Compiled on:Thu May 20 17:03:59 GMT+00:00 2021
Setting Sort num1 for DUT02
Setting Sort num1 for DUT03
Setting Sort num1 for DUT04
Setting Sort num1 for DUT20


****Active DUTS After 2 3 4 20 

TESTEND End Of Flow                                        TESTTIME 9.524s TOTALTIME 4318.868s
Test End Action
*****************Test conditions ( all numbers in Dec ) used during this run****************************
 PROG_NAME T5773_BiCs5_512G_X3_BGA315_S5E_8D8CE_tam5048af1080_768c 
 Folder_Name T5773_BiCs5_4096Gb_X3_BGA315_S5E_8D8CE_tam5048af1080_768c 
 PRODUCT_NAME BGA315_S5E_512G 
 XML_REV 516 
 PROG_REV_STRING 1080_768c 
 xmlmode true 
 DATMATERIAL S22_MATERIAL_512G 
 XML_OUTGOING_PARA_20_VALUE 113 
 XML_OUTGOING_PARA_DEVCODE_VALUE 62 
 NANDBLOCKS 4096 
 NANDMAINBLOCKS 3122 
 NANDEXTENDEDBLOCKS 202 
 NANDPLANES 2 
 NANDHALFPLANES 1 
 MAX_REDUNDANCY_COL_PER_CHIP 220 
 ROMFUSEBADBLOCK 3324 
 NANDCOLS 18960 
 NANDMAINCOLS 16384 
 NANDCOLS_ECC 1952 
 NANDCOLS_WO_CRD 18336 
 NANDPAGESPERBLOCK 448 
 NANDPAGESPERMLCBLOCK 1344 
 DYNAMICS_TESTPRG_NAME tam5048af1080_768c 
 MULTIDIECHIPS 8 
 CE_PIN_COUNT_PACKAGE 8 
 OUTGOING_NUM_DIE_PER_CE 1 
 CHIPS_TEST_IN_PARALLEL 4 
 LEAKAGE_LIMIT 8.0E-5 
 LEAKAGE_LIMIT_RB 8.0E-5 
 ICCSTBY_CMOS_LIMIT 7.7E-4 
 ICCQSTBY_CMOS_LIMIT 0.0012 
 HVCC_LEVEL 3.6 
 NVCC_LEVEL 2.35 
 LVCC_LEVEL 2.35 
 HVCCQ_LEVEL 1.95 
 NVCCQ_LEVEL 1.8 
 LVCCQ_LEVEL 1.8 
 MAX_FAIL_BLOCK_PER_PLANE_LIMIT 166 
 MAX_FAIL_BLOCK_PER_PLANE_BIN2_LIMIT 9999 
 MAX_FAIL_BLOCK_PER_PLANE_BIN3_LIMIT 9999 
 MAX_FAIL_BLOCK_PER_PKG_LIMIT 1392 
 MAX_FAIL_BLOCK_PER_CHIP_LIMIT 250 
 MAX_FAIL_COL_PER_PLANE_LIMIT 103 
 MAX_ADDITIONAL_FAIL_COL_PER_PLANE_LIMIT 10 
 SLC_ERASE_GUARDBAND_LOOP 16916536 
 SLC_PRG_GUARDBAND_LOOP 17039879 
 SLC_PRG_GUARDBAND_MAX_LOOP 14024704 
 MLC_ERASE_GUARDBAND_LOOP 16909319 
 MLC_PRG_GUARDBAND_LOOP 17058040 
 BSPF_EV_SLC 0 
 BSPF_EV_MLC 0 
 BSPF_PROG_SLC 0 
 BSPF_SENSE_SLC 0 
 MAX_TESTBLOCK_NUMBER 7000 
 OUTGOING_ID2_BYTE1 69 
 OUTGOING_ID2_BYTE2 62 
 OUTGOING_ID2_BYTE3 152 
 OUTGOING_ID2_BYTE4 3 
 OUTGOING_ID2_BYTE5 118 
 OUTGOING_ID2_BYTE6 228 
 OUTGOING_ID2_BYTE7 10 
 OUTGOING_ID2_BYTE8 30 
 DEVICE_PARAMETER_VERSION 0 
 SYSTEM_PARAMETER_VERSION 0 
 TTR_Chips 1 
*********************************************************************************
Execution time:4319.071[s]
