// negative edge

module Jk_FF(Q,Q_bar,J,K,clk);

    input J, K, clk;
    output reg Q;
    output Q_bar;

    always @(posedge clk ) begin
        case ({J,K})
            2'b00: Q<=Q; 
            2'b01: Q<=0;
            2'b10: Q<=1;
            2'b11: Q<=~Q;
        endcase
    end

    assign Q_bar=~Q;

endmodule