$date
	Mon Apr  1 14:48:32 2024
$end
$version
	ModelSim Version 2022.3
$end
$timescale
	1ps
$end

$scope module simple_rtl_tb $end
$var reg 1 ! a $end
$var reg 1 " CLK $end
$var wire 1 # S0 $end

$scope module x1 $end
$var wire 1 $ a $end
$var wire 1 % clk $end
$var wire 1 # S0 $end

$scope module S0_reg $end
$var wire 1 # Q $end
$var wire 1 $ D $end
$var wire 1 % CK $end
$var reg 1 & notifier $end
$var wire 1 ' delayed_D $end
$var wire 1 ( delayed_CK $end
$var wire 1 ) int_fwire_N30 $end
$var wire 1 * xcr_0 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x&
x#
0'
0(
x)
x*
0%
0$
$end
#500
1"
1%
1(
0)
0#
#900
1!
1$
1'
#1000
0"
0%
0(
#1500
1"
1%
1(
1)
1#
#1900
0!
0$
0'
#2000
0"
0%
0(
#2500
1"
1%
1(
0)
0#
#2900
1!
1$
1'
#3000
0"
0%
0(
#3500
1"
1%
1(
1)
1#
#3900
0!
0$
0'
#4000
0"
0%
0(
#4500
1"
1%
1(
0)
0#
#4900
1!
1$
1'
#5000
0"
0%
0(
#5500
1"
1%
1(
1)
1#
#5900
0!
0$
0'
#6000
0"
0%
0(
#6500
1"
1%
1(
0)
0#
#6900
1!
1$
1'
#7000
0"
0%
0(
#7500
1"
1%
1(
1)
1#
#7900
0!
0$
0'
#8000
0"
0%
0(
#8500
1"
1%
1(
0)
0#
#8900
1!
1$
1'
#9000
0"
0%
0(
#9500
1"
1%
1(
1)
1#
#9900
0!
0$
0'
