<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>SPIMSP432E4DMA.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2298ed0e5bfee6f293aea6c715ac7f7c.html">exports</a></li><li class="navelem"><a class="el" href="dir_a59555fa6928a28ba1fd94639418fed2.html">tidrivers_msp432e4</a></li><li class="navelem"><a class="el" href="dir_881bc3ea3e0b6773ef082a7a8f546747.html">source</a></li><li class="navelem"><a class="el" href="dir_d200e2eb2d76e462bf7bb2f8b0aadb1e.html">ti</a></li><li class="navelem"><a class="el" href="dir_c7c3caac9c05bea82305b87d191db62d.html">drivers</a></li><li class="navelem"><a class="el" href="dir_d8b22eb2dbf757fd327a7736e77db69e.html">spi</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SPIMSP432E4DMA.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_s_p_i_m_s_p432_e4_d_m_a_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2017-2019, Texas Instruments Incorporated</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * *  Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * *  Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/*!***************************************************************************</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  @file       SPIMSP432E4DMA.h</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *  @brief      SPI driver implementation for a MSP432E4 SPI controller using</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *              the micro DMA controller.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *  The SPI header file should be included in an application as follows:</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *  @code</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *  #include &lt;ti/drivers/SPI.h&gt;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *  #include &lt;ti/drivers/spi/SPIMSP432E4DMA.h&gt;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *  @endcode</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *  Refer to @ref SPI.h for a complete description of APIs &amp; example of use.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *  This SPI driver implementation is designed to operate on a MSP432E4 SPI</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> *  controller using a micro DMA controller in ping pong mode. This driver</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> *  allows for queueing multiple SPI transactions.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> *  ## Frame Formats #</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> *  This SPI controller supports 4 phase &amp; polarity formats as well as</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> *  the TI synchronous serial frame format. Refer to the device specific data</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> *  sheets &amp; technical reference manuals for specifics on each format.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> *  ## SPI Chip Select #</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> *  This SPI controller supports a hardware chip select pin. Refer to the</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> *  device&#39;s user manual on how this hardware chip select pin behaves in regards</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> *  to the SPI frame format.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> *  &lt;table&gt;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> *  &lt;tr&gt;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> *  &lt;th&gt;Chip select type&lt;/th&gt;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> *  &lt;th&gt;SPI_MASTER mode&lt;/th&gt;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> *  &lt;th&gt;SPI_SLAVE mode&lt;/th&gt;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> *  &lt;/tr&gt;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> *  &lt;tr&gt;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> *  &lt;td&gt;Hardware chip select&lt;/td&gt;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> *  &lt;td&gt;No action is needed by the application to select the peripheral.&lt;/td&gt;</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> *  &lt;td&gt;See the device documentation on it&#39;s chip select requirements.&lt;/td&gt;</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> *  &lt;/tr&gt;</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> *  &lt;tr&gt;</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> *  &lt;td&gt;Software chip select&lt;/td&gt;</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> *  &lt;td&gt;The application is responsible to ensure that correct SPI slave is</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> *      selected before performing a SPI_transfer().&lt;/td&gt;</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> *  &lt;td&gt;See the device documentation on it&#39;s chip select requirements.&lt;/td&gt;</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> *  &lt;/tr&gt;</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *  &lt;/table&gt;</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> *  ## SPI data frames #</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> *  SPI data frames can be any size from 4-bits to 16-bits. If the dataSize in</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> *  #SPI_Params is greater than 8-bits, then the SPIMSP432E4DMA driver</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> *  will assume that the #SPI_Transaction txBuf and rxBuf point to 16-bit</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> *  (uint16_t) arrays.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> *  dataSize  | buffer element size |</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> *  --------  | ------------------- |</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *  4-8 bits  | uint8_t             |</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> *  9-16 bits | uint16_t            |</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> *  Data buffers in transactions (rxBuf &amp; txBuf) must be address aligned</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> *  according to the data frame size.  For example, if data frame is 9-bit or</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> *  larger (driver assumes buffers are uint16_t) rxBuf &amp; txBuf must be aligned</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> *  on a 16-bit address boundary.</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> *  ## Interrupts #</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> *  This driver is designed to make use of the micro DMA for transfers. The</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> *  driver implementation automatically installs a hardware interrupt service</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> *  routine for the peripheral on which micro DMA generates IRQ once all data</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> *  has transfered from memory to the peripheral (TX) or from peripheral to</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> *  memory (RX).</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> *  ## DMA and Queueing</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> *  This driver utilizes DMA channels in ping pong mode (see device TRM) in</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> *  order to overcome the 1024 item DMA channel limit. This means the driver</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> *  can execute multi kilo-item transactions without pausing to reconfigure the</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> *  DMA and causing gaps in transmission. In addition, the driver also allows</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> *  the user to queue up transfers when opened in #SPI_MODE_CALLBACK by calling</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> *  SPI_transfer() multiple times. Note that each transaction&#39;s</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> *  #SPI_Transaction struct must still be persistent and unmodified until that</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> *  transaction is complete.</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> *  @anchor ti_drivers_spi_SPIMSP432E4DMA_example_queueing</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> *  Below is an example of queueing three transactions</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> *  @code</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> *  // SPI already opened in callback mode</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> *  SPI_Transaction t0, t1, t2;</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> *  t0.txBuf = txBuff0;</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> *  t0.rxBuf = rxBuff0;</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> *  t0.count = 2000;</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> *  t1.txBuf = txBuff1;</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> *  t1.rxBuf = rxBuff1;</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> *  t1.count = 1000;</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> *  t2.txBuf = txBuff2;</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> *  t2.rxBuf = NULL;</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> *  t2.count = 1000;</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> *  bool transferOk = false;</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> *  if (SPI_transfer(spiHandle, &amp;t0)) {</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> *      if (SPI_transfer(spiHandle, &amp;t1)) {</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> *              transferOk = SPI_transfer(spiHandle, &amp;t2);</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> *          }</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> *      }</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> *  }</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> *  @endcode</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> *  ## DMA accessible memory #</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> *  As this driver uses uDMA to transfer data to/from data buffers, it is the</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> *  responsibility of the application to ensure that theses buffers reside in</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> *  memory that is accessible by the DMA.</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> *  ## NULL Buffers #</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> *  When SPI_Transaction.rxBuf is NULL, all frames received will be discarded.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> *  When SPI_Transaction.txBuf is NULL, an internal scratch buffer is</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> *  initialized to #SPIMSP432E4DMA_HWAttrs.defaultTxBufValue so the uDMA will</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> *  send some known value.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> *  ## Polling SPI transfers #</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> *  When used in blocking mode small SPI transfers are can be done by polling</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> *  the peripheral &amp; sending data frame-by-frame. For master devices this will</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> *  not block since the transfer can happen immediately. Slaves must exercise</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> *  caution since the call will poll on the HW until the transfer is complete.</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> *  For this reason slaves with a transfer timeout will not use polling</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> *  transfers. The minDmaTransferSize field in the hardware attributes is</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> *  the threshold; if the transaction count is below the threshold a polling</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> *  transfer is performed; otherwise a DMA transfer is done.  This is intended</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> *  to reduce the overhead of setting up a DMA transfer to only send a few</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> *  data frames.</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> *  Notes:</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> *  - Specifying a timeout prevents slave devices from using polling transfers.</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> *  - Keep in mind that during polling transfers the current task</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> *  is still being executed; there is no context switch to another task.</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> * &lt;hr&gt;</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#ifndef ti_drivers_spi_SPIMSP432E4DMA__include</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define ti_drivers_spi_SPIMSP432E4DMA__include</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#include &lt;ti/devices/msp432e4/inc/msp432.h&gt;</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#include &lt;ti/devices/msp432e4/driverlib/pin_map.h&gt;</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="_u_d_m_a_m_s_p432_e4_8h.html">ti/drivers/dma/UDMAMSP432E4.h</a>&gt;</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#include &lt;ti/drivers/dpl/HwiP.h&gt;</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#include &lt;ti/drivers/dpl/SemaphoreP.h&gt;</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="_g_p_i_o_m_s_p432_e4_8h.html">ti/drivers/gpio/GPIOMSP432E4.h</a>&gt;</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="_s_p_i_8h.html">ti/drivers/SPI.h</a>&gt;</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PA2_SSI0CLK GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTA, 2, GPIO_PA2_SSI0CLK)</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PA3_SSI0FSS GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTA, 3, GPIO_PA3_SSI0FSS)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PA4_SSI0XDAT0 GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTA, 4, GPIO_PA4_SSI0XDAT0)</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PA5_SSI0XDAT1 GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTA, 5, GPIO_PA5_SSI0XDAT1)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PB5_SSI1CLK GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTB, 5, GPIO_PB5_SSI1CLK)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PB4_SSI1FSS GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTB, 4, GPIO_PB4_SSI1FSS)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PE4_SSI1XDAT0 GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTE, 4, GPIO_PE4_SSI1XDAT0)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PE5_SSI1XDAT1 GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTE, 5, GPIO_PE5_SSI1XDAT1)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PD3_SSI2CLK GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTD, 3, GPIO_PD3_SSI2CLK)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PG7_SSI2CLK GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTG, 7, GPIO_PG7_SSI2CLK)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PD2_SSI2FSS GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTD, 2, GPIO_PD2_SSI2FSS)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PG6_SSI2FSS GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTG, 6, GPIO_PG6_SSI2FSS)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PD1_SSI2XDAT0 GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTD, 1, GPIO_PD1_SSI2XDAT0)</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PG5_SSI2XDAT0 GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTG, 5, GPIO_PG5_SSI2XDAT0)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PD0_SSI2XDAT1 GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTD, 0, GPIO_PD0_SSI2XDAT1)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PG4_SSI2XDAT1 GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTG, 4, GPIO_PG4_SSI2XDAT1)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PQ0_SSI3CLK GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTQ, 0, GPIO_PQ0_SSI3CLK)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PF3_SSI3CLK GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTF, 3, GPIO_PF3_SSI3CLK)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PQ1_SSI3FSS GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTQ, 1, GPIO_PQ1_SSI3FSS)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PF2_SSI3FSS GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTF, 2, GPIO_PF2_SSI3FSS)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PQ2_SSI3XDAT0 GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTQ, 2, GPIO_PQ2_SSI3XDAT0)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PF1_SSI3XDAT0 GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTF, 1, GPIO_PF1_SSI3XDAT0)</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PQ3_SSI3XDAT1 GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTQ, 3, GPIO_PQ3_SSI3XDAT1)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define SPIMSP432E4_PF0_SSI3XDAT1 GPIOMSP432E4_pinConfigMask(GPIOMSP432E4_PORTF, 0, GPIO_PF0_SSI3XDAT1)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_e4_d_m_a_8h.html#ae2bb4bf8fcafd5d8b30e881f97edbc79">  347</a></span>&#160;<span class="preprocessor">#define SPIMSP432E4_PIN_NO_CONFIG    (0xFFFFFFFF)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/* Add SPIMSP432E4DMA_STATUS_* macros here */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/* Add SPIMSP432E4DMA_CMD_* macros here */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">/* SPI function table pointer */</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct_s_p_i___fxn_table.html">SPI_FxnTable</a> <a class="code" href="_s_p_i_m_s_p432_e4_d_m_a_8h.html#a3654610d892fa54e3c7ff2ef7586fc16">SPIMSP432E4DMA_fxnTable</a>;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html">  420</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a4ab3ae31e1039ef03d4937b853029f6a">  422</a></span>&#160;    uint32_t  <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a4ab3ae31e1039ef03d4937b853029f6a">baseAddr</a>;</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#aa8fd1df9d1f8ccf2289f3ace59522937">  424</a></span>&#160;    uint32_t  <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#aa8fd1df9d1f8ccf2289f3ace59522937">intNum</a>;</div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#ae8ff4979f5e325cc00d8a47bb6c7f86b">  426</a></span>&#160;    uint32_t  <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#ae8ff4979f5e325cc00d8a47bb6c7f86b">intPriority</a>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a11d6435efc881369be7124a6ae976da2">  429</a></span>&#160;    uint16_t *<a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a11d6435efc881369be7124a6ae976da2">scratchBufPtr</a>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a0f097b5ac5669ce75e2c5cb770f55863">  432</a></span>&#160;    uint16_t  <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a0f097b5ac5669ce75e2c5cb770f55863">defaultTxBufValue</a>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a5237b2dd38a70fdbf9495c8f1d41ec7c">  435</a></span>&#160;    uint32_t  <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a5237b2dd38a70fdbf9495c8f1d41ec7c">rxDmaChannel</a>;</div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#aa34547332587d8e59d4d691ffff51176">  437</a></span>&#160;    uint32_t  <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#aa34547332587d8e59d4d691ffff51176">txDmaChannel</a>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#aaddfd7ea36e7e2be1630da5b2589210d">  440</a></span>&#160;    uint16_t <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#aaddfd7ea36e7e2be1630da5b2589210d">minDmaTransferSize</a>;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#aa566f674b12ed8599f62575f890e518e">  443</a></span>&#160;    uint32_t  <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#aa566f674b12ed8599f62575f890e518e">clkPinMask</a>;</div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a9bafd93e90f6cabd549a8b1348c6f45d">  445</a></span>&#160;    uint32_t  <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a9bafd93e90f6cabd549a8b1348c6f45d">fssPinMask</a>;</div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a2b6a88b2806bb133e8a567188159328a">  447</a></span>&#160;    uint32_t  <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a2b6a88b2806bb133e8a567188159328a">xdat0PinMask</a>;</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#af53a0a0dd5657900fc3f028e463b4c1a">  449</a></span>&#160;    uint32_t  <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#af53a0a0dd5657900fc3f028e463b4c1a">xdat1PinMask</a>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;} <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html">SPIMSP432E4DMA_HWAttrs</a>;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html">  458</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a76013d9fc6073c983b91b427422897af">  459</a></span>&#160;    HwiP_Handle          <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a76013d9fc6073c983b91b427422897af">hwiHandle</a>;</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a00bd47e07209bc05dc7b810916d6a25e">  460</a></span>&#160;    SemaphoreP_Handle    <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a00bd47e07209bc05dc7b810916d6a25e">transferComplete</a>;</div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a69599292c96f137467f750d40cb5edea">  461</a></span>&#160;    <a class="code" href="_s_p_i_8h.html#a207e2d5a7e7ea5606b6995b6485ca015">SPI_CallbackFxn</a>      <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a69599292c96f137467f750d40cb5edea">transferCallbackFxn</a>;</div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a6addf4f99dedde8e93e3d8489ee0ee4d">  462</a></span>&#160;    <a class="code" href="struct_u_d_m_a_m_s_p432_e4___config.html">UDMAMSP432E4_Handle</a>  <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a6addf4f99dedde8e93e3d8489ee0ee4d">dmaHandle</a>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a9f00e6f25c4f2a90b4249719f4ca6904">  464</a></span>&#160;    <a class="code" href="struct_s_p_i___transaction.html">SPI_Transaction</a>     *<a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a9f00e6f25c4f2a90b4249719f4ca6904">headPtr</a>;</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a2daa408c493c8b296f48ca0eeec9434c">  465</a></span>&#160;    <a class="code" href="struct_s_p_i___transaction.html">SPI_Transaction</a>     *<a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a2daa408c493c8b296f48ca0eeec9434c">tailPtr</a>;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#aaa29ad3a20b97612aec6c5f843aa096a">  467</a></span>&#160;    <span class="keywordtype">size_t</span>               <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#aaa29ad3a20b97612aec6c5f843aa096a">framesQueued</a>;</div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#ae4dd5c4fdb9fc4a22b83fd94c9ee7c43">  468</a></span>&#160;    <span class="keywordtype">size_t</span>               <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#ae4dd5c4fdb9fc4a22b83fd94c9ee7c43">framesTransferred</a>;</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#abca7dc2f9c1d216ece7c6dc28d95e90f">  469</a></span>&#160;    <span class="keywordtype">size_t</span>               <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#abca7dc2f9c1d216ece7c6dc28d95e90f">priTransferSize</a>;</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a73574821b78f98ae0630e7d25081ac0d">  470</a></span>&#160;    <span class="keywordtype">size_t</span>               <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a73574821b78f98ae0630e7d25081ac0d">altTransferSize</a>;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a0127c503d8cd9cce7e47dca63683252f">  472</a></span>&#160;    uint32_t             <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a0127c503d8cd9cce7e47dca63683252f">bitRate</a>;</div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a880babc8d89f410a567aff43cb358b64">  473</a></span>&#160;    uint32_t             <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a880babc8d89f410a567aff43cb358b64">dataSize</a>;</div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a5fd4d9b2dc64b5b4b7905ebbb86d199e">  474</a></span>&#160;    uint32_t             <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a5fd4d9b2dc64b5b4b7905ebbb86d199e">transferTimeout</a>;</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a2970bce79404e05f5bf771556d0bd22f">  475</a></span>&#160;    uint32_t             <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a2970bce79404e05f5bf771556d0bd22f">activeChannel</a>;</div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#ad31544f4bd9be5ad603378f04fdd027c">  476</a></span>&#160;    uint32_t             <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#ad31544f4bd9be5ad603378f04fdd027c">busyBit</a>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#aea34868a493edee0168401795a5cb8c3">  478</a></span>&#160;    uint16_t             <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#aea34868a493edee0168401795a5cb8c3">rxScratchBuf</a>;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a5a6e7df0f60196edee706a9033e1610f">  480</a></span>&#160;    <a class="code" href="_s_p_i_8h.html#a60a7e3d74577b38aa79ea6983362f942">SPI_Mode</a>             <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a5a6e7df0f60196edee706a9033e1610f">spiMode</a>;</div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a2e069553c2c4f6a2406e6497800c3154">  481</a></span>&#160;    <a class="code" href="_s_p_i_8h.html#ab9ea76c6529d6076eee5e1c4a5a92c6f">SPI_TransferMode</a>     <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a2e069553c2c4f6a2406e6497800c3154">transferMode</a>;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a1d8f91d5a10228b3e20f7ad2add8a518">  483</a></span>&#160;    uint8_t              <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a1d8f91d5a10228b3e20f7ad2add8a518">format</a>;</div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a28e1591fbf81c2da3d3d56a31222f9e3">  484</a></span>&#160;    <span class="keywordtype">bool</span>                 <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a28e1591fbf81c2da3d3d56a31222f9e3">isOpen</a>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;} <a class="code" href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html">SPIMSP432E4DMA_Object</a>;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;}</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ti_drivers_spi_SPIMSP432E4DMA__include */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_a2970bce79404e05f5bf771556d0bd22f"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a2970bce79404e05f5bf771556d0bd22f">SPIMSP432E4DMA_Object::activeChannel</a></div><div class="ttdeci">uint32_t activeChannel</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:475</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html">SPIMSP432E4DMA_Object</a></div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:458</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs_html_aa8fd1df9d1f8ccf2289f3ace59522937"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#aa8fd1df9d1f8ccf2289f3ace59522937">SPIMSP432E4DMA_HWAttrs::intNum</a></div><div class="ttdeci">uint32_t intNum</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:424</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs_html_aa34547332587d8e59d4d691ffff51176"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#aa34547332587d8e59d4d691ffff51176">SPIMSP432E4DMA_HWAttrs::txDmaChannel</a></div><div class="ttdeci">uint32_t txDmaChannel</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:437</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_a5fd4d9b2dc64b5b4b7905ebbb86d199e"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a5fd4d9b2dc64b5b4b7905ebbb86d199e">SPIMSP432E4DMA_Object::transferTimeout</a></div><div class="ttdeci">uint32_t transferTimeout</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:474</div></div>
<div class="ttc" id="struct_u_d_m_a_m_s_p432_e4___config_html"><div class="ttname"><a href="struct_u_d_m_a_m_s_p432_e4___config.html">UDMAMSP432E4_Config</a></div><div class="ttdoc">UDMAMSP432E4 Global configuration. </div><div class="ttdef"><b>Definition:</b> UDMAMSP432E4.h:143</div></div>
<div class="ttc" id="_s_p_i_8h_html"><div class="ttname"><a href="_s_p_i_8h.html">SPI.h</a></div><div class="ttdoc">Serial Peripheral Interface (SPI) Driver Interface. </div></div>
<div class="ttc" id="_s_p_i_8h_html_a207e2d5a7e7ea5606b6995b6485ca015"><div class="ttname"><a href="_s_p_i_8h.html#a207e2d5a7e7ea5606b6995b6485ca015">SPI_CallbackFxn</a></div><div class="ttdeci">void(* SPI_CallbackFxn)(SPI_Handle handle, SPI_Transaction *transaction)</div><div class="ttdoc">The definition of a callback function used by the SPI driver when used in SPI_MODE_CALLBACK. </div><div class="ttdef"><b>Definition:</b> SPI.h:584</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs_html_af53a0a0dd5657900fc3f028e463b4c1a"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#af53a0a0dd5657900fc3f028e463b4c1a">SPIMSP432E4DMA_HWAttrs::xdat1PinMask</a></div><div class="ttdeci">uint32_t xdat1PinMask</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:449</div></div>
<div class="ttc" id="_u_d_m_a_m_s_p432_e4_8h_html"><div class="ttname"><a href="_u_d_m_a_m_s_p432_e4_8h.html">UDMAMSP432E4.h</a></div><div class="ttdoc">uDMA driver implementation for MSP432E4. </div></div>
<div class="ttc" id="_s_p_i_8h_html_ab9ea76c6529d6076eee5e1c4a5a92c6f"><div class="ttname"><a href="_s_p_i_8h.html#ab9ea76c6529d6076eee5e1c4a5a92c6f">SPI_TransferMode</a></div><div class="ttdeci">SPI_TransferMode</div><div class="ttdoc">SPI transfer mode determines the whether the SPI controller operates synchronously or asynchronously...</div><div class="ttdef"><b>Definition:</b> SPI.h:620</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_ae4dd5c4fdb9fc4a22b83fd94c9ee7c43"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#ae4dd5c4fdb9fc4a22b83fd94c9ee7c43">SPIMSP432E4DMA_Object::framesTransferred</a></div><div class="ttdeci">size_t framesTransferred</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:468</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs_html_aaddfd7ea36e7e2be1630da5b2589210d"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#aaddfd7ea36e7e2be1630da5b2589210d">SPIMSP432E4DMA_HWAttrs::minDmaTransferSize</a></div><div class="ttdeci">uint16_t minDmaTransferSize</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:440</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs_html"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html">SPIMSP432E4DMA_HWAttrs</a></div><div class="ttdoc">SPIMSP432E4DMA Hardware attributes. </div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:420</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs_html_a4ab3ae31e1039ef03d4937b853029f6a"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a4ab3ae31e1039ef03d4937b853029f6a">SPIMSP432E4DMA_HWAttrs::baseAddr</a></div><div class="ttdeci">uint32_t baseAddr</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:422</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_a6addf4f99dedde8e93e3d8489ee0ee4d"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a6addf4f99dedde8e93e3d8489ee0ee4d">SPIMSP432E4DMA_Object::dmaHandle</a></div><div class="ttdeci">UDMAMSP432E4_Handle dmaHandle</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:462</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_a880babc8d89f410a567aff43cb358b64"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a880babc8d89f410a567aff43cb358b64">SPIMSP432E4DMA_Object::dataSize</a></div><div class="ttdeci">uint32_t dataSize</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:473</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs_html_a0f097b5ac5669ce75e2c5cb770f55863"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a0f097b5ac5669ce75e2c5cb770f55863">SPIMSP432E4DMA_HWAttrs::defaultTxBufValue</a></div><div class="ttdeci">uint16_t defaultTxBufValue</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:432</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_a5a6e7df0f60196edee706a9033e1610f"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a5a6e7df0f60196edee706a9033e1610f">SPIMSP432E4DMA_Object::spiMode</a></div><div class="ttdeci">SPI_Mode spiMode</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:480</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_aaa29ad3a20b97612aec6c5f843aa096a"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#aaa29ad3a20b97612aec6c5f843aa096a">SPIMSP432E4DMA_Object::framesQueued</a></div><div class="ttdeci">size_t framesQueued</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:467</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_a73574821b78f98ae0630e7d25081ac0d"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a73574821b78f98ae0630e7d25081ac0d">SPIMSP432E4DMA_Object::altTransferSize</a></div><div class="ttdeci">size_t altTransferSize</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:470</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs_html_ae8ff4979f5e325cc00d8a47bb6c7f86b"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#ae8ff4979f5e325cc00d8a47bb6c7f86b">SPIMSP432E4DMA_HWAttrs::intPriority</a></div><div class="ttdeci">uint32_t intPriority</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:426</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs_html_a2b6a88b2806bb133e8a567188159328a"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a2b6a88b2806bb133e8a567188159328a">SPIMSP432E4DMA_HWAttrs::xdat0PinMask</a></div><div class="ttdeci">uint32_t xdat0PinMask</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:447</div></div>
<div class="ttc" id="struct_s_p_i___fxn_table_html"><div class="ttname"><a href="struct_s_p_i___fxn_table.html">SPI_FxnTable</a></div><div class="ttdoc">The definition of a SPI function table that contains the required set of functions to control a speci...</div><div class="ttdef"><b>Definition:</b> SPI.h:711</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_a0127c503d8cd9cce7e47dca63683252f"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a0127c503d8cd9cce7e47dca63683252f">SPIMSP432E4DMA_Object::bitRate</a></div><div class="ttdeci">uint32_t bitRate</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:472</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_aea34868a493edee0168401795a5cb8c3"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#aea34868a493edee0168401795a5cb8c3">SPIMSP432E4DMA_Object::rxScratchBuf</a></div><div class="ttdeci">uint16_t rxScratchBuf</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:478</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_ad31544f4bd9be5ad603378f04fdd027c"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#ad31544f4bd9be5ad603378f04fdd027c">SPIMSP432E4DMA_Object::busyBit</a></div><div class="ttdeci">uint32_t busyBit</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:476</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_a9f00e6f25c4f2a90b4249719f4ca6904"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a9f00e6f25c4f2a90b4249719f4ca6904">SPIMSP432E4DMA_Object::headPtr</a></div><div class="ttdeci">SPI_Transaction * headPtr</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:464</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_a00bd47e07209bc05dc7b810916d6a25e"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a00bd47e07209bc05dc7b810916d6a25e">SPIMSP432E4DMA_Object::transferComplete</a></div><div class="ttdeci">SemaphoreP_Handle transferComplete</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:460</div></div>
<div class="ttc" id="struct_s_p_i___transaction_html"><div class="ttname"><a href="struct_s_p_i___transaction.html">SPI_Transaction</a></div><div class="ttdoc">A SPI_Transaction data structure is used with SPI_transfer(). It indicates how many SPI_FrameFormat f...</div><div class="ttdef"><b>Definition:</b> SPI.h:563</div></div>
<div class="ttc" id="_s_p_i_8h_html_a60a7e3d74577b38aa79ea6983362f942"><div class="ttname"><a href="_s_p_i_8h.html#a60a7e3d74577b38aa79ea6983362f942">SPI_Mode</a></div><div class="ttdeci">SPI_Mode</div><div class="ttdoc">Definitions for various SPI modes of operation. </div><div class="ttdef"><b>Definition:</b> SPI.h:590</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs_html_a5237b2dd38a70fdbf9495c8f1d41ec7c"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a5237b2dd38a70fdbf9495c8f1d41ec7c">SPIMSP432E4DMA_HWAttrs::rxDmaChannel</a></div><div class="ttdeci">uint32_t rxDmaChannel</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:435</div></div>
<div class="ttc" id="_g_p_i_o_m_s_p432_e4_8h_html"><div class="ttname"><a href="_g_p_i_o_m_s_p432_e4_8h.html">GPIOMSP432E4.h</a></div><div class="ttdoc">MSP432E4 GPIO driver. </div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_a76013d9fc6073c983b91b427422897af"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a76013d9fc6073c983b91b427422897af">SPIMSP432E4DMA_Object::hwiHandle</a></div><div class="ttdeci">HwiP_Handle hwiHandle</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:459</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs_html_a11d6435efc881369be7124a6ae976da2"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a11d6435efc881369be7124a6ae976da2">SPIMSP432E4DMA_HWAttrs::scratchBufPtr</a></div><div class="ttdeci">uint16_t * scratchBufPtr</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:429</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs_html_a9bafd93e90f6cabd549a8b1348c6f45d"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#a9bafd93e90f6cabd549a8b1348c6f45d">SPIMSP432E4DMA_HWAttrs::fssPinMask</a></div><div class="ttdeci">uint32_t fssPinMask</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:445</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs_html_aa566f674b12ed8599f62575f890e518e"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___h_w_attrs.html#aa566f674b12ed8599f62575f890e518e">SPIMSP432E4DMA_HWAttrs::clkPinMask</a></div><div class="ttdeci">uint32_t clkPinMask</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:443</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_a69599292c96f137467f750d40cb5edea"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a69599292c96f137467f750d40cb5edea">SPIMSP432E4DMA_Object::transferCallbackFxn</a></div><div class="ttdeci">SPI_CallbackFxn transferCallbackFxn</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:461</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_a2daa408c493c8b296f48ca0eeec9434c"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a2daa408c493c8b296f48ca0eeec9434c">SPIMSP432E4DMA_Object::tailPtr</a></div><div class="ttdeci">SPI_Transaction * tailPtr</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:465</div></div>
<div class="ttc" id="_s_p_i_m_s_p432_e4_d_m_a_8h_html_a3654610d892fa54e3c7ff2ef7586fc16"><div class="ttname"><a href="_s_p_i_m_s_p432_e4_d_m_a_8h.html#a3654610d892fa54e3c7ff2ef7586fc16">SPIMSP432E4DMA_fxnTable</a></div><div class="ttdeci">const SPI_FxnTable SPIMSP432E4DMA_fxnTable</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_a2e069553c2c4f6a2406e6497800c3154"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a2e069553c2c4f6a2406e6497800c3154">SPIMSP432E4DMA_Object::transferMode</a></div><div class="ttdeci">SPI_TransferMode transferMode</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:481</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_a28e1591fbf81c2da3d3d56a31222f9e3"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a28e1591fbf81c2da3d3d56a31222f9e3">SPIMSP432E4DMA_Object::isOpen</a></div><div class="ttdeci">bool isOpen</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:484</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_abca7dc2f9c1d216ece7c6dc28d95e90f"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#abca7dc2f9c1d216ece7c6dc28d95e90f">SPIMSP432E4DMA_Object::priTransferSize</a></div><div class="ttdeci">size_t priTransferSize</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:469</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_e4_d_m_a___object_html_a1d8f91d5a10228b3e20f7ad2add8a518"><div class="ttname"><a href="struct_s_p_i_m_s_p432_e4_d_m_a___object.html#a1d8f91d5a10228b3e20f7ad2add8a518">SPIMSP432E4DMA_Object::format</a></div><div class="ttdeci">uint8_t format</div><div class="ttdef"><b>Definition:</b> SPIMSP432E4DMA.h:483</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2020</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
