{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602617565266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602617565266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 22:32:45 2020 " "Processing started: Tue Oct 13 22:32:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602617565266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602617565266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Signature_analyzer -c Signature_analyzer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Signature_analyzer -c Signature_analyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602617565266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602617565543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602617565543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signature_analyzer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file signature_analyzer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Signature_analyzer " "Found entity 1: Signature_analyzer" {  } { { "Signature_analyzer.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/Signature_analyzer/Signature_analyzer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602617572406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602617572406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "REGISTER.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/Signature_analyzer/REGISTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602617572407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602617572407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Signature_analyzer " "Elaborating entity \"Signature_analyzer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602617572427 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Signature_analyzer.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/Signature_analyzer/Signature_analyzer.bdf" { { 440 816 816 512 "" "" } { 424 688 816 441 "OUT\[1\]" "" } { 424 816 816 440 "" "" } { 408 688 816 425 "OUT\[2\]" "" } { 360 768 816 377 "OUT\[1\]" "" } { 376 768 816 393 "OUT\[0\]" "" } { 360 816 816 376 "" "" } { 392 816 816 424 "" "" } { 336 816 816 360 "" "" } { 344 704 816 361 "OUT\[2\]" "" } { 320 632 816 337 "OUT\[3\]" "" } { 288 816 816 304 "" "" } { 264 816 816 288 "" "" } { 288 776 820 305 "OUT\[1\]" "" } { 272 776 820 289 "OUT\[2\]" "" } { 248 704 816 265 "OUT\[3\]" "" } { 224 632 816 241 "OUT\[4\]" "" } { 208 816 816 240 "" "" } { 240 816 816 264 "" "" } { 192 624 816 209 "OUT\[0\]" "" } { 304 816 816 336 "" "" } { 376 816 816 384 "" "" } { 384 816 816 392 "" "" } { 384 816 872 384 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1602617572428 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "pin_name2 \"OUT\[4..0\]\" (ID REGISTER:inst) " "Width mismatch in pin_name2 -- source is \"\"OUT\[4..0\]\" (ID REGISTER:inst)\"" {  } { { "Signature_analyzer.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/Signature_analyzer/Signature_analyzer.bdf" { { 440 816 816 512 "" "" } { 424 688 816 441 "OUT\[1\]" "" } { 424 816 816 440 "" "" } { 408 688 816 425 "OUT\[2\]" "" } { 360 768 816 377 "OUT\[1\]" "" } { 376 768 816 393 "OUT\[0\]" "" } { 360 816 816 376 "" "" } { 392 816 816 424 "" "" } { 336 816 816 360 "" "" } { 344 704 816 361 "OUT\[2\]" "" } { 320 632 816 337 "OUT\[3\]" "" } { 288 816 816 304 "" "" } { 264 816 816 288 "" "" } { 288 776 820 305 "OUT\[1\]" "" } { 272 776 820 289 "OUT\[2\]" "" } { 248 704 816 265 "OUT\[3\]" "" } { 224 632 816 241 "OUT\[4\]" "" } { 208 816 816 240 "" "" } { 240 816 816 264 "" "" } { 192 624 816 209 "OUT\[0\]" "" } { 304 816 816 336 "" "" } { 376 816 816 384 "" "" } { 384 816 816 392 "" "" } { 384 816 872 384 "" "" } { 480 664 816 576 "inst" "" } { 376 872 1048 392 "pin_name2" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602617572429 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602617572429 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602617572522 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 13 22:32:52 2020 " "Processing ended: Tue Oct 13 22:32:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602617572522 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602617572522 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602617572522 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602617572522 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602617573116 ""}
