
IO_Tile_3_33

 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (12 10)  (214 539)  (214 539)  routing T_4_33.lc_trk_g1_4 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (215 539)  (215 539)  routing T_4_33.lc_trk_g1_4 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (196 540)  (196 540)  routing T_4_33.span4_horz_r_12 <X> T_4_33.lc_trk_g1_4
 (5 13)  (197 541)  (197 541)  routing T_4_33.span4_horz_r_12 <X> T_4_33.lc_trk_g1_4
 (7 13)  (199 541)  (199 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (16 14)  (184 543)  (184 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (11 0)  (267 528)  (267 528)  routing T_5_33.span4_horz_r_0 <X> T_5_33.span4_horz_l_12
 (17 2)  (239 531)  (239 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 2)  (293 531)  (293 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (16 14)  (292 543)  (292 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (6 0)  (360 528)  (360 528)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g0_1
 (7 0)  (361 528)  (361 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (362 528)  (362 528)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g0_1
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (8 1)  (362 529)  (362 529)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g0_1
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_1 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (5 8)  (359 536)  (359 536)  routing T_7_33.span4_horz_r_9 <X> T_7_33.lc_trk_g1_1
 (7 8)  (361 536)  (361 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (362 536)  (362 536)  routing T_7_33.span4_horz_r_9 <X> T_7_33.lc_trk_g1_1
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (5 0)  (413 528)  (413 528)  routing T_8_33.span4_horz_r_1 <X> T_8_33.lc_trk_g0_1
 (7 0)  (415 528)  (415 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (8 1)  (416 529)  (416 529)  routing T_8_33.span4_horz_r_1 <X> T_8_33.lc_trk_g0_1
 (5 3)  (413 530)  (413 530)  routing T_8_33.span4_vert_18 <X> T_8_33.lc_trk_g0_2
 (6 3)  (414 530)  (414 530)  routing T_8_33.span4_vert_18 <X> T_8_33.lc_trk_g0_2
 (7 3)  (415 530)  (415 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g0_2 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (11 0)  (471 528)  (471 528)  routing T_9_33.span4_vert_1 <X> T_9_33.span4_horz_l_12
 (12 0)  (472 528)  (472 528)  routing T_9_33.span4_vert_1 <X> T_9_33.span4_horz_l_12
 (11 2)  (471 531)  (471 531)  routing T_9_33.span4_vert_7 <X> T_9_33.span4_horz_l_13
 (12 2)  (472 531)  (472 531)  routing T_9_33.span4_vert_7 <X> T_9_33.span4_horz_l_13


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (12 10)  (580 539)  (580 539)  routing T_11_33.lc_trk_g1_6 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (581 539)  (581 539)  routing T_11_33.lc_trk_g1_6 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (12 11)  (580 538)  (580 538)  routing T_11_33.lc_trk_g1_6 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit
 (4 15)  (562 542)  (562 542)  routing T_11_33.span4_horz_r_6 <X> T_11_33.lc_trk_g1_6
 (5 15)  (563 542)  (563 542)  routing T_11_33.span4_horz_r_6 <X> T_11_33.lc_trk_g1_6
 (7 15)  (565 542)  (565 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_12_33

 (12 2)  (634 531)  (634 531)  routing T_12_33.span4_vert_31 <X> T_12_33.span4_horz_l_13


IO_Tile_13_33

 (13 3)  (689 530)  (689 530)  routing T_13_33.span4_vert_7 <X> T_13_33.span4_horz_r_1
 (14 3)  (690 530)  (690 530)  routing T_13_33.span4_vert_7 <X> T_13_33.span4_horz_r_1


IO_Tile_14_33

 (11 6)  (741 535)  (741 535)  routing T_14_33.span4_vert_13 <X> T_14_33.span4_horz_l_14
 (12 6)  (742 535)  (742 535)  routing T_14_33.span4_vert_13 <X> T_14_33.span4_horz_l_14


IO_Tile_16_33

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (14 3)  (910 530)  (910 530)  routing T_17_33.span4_horz_l_13 <X> T_17_33.span4_horz_r_1
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit


IO_Tile_19_33

 (5 0)  (999 528)  (999 528)  routing T_19_33.span4_horz_r_9 <X> T_19_33.lc_trk_g0_1
 (7 0)  (1001 528)  (1001 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1002 528)  (1002 528)  routing T_19_33.span4_horz_r_9 <X> T_19_33.lc_trk_g0_1
 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (6 0)  (1054 528)  (1054 528)  routing T_20_33.span4_vert_1 <X> T_20_33.lc_trk_g0_1
 (7 0)  (1055 528)  (1055 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (1056 528)  (1056 528)  routing T_20_33.span4_vert_1 <X> T_20_33.lc_trk_g0_1
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (5 14)  (1053 543)  (1053 543)  routing T_20_33.span4_vert_47 <X> T_20_33.lc_trk_g1_7
 (6 14)  (1054 543)  (1054 543)  routing T_20_33.span4_vert_47 <X> T_20_33.lc_trk_g1_7
 (7 14)  (1055 543)  (1055 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_47 lc_trk_g1_7
 (8 14)  (1056 543)  (1056 543)  routing T_20_33.span4_vert_47 <X> T_20_33.lc_trk_g1_7
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit
 (8 15)  (1056 542)  (1056 542)  routing T_20_33.span4_vert_47 <X> T_20_33.lc_trk_g1_7


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_1 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 8)  (1323 536)  (1323 536)  routing T_25_33.span4_horz_r_9 <X> T_25_33.lc_trk_g1_1
 (7 8)  (1325 536)  (1325 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1326 536)  (1326 536)  routing T_25_33.span4_horz_r_9 <X> T_25_33.lc_trk_g1_1


IO_Tile_26_33

 (4 0)  (1364 528)  (1364 528)  routing T_26_33.span4_vert_32 <X> T_26_33.lc_trk_g0_0
 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (5 1)  (1365 529)  (1365 529)  routing T_26_33.span4_vert_32 <X> T_26_33.lc_trk_g0_0
 (6 1)  (1366 529)  (1366 529)  routing T_26_33.span4_vert_32 <X> T_26_33.lc_trk_g0_0
 (7 1)  (1367 529)  (1367 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_32 lc_trk_g0_0
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (11 2)  (1435 531)  (1435 531)  routing T_27_33.span4_vert_7 <X> T_27_33.span4_horz_l_13
 (12 2)  (1436 531)  (1436 531)  routing T_27_33.span4_vert_7 <X> T_27_33.span4_horz_l_13
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit


IO_Tile_28_33

 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (6 6)  (1528 535)  (1528 535)  routing T_29_33.span12_vert_23 <X> T_29_33.lc_trk_g0_7
 (7 6)  (1529 535)  (1529 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_23 lc_trk_g0_7
 (8 7)  (1530 534)  (1530 534)  routing T_29_33.span12_vert_23 <X> T_29_33.lc_trk_g0_7
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g0_7 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g0_7 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (5 0)  (1581 528)  (1581 528)  routing T_30_33.span12_vert_1 <X> T_30_33.lc_trk_g0_1
 (7 0)  (1583 528)  (1583 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_1 lc_trk_g0_1
 (8 0)  (1584 528)  (1584 528)  routing T_30_33.span12_vert_1 <X> T_30_33.lc_trk_g0_1
 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (8 1)  (1584 529)  (1584 529)  routing T_30_33.span12_vert_1 <X> T_30_33.lc_trk_g0_1
 (4 2)  (1580 531)  (1580 531)  routing T_30_33.span4_vert_10 <X> T_30_33.lc_trk_g0_2
 (4 3)  (1580 530)  (1580 530)  routing T_30_33.span4_vert_10 <X> T_30_33.lc_trk_g0_2
 (6 3)  (1582 530)  (1582 530)  routing T_30_33.span4_vert_10 <X> T_30_33.lc_trk_g0_2
 (7 3)  (1583 530)  (1583 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (16 4)  (1568 532)  (1568 532)  IOB_0 IO Functioning bit
 (12 5)  (1598 533)  (1598 533)  routing T_30_33.lc_trk_g0_2 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_1 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (6 6)  (1636 535)  (1636 535)  routing T_31_33.span12_vert_23 <X> T_31_33.lc_trk_g0_7
 (7 6)  (1637 535)  (1637 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_23 lc_trk_g0_7
 (8 7)  (1638 534)  (1638 534)  routing T_31_33.span12_vert_23 <X> T_31_33.lc_trk_g0_7
 (5 8)  (1635 536)  (1635 536)  routing T_31_33.span4_vert_41 <X> T_31_33.lc_trk_g1_1
 (6 8)  (1636 536)  (1636 536)  routing T_31_33.span4_vert_41 <X> T_31_33.lc_trk_g1_1
 (7 8)  (1637 536)  (1637 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_41 lc_trk_g1_1
 (8 8)  (1638 536)  (1638 536)  routing T_31_33.span4_vert_41 <X> T_31_33.lc_trk_g1_1
 (8 9)  (1638 537)  (1638 537)  routing T_31_33.span4_vert_41 <X> T_31_33.lc_trk_g1_1
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_13_32

 (19 7)  (673 519)  (673 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_18_32

 (3 4)  (931 516)  (931 516)  routing T_18_32.sp12_v_b_0 <X> T_18_32.sp12_h_r_0
 (3 5)  (931 517)  (931 517)  routing T_18_32.sp12_v_b_0 <X> T_18_32.sp12_h_r_0


LogicTile_19_32

 (3 4)  (985 516)  (985 516)  routing T_19_32.sp12_v_b_0 <X> T_19_32.sp12_h_r_0
 (3 5)  (985 517)  (985 517)  routing T_19_32.sp12_v_b_0 <X> T_19_32.sp12_h_r_0


LogicTile_20_32

 (19 1)  (1055 513)  (1055 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (9 15)  (1045 527)  (1045 527)  routing T_20_32.sp4_v_b_2 <X> T_20_32.sp4_v_t_47
 (10 15)  (1046 527)  (1046 527)  routing T_20_32.sp4_v_b_2 <X> T_20_32.sp4_v_t_47


LogicTile_28_32

 (2 12)  (1458 524)  (1458 524)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_32

 (3 6)  (1513 518)  (1513 518)  routing T_29_32.sp12_v_b_0 <X> T_29_32.sp12_v_t_23


LogicTile_31_32

 (3 7)  (1621 519)  (1621 519)  routing T_31_32.sp12_h_l_23 <X> T_31_32.sp12_v_t_23
 (10 7)  (1628 519)  (1628 519)  routing T_31_32.sp4_h_l_46 <X> T_31_32.sp4_v_t_41


LogicTile_2_31

 (19 9)  (91 505)  (91 505)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_12_31

 (9 11)  (609 507)  (609 507)  routing T_12_31.sp4_v_b_7 <X> T_12_31.sp4_v_t_42


LogicTile_22_31

 (5 4)  (1149 500)  (1149 500)  routing T_22_31.sp4_v_b_3 <X> T_22_31.sp4_h_r_3
 (6 5)  (1150 501)  (1150 501)  routing T_22_31.sp4_v_b_3 <X> T_22_31.sp4_h_r_3


LogicTile_26_31

 (11 10)  (1359 506)  (1359 506)  routing T_26_31.sp4_h_l_38 <X> T_26_31.sp4_v_t_45


IO_Tile_33_31

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit


IO_Tile_0_30

 (4 0)  (13 480)  (13 480)  routing T_0_30.span4_vert_b_8 <X> T_0_30.lc_trk_g0_0
 (5 0)  (12 480)  (12 480)  routing T_0_30.span4_horz_25 <X> T_0_30.lc_trk_g0_1
 (6 0)  (11 480)  (11 480)  routing T_0_30.span4_horz_25 <X> T_0_30.lc_trk_g0_1
 (7 0)  (10 480)  (10 480)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_25 lc_trk_g0_1
 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 481)  (12 481)  routing T_0_30.span4_vert_b_8 <X> T_0_30.lc_trk_g0_0
 (7 1)  (10 481)  (10 481)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (8 1)  (9 481)  (9 481)  routing T_0_30.span4_horz_25 <X> T_0_30.lc_trk_g0_1
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit


LogicTile_2_30

 (9 2)  (81 482)  (81 482)  routing T_2_30.sp4_v_b_1 <X> T_2_30.sp4_h_l_36


RAM_Tile_8_30

 (8 11)  (404 491)  (404 491)  routing T_8_30.sp4_v_b_4 <X> T_8_30.sp4_v_t_42
 (10 11)  (406 491)  (406 491)  routing T_8_30.sp4_v_b_4 <X> T_8_30.sp4_v_t_42


LogicTile_14_30

 (4 2)  (712 482)  (712 482)  routing T_14_30.sp4_v_b_4 <X> T_14_30.sp4_v_t_37
 (6 2)  (714 482)  (714 482)  routing T_14_30.sp4_v_b_4 <X> T_14_30.sp4_v_t_37


IO_Tile_33_30

 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


LogicTile_2_29

 (19 1)  (91 465)  (91 465)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_7_29

 (4 14)  (346 478)  (346 478)  routing T_7_29.sp4_v_b_1 <X> T_7_29.sp4_v_t_44
 (6 14)  (348 478)  (348 478)  routing T_7_29.sp4_v_b_1 <X> T_7_29.sp4_v_t_44


LogicTile_9_29

 (9 3)  (447 467)  (447 467)  routing T_9_29.sp4_v_b_5 <X> T_9_29.sp4_v_t_36
 (10 3)  (448 467)  (448 467)  routing T_9_29.sp4_v_b_5 <X> T_9_29.sp4_v_t_36
 (9 11)  (447 475)  (447 475)  routing T_9_29.sp4_v_b_11 <X> T_9_29.sp4_v_t_42
 (10 11)  (448 475)  (448 475)  routing T_9_29.sp4_v_b_11 <X> T_9_29.sp4_v_t_42


LogicTile_26_29

 (8 12)  (1356 476)  (1356 476)  routing T_26_29.sp4_v_b_4 <X> T_26_29.sp4_h_r_10
 (9 12)  (1357 476)  (1357 476)  routing T_26_29.sp4_v_b_4 <X> T_26_29.sp4_h_r_10
 (10 12)  (1358 476)  (1358 476)  routing T_26_29.sp4_v_b_4 <X> T_26_29.sp4_h_r_10


LogicTile_27_29

 (8 11)  (1410 475)  (1410 475)  routing T_27_29.sp4_v_b_4 <X> T_27_29.sp4_v_t_42
 (10 11)  (1412 475)  (1412 475)  routing T_27_29.sp4_v_b_4 <X> T_27_29.sp4_v_t_42


LogicTile_30_29

 (8 15)  (1572 479)  (1572 479)  routing T_30_29.sp4_h_l_47 <X> T_30_29.sp4_v_t_47


IO_Tile_33_29

 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (6 0)  (11 448)  (11 448)  routing T_0_28.span4_horz_9 <X> T_0_28.lc_trk_g0_1
 (7 0)  (10 448)  (10 448)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (9 448)  (9 448)  routing T_0_28.span4_horz_9 <X> T_0_28.lc_trk_g0_1
 (11 0)  (6 448)  (6 448)  routing T_0_28.span4_horz_1 <X> T_0_28.span4_vert_t_12
 (12 0)  (5 448)  (5 448)  routing T_0_28.span4_horz_1 <X> T_0_28.span4_vert_t_12
 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 449)  (9 449)  routing T_0_28.span4_horz_9 <X> T_0_28.lc_trk_g0_1
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (12 4)  (5 452)  (5 452)  routing T_0_28.lc_trk_g1_3 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 452)  (1 452)  IOB_0 IO Functioning bit
 (12 5)  (5 453)  (5 453)  routing T_0_28.lc_trk_g1_3 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (5 10)  (12 458)  (12 458)  routing T_0_28.span4_horz_27 <X> T_0_28.lc_trk_g1_3
 (6 10)  (11 458)  (11 458)  routing T_0_28.span4_horz_27 <X> T_0_28.lc_trk_g1_3
 (7 10)  (10 458)  (10 458)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_27 lc_trk_g1_3
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (8 11)  (9 459)  (9 459)  routing T_0_28.span4_horz_27 <X> T_0_28.lc_trk_g1_3
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (16 14)  (1 462)  (1 462)  IOB_1 IO Functioning bit


LogicTile_1_28

 (19 13)  (37 461)  (37 461)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_2_28

 (5 6)  (77 454)  (77 454)  routing T_2_28.sp4_v_t_44 <X> T_2_28.sp4_h_l_38
 (4 7)  (76 455)  (76 455)  routing T_2_28.sp4_v_t_44 <X> T_2_28.sp4_h_l_38
 (6 7)  (78 455)  (78 455)  routing T_2_28.sp4_v_t_44 <X> T_2_28.sp4_h_l_38


LogicTile_4_28

 (4 15)  (184 463)  (184 463)  routing T_4_28.sp4_h_r_1 <X> T_4_28.sp4_h_l_44
 (6 15)  (186 463)  (186 463)  routing T_4_28.sp4_h_r_1 <X> T_4_28.sp4_h_l_44


RAM_Tile_8_28

 (9 2)  (405 450)  (405 450)  routing T_8_28.sp4_h_r_10 <X> T_8_28.sp4_h_l_36
 (10 2)  (406 450)  (406 450)  routing T_8_28.sp4_h_r_10 <X> T_8_28.sp4_h_l_36


LogicTile_12_28

 (10 14)  (610 462)  (610 462)  routing T_12_28.sp4_v_b_5 <X> T_12_28.sp4_h_l_47


LogicTile_13_28

 (3 3)  (657 451)  (657 451)  routing T_13_28.sp12_v_b_0 <X> T_13_28.sp12_h_l_23


LogicTile_20_28

 (11 2)  (1047 450)  (1047 450)  routing T_20_28.sp4_v_b_11 <X> T_20_28.sp4_v_t_39
 (12 3)  (1048 451)  (1048 451)  routing T_20_28.sp4_v_b_11 <X> T_20_28.sp4_v_t_39


LogicTile_27_28

 (19 4)  (1421 452)  (1421 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_28

 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit


IO_Tile_0_27

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_2_27

 (3 14)  (75 446)  (75 446)  routing T_2_27.sp12_h_r_1 <X> T_2_27.sp12_v_t_22
 (3 15)  (75 447)  (75 447)  routing T_2_27.sp12_h_r_1 <X> T_2_27.sp12_v_t_22


LogicTile_12_27

 (19 5)  (619 437)  (619 437)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (9 11)  (609 443)  (609 443)  routing T_12_27.sp4_v_b_11 <X> T_12_27.sp4_v_t_42
 (10 11)  (610 443)  (610 443)  routing T_12_27.sp4_v_b_11 <X> T_12_27.sp4_v_t_42


LogicTile_14_27

 (3 11)  (711 443)  (711 443)  routing T_14_27.sp12_v_b_1 <X> T_14_27.sp12_h_l_22


LogicTile_22_27

 (4 6)  (1148 438)  (1148 438)  routing T_22_27.sp4_v_b_7 <X> T_22_27.sp4_v_t_38
 (6 6)  (1150 438)  (1150 438)  routing T_22_27.sp4_v_b_7 <X> T_22_27.sp4_v_t_38


IO_Tile_33_27

 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


RAM_Tile_8_26

 (8 7)  (404 423)  (404 423)  routing T_8_26.sp4_v_b_1 <X> T_8_26.sp4_v_t_41
 (10 7)  (406 423)  (406 423)  routing T_8_26.sp4_v_b_1 <X> T_8_26.sp4_v_t_41


LogicTile_13_26

 (3 14)  (657 430)  (657 430)  routing T_13_26.sp12_v_b_1 <X> T_13_26.sp12_v_t_22


LogicTile_14_26

 (8 7)  (716 423)  (716 423)  routing T_14_26.sp4_v_b_1 <X> T_14_26.sp4_v_t_41
 (10 7)  (718 423)  (718 423)  routing T_14_26.sp4_v_b_1 <X> T_14_26.sp4_v_t_41


LogicTile_15_26

 (3 0)  (765 416)  (765 416)  routing T_15_26.sp12_h_r_0 <X> T_15_26.sp12_v_b_0
 (3 1)  (765 417)  (765 417)  routing T_15_26.sp12_h_r_0 <X> T_15_26.sp12_v_b_0


LogicTile_16_26

 (3 12)  (819 428)  (819 428)  routing T_16_26.sp12_v_b_1 <X> T_16_26.sp12_h_r_1
 (3 13)  (819 429)  (819 429)  routing T_16_26.sp12_v_b_1 <X> T_16_26.sp12_h_r_1


LogicTile_17_26

 (0 0)  (874 416)  (874 416)  Negative Clock bit

 (27 0)  (901 416)  (901 416)  routing T_17_26.lc_trk_g3_0 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 416)  (902 416)  routing T_17_26.lc_trk_g3_0 <X> T_17_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 416)  (903 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 416)  (906 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 416)  (910 416)  LC_0 Logic Functioning bit
 (39 0)  (913 416)  (913 416)  LC_0 Logic Functioning bit
 (41 0)  (915 416)  (915 416)  LC_0 Logic Functioning bit
 (42 0)  (916 416)  (916 416)  LC_0 Logic Functioning bit
 (44 0)  (918 416)  (918 416)  LC_0 Logic Functioning bit
 (45 0)  (919 416)  (919 416)  LC_0 Logic Functioning bit
 (19 1)  (893 417)  (893 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (36 1)  (910 417)  (910 417)  LC_0 Logic Functioning bit
 (39 1)  (913 417)  (913 417)  LC_0 Logic Functioning bit
 (41 1)  (915 417)  (915 417)  LC_0 Logic Functioning bit
 (42 1)  (916 417)  (916 417)  LC_0 Logic Functioning bit
 (49 1)  (923 417)  (923 417)  Carry_In_Mux bit 

 (52 1)  (926 417)  (926 417)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (874 418)  (874 418)  routing T_17_26.glb_netwk_6 <X> T_17_26.wire_logic_cluster/lc_7/clk
 (1 2)  (875 418)  (875 418)  routing T_17_26.glb_netwk_6 <X> T_17_26.wire_logic_cluster/lc_7/clk
 (2 2)  (876 418)  (876 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 418)  (888 418)  routing T_17_26.sp4_v_t_1 <X> T_17_26.lc_trk_g0_4
 (27 2)  (901 418)  (901 418)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 418)  (902 418)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 418)  (903 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 418)  (906 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 418)  (910 418)  LC_1 Logic Functioning bit
 (39 2)  (913 418)  (913 418)  LC_1 Logic Functioning bit
 (41 2)  (915 418)  (915 418)  LC_1 Logic Functioning bit
 (42 2)  (916 418)  (916 418)  LC_1 Logic Functioning bit
 (44 2)  (918 418)  (918 418)  LC_1 Logic Functioning bit
 (45 2)  (919 418)  (919 418)  LC_1 Logic Functioning bit
 (14 3)  (888 419)  (888 419)  routing T_17_26.sp4_v_t_1 <X> T_17_26.lc_trk_g0_4
 (16 3)  (890 419)  (890 419)  routing T_17_26.sp4_v_t_1 <X> T_17_26.lc_trk_g0_4
 (17 3)  (891 419)  (891 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (36 3)  (910 419)  (910 419)  LC_1 Logic Functioning bit
 (39 3)  (913 419)  (913 419)  LC_1 Logic Functioning bit
 (41 3)  (915 419)  (915 419)  LC_1 Logic Functioning bit
 (42 3)  (916 419)  (916 419)  LC_1 Logic Functioning bit
 (53 3)  (927 419)  (927 419)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (874 420)  (874 420)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_7/cen
 (1 4)  (875 420)  (875 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (895 420)  (895 420)  routing T_17_26.wire_logic_cluster/lc_3/out <X> T_17_26.lc_trk_g1_3
 (22 4)  (896 420)  (896 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 420)  (899 420)  routing T_17_26.wire_logic_cluster/lc_2/out <X> T_17_26.lc_trk_g1_2
 (27 4)  (901 420)  (901 420)  routing T_17_26.lc_trk_g1_2 <X> T_17_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 420)  (903 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 420)  (906 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 420)  (910 420)  LC_2 Logic Functioning bit
 (39 4)  (913 420)  (913 420)  LC_2 Logic Functioning bit
 (41 4)  (915 420)  (915 420)  LC_2 Logic Functioning bit
 (42 4)  (916 420)  (916 420)  LC_2 Logic Functioning bit
 (44 4)  (918 420)  (918 420)  LC_2 Logic Functioning bit
 (45 4)  (919 420)  (919 420)  LC_2 Logic Functioning bit
 (52 4)  (926 420)  (926 420)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (874 421)  (874 421)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_7/cen
 (1 5)  (875 421)  (875 421)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_7/cen
 (22 5)  (896 421)  (896 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (904 421)  (904 421)  routing T_17_26.lc_trk_g1_2 <X> T_17_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 421)  (910 421)  LC_2 Logic Functioning bit
 (39 5)  (913 421)  (913 421)  LC_2 Logic Functioning bit
 (41 5)  (915 421)  (915 421)  LC_2 Logic Functioning bit
 (42 5)  (916 421)  (916 421)  LC_2 Logic Functioning bit
 (17 6)  (891 422)  (891 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 422)  (892 422)  routing T_17_26.wire_logic_cluster/lc_5/out <X> T_17_26.lc_trk_g1_5
 (27 6)  (901 422)  (901 422)  routing T_17_26.lc_trk_g1_3 <X> T_17_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 422)  (903 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 422)  (906 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 422)  (910 422)  LC_3 Logic Functioning bit
 (39 6)  (913 422)  (913 422)  LC_3 Logic Functioning bit
 (41 6)  (915 422)  (915 422)  LC_3 Logic Functioning bit
 (42 6)  (916 422)  (916 422)  LC_3 Logic Functioning bit
 (44 6)  (918 422)  (918 422)  LC_3 Logic Functioning bit
 (45 6)  (919 422)  (919 422)  LC_3 Logic Functioning bit
 (47 6)  (921 422)  (921 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (30 7)  (904 423)  (904 423)  routing T_17_26.lc_trk_g1_3 <X> T_17_26.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 423)  (910 423)  LC_3 Logic Functioning bit
 (39 7)  (913 423)  (913 423)  LC_3 Logic Functioning bit
 (41 7)  (915 423)  (915 423)  LC_3 Logic Functioning bit
 (42 7)  (916 423)  (916 423)  LC_3 Logic Functioning bit
 (27 8)  (901 424)  (901 424)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 424)  (902 424)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 424)  (903 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 424)  (904 424)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 424)  (906 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 424)  (910 424)  LC_4 Logic Functioning bit
 (39 8)  (913 424)  (913 424)  LC_4 Logic Functioning bit
 (41 8)  (915 424)  (915 424)  LC_4 Logic Functioning bit
 (42 8)  (916 424)  (916 424)  LC_4 Logic Functioning bit
 (44 8)  (918 424)  (918 424)  LC_4 Logic Functioning bit
 (45 8)  (919 424)  (919 424)  LC_4 Logic Functioning bit
 (36 9)  (910 425)  (910 425)  LC_4 Logic Functioning bit
 (39 9)  (913 425)  (913 425)  LC_4 Logic Functioning bit
 (41 9)  (915 425)  (915 425)  LC_4 Logic Functioning bit
 (42 9)  (916 425)  (916 425)  LC_4 Logic Functioning bit
 (48 9)  (922 425)  (922 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (27 10)  (901 426)  (901 426)  routing T_17_26.lc_trk_g1_5 <X> T_17_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 426)  (903 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 426)  (904 426)  routing T_17_26.lc_trk_g1_5 <X> T_17_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 426)  (906 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 426)  (910 426)  LC_5 Logic Functioning bit
 (39 10)  (913 426)  (913 426)  LC_5 Logic Functioning bit
 (41 10)  (915 426)  (915 426)  LC_5 Logic Functioning bit
 (42 10)  (916 426)  (916 426)  LC_5 Logic Functioning bit
 (44 10)  (918 426)  (918 426)  LC_5 Logic Functioning bit
 (45 10)  (919 426)  (919 426)  LC_5 Logic Functioning bit
 (52 10)  (926 426)  (926 426)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (910 427)  (910 427)  LC_5 Logic Functioning bit
 (39 11)  (913 427)  (913 427)  LC_5 Logic Functioning bit
 (41 11)  (915 427)  (915 427)  LC_5 Logic Functioning bit
 (42 11)  (916 427)  (916 427)  LC_5 Logic Functioning bit
 (14 12)  (888 428)  (888 428)  routing T_17_26.wire_logic_cluster/lc_0/out <X> T_17_26.lc_trk_g3_0
 (17 12)  (891 428)  (891 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 428)  (892 428)  routing T_17_26.wire_logic_cluster/lc_1/out <X> T_17_26.lc_trk_g3_1
 (22 12)  (896 428)  (896 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (901 428)  (901 428)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 428)  (902 428)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 428)  (903 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 428)  (904 428)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 428)  (906 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 428)  (910 428)  LC_6 Logic Functioning bit
 (39 12)  (913 428)  (913 428)  LC_6 Logic Functioning bit
 (41 12)  (915 428)  (915 428)  LC_6 Logic Functioning bit
 (42 12)  (916 428)  (916 428)  LC_6 Logic Functioning bit
 (45 12)  (919 428)  (919 428)  LC_6 Logic Functioning bit
 (47 12)  (921 428)  (921 428)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (891 429)  (891 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (904 429)  (904 429)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 429)  (910 429)  LC_6 Logic Functioning bit
 (39 13)  (913 429)  (913 429)  LC_6 Logic Functioning bit
 (41 13)  (915 429)  (915 429)  LC_6 Logic Functioning bit
 (42 13)  (916 429)  (916 429)  LC_6 Logic Functioning bit
 (1 14)  (875 430)  (875 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 430)  (888 430)  routing T_17_26.wire_logic_cluster/lc_4/out <X> T_17_26.lc_trk_g3_4
 (25 14)  (899 430)  (899 430)  routing T_17_26.wire_logic_cluster/lc_6/out <X> T_17_26.lc_trk_g3_6
 (1 15)  (875 431)  (875 431)  routing T_17_26.lc_trk_g0_4 <X> T_17_26.wire_logic_cluster/lc_7/s_r
 (17 15)  (891 431)  (891 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (896 431)  (896 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_22_26

 (3 9)  (1147 425)  (1147 425)  routing T_22_26.sp12_h_l_22 <X> T_22_26.sp12_v_b_1


RAM_Tile_25_26

 (0 0)  (1306 416)  (1306 416)  Negative Clock bit

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (1332 416)  (1332 416)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.input0_0
 (22 1)  (1328 417)  (1328 417)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_18 lc_trk_g0_2
 (23 1)  (1329 417)  (1329 417)  routing T_25_26.sp12_h_r_18 <X> T_25_26.lc_trk_g0_2
 (25 1)  (1331 417)  (1331 417)  routing T_25_26.sp12_h_r_18 <X> T_25_26.lc_trk_g0_2
 (27 1)  (1333 417)  (1333 417)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.input0_0
 (28 1)  (1334 417)  (1334 417)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.input0_0
 (29 1)  (1335 417)  (1335 417)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (14 3)  (1320 419)  (1320 419)  routing T_25_26.sp4_r_v_b_28 <X> T_25_26.lc_trk_g0_4
 (17 3)  (1323 419)  (1323 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (1334 419)  (1334 419)  routing T_25_26.lc_trk_g2_1 <X> T_25_26.input0_1
 (29 3)  (1335 419)  (1335 419)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (26 4)  (1332 420)  (1332 420)  routing T_25_26.lc_trk_g2_6 <X> T_25_26.input0_2
 (27 4)  (1333 420)  (1333 420)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.wire_bram/ram/WDATA_5
 (29 4)  (1335 420)  (1335 420)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_2 wire_bram/ram/WDATA_5
 (15 5)  (1321 421)  (1321 421)  routing T_25_26.sp4_v_b_16 <X> T_25_26.lc_trk_g1_0
 (16 5)  (1322 421)  (1322 421)  routing T_25_26.sp4_v_b_16 <X> T_25_26.lc_trk_g1_0
 (17 5)  (1323 421)  (1323 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (22 5)  (1328 421)  (1328 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (1329 421)  (1329 421)  routing T_25_26.sp4_v_t_7 <X> T_25_26.lc_trk_g1_2
 (24 5)  (1330 421)  (1330 421)  routing T_25_26.sp4_v_t_7 <X> T_25_26.lc_trk_g1_2
 (26 5)  (1332 421)  (1332 421)  routing T_25_26.lc_trk_g2_6 <X> T_25_26.input0_2
 (28 5)  (1334 421)  (1334 421)  routing T_25_26.lc_trk_g2_6 <X> T_25_26.input0_2
 (29 5)  (1335 421)  (1335 421)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (30 5)  (1336 421)  (1336 421)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.wire_bram/ram/WDATA_5
 (39 5)  (1345 421)  (1345 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (14 6)  (1320 422)  (1320 422)  routing T_25_26.sp4_v_t_1 <X> T_25_26.lc_trk_g1_4
 (14 7)  (1320 423)  (1320 423)  routing T_25_26.sp4_v_t_1 <X> T_25_26.lc_trk_g1_4
 (16 7)  (1322 423)  (1322 423)  routing T_25_26.sp4_v_t_1 <X> T_25_26.lc_trk_g1_4
 (17 7)  (1323 423)  (1323 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (1332 423)  (1332 423)  routing T_25_26.lc_trk_g2_3 <X> T_25_26.input0_3
 (28 7)  (1334 423)  (1334 423)  routing T_25_26.lc_trk_g2_3 <X> T_25_26.input0_3
 (29 7)  (1335 423)  (1335 423)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (16 8)  (1322 424)  (1322 424)  routing T_25_26.sp4_v_b_33 <X> T_25_26.lc_trk_g2_1
 (17 8)  (1323 424)  (1323 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1324 424)  (1324 424)  routing T_25_26.sp4_v_b_33 <X> T_25_26.lc_trk_g2_1
 (21 8)  (1327 424)  (1327 424)  routing T_25_26.sp4_v_t_22 <X> T_25_26.lc_trk_g2_3
 (22 8)  (1328 424)  (1328 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1329 424)  (1329 424)  routing T_25_26.sp4_v_t_22 <X> T_25_26.lc_trk_g2_3
 (26 8)  (1332 424)  (1332 424)  routing T_25_26.lc_trk_g3_7 <X> T_25_26.input0_4
 (18 9)  (1324 425)  (1324 425)  routing T_25_26.sp4_v_b_33 <X> T_25_26.lc_trk_g2_1
 (21 9)  (1327 425)  (1327 425)  routing T_25_26.sp4_v_t_22 <X> T_25_26.lc_trk_g2_3
 (26 9)  (1332 425)  (1332 425)  routing T_25_26.lc_trk_g3_7 <X> T_25_26.input0_4
 (27 9)  (1333 425)  (1333 425)  routing T_25_26.lc_trk_g3_7 <X> T_25_26.input0_4
 (28 9)  (1334 425)  (1334 425)  routing T_25_26.lc_trk_g3_7 <X> T_25_26.input0_4
 (29 9)  (1335 425)  (1335 425)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (25 10)  (1331 426)  (1331 426)  routing T_25_26.sp4_v_b_30 <X> T_25_26.lc_trk_g2_6
 (22 11)  (1328 427)  (1328 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1329 427)  (1329 427)  routing T_25_26.sp4_v_b_30 <X> T_25_26.lc_trk_g2_6
 (27 11)  (1333 427)  (1333 427)  routing T_25_26.lc_trk_g1_0 <X> T_25_26.input0_5
 (29 11)  (1335 427)  (1335 427)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (21 12)  (1327 428)  (1327 428)  routing T_25_26.sp4_v_t_14 <X> T_25_26.lc_trk_g3_3
 (22 12)  (1328 428)  (1328 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 428)  (1329 428)  routing T_25_26.sp4_v_t_14 <X> T_25_26.lc_trk_g3_3
 (27 12)  (1333 428)  (1333 428)  routing T_25_26.lc_trk_g1_4 <X> T_25_26.wire_bram/ram/WDATA_1
 (29 12)  (1335 428)  (1335 428)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_4 wire_bram/ram/WDATA_1
 (30 12)  (1336 428)  (1336 428)  routing T_25_26.lc_trk_g1_4 <X> T_25_26.wire_bram/ram/WDATA_1
 (26 13)  (1332 429)  (1332 429)  routing T_25_26.lc_trk_g3_3 <X> T_25_26.input0_6
 (27 13)  (1333 429)  (1333 429)  routing T_25_26.lc_trk_g3_3 <X> T_25_26.input0_6
 (28 13)  (1334 429)  (1334 429)  routing T_25_26.lc_trk_g3_3 <X> T_25_26.input0_6
 (29 13)  (1335 429)  (1335 429)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (1338 429)  (1338 429)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_2 input2_6
 (35 13)  (1341 429)  (1341 429)  routing T_25_26.lc_trk_g0_2 <X> T_25_26.input2_6
 (40 13)  (1346 429)  (1346 429)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_1 sp12_v_b_12
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (14 14)  (1320 430)  (1320 430)  routing T_25_26.sp4_v_b_28 <X> T_25_26.lc_trk_g3_4
 (16 14)  (1322 430)  (1322 430)  routing T_25_26.sp12_v_b_21 <X> T_25_26.lc_trk_g3_5
 (17 14)  (1323 430)  (1323 430)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (1327 430)  (1327 430)  routing T_25_26.sp4_v_t_18 <X> T_25_26.lc_trk_g3_7
 (22 14)  (1328 430)  (1328 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1329 430)  (1329 430)  routing T_25_26.sp4_v_t_18 <X> T_25_26.lc_trk_g3_7
 (26 14)  (1332 430)  (1332 430)  routing T_25_26.lc_trk_g3_4 <X> T_25_26.input0_7
 (35 14)  (1341 430)  (1341 430)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.input2_7
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g0_4 <X> T_25_26.wire_bram/ram/WE
 (16 15)  (1322 431)  (1322 431)  routing T_25_26.sp4_v_b_28 <X> T_25_26.lc_trk_g3_4
 (17 15)  (1323 431)  (1323 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (18 15)  (1324 431)  (1324 431)  routing T_25_26.sp12_v_b_21 <X> T_25_26.lc_trk_g3_5
 (22 15)  (1328 431)  (1328 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1329 431)  (1329 431)  routing T_25_26.sp4_v_b_46 <X> T_25_26.lc_trk_g3_6
 (24 15)  (1330 431)  (1330 431)  routing T_25_26.sp4_v_b_46 <X> T_25_26.lc_trk_g3_6
 (27 15)  (1333 431)  (1333 431)  routing T_25_26.lc_trk_g3_4 <X> T_25_26.input0_7
 (28 15)  (1334 431)  (1334 431)  routing T_25_26.lc_trk_g3_4 <X> T_25_26.input0_7
 (29 15)  (1335 431)  (1335 431)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 431)  (1338 431)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_6 input2_7
 (33 15)  (1339 431)  (1339 431)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.input2_7
 (34 15)  (1340 431)  (1340 431)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.input2_7
 (35 15)  (1341 431)  (1341 431)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.input2_7


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (4 2)  (13 402)  (13 402)  routing T_0_25.span4_horz_10 <X> T_0_25.lc_trk_g0_2
 (4 3)  (13 403)  (13 403)  routing T_0_25.span4_horz_10 <X> T_0_25.lc_trk_g0_2
 (6 3)  (11 403)  (11 403)  routing T_0_25.span4_horz_10 <X> T_0_25.lc_trk_g0_2
 (7 3)  (10 403)  (10 403)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_10 lc_trk_g0_2
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g0_2 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 413)  (13 413)  routing T_0_25.span4_vert_b_4 <X> T_0_25.lc_trk_g1_4
 (5 13)  (12 413)  (12 413)  routing T_0_25.span4_vert_b_4 <X> T_0_25.lc_trk_g1_4
 (7 13)  (10 413)  (10 413)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (9 14)  (189 414)  (189 414)  routing T_4_25.sp4_h_r_7 <X> T_4_25.sp4_h_l_47
 (10 14)  (190 414)  (190 414)  routing T_4_25.sp4_h_r_7 <X> T_4_25.sp4_h_l_47


LogicTile_5_25

 (3 4)  (237 404)  (237 404)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_h_r_0


LogicTile_6_25

 (3 4)  (291 404)  (291 404)  routing T_6_25.sp12_v_t_23 <X> T_6_25.sp12_h_r_0


LogicTile_7_25

 (8 3)  (350 403)  (350 403)  routing T_7_25.sp4_h_r_7 <X> T_7_25.sp4_v_t_36
 (9 3)  (351 403)  (351 403)  routing T_7_25.sp4_h_r_7 <X> T_7_25.sp4_v_t_36
 (10 3)  (352 403)  (352 403)  routing T_7_25.sp4_h_r_7 <X> T_7_25.sp4_v_t_36


RAM_Tile_8_25

 (10 10)  (406 410)  (406 410)  routing T_8_25.sp4_v_b_2 <X> T_8_25.sp4_h_l_42


LogicTile_9_25

 (2 0)  (440 400)  (440 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (11 6)  (449 406)  (449 406)  routing T_9_25.sp4_h_r_11 <X> T_9_25.sp4_v_t_40
 (13 6)  (451 406)  (451 406)  routing T_9_25.sp4_h_r_11 <X> T_9_25.sp4_v_t_40
 (12 7)  (450 407)  (450 407)  routing T_9_25.sp4_h_r_11 <X> T_9_25.sp4_v_t_40
 (11 14)  (449 414)  (449 414)  routing T_9_25.sp4_h_r_5 <X> T_9_25.sp4_v_t_46
 (13 14)  (451 414)  (451 414)  routing T_9_25.sp4_h_r_5 <X> T_9_25.sp4_v_t_46
 (12 15)  (450 415)  (450 415)  routing T_9_25.sp4_h_r_5 <X> T_9_25.sp4_v_t_46


LogicTile_10_25

 (3 0)  (495 400)  (495 400)  routing T_10_25.sp12_h_r_0 <X> T_10_25.sp12_v_b_0
 (16 0)  (508 400)  (508 400)  routing T_10_25.sp4_v_b_9 <X> T_10_25.lc_trk_g0_1
 (17 0)  (509 400)  (509 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (510 400)  (510 400)  routing T_10_25.sp4_v_b_9 <X> T_10_25.lc_trk_g0_1
 (22 0)  (514 400)  (514 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (515 400)  (515 400)  routing T_10_25.sp12_h_r_11 <X> T_10_25.lc_trk_g0_3
 (3 1)  (495 401)  (495 401)  routing T_10_25.sp12_h_r_0 <X> T_10_25.sp12_v_b_0
 (18 1)  (510 401)  (510 401)  routing T_10_25.sp4_v_b_9 <X> T_10_25.lc_trk_g0_1
 (0 2)  (492 402)  (492 402)  routing T_10_25.glb_netwk_6 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (1 2)  (493 402)  (493 402)  routing T_10_25.glb_netwk_6 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (2 2)  (494 402)  (494 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (519 402)  (519 402)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 402)  (520 402)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 402)  (521 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 402)  (522 402)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 402)  (524 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 402)  (526 402)  routing T_10_25.lc_trk_g1_1 <X> T_10_25.wire_logic_cluster/lc_1/in_3
 (39 2)  (531 402)  (531 402)  LC_1 Logic Functioning bit
 (27 3)  (519 403)  (519 403)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 403)  (520 403)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 403)  (521 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 403)  (522 403)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 403)  (524 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (527 403)  (527 403)  routing T_10_25.lc_trk_g0_3 <X> T_10_25.input_2_1
 (41 3)  (533 403)  (533 403)  LC_1 Logic Functioning bit
 (43 3)  (535 403)  (535 403)  LC_1 Logic Functioning bit
 (46 3)  (538 403)  (538 403)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (17 4)  (509 404)  (509 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (513 404)  (513 404)  routing T_10_25.bnr_op_3 <X> T_10_25.lc_trk_g1_3
 (22 4)  (514 404)  (514 404)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (518 404)  (518 404)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (37 4)  (529 404)  (529 404)  LC_2 Logic Functioning bit
 (42 4)  (534 404)  (534 404)  LC_2 Logic Functioning bit
 (50 4)  (542 404)  (542 404)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (513 405)  (513 405)  routing T_10_25.bnr_op_3 <X> T_10_25.lc_trk_g1_3
 (26 5)  (518 405)  (518 405)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 405)  (519 405)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 405)  (520 405)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 405)  (521 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 405)  (528 405)  LC_2 Logic Functioning bit
 (43 5)  (535 405)  (535 405)  LC_2 Logic Functioning bit
 (53 5)  (545 405)  (545 405)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (37 6)  (529 406)  (529 406)  LC_3 Logic Functioning bit
 (39 6)  (531 406)  (531 406)  LC_3 Logic Functioning bit
 (40 6)  (532 406)  (532 406)  LC_3 Logic Functioning bit
 (42 6)  (534 406)  (534 406)  LC_3 Logic Functioning bit
 (46 6)  (538 406)  (538 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (29 7)  (521 407)  (521 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (528 407)  (528 407)  LC_3 Logic Functioning bit
 (38 7)  (530 407)  (530 407)  LC_3 Logic Functioning bit
 (41 7)  (533 407)  (533 407)  LC_3 Logic Functioning bit
 (43 7)  (535 407)  (535 407)  LC_3 Logic Functioning bit
 (28 8)  (520 408)  (520 408)  routing T_10_25.lc_trk_g2_5 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 408)  (521 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 408)  (522 408)  routing T_10_25.lc_trk_g2_5 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 408)  (524 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 408)  (525 408)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 408)  (526 408)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 408)  (527 408)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.input_2_4
 (39 8)  (531 408)  (531 408)  LC_4 Logic Functioning bit
 (42 8)  (534 408)  (534 408)  LC_4 Logic Functioning bit
 (10 9)  (502 409)  (502 409)  routing T_10_25.sp4_h_r_2 <X> T_10_25.sp4_v_b_7
 (27 9)  (519 409)  (519 409)  routing T_10_25.lc_trk_g1_1 <X> T_10_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 409)  (521 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 409)  (524 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (525 409)  (525 409)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.input_2_4
 (34 9)  (526 409)  (526 409)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.input_2_4
 (35 9)  (527 409)  (527 409)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.input_2_4
 (37 9)  (529 409)  (529 409)  LC_4 Logic Functioning bit
 (39 9)  (531 409)  (531 409)  LC_4 Logic Functioning bit
 (40 9)  (532 409)  (532 409)  LC_4 Logic Functioning bit
 (42 9)  (534 409)  (534 409)  LC_4 Logic Functioning bit
 (17 10)  (509 410)  (509 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 410)  (510 410)  routing T_10_25.wire_logic_cluster/lc_5/out <X> T_10_25.lc_trk_g2_5
 (27 10)  (519 410)  (519 410)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 410)  (520 410)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 410)  (521 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 410)  (522 410)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 410)  (524 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 410)  (526 410)  routing T_10_25.lc_trk_g1_3 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (38 10)  (530 410)  (530 410)  LC_5 Logic Functioning bit
 (40 10)  (532 410)  (532 410)  LC_5 Logic Functioning bit
 (41 10)  (533 410)  (533 410)  LC_5 Logic Functioning bit
 (45 10)  (537 410)  (537 410)  LC_5 Logic Functioning bit
 (50 10)  (542 410)  (542 410)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (519 411)  (519 411)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 411)  (520 411)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 411)  (521 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 411)  (523 411)  routing T_10_25.lc_trk_g1_3 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (38 11)  (530 411)  (530 411)  LC_5 Logic Functioning bit
 (39 11)  (531 411)  (531 411)  LC_5 Logic Functioning bit
 (40 11)  (532 411)  (532 411)  LC_5 Logic Functioning bit
 (41 11)  (533 411)  (533 411)  LC_5 Logic Functioning bit
 (47 11)  (539 411)  (539 411)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 13)  (509 413)  (509 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (15 14)  (507 414)  (507 414)  routing T_10_25.sp4_h_l_16 <X> T_10_25.lc_trk_g3_5
 (16 14)  (508 414)  (508 414)  routing T_10_25.sp4_h_l_16 <X> T_10_25.lc_trk_g3_5
 (17 14)  (509 414)  (509 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (514 414)  (514 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (7 15)  (499 415)  (499 415)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (510 415)  (510 415)  routing T_10_25.sp4_h_l_16 <X> T_10_25.lc_trk_g3_5
 (21 15)  (513 415)  (513 415)  routing T_10_25.sp4_r_v_b_47 <X> T_10_25.lc_trk_g3_7


LogicTile_11_25

 (12 12)  (558 412)  (558 412)  routing T_11_25.sp4_v_b_11 <X> T_11_25.sp4_h_r_11
 (11 13)  (557 413)  (557 413)  routing T_11_25.sp4_v_b_11 <X> T_11_25.sp4_h_r_11


LogicTile_12_25

 (21 0)  (621 400)  (621 400)  routing T_12_25.bnr_op_3 <X> T_12_25.lc_trk_g0_3
 (22 0)  (622 400)  (622 400)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (17 1)  (617 401)  (617 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (621 401)  (621 401)  routing T_12_25.bnr_op_3 <X> T_12_25.lc_trk_g0_3
 (0 2)  (600 402)  (600 402)  routing T_12_25.glb_netwk_6 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (1 2)  (601 402)  (601 402)  routing T_12_25.glb_netwk_6 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (2 2)  (602 402)  (602 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 402)  (614 402)  routing T_12_25.wire_logic_cluster/lc_4/out <X> T_12_25.lc_trk_g0_4
 (17 3)  (617 403)  (617 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (13 4)  (613 404)  (613 404)  routing T_12_25.sp4_h_l_40 <X> T_12_25.sp4_v_b_5
 (14 4)  (614 404)  (614 404)  routing T_12_25.sp4_v_b_0 <X> T_12_25.lc_trk_g1_0
 (12 5)  (612 405)  (612 405)  routing T_12_25.sp4_h_l_40 <X> T_12_25.sp4_v_b_5
 (16 5)  (616 405)  (616 405)  routing T_12_25.sp4_v_b_0 <X> T_12_25.lc_trk_g1_0
 (17 5)  (617 405)  (617 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (17 6)  (617 406)  (617 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 406)  (618 406)  routing T_12_25.wire_logic_cluster/lc_5/out <X> T_12_25.lc_trk_g1_5
 (25 6)  (625 406)  (625 406)  routing T_12_25.sp4_h_l_11 <X> T_12_25.lc_trk_g1_6
 (22 7)  (622 407)  (622 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (623 407)  (623 407)  routing T_12_25.sp4_h_l_11 <X> T_12_25.lc_trk_g1_6
 (24 7)  (624 407)  (624 407)  routing T_12_25.sp4_h_l_11 <X> T_12_25.lc_trk_g1_6
 (25 7)  (625 407)  (625 407)  routing T_12_25.sp4_h_l_11 <X> T_12_25.lc_trk_g1_6
 (27 8)  (627 408)  (627 408)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 408)  (628 408)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 408)  (629 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 408)  (632 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 408)  (634 408)  routing T_12_25.lc_trk_g1_0 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 408)  (635 408)  routing T_12_25.lc_trk_g0_4 <X> T_12_25.input_2_4
 (36 8)  (636 408)  (636 408)  LC_4 Logic Functioning bit
 (37 8)  (637 408)  (637 408)  LC_4 Logic Functioning bit
 (43 8)  (643 408)  (643 408)  LC_4 Logic Functioning bit
 (45 8)  (645 408)  (645 408)  LC_4 Logic Functioning bit
 (29 9)  (629 409)  (629 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 409)  (630 409)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 409)  (632 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (636 409)  (636 409)  LC_4 Logic Functioning bit
 (41 9)  (641 409)  (641 409)  LC_4 Logic Functioning bit
 (42 9)  (642 409)  (642 409)  LC_4 Logic Functioning bit
 (43 9)  (643 409)  (643 409)  LC_4 Logic Functioning bit
 (47 9)  (647 409)  (647 409)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (26 10)  (626 410)  (626 410)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 410)  (629 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 410)  (631 410)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 410)  (632 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 410)  (634 410)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 410)  (636 410)  LC_5 Logic Functioning bit
 (37 10)  (637 410)  (637 410)  LC_5 Logic Functioning bit
 (39 10)  (639 410)  (639 410)  LC_5 Logic Functioning bit
 (43 10)  (643 410)  (643 410)  LC_5 Logic Functioning bit
 (45 10)  (645 410)  (645 410)  LC_5 Logic Functioning bit
 (47 10)  (647 410)  (647 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (626 411)  (626 411)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 411)  (627 411)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 411)  (629 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 411)  (632 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (635 411)  (635 411)  routing T_12_25.lc_trk_g0_3 <X> T_12_25.input_2_5
 (36 11)  (636 411)  (636 411)  LC_5 Logic Functioning bit
 (37 11)  (637 411)  (637 411)  LC_5 Logic Functioning bit
 (38 11)  (638 411)  (638 411)  LC_5 Logic Functioning bit
 (39 11)  (639 411)  (639 411)  LC_5 Logic Functioning bit
 (48 11)  (648 411)  (648 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 13)  (622 413)  (622 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (623 413)  (623 413)  routing T_12_25.sp4_v_b_42 <X> T_12_25.lc_trk_g3_2
 (24 13)  (624 413)  (624 413)  routing T_12_25.sp4_v_b_42 <X> T_12_25.lc_trk_g3_2
 (7 15)  (607 415)  (607 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_25

 (11 0)  (665 400)  (665 400)  routing T_13_25.sp4_h_r_9 <X> T_13_25.sp4_v_b_2


LogicTile_14_25

 (12 0)  (720 400)  (720 400)  routing T_14_25.sp4_v_b_8 <X> T_14_25.sp4_h_r_2
 (11 1)  (719 401)  (719 401)  routing T_14_25.sp4_v_b_8 <X> T_14_25.sp4_h_r_2
 (13 1)  (721 401)  (721 401)  routing T_14_25.sp4_v_b_8 <X> T_14_25.sp4_h_r_2
 (2 8)  (710 408)  (710 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_25

 (8 0)  (770 400)  (770 400)  routing T_15_25.sp4_v_b_1 <X> T_15_25.sp4_h_r_1
 (9 0)  (771 400)  (771 400)  routing T_15_25.sp4_v_b_1 <X> T_15_25.sp4_h_r_1


LogicTile_16_25

 (0 0)  (816 400)  (816 400)  Negative Clock bit

 (11 0)  (827 400)  (827 400)  routing T_16_25.sp4_h_r_9 <X> T_16_25.sp4_v_b_2
 (27 0)  (843 400)  (843 400)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 400)  (844 400)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 400)  (845 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 400)  (848 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 400)  (852 400)  LC_0 Logic Functioning bit
 (39 0)  (855 400)  (855 400)  LC_0 Logic Functioning bit
 (41 0)  (857 400)  (857 400)  LC_0 Logic Functioning bit
 (42 0)  (858 400)  (858 400)  LC_0 Logic Functioning bit
 (44 0)  (860 400)  (860 400)  LC_0 Logic Functioning bit
 (45 0)  (861 400)  (861 400)  LC_0 Logic Functioning bit
 (47 0)  (863 400)  (863 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (867 400)  (867 400)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (36 1)  (852 401)  (852 401)  LC_0 Logic Functioning bit
 (39 1)  (855 401)  (855 401)  LC_0 Logic Functioning bit
 (41 1)  (857 401)  (857 401)  LC_0 Logic Functioning bit
 (42 1)  (858 401)  (858 401)  LC_0 Logic Functioning bit
 (49 1)  (865 401)  (865 401)  Carry_In_Mux bit 

 (0 2)  (816 402)  (816 402)  routing T_16_25.glb_netwk_6 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (1 2)  (817 402)  (817 402)  routing T_16_25.glb_netwk_6 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (2 2)  (818 402)  (818 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 402)  (830 402)  routing T_16_25.sp4_h_l_1 <X> T_16_25.lc_trk_g0_4
 (27 2)  (843 402)  (843 402)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 402)  (844 402)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 402)  (845 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 402)  (848 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 402)  (852 402)  LC_1 Logic Functioning bit
 (39 2)  (855 402)  (855 402)  LC_1 Logic Functioning bit
 (41 2)  (857 402)  (857 402)  LC_1 Logic Functioning bit
 (42 2)  (858 402)  (858 402)  LC_1 Logic Functioning bit
 (45 2)  (861 402)  (861 402)  LC_1 Logic Functioning bit
 (51 2)  (867 402)  (867 402)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (15 3)  (831 403)  (831 403)  routing T_16_25.sp4_h_l_1 <X> T_16_25.lc_trk_g0_4
 (16 3)  (832 403)  (832 403)  routing T_16_25.sp4_h_l_1 <X> T_16_25.lc_trk_g0_4
 (17 3)  (833 403)  (833 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (36 3)  (852 403)  (852 403)  LC_1 Logic Functioning bit
 (39 3)  (855 403)  (855 403)  LC_1 Logic Functioning bit
 (41 3)  (857 403)  (857 403)  LC_1 Logic Functioning bit
 (42 3)  (858 403)  (858 403)  LC_1 Logic Functioning bit
 (0 4)  (816 404)  (816 404)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_7/cen
 (1 4)  (817 404)  (817 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 405)  (817 405)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_7/cen
 (22 9)  (838 409)  (838 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 409)  (839 409)  routing T_16_25.sp4_h_l_15 <X> T_16_25.lc_trk_g2_2
 (24 9)  (840 409)  (840 409)  routing T_16_25.sp4_h_l_15 <X> T_16_25.lc_trk_g2_2
 (25 9)  (841 409)  (841 409)  routing T_16_25.sp4_h_l_15 <X> T_16_25.lc_trk_g2_2
 (14 12)  (830 412)  (830 412)  routing T_16_25.wire_logic_cluster/lc_0/out <X> T_16_25.lc_trk_g3_0
 (17 12)  (833 412)  (833 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 412)  (834 412)  routing T_16_25.wire_logic_cluster/lc_1/out <X> T_16_25.lc_trk_g3_1
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (817 414)  (817 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (817 415)  (817 415)  routing T_16_25.lc_trk_g0_4 <X> T_16_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (823 415)  (823 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_25

 (0 0)  (874 400)  (874 400)  Negative Clock bit

 (27 0)  (901 400)  (901 400)  routing T_17_25.lc_trk_g3_0 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 400)  (902 400)  routing T_17_25.lc_trk_g3_0 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 400)  (903 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 400)  (906 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 400)  (910 400)  LC_0 Logic Functioning bit
 (39 0)  (913 400)  (913 400)  LC_0 Logic Functioning bit
 (41 0)  (915 400)  (915 400)  LC_0 Logic Functioning bit
 (42 0)  (916 400)  (916 400)  LC_0 Logic Functioning bit
 (44 0)  (918 400)  (918 400)  LC_0 Logic Functioning bit
 (45 0)  (919 400)  (919 400)  LC_0 Logic Functioning bit
 (22 1)  (896 401)  (896 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (899 401)  (899 401)  routing T_17_25.sp4_r_v_b_33 <X> T_17_25.lc_trk_g0_2
 (36 1)  (910 401)  (910 401)  LC_0 Logic Functioning bit
 (39 1)  (913 401)  (913 401)  LC_0 Logic Functioning bit
 (41 1)  (915 401)  (915 401)  LC_0 Logic Functioning bit
 (42 1)  (916 401)  (916 401)  LC_0 Logic Functioning bit
 (49 1)  (923 401)  (923 401)  Carry_In_Mux bit 

 (51 1)  (925 401)  (925 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 402)  (874 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (1 2)  (875 402)  (875 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (2 2)  (876 402)  (876 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (901 402)  (901 402)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 402)  (902 402)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 402)  (903 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 402)  (906 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 402)  (910 402)  LC_1 Logic Functioning bit
 (39 2)  (913 402)  (913 402)  LC_1 Logic Functioning bit
 (41 2)  (915 402)  (915 402)  LC_1 Logic Functioning bit
 (42 2)  (916 402)  (916 402)  LC_1 Logic Functioning bit
 (44 2)  (918 402)  (918 402)  LC_1 Logic Functioning bit
 (45 2)  (919 402)  (919 402)  LC_1 Logic Functioning bit
 (48 2)  (922 402)  (922 402)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (15 3)  (889 403)  (889 403)  routing T_17_25.sp4_v_t_9 <X> T_17_25.lc_trk_g0_4
 (16 3)  (890 403)  (890 403)  routing T_17_25.sp4_v_t_9 <X> T_17_25.lc_trk_g0_4
 (17 3)  (891 403)  (891 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (36 3)  (910 403)  (910 403)  LC_1 Logic Functioning bit
 (39 3)  (913 403)  (913 403)  LC_1 Logic Functioning bit
 (41 3)  (915 403)  (915 403)  LC_1 Logic Functioning bit
 (42 3)  (916 403)  (916 403)  LC_1 Logic Functioning bit
 (1 4)  (875 404)  (875 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (877 404)  (877 404)  routing T_17_25.sp12_v_b_0 <X> T_17_25.sp12_h_r_0
 (19 4)  (893 404)  (893 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (895 404)  (895 404)  routing T_17_25.wire_logic_cluster/lc_3/out <X> T_17_25.lc_trk_g1_3
 (22 4)  (896 404)  (896 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (901 404)  (901 404)  routing T_17_25.lc_trk_g1_4 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 404)  (903 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 404)  (904 404)  routing T_17_25.lc_trk_g1_4 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 404)  (906 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 404)  (910 404)  LC_2 Logic Functioning bit
 (39 4)  (913 404)  (913 404)  LC_2 Logic Functioning bit
 (41 4)  (915 404)  (915 404)  LC_2 Logic Functioning bit
 (42 4)  (916 404)  (916 404)  LC_2 Logic Functioning bit
 (44 4)  (918 404)  (918 404)  LC_2 Logic Functioning bit
 (45 4)  (919 404)  (919 404)  LC_2 Logic Functioning bit
 (46 4)  (920 404)  (920 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (875 405)  (875 405)  routing T_17_25.lc_trk_g0_2 <X> T_17_25.wire_logic_cluster/lc_7/cen
 (3 5)  (877 405)  (877 405)  routing T_17_25.sp12_v_b_0 <X> T_17_25.sp12_h_r_0
 (36 5)  (910 405)  (910 405)  LC_2 Logic Functioning bit
 (39 5)  (913 405)  (913 405)  LC_2 Logic Functioning bit
 (41 5)  (915 405)  (915 405)  LC_2 Logic Functioning bit
 (42 5)  (916 405)  (916 405)  LC_2 Logic Functioning bit
 (14 6)  (888 406)  (888 406)  routing T_17_25.sp4_h_l_9 <X> T_17_25.lc_trk_g1_4
 (17 6)  (891 406)  (891 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 406)  (892 406)  routing T_17_25.wire_logic_cluster/lc_5/out <X> T_17_25.lc_trk_g1_5
 (25 6)  (899 406)  (899 406)  routing T_17_25.wire_logic_cluster/lc_6/out <X> T_17_25.lc_trk_g1_6
 (27 6)  (901 406)  (901 406)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 406)  (903 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 406)  (906 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 406)  (910 406)  LC_3 Logic Functioning bit
 (39 6)  (913 406)  (913 406)  LC_3 Logic Functioning bit
 (41 6)  (915 406)  (915 406)  LC_3 Logic Functioning bit
 (42 6)  (916 406)  (916 406)  LC_3 Logic Functioning bit
 (44 6)  (918 406)  (918 406)  LC_3 Logic Functioning bit
 (45 6)  (919 406)  (919 406)  LC_3 Logic Functioning bit
 (14 7)  (888 407)  (888 407)  routing T_17_25.sp4_h_l_9 <X> T_17_25.lc_trk_g1_4
 (15 7)  (889 407)  (889 407)  routing T_17_25.sp4_h_l_9 <X> T_17_25.lc_trk_g1_4
 (16 7)  (890 407)  (890 407)  routing T_17_25.sp4_h_l_9 <X> T_17_25.lc_trk_g1_4
 (17 7)  (891 407)  (891 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (896 407)  (896 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (904 407)  (904 407)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 407)  (910 407)  LC_3 Logic Functioning bit
 (39 7)  (913 407)  (913 407)  LC_3 Logic Functioning bit
 (41 7)  (915 407)  (915 407)  LC_3 Logic Functioning bit
 (42 7)  (916 407)  (916 407)  LC_3 Logic Functioning bit
 (48 7)  (922 407)  (922 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (901 408)  (901 408)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 408)  (902 408)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 408)  (903 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 408)  (904 408)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 408)  (906 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 408)  (910 408)  LC_4 Logic Functioning bit
 (39 8)  (913 408)  (913 408)  LC_4 Logic Functioning bit
 (41 8)  (915 408)  (915 408)  LC_4 Logic Functioning bit
 (42 8)  (916 408)  (916 408)  LC_4 Logic Functioning bit
 (44 8)  (918 408)  (918 408)  LC_4 Logic Functioning bit
 (45 8)  (919 408)  (919 408)  LC_4 Logic Functioning bit
 (36 9)  (910 409)  (910 409)  LC_4 Logic Functioning bit
 (39 9)  (913 409)  (913 409)  LC_4 Logic Functioning bit
 (41 9)  (915 409)  (915 409)  LC_4 Logic Functioning bit
 (42 9)  (916 409)  (916 409)  LC_4 Logic Functioning bit
 (48 9)  (922 409)  (922 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (27 10)  (901 410)  (901 410)  routing T_17_25.lc_trk_g1_5 <X> T_17_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 410)  (903 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 410)  (904 410)  routing T_17_25.lc_trk_g1_5 <X> T_17_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 410)  (906 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 410)  (910 410)  LC_5 Logic Functioning bit
 (39 10)  (913 410)  (913 410)  LC_5 Logic Functioning bit
 (41 10)  (915 410)  (915 410)  LC_5 Logic Functioning bit
 (42 10)  (916 410)  (916 410)  LC_5 Logic Functioning bit
 (44 10)  (918 410)  (918 410)  LC_5 Logic Functioning bit
 (45 10)  (919 410)  (919 410)  LC_5 Logic Functioning bit
 (52 10)  (926 410)  (926 410)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (910 411)  (910 411)  LC_5 Logic Functioning bit
 (39 11)  (913 411)  (913 411)  LC_5 Logic Functioning bit
 (41 11)  (915 411)  (915 411)  LC_5 Logic Functioning bit
 (42 11)  (916 411)  (916 411)  LC_5 Logic Functioning bit
 (3 12)  (877 412)  (877 412)  routing T_17_25.sp12_v_b_1 <X> T_17_25.sp12_h_r_1
 (14 12)  (888 412)  (888 412)  routing T_17_25.wire_logic_cluster/lc_0/out <X> T_17_25.lc_trk_g3_0
 (17 12)  (891 412)  (891 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 412)  (892 412)  routing T_17_25.wire_logic_cluster/lc_1/out <X> T_17_25.lc_trk_g3_1
 (27 12)  (901 412)  (901 412)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 412)  (903 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 412)  (904 412)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 412)  (906 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 412)  (910 412)  LC_6 Logic Functioning bit
 (39 12)  (913 412)  (913 412)  LC_6 Logic Functioning bit
 (41 12)  (915 412)  (915 412)  LC_6 Logic Functioning bit
 (42 12)  (916 412)  (916 412)  LC_6 Logic Functioning bit
 (44 12)  (918 412)  (918 412)  LC_6 Logic Functioning bit
 (45 12)  (919 412)  (919 412)  LC_6 Logic Functioning bit
 (3 13)  (877 413)  (877 413)  routing T_17_25.sp12_v_b_1 <X> T_17_25.sp12_h_r_1
 (17 13)  (891 413)  (891 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (904 413)  (904 413)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 413)  (910 413)  LC_6 Logic Functioning bit
 (39 13)  (913 413)  (913 413)  LC_6 Logic Functioning bit
 (41 13)  (915 413)  (915 413)  LC_6 Logic Functioning bit
 (42 13)  (916 413)  (916 413)  LC_6 Logic Functioning bit
 (51 13)  (925 413)  (925 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (875 414)  (875 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 414)  (888 414)  routing T_17_25.wire_logic_cluster/lc_4/out <X> T_17_25.lc_trk_g3_4
 (21 14)  (895 414)  (895 414)  routing T_17_25.wire_logic_cluster/lc_7/out <X> T_17_25.lc_trk_g3_7
 (22 14)  (896 414)  (896 414)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (901 414)  (901 414)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 414)  (902 414)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 414)  (903 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 414)  (904 414)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 414)  (906 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 414)  (910 414)  LC_7 Logic Functioning bit
 (39 14)  (913 414)  (913 414)  LC_7 Logic Functioning bit
 (41 14)  (915 414)  (915 414)  LC_7 Logic Functioning bit
 (42 14)  (916 414)  (916 414)  LC_7 Logic Functioning bit
 (44 14)  (918 414)  (918 414)  LC_7 Logic Functioning bit
 (45 14)  (919 414)  (919 414)  LC_7 Logic Functioning bit
 (1 15)  (875 415)  (875 415)  routing T_17_25.lc_trk_g0_4 <X> T_17_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (881 415)  (881 415)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (891 415)  (891 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (904 415)  (904 415)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 415)  (910 415)  LC_7 Logic Functioning bit
 (39 15)  (913 415)  (913 415)  LC_7 Logic Functioning bit
 (41 15)  (915 415)  (915 415)  LC_7 Logic Functioning bit
 (42 15)  (916 415)  (916 415)  LC_7 Logic Functioning bit
 (48 15)  (922 415)  (922 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_25

 (15 0)  (943 400)  (943 400)  routing T_18_25.sp4_v_b_17 <X> T_18_25.lc_trk_g0_1
 (16 0)  (944 400)  (944 400)  routing T_18_25.sp4_v_b_17 <X> T_18_25.lc_trk_g0_1
 (17 0)  (945 400)  (945 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (953 400)  (953 400)  routing T_18_25.wire_logic_cluster/lc_2/out <X> T_18_25.lc_trk_g0_2
 (29 0)  (957 400)  (957 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 400)  (960 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 400)  (961 400)  routing T_18_25.lc_trk_g2_3 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 400)  (963 400)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.input_2_0
 (37 0)  (965 400)  (965 400)  LC_0 Logic Functioning bit
 (38 0)  (966 400)  (966 400)  LC_0 Logic Functioning bit
 (39 0)  (967 400)  (967 400)  LC_0 Logic Functioning bit
 (41 0)  (969 400)  (969 400)  LC_0 Logic Functioning bit
 (47 0)  (975 400)  (975 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (979 400)  (979 400)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (22 1)  (950 401)  (950 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (954 401)  (954 401)  routing T_18_25.lc_trk_g0_2 <X> T_18_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 401)  (957 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 401)  (959 401)  routing T_18_25.lc_trk_g2_3 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 401)  (960 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (962 401)  (962 401)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.input_2_0
 (37 1)  (965 401)  (965 401)  LC_0 Logic Functioning bit
 (39 1)  (967 401)  (967 401)  LC_0 Logic Functioning bit
 (0 2)  (928 402)  (928 402)  routing T_18_25.glb_netwk_6 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (1 2)  (929 402)  (929 402)  routing T_18_25.glb_netwk_6 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (2 2)  (930 402)  (930 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (943 402)  (943 402)  routing T_18_25.bot_op_5 <X> T_18_25.lc_trk_g0_5
 (17 2)  (945 402)  (945 402)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 4)  (950 404)  (950 404)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (952 404)  (952 404)  routing T_18_25.bot_op_3 <X> T_18_25.lc_trk_g1_3
 (26 4)  (954 404)  (954 404)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 404)  (955 404)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 404)  (956 404)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 404)  (957 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 404)  (958 404)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 404)  (959 404)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 404)  (960 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 404)  (961 404)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 404)  (962 404)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 404)  (964 404)  LC_2 Logic Functioning bit
 (38 4)  (966 404)  (966 404)  LC_2 Logic Functioning bit
 (27 5)  (955 405)  (955 405)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 405)  (956 405)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 405)  (957 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 405)  (959 405)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 405)  (964 405)  LC_2 Logic Functioning bit
 (37 5)  (965 405)  (965 405)  LC_2 Logic Functioning bit
 (38 5)  (966 405)  (966 405)  LC_2 Logic Functioning bit
 (39 5)  (967 405)  (967 405)  LC_2 Logic Functioning bit
 (41 5)  (969 405)  (969 405)  LC_2 Logic Functioning bit
 (43 5)  (971 405)  (971 405)  LC_2 Logic Functioning bit
 (17 6)  (945 406)  (945 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (27 6)  (955 406)  (955 406)  routing T_18_25.lc_trk_g1_3 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 406)  (957 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 406)  (959 406)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 406)  (960 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 406)  (961 406)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 406)  (962 406)  routing T_18_25.lc_trk_g3_5 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 406)  (964 406)  LC_3 Logic Functioning bit
 (38 6)  (966 406)  (966 406)  LC_3 Logic Functioning bit
 (41 6)  (969 406)  (969 406)  LC_3 Logic Functioning bit
 (43 6)  (971 406)  (971 406)  LC_3 Logic Functioning bit
 (27 7)  (955 407)  (955 407)  routing T_18_25.lc_trk_g3_0 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 407)  (956 407)  routing T_18_25.lc_trk_g3_0 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 407)  (957 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 407)  (958 407)  routing T_18_25.lc_trk_g1_3 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 407)  (964 407)  LC_3 Logic Functioning bit
 (38 7)  (966 407)  (966 407)  LC_3 Logic Functioning bit
 (40 7)  (968 407)  (968 407)  LC_3 Logic Functioning bit
 (42 7)  (970 407)  (970 407)  LC_3 Logic Functioning bit
 (22 8)  (950 408)  (950 408)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (951 408)  (951 408)  routing T_18_25.sp12_v_b_11 <X> T_18_25.lc_trk_g2_3
 (26 8)  (954 408)  (954 408)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 408)  (957 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 408)  (960 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 408)  (961 408)  routing T_18_25.lc_trk_g3_2 <X> T_18_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 408)  (962 408)  routing T_18_25.lc_trk_g3_2 <X> T_18_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 408)  (965 408)  LC_4 Logic Functioning bit
 (39 8)  (967 408)  (967 408)  LC_4 Logic Functioning bit
 (47 8)  (975 408)  (975 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (976 408)  (976 408)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (978 408)  (978 408)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (955 409)  (955 409)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 409)  (957 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 409)  (959 409)  routing T_18_25.lc_trk_g3_2 <X> T_18_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 409)  (964 409)  LC_4 Logic Functioning bit
 (37 9)  (965 409)  (965 409)  LC_4 Logic Functioning bit
 (39 9)  (967 409)  (967 409)  LC_4 Logic Functioning bit
 (43 9)  (971 409)  (971 409)  LC_4 Logic Functioning bit
 (27 10)  (955 410)  (955 410)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 410)  (957 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 410)  (958 410)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 410)  (959 410)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 410)  (960 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 410)  (961 410)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 410)  (963 410)  routing T_18_25.lc_trk_g0_5 <X> T_18_25.input_2_5
 (37 10)  (965 410)  (965 410)  LC_5 Logic Functioning bit
 (39 10)  (967 410)  (967 410)  LC_5 Logic Functioning bit
 (45 10)  (973 410)  (973 410)  LC_5 Logic Functioning bit
 (16 11)  (944 411)  (944 411)  routing T_18_25.sp12_v_b_12 <X> T_18_25.lc_trk_g2_4
 (17 11)  (945 411)  (945 411)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (29 11)  (957 411)  (957 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 411)  (960 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (964 411)  (964 411)  LC_5 Logic Functioning bit
 (37 11)  (965 411)  (965 411)  LC_5 Logic Functioning bit
 (38 11)  (966 411)  (966 411)  LC_5 Logic Functioning bit
 (42 11)  (970 411)  (970 411)  LC_5 Logic Functioning bit
 (48 11)  (976 411)  (976 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (29 12)  (957 412)  (957 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 412)  (960 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 412)  (961 412)  routing T_18_25.lc_trk_g2_3 <X> T_18_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 412)  (963 412)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.input_2_6
 (37 12)  (965 412)  (965 412)  LC_6 Logic Functioning bit
 (38 12)  (966 412)  (966 412)  LC_6 Logic Functioning bit
 (39 12)  (967 412)  (967 412)  LC_6 Logic Functioning bit
 (41 12)  (969 412)  (969 412)  LC_6 Logic Functioning bit
 (45 12)  (973 412)  (973 412)  LC_6 Logic Functioning bit
 (14 13)  (942 413)  (942 413)  routing T_18_25.sp12_v_b_16 <X> T_18_25.lc_trk_g3_0
 (16 13)  (944 413)  (944 413)  routing T_18_25.sp12_v_b_16 <X> T_18_25.lc_trk_g3_0
 (17 13)  (945 413)  (945 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (950 413)  (950 413)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (951 413)  (951 413)  routing T_18_25.sp12_v_t_9 <X> T_18_25.lc_trk_g3_2
 (26 13)  (954 413)  (954 413)  routing T_18_25.lc_trk_g0_2 <X> T_18_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 413)  (957 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 413)  (959 413)  routing T_18_25.lc_trk_g2_3 <X> T_18_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 413)  (960 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (962 413)  (962 413)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.input_2_6
 (37 13)  (965 413)  (965 413)  LC_6 Logic Functioning bit
 (39 13)  (967 413)  (967 413)  LC_6 Logic Functioning bit
 (52 13)  (980 413)  (980 413)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (945 414)  (945 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (953 414)  (953 414)  routing T_18_25.wire_logic_cluster/lc_6/out <X> T_18_25.lc_trk_g3_6
 (27 14)  (955 414)  (955 414)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 414)  (957 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 414)  (958 414)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 414)  (959 414)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 414)  (960 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 414)  (961 414)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 414)  (963 414)  routing T_18_25.lc_trk_g0_5 <X> T_18_25.input_2_7
 (37 14)  (965 414)  (965 414)  LC_7 Logic Functioning bit
 (39 14)  (967 414)  (967 414)  LC_7 Logic Functioning bit
 (47 14)  (975 414)  (975 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (976 414)  (976 414)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (7 15)  (935 415)  (935 415)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (945 415)  (945 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (950 415)  (950 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (957 415)  (957 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 415)  (960 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (964 415)  (964 415)  LC_7 Logic Functioning bit
 (37 15)  (965 415)  (965 415)  LC_7 Logic Functioning bit
 (38 15)  (966 415)  (966 415)  LC_7 Logic Functioning bit
 (42 15)  (970 415)  (970 415)  LC_7 Logic Functioning bit


LogicTile_19_25

 (26 0)  (1008 400)  (1008 400)  routing T_19_25.lc_trk_g2_4 <X> T_19_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 400)  (1011 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 400)  (1012 400)  routing T_19_25.lc_trk_g0_5 <X> T_19_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 400)  (1013 400)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 400)  (1014 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 400)  (1015 400)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 400)  (1016 400)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (38 0)  (1020 400)  (1020 400)  LC_0 Logic Functioning bit
 (39 0)  (1021 400)  (1021 400)  LC_0 Logic Functioning bit
 (47 0)  (1029 400)  (1029 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (1033 400)  (1033 400)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (28 1)  (1010 401)  (1010 401)  routing T_19_25.lc_trk_g2_4 <X> T_19_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 401)  (1011 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 401)  (1013 401)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 401)  (1014 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1015 401)  (1015 401)  routing T_19_25.lc_trk_g2_2 <X> T_19_25.input_2_0
 (35 1)  (1017 401)  (1017 401)  routing T_19_25.lc_trk_g2_2 <X> T_19_25.input_2_0
 (37 1)  (1019 401)  (1019 401)  LC_0 Logic Functioning bit
 (38 1)  (1020 401)  (1020 401)  LC_0 Logic Functioning bit
 (39 1)  (1021 401)  (1021 401)  LC_0 Logic Functioning bit
 (42 1)  (1024 401)  (1024 401)  LC_0 Logic Functioning bit
 (16 2)  (998 402)  (998 402)  routing T_19_25.sp4_v_b_5 <X> T_19_25.lc_trk_g0_5
 (17 2)  (999 402)  (999 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1000 402)  (1000 402)  routing T_19_25.sp4_v_b_5 <X> T_19_25.lc_trk_g0_5
 (8 8)  (990 408)  (990 408)  routing T_19_25.sp4_v_b_7 <X> T_19_25.sp4_h_r_7
 (9 8)  (991 408)  (991 408)  routing T_19_25.sp4_v_b_7 <X> T_19_25.sp4_h_r_7
 (3 9)  (985 409)  (985 409)  routing T_19_25.sp12_h_l_22 <X> T_19_25.sp12_v_b_1
 (22 9)  (1004 409)  (1004 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 409)  (1005 409)  routing T_19_25.sp4_v_b_42 <X> T_19_25.lc_trk_g2_2
 (24 9)  (1006 409)  (1006 409)  routing T_19_25.sp4_v_b_42 <X> T_19_25.lc_trk_g2_2
 (14 10)  (996 410)  (996 410)  routing T_19_25.bnl_op_4 <X> T_19_25.lc_trk_g2_4
 (14 11)  (996 411)  (996 411)  routing T_19_25.bnl_op_4 <X> T_19_25.lc_trk_g2_4
 (17 11)  (999 411)  (999 411)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (5 12)  (987 412)  (987 412)  routing T_19_25.sp4_v_b_9 <X> T_19_25.sp4_h_r_9
 (6 13)  (988 413)  (988 413)  routing T_19_25.sp4_v_b_9 <X> T_19_25.sp4_h_r_9
 (22 15)  (1004 415)  (1004 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1005 415)  (1005 415)  routing T_19_25.sp4_v_b_46 <X> T_19_25.lc_trk_g3_6
 (24 15)  (1006 415)  (1006 415)  routing T_19_25.sp4_v_b_46 <X> T_19_25.lc_trk_g3_6


LogicTile_20_25

 (2 10)  (1038 410)  (1038 410)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_21_25



LogicTile_22_25

 (19 1)  (1163 401)  (1163 401)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (2 12)  (1146 412)  (1146 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_25

 (5 0)  (1203 400)  (1203 400)  routing T_23_25.sp4_h_l_44 <X> T_23_25.sp4_h_r_0
 (4 1)  (1202 401)  (1202 401)  routing T_23_25.sp4_h_l_44 <X> T_23_25.sp4_h_r_0
 (8 4)  (1206 404)  (1206 404)  routing T_23_25.sp4_v_b_4 <X> T_23_25.sp4_h_r_4
 (9 4)  (1207 404)  (1207 404)  routing T_23_25.sp4_v_b_4 <X> T_23_25.sp4_h_r_4
 (8 8)  (1206 408)  (1206 408)  routing T_23_25.sp4_h_l_42 <X> T_23_25.sp4_h_r_7
 (13 8)  (1211 408)  (1211 408)  routing T_23_25.sp4_h_l_45 <X> T_23_25.sp4_v_b_8
 (12 9)  (1210 409)  (1210 409)  routing T_23_25.sp4_h_l_45 <X> T_23_25.sp4_v_b_8


LogicTile_24_25

 (12 4)  (1264 404)  (1264 404)  routing T_24_25.sp4_v_b_5 <X> T_24_25.sp4_h_r_5
 (11 5)  (1263 405)  (1263 405)  routing T_24_25.sp4_v_b_5 <X> T_24_25.sp4_h_r_5


RAM_Tile_25_25

 (16 0)  (1322 400)  (1322 400)  routing T_25_25.sp12_h_l_14 <X> T_25_25.lc_trk_g0_1
 (17 0)  (1323 400)  (1323 400)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 401)  (1320 401)  routing T_25_25.sp12_h_l_15 <X> T_25_25.lc_trk_g0_0
 (16 1)  (1322 401)  (1322 401)  routing T_25_25.sp12_h_l_15 <X> T_25_25.lc_trk_g0_0
 (17 1)  (1323 401)  (1323 401)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_l_15 lc_trk_g0_0
 (18 1)  (1324 401)  (1324 401)  routing T_25_25.sp12_h_l_14 <X> T_25_25.lc_trk_g0_1
 (28 1)  (1334 401)  (1334 401)  routing T_25_25.lc_trk_g2_0 <X> T_25_25.input0_0
 (29 1)  (1335 401)  (1335 401)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (16 2)  (1322 402)  (1322 402)  routing T_25_25.sp12_h_r_21 <X> T_25_25.lc_trk_g0_5
 (17 2)  (1323 402)  (1323 402)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_21 lc_trk_g0_5
 (22 2)  (1328 402)  (1328 402)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_20 lc_trk_g0_7
 (23 2)  (1329 402)  (1329 402)  routing T_25_25.sp12_h_l_20 <X> T_25_25.lc_trk_g0_7
 (14 3)  (1320 403)  (1320 403)  routing T_25_25.sp12_h_r_20 <X> T_25_25.lc_trk_g0_4
 (16 3)  (1322 403)  (1322 403)  routing T_25_25.sp12_h_r_20 <X> T_25_25.lc_trk_g0_4
 (17 3)  (1323 403)  (1323 403)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (18 3)  (1324 403)  (1324 403)  routing T_25_25.sp12_h_r_21 <X> T_25_25.lc_trk_g0_5
 (21 3)  (1327 403)  (1327 403)  routing T_25_25.sp12_h_l_20 <X> T_25_25.lc_trk_g0_7
 (27 3)  (1333 403)  (1333 403)  routing T_25_25.lc_trk_g3_0 <X> T_25_25.input0_1
 (28 3)  (1334 403)  (1334 403)  routing T_25_25.lc_trk_g3_0 <X> T_25_25.input0_1
 (29 3)  (1335 403)  (1335 403)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (14 4)  (1320 404)  (1320 404)  routing T_25_25.sp4_h_r_16 <X> T_25_25.lc_trk_g1_0
 (26 4)  (1332 404)  (1332 404)  routing T_25_25.lc_trk_g3_7 <X> T_25_25.input0_2
 (27 4)  (1333 404)  (1333 404)  routing T_25_25.lc_trk_g1_0 <X> T_25_25.wire_bram/ram/WDATA_13
 (29 4)  (1335 404)  (1335 404)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_0 wire_bram/ram/WDATA_13
 (14 5)  (1320 405)  (1320 405)  routing T_25_25.sp4_h_r_16 <X> T_25_25.lc_trk_g1_0
 (15 5)  (1321 405)  (1321 405)  routing T_25_25.sp4_h_r_16 <X> T_25_25.lc_trk_g1_0
 (16 5)  (1322 405)  (1322 405)  routing T_25_25.sp4_h_r_16 <X> T_25_25.lc_trk_g1_0
 (17 5)  (1323 405)  (1323 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_16 lc_trk_g1_0
 (26 5)  (1332 405)  (1332 405)  routing T_25_25.lc_trk_g3_7 <X> T_25_25.input0_2
 (27 5)  (1333 405)  (1333 405)  routing T_25_25.lc_trk_g3_7 <X> T_25_25.input0_2
 (28 5)  (1334 405)  (1334 405)  routing T_25_25.lc_trk_g3_7 <X> T_25_25.input0_2
 (29 5)  (1335 405)  (1335 405)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (38 5)  (1344 405)  (1344 405)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_13 sp4_v_b_4
 (22 6)  (1328 406)  (1328 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1329 406)  (1329 406)  routing T_25_25.sp12_h_l_12 <X> T_25_25.lc_trk_g1_7
 (29 7)  (1335 407)  (1335 407)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (22 8)  (1328 408)  (1328 408)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_8 lc_trk_g2_3
 (23 8)  (1329 408)  (1329 408)  routing T_25_25.sp12_v_t_8 <X> T_25_25.lc_trk_g2_3
 (14 9)  (1320 409)  (1320 409)  routing T_25_25.sp4_h_r_24 <X> T_25_25.lc_trk_g2_0
 (15 9)  (1321 409)  (1321 409)  routing T_25_25.sp4_h_r_24 <X> T_25_25.lc_trk_g2_0
 (16 9)  (1322 409)  (1322 409)  routing T_25_25.sp4_h_r_24 <X> T_25_25.lc_trk_g2_0
 (17 9)  (1323 409)  (1323 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (29 9)  (1335 409)  (1335 409)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_0 input0_4
 (26 10)  (1332 410)  (1332 410)  routing T_25_25.lc_trk_g0_5 <X> T_25_25.input0_5
 (29 11)  (1335 411)  (1335 411)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_5 input0_5
 (26 12)  (1332 412)  (1332 412)  routing T_25_25.lc_trk_g1_7 <X> T_25_25.input0_6
 (28 12)  (1334 412)  (1334 412)  routing T_25_25.lc_trk_g2_3 <X> T_25_25.wire_bram/ram/WDATA_9
 (29 12)  (1335 412)  (1335 412)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_9
 (35 12)  (1341 412)  (1341 412)  routing T_25_25.lc_trk_g0_4 <X> T_25_25.input2_6
 (14 13)  (1320 413)  (1320 413)  routing T_25_25.sp12_v_b_16 <X> T_25_25.lc_trk_g3_0
 (16 13)  (1322 413)  (1322 413)  routing T_25_25.sp12_v_b_16 <X> T_25_25.lc_trk_g3_0
 (17 13)  (1323 413)  (1323 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (26 13)  (1332 413)  (1332 413)  routing T_25_25.lc_trk_g1_7 <X> T_25_25.input0_6
 (27 13)  (1333 413)  (1333 413)  routing T_25_25.lc_trk_g1_7 <X> T_25_25.input0_6
 (29 13)  (1335 413)  (1335 413)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (30 13)  (1336 413)  (1336 413)  routing T_25_25.lc_trk_g2_3 <X> T_25_25.wire_bram/ram/WDATA_9
 (32 13)  (1338 413)  (1338 413)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_4 input2_6
 (39 13)  (1345 413)  (1345 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_9 sp4_v_b_12
 (0 14)  (1306 414)  (1306 414)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/RE
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 414)  (1323 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (1328 414)  (1328 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1329 414)  (1329 414)  routing T_25_25.sp4_h_r_31 <X> T_25_25.lc_trk_g3_7
 (24 14)  (1330 414)  (1330 414)  routing T_25_25.sp4_h_r_31 <X> T_25_25.lc_trk_g3_7
 (26 14)  (1332 414)  (1332 414)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input0_7
 (35 14)  (1341 414)  (1341 414)  routing T_25_25.lc_trk_g0_7 <X> T_25_25.input2_7
 (0 15)  (1306 415)  (1306 415)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/RE
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6

 (12 15)  (1318 415)  (1318 415)  routing T_25_25.sp4_h_l_46 <X> T_25_25.sp4_v_t_46
 (14 15)  (1320 415)  (1320 415)  routing T_25_25.sp4_h_r_28 <X> T_25_25.lc_trk_g3_4
 (15 15)  (1321 415)  (1321 415)  routing T_25_25.sp4_h_r_28 <X> T_25_25.lc_trk_g3_4
 (16 15)  (1322 415)  (1322 415)  routing T_25_25.sp4_h_r_28 <X> T_25_25.lc_trk_g3_4
 (17 15)  (1323 415)  (1323 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_28 lc_trk_g3_4
 (21 15)  (1327 415)  (1327 415)  routing T_25_25.sp4_h_r_31 <X> T_25_25.lc_trk_g3_7
 (27 15)  (1333 415)  (1333 415)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input0_7
 (28 15)  (1334 415)  (1334 415)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input0_7
 (29 15)  (1335 415)  (1335 415)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 415)  (1338 415)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (1341 415)  (1341 415)  routing T_25_25.lc_trk_g0_7 <X> T_25_25.input2_7


LogicTile_26_25

 (19 2)  (1367 402)  (1367 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (9 7)  (1357 407)  (1357 407)  routing T_26_25.sp4_v_b_8 <X> T_26_25.sp4_v_t_41
 (10 7)  (1358 407)  (1358 407)  routing T_26_25.sp4_v_b_8 <X> T_26_25.sp4_v_t_41


LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24

 (3 0)  (291 384)  (291 384)  routing T_6_24.sp12_h_r_0 <X> T_6_24.sp12_v_b_0
 (3 1)  (291 385)  (291 385)  routing T_6_24.sp12_h_r_0 <X> T_6_24.sp12_v_b_0


LogicTile_7_24



RAM_Tile_8_24

 (3 0)  (399 384)  (399 384)  routing T_8_24.sp12_h_r_0 <X> T_8_24.sp12_v_b_0
 (3 1)  (399 385)  (399 385)  routing T_8_24.sp12_h_r_0 <X> T_8_24.sp12_v_b_0


LogicTile_9_24

 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_24

 (3 0)  (495 384)  (495 384)  routing T_10_24.sp12_h_r_0 <X> T_10_24.sp12_v_b_0
 (27 0)  (519 384)  (519 384)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 384)  (520 384)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 384)  (521 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 384)  (524 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 384)  (528 384)  LC_0 Logic Functioning bit
 (39 0)  (531 384)  (531 384)  LC_0 Logic Functioning bit
 (41 0)  (533 384)  (533 384)  LC_0 Logic Functioning bit
 (42 0)  (534 384)  (534 384)  LC_0 Logic Functioning bit
 (44 0)  (536 384)  (536 384)  LC_0 Logic Functioning bit
 (45 0)  (537 384)  (537 384)  LC_0 Logic Functioning bit
 (3 1)  (495 385)  (495 385)  routing T_10_24.sp12_h_r_0 <X> T_10_24.sp12_v_b_0
 (22 1)  (514 385)  (514 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (515 385)  (515 385)  routing T_10_24.sp4_v_b_18 <X> T_10_24.lc_trk_g0_2
 (24 1)  (516 385)  (516 385)  routing T_10_24.sp4_v_b_18 <X> T_10_24.lc_trk_g0_2
 (36 1)  (528 385)  (528 385)  LC_0 Logic Functioning bit
 (39 1)  (531 385)  (531 385)  LC_0 Logic Functioning bit
 (41 1)  (533 385)  (533 385)  LC_0 Logic Functioning bit
 (42 1)  (534 385)  (534 385)  LC_0 Logic Functioning bit
 (50 1)  (542 385)  (542 385)  Carry_In_Mux bit 

 (0 2)  (492 386)  (492 386)  routing T_10_24.glb_netwk_6 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (1 2)  (493 386)  (493 386)  routing T_10_24.glb_netwk_6 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (2 2)  (494 386)  (494 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (519 386)  (519 386)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 386)  (520 386)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 386)  (521 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 386)  (524 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 386)  (528 386)  LC_1 Logic Functioning bit
 (39 2)  (531 386)  (531 386)  LC_1 Logic Functioning bit
 (41 2)  (533 386)  (533 386)  LC_1 Logic Functioning bit
 (42 2)  (534 386)  (534 386)  LC_1 Logic Functioning bit
 (44 2)  (536 386)  (536 386)  LC_1 Logic Functioning bit
 (45 2)  (537 386)  (537 386)  LC_1 Logic Functioning bit
 (36 3)  (528 387)  (528 387)  LC_1 Logic Functioning bit
 (39 3)  (531 387)  (531 387)  LC_1 Logic Functioning bit
 (41 3)  (533 387)  (533 387)  LC_1 Logic Functioning bit
 (42 3)  (534 387)  (534 387)  LC_1 Logic Functioning bit
 (1 4)  (493 388)  (493 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (513 388)  (513 388)  routing T_10_24.wire_logic_cluster/lc_3/out <X> T_10_24.lc_trk_g1_3
 (22 4)  (514 388)  (514 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 388)  (517 388)  routing T_10_24.wire_logic_cluster/lc_2/out <X> T_10_24.lc_trk_g1_2
 (27 4)  (519 388)  (519 388)  routing T_10_24.lc_trk_g1_2 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 388)  (521 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 388)  (524 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 388)  (528 388)  LC_2 Logic Functioning bit
 (39 4)  (531 388)  (531 388)  LC_2 Logic Functioning bit
 (41 4)  (533 388)  (533 388)  LC_2 Logic Functioning bit
 (42 4)  (534 388)  (534 388)  LC_2 Logic Functioning bit
 (44 4)  (536 388)  (536 388)  LC_2 Logic Functioning bit
 (45 4)  (537 388)  (537 388)  LC_2 Logic Functioning bit
 (1 5)  (493 389)  (493 389)  routing T_10_24.lc_trk_g0_2 <X> T_10_24.wire_logic_cluster/lc_7/cen
 (22 5)  (514 389)  (514 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 389)  (522 389)  routing T_10_24.lc_trk_g1_2 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 389)  (528 389)  LC_2 Logic Functioning bit
 (39 5)  (531 389)  (531 389)  LC_2 Logic Functioning bit
 (41 5)  (533 389)  (533 389)  LC_2 Logic Functioning bit
 (42 5)  (534 389)  (534 389)  LC_2 Logic Functioning bit
 (17 6)  (509 390)  (509 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 390)  (510 390)  routing T_10_24.wire_logic_cluster/lc_5/out <X> T_10_24.lc_trk_g1_5
 (21 6)  (513 390)  (513 390)  routing T_10_24.wire_logic_cluster/lc_7/out <X> T_10_24.lc_trk_g1_7
 (22 6)  (514 390)  (514 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 390)  (517 390)  routing T_10_24.wire_logic_cluster/lc_6/out <X> T_10_24.lc_trk_g1_6
 (27 6)  (519 390)  (519 390)  routing T_10_24.lc_trk_g1_3 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 390)  (521 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 390)  (524 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 390)  (528 390)  LC_3 Logic Functioning bit
 (39 6)  (531 390)  (531 390)  LC_3 Logic Functioning bit
 (41 6)  (533 390)  (533 390)  LC_3 Logic Functioning bit
 (42 6)  (534 390)  (534 390)  LC_3 Logic Functioning bit
 (44 6)  (536 390)  (536 390)  LC_3 Logic Functioning bit
 (45 6)  (537 390)  (537 390)  LC_3 Logic Functioning bit
 (22 7)  (514 391)  (514 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 391)  (522 391)  routing T_10_24.lc_trk_g1_3 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 391)  (528 391)  LC_3 Logic Functioning bit
 (39 7)  (531 391)  (531 391)  LC_3 Logic Functioning bit
 (41 7)  (533 391)  (533 391)  LC_3 Logic Functioning bit
 (42 7)  (534 391)  (534 391)  LC_3 Logic Functioning bit
 (27 8)  (519 392)  (519 392)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 392)  (520 392)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 392)  (521 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 392)  (522 392)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 392)  (524 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 392)  (528 392)  LC_4 Logic Functioning bit
 (39 8)  (531 392)  (531 392)  LC_4 Logic Functioning bit
 (41 8)  (533 392)  (533 392)  LC_4 Logic Functioning bit
 (42 8)  (534 392)  (534 392)  LC_4 Logic Functioning bit
 (44 8)  (536 392)  (536 392)  LC_4 Logic Functioning bit
 (45 8)  (537 392)  (537 392)  LC_4 Logic Functioning bit
 (36 9)  (528 393)  (528 393)  LC_4 Logic Functioning bit
 (39 9)  (531 393)  (531 393)  LC_4 Logic Functioning bit
 (41 9)  (533 393)  (533 393)  LC_4 Logic Functioning bit
 (42 9)  (534 393)  (534 393)  LC_4 Logic Functioning bit
 (27 10)  (519 394)  (519 394)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 394)  (521 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 394)  (522 394)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 394)  (524 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 394)  (528 394)  LC_5 Logic Functioning bit
 (39 10)  (531 394)  (531 394)  LC_5 Logic Functioning bit
 (41 10)  (533 394)  (533 394)  LC_5 Logic Functioning bit
 (42 10)  (534 394)  (534 394)  LC_5 Logic Functioning bit
 (44 10)  (536 394)  (536 394)  LC_5 Logic Functioning bit
 (45 10)  (537 394)  (537 394)  LC_5 Logic Functioning bit
 (36 11)  (528 395)  (528 395)  LC_5 Logic Functioning bit
 (39 11)  (531 395)  (531 395)  LC_5 Logic Functioning bit
 (41 11)  (533 395)  (533 395)  LC_5 Logic Functioning bit
 (42 11)  (534 395)  (534 395)  LC_5 Logic Functioning bit
 (14 12)  (506 396)  (506 396)  routing T_10_24.wire_logic_cluster/lc_0/out <X> T_10_24.lc_trk_g3_0
 (17 12)  (509 396)  (509 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 396)  (510 396)  routing T_10_24.wire_logic_cluster/lc_1/out <X> T_10_24.lc_trk_g3_1
 (27 12)  (519 396)  (519 396)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 396)  (521 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 396)  (522 396)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 396)  (524 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 396)  (528 396)  LC_6 Logic Functioning bit
 (39 12)  (531 396)  (531 396)  LC_6 Logic Functioning bit
 (41 12)  (533 396)  (533 396)  LC_6 Logic Functioning bit
 (42 12)  (534 396)  (534 396)  LC_6 Logic Functioning bit
 (44 12)  (536 396)  (536 396)  LC_6 Logic Functioning bit
 (45 12)  (537 396)  (537 396)  LC_6 Logic Functioning bit
 (17 13)  (509 397)  (509 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (522 397)  (522 397)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 397)  (528 397)  LC_6 Logic Functioning bit
 (39 13)  (531 397)  (531 397)  LC_6 Logic Functioning bit
 (41 13)  (533 397)  (533 397)  LC_6 Logic Functioning bit
 (42 13)  (534 397)  (534 397)  LC_6 Logic Functioning bit
 (0 14)  (492 398)  (492 398)  routing T_10_24.lc_trk_g3_5 <X> T_10_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 398)  (493 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 398)  (506 398)  routing T_10_24.wire_logic_cluster/lc_4/out <X> T_10_24.lc_trk_g3_4
 (15 14)  (507 398)  (507 398)  routing T_10_24.sp4_h_l_24 <X> T_10_24.lc_trk_g3_5
 (16 14)  (508 398)  (508 398)  routing T_10_24.sp4_h_l_24 <X> T_10_24.lc_trk_g3_5
 (17 14)  (509 398)  (509 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (510 398)  (510 398)  routing T_10_24.sp4_h_l_24 <X> T_10_24.lc_trk_g3_5
 (27 14)  (519 398)  (519 398)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 398)  (521 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 398)  (522 398)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 398)  (524 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (528 398)  (528 398)  LC_7 Logic Functioning bit
 (39 14)  (531 398)  (531 398)  LC_7 Logic Functioning bit
 (41 14)  (533 398)  (533 398)  LC_7 Logic Functioning bit
 (42 14)  (534 398)  (534 398)  LC_7 Logic Functioning bit
 (45 14)  (537 398)  (537 398)  LC_7 Logic Functioning bit
 (0 15)  (492 399)  (492 399)  routing T_10_24.lc_trk_g3_5 <X> T_10_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 399)  (493 399)  routing T_10_24.lc_trk_g3_5 <X> T_10_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (509 399)  (509 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (522 399)  (522 399)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 399)  (528 399)  LC_7 Logic Functioning bit
 (39 15)  (531 399)  (531 399)  LC_7 Logic Functioning bit
 (41 15)  (533 399)  (533 399)  LC_7 Logic Functioning bit
 (42 15)  (534 399)  (534 399)  LC_7 Logic Functioning bit


LogicTile_11_24

 (14 0)  (560 384)  (560 384)  routing T_11_24.wire_logic_cluster/lc_0/out <X> T_11_24.lc_trk_g0_0
 (25 0)  (571 384)  (571 384)  routing T_11_24.sp4_v_b_10 <X> T_11_24.lc_trk_g0_2
 (27 0)  (573 384)  (573 384)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 384)  (574 384)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 384)  (575 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 384)  (576 384)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 384)  (577 384)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 384)  (578 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 384)  (580 384)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 384)  (582 384)  LC_0 Logic Functioning bit
 (45 0)  (591 384)  (591 384)  LC_0 Logic Functioning bit
 (17 1)  (563 385)  (563 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (568 385)  (568 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (569 385)  (569 385)  routing T_11_24.sp4_v_b_10 <X> T_11_24.lc_trk_g0_2
 (25 1)  (571 385)  (571 385)  routing T_11_24.sp4_v_b_10 <X> T_11_24.lc_trk_g0_2
 (29 1)  (575 385)  (575 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 385)  (578 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (579 385)  (579 385)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.input_2_0
 (34 1)  (580 385)  (580 385)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.input_2_0
 (36 1)  (582 385)  (582 385)  LC_0 Logic Functioning bit
 (37 1)  (583 385)  (583 385)  LC_0 Logic Functioning bit
 (39 1)  (585 385)  (585 385)  LC_0 Logic Functioning bit
 (40 1)  (586 385)  (586 385)  LC_0 Logic Functioning bit
 (42 1)  (588 385)  (588 385)  LC_0 Logic Functioning bit
 (48 1)  (594 385)  (594 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (546 386)  (546 386)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (1 2)  (547 386)  (547 386)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (2 2)  (548 386)  (548 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (551 386)  (551 386)  routing T_11_24.sp4_v_t_37 <X> T_11_24.sp4_h_l_37
 (14 2)  (560 386)  (560 386)  routing T_11_24.sp4_v_t_1 <X> T_11_24.lc_trk_g0_4
 (26 2)  (572 386)  (572 386)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 386)  (573 386)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 386)  (574 386)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 386)  (575 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 386)  (577 386)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 386)  (578 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 386)  (579 386)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 386)  (581 386)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.input_2_1
 (36 2)  (582 386)  (582 386)  LC_1 Logic Functioning bit
 (38 2)  (584 386)  (584 386)  LC_1 Logic Functioning bit
 (41 2)  (587 386)  (587 386)  LC_1 Logic Functioning bit
 (45 2)  (591 386)  (591 386)  LC_1 Logic Functioning bit
 (6 3)  (552 387)  (552 387)  routing T_11_24.sp4_v_t_37 <X> T_11_24.sp4_h_l_37
 (14 3)  (560 387)  (560 387)  routing T_11_24.sp4_v_t_1 <X> T_11_24.lc_trk_g0_4
 (16 3)  (562 387)  (562 387)  routing T_11_24.sp4_v_t_1 <X> T_11_24.lc_trk_g0_4
 (17 3)  (563 387)  (563 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (573 387)  (573 387)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 387)  (575 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 387)  (577 387)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 387)  (578 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (579 387)  (579 387)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.input_2_1
 (34 3)  (580 387)  (580 387)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.input_2_1
 (37 3)  (583 387)  (583 387)  LC_1 Logic Functioning bit
 (38 3)  (584 387)  (584 387)  LC_1 Logic Functioning bit
 (41 3)  (587 387)  (587 387)  LC_1 Logic Functioning bit
 (16 4)  (562 388)  (562 388)  routing T_11_24.sp4_v_b_1 <X> T_11_24.lc_trk_g1_1
 (17 4)  (563 388)  (563 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (564 388)  (564 388)  routing T_11_24.sp4_v_b_1 <X> T_11_24.lc_trk_g1_1
 (25 4)  (571 388)  (571 388)  routing T_11_24.sp4_v_b_10 <X> T_11_24.lc_trk_g1_2
 (27 4)  (573 388)  (573 388)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 388)  (574 388)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 388)  (575 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 388)  (576 388)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 388)  (578 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 388)  (579 388)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 388)  (580 388)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 388)  (581 388)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.input_2_2
 (36 4)  (582 388)  (582 388)  LC_2 Logic Functioning bit
 (45 4)  (591 388)  (591 388)  LC_2 Logic Functioning bit
 (22 5)  (568 389)  (568 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (569 389)  (569 389)  routing T_11_24.sp4_v_b_10 <X> T_11_24.lc_trk_g1_2
 (25 5)  (571 389)  (571 389)  routing T_11_24.sp4_v_b_10 <X> T_11_24.lc_trk_g1_2
 (26 5)  (572 389)  (572 389)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 389)  (574 389)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 389)  (575 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 389)  (577 389)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 389)  (578 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (579 389)  (579 389)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.input_2_2
 (34 5)  (580 389)  (580 389)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.input_2_2
 (36 5)  (582 389)  (582 389)  LC_2 Logic Functioning bit
 (37 5)  (583 389)  (583 389)  LC_2 Logic Functioning bit
 (39 5)  (585 389)  (585 389)  LC_2 Logic Functioning bit
 (40 5)  (586 389)  (586 389)  LC_2 Logic Functioning bit
 (42 5)  (588 389)  (588 389)  LC_2 Logic Functioning bit
 (17 6)  (563 390)  (563 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 390)  (564 390)  routing T_11_24.wire_logic_cluster/lc_5/out <X> T_11_24.lc_trk_g1_5
 (29 6)  (575 390)  (575 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 390)  (577 390)  routing T_11_24.lc_trk_g0_4 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 390)  (578 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (583 390)  (583 390)  LC_3 Logic Functioning bit
 (39 6)  (585 390)  (585 390)  LC_3 Logic Functioning bit
 (15 7)  (561 391)  (561 391)  routing T_11_24.bot_op_4 <X> T_11_24.lc_trk_g1_4
 (17 7)  (563 391)  (563 391)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (30 7)  (576 391)  (576 391)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (37 7)  (583 391)  (583 391)  LC_3 Logic Functioning bit
 (39 7)  (585 391)  (585 391)  LC_3 Logic Functioning bit
 (25 8)  (571 392)  (571 392)  routing T_11_24.wire_logic_cluster/lc_2/out <X> T_11_24.lc_trk_g2_2
 (27 8)  (573 392)  (573 392)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 392)  (574 392)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 392)  (575 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 392)  (577 392)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 392)  (578 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 392)  (580 392)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 392)  (582 392)  LC_4 Logic Functioning bit
 (37 8)  (583 392)  (583 392)  LC_4 Logic Functioning bit
 (42 8)  (588 392)  (588 392)  LC_4 Logic Functioning bit
 (50 8)  (596 392)  (596 392)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (597 392)  (597 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (598 392)  (598 392)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (568 393)  (568 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (36 9)  (582 393)  (582 393)  LC_4 Logic Functioning bit
 (37 9)  (583 393)  (583 393)  LC_4 Logic Functioning bit
 (42 9)  (588 393)  (588 393)  LC_4 Logic Functioning bit
 (46 9)  (592 393)  (592 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (597 393)  (597 393)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 10)  (571 394)  (571 394)  routing T_11_24.wire_logic_cluster/lc_6/out <X> T_11_24.lc_trk_g2_6
 (26 10)  (572 394)  (572 394)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 394)  (574 394)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 394)  (575 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 394)  (577 394)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 394)  (578 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 394)  (580 394)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 394)  (582 394)  LC_5 Logic Functioning bit
 (38 10)  (584 394)  (584 394)  LC_5 Logic Functioning bit
 (39 10)  (585 394)  (585 394)  LC_5 Logic Functioning bit
 (43 10)  (589 394)  (589 394)  LC_5 Logic Functioning bit
 (45 10)  (591 394)  (591 394)  LC_5 Logic Functioning bit
 (50 10)  (596 394)  (596 394)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (568 395)  (568 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (573 395)  (573 395)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 395)  (575 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 395)  (576 395)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (38 11)  (584 395)  (584 395)  LC_5 Logic Functioning bit
 (39 11)  (585 395)  (585 395)  LC_5 Logic Functioning bit
 (17 12)  (563 396)  (563 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 396)  (564 396)  routing T_11_24.wire_logic_cluster/lc_1/out <X> T_11_24.lc_trk_g3_1
 (25 12)  (571 396)  (571 396)  routing T_11_24.rgt_op_2 <X> T_11_24.lc_trk_g3_2
 (26 12)  (572 396)  (572 396)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 396)  (573 396)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 396)  (574 396)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 396)  (575 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 396)  (576 396)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 396)  (577 396)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 396)  (578 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 396)  (580 396)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 396)  (581 396)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.input_2_6
 (36 12)  (582 396)  (582 396)  LC_6 Logic Functioning bit
 (45 12)  (591 396)  (591 396)  LC_6 Logic Functioning bit
 (17 13)  (563 397)  (563 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (568 397)  (568 397)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 397)  (570 397)  routing T_11_24.rgt_op_2 <X> T_11_24.lc_trk_g3_2
 (26 13)  (572 397)  (572 397)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 397)  (574 397)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 397)  (575 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 397)  (578 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (580 397)  (580 397)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.input_2_6
 (36 13)  (582 397)  (582 397)  LC_6 Logic Functioning bit
 (37 13)  (583 397)  (583 397)  LC_6 Logic Functioning bit
 (39 13)  (585 397)  (585 397)  LC_6 Logic Functioning bit
 (40 13)  (586 397)  (586 397)  LC_6 Logic Functioning bit
 (42 13)  (588 397)  (588 397)  LC_6 Logic Functioning bit
 (14 14)  (560 398)  (560 398)  routing T_11_24.wire_logic_cluster/lc_4/out <X> T_11_24.lc_trk_g3_4
 (16 14)  (562 398)  (562 398)  routing T_11_24.sp4_v_t_16 <X> T_11_24.lc_trk_g3_5
 (17 14)  (563 398)  (563 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (564 398)  (564 398)  routing T_11_24.sp4_v_t_16 <X> T_11_24.lc_trk_g3_5
 (29 14)  (575 398)  (575 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 398)  (576 398)  routing T_11_24.lc_trk_g0_4 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 398)  (578 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 398)  (580 398)  routing T_11_24.lc_trk_g1_1 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 398)  (582 398)  LC_7 Logic Functioning bit
 (38 14)  (584 398)  (584 398)  LC_7 Logic Functioning bit
 (40 14)  (586 398)  (586 398)  LC_7 Logic Functioning bit
 (42 14)  (588 398)  (588 398)  LC_7 Logic Functioning bit
 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (555 399)  (555 399)  routing T_11_24.sp4_v_b_10 <X> T_11_24.sp4_v_t_47
 (17 15)  (563 399)  (563 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (572 399)  (572 399)  routing T_11_24.lc_trk_g1_2 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 399)  (573 399)  routing T_11_24.lc_trk_g1_2 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 399)  (575 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 399)  (578 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (579 399)  (579 399)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.input_2_7
 (34 15)  (580 399)  (580 399)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.input_2_7
 (36 15)  (582 399)  (582 399)  LC_7 Logic Functioning bit
 (43 15)  (589 399)  (589 399)  LC_7 Logic Functioning bit


LogicTile_12_24

 (3 0)  (603 384)  (603 384)  routing T_12_24.sp12_h_r_0 <X> T_12_24.sp12_v_b_0
 (14 0)  (614 384)  (614 384)  routing T_12_24.sp4_h_r_8 <X> T_12_24.lc_trk_g0_0
 (17 0)  (617 384)  (617 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 384)  (618 384)  routing T_12_24.wire_logic_cluster/lc_1/out <X> T_12_24.lc_trk_g0_1
 (21 0)  (621 384)  (621 384)  routing T_12_24.wire_logic_cluster/lc_3/out <X> T_12_24.lc_trk_g0_3
 (22 0)  (622 384)  (622 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 384)  (625 384)  routing T_12_24.wire_logic_cluster/lc_2/out <X> T_12_24.lc_trk_g0_2
 (26 0)  (626 384)  (626 384)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 384)  (627 384)  routing T_12_24.lc_trk_g1_0 <X> T_12_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 384)  (629 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 384)  (631 384)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 384)  (632 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 384)  (634 384)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 384)  (635 384)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.input_2_0
 (36 0)  (636 384)  (636 384)  LC_0 Logic Functioning bit
 (41 0)  (641 384)  (641 384)  LC_0 Logic Functioning bit
 (43 0)  (643 384)  (643 384)  LC_0 Logic Functioning bit
 (45 0)  (645 384)  (645 384)  LC_0 Logic Functioning bit
 (3 1)  (603 385)  (603 385)  routing T_12_24.sp12_h_r_0 <X> T_12_24.sp12_v_b_0
 (15 1)  (615 385)  (615 385)  routing T_12_24.sp4_h_r_8 <X> T_12_24.lc_trk_g0_0
 (16 1)  (616 385)  (616 385)  routing T_12_24.sp4_h_r_8 <X> T_12_24.lc_trk_g0_0
 (17 1)  (617 385)  (617 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (622 385)  (622 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (628 385)  (628 385)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 385)  (629 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 385)  (632 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (634 385)  (634 385)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.input_2_0
 (35 1)  (635 385)  (635 385)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.input_2_0
 (37 1)  (637 385)  (637 385)  LC_0 Logic Functioning bit
 (41 1)  (641 385)  (641 385)  LC_0 Logic Functioning bit
 (43 1)  (643 385)  (643 385)  LC_0 Logic Functioning bit
 (0 2)  (600 386)  (600 386)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (1 2)  (601 386)  (601 386)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 2)  (602 386)  (602 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 386)  (614 386)  routing T_12_24.lft_op_4 <X> T_12_24.lc_trk_g0_4
 (29 2)  (629 386)  (629 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 386)  (630 386)  routing T_12_24.lc_trk_g0_4 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 386)  (631 386)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 386)  (632 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 386)  (633 386)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 386)  (636 386)  LC_1 Logic Functioning bit
 (45 2)  (645 386)  (645 386)  LC_1 Logic Functioning bit
 (15 3)  (615 387)  (615 387)  routing T_12_24.lft_op_4 <X> T_12_24.lc_trk_g0_4
 (17 3)  (617 387)  (617 387)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (29 3)  (629 387)  (629 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 387)  (632 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (635 387)  (635 387)  routing T_12_24.lc_trk_g0_3 <X> T_12_24.input_2_1
 (36 3)  (636 387)  (636 387)  LC_1 Logic Functioning bit
 (37 3)  (637 387)  (637 387)  LC_1 Logic Functioning bit
 (39 3)  (639 387)  (639 387)  LC_1 Logic Functioning bit
 (40 3)  (640 387)  (640 387)  LC_1 Logic Functioning bit
 (42 3)  (642 387)  (642 387)  LC_1 Logic Functioning bit
 (14 4)  (614 388)  (614 388)  routing T_12_24.wire_logic_cluster/lc_0/out <X> T_12_24.lc_trk_g1_0
 (26 4)  (626 388)  (626 388)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 388)  (629 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 388)  (631 388)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 388)  (632 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 388)  (634 388)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 388)  (636 388)  LC_2 Logic Functioning bit
 (38 4)  (638 388)  (638 388)  LC_2 Logic Functioning bit
 (42 4)  (642 388)  (642 388)  LC_2 Logic Functioning bit
 (43 4)  (643 388)  (643 388)  LC_2 Logic Functioning bit
 (45 4)  (645 388)  (645 388)  LC_2 Logic Functioning bit
 (17 5)  (617 389)  (617 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (628 389)  (628 389)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 389)  (629 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 389)  (632 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (635 389)  (635 389)  routing T_12_24.lc_trk_g0_2 <X> T_12_24.input_2_2
 (42 5)  (642 389)  (642 389)  LC_2 Logic Functioning bit
 (43 5)  (643 389)  (643 389)  LC_2 Logic Functioning bit
 (14 6)  (614 390)  (614 390)  routing T_12_24.lft_op_4 <X> T_12_24.lc_trk_g1_4
 (21 6)  (621 390)  (621 390)  routing T_12_24.bnr_op_7 <X> T_12_24.lc_trk_g1_7
 (22 6)  (622 390)  (622 390)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (29 6)  (629 390)  (629 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 390)  (630 390)  routing T_12_24.lc_trk_g0_4 <X> T_12_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 390)  (631 390)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 390)  (632 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 390)  (633 390)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 390)  (635 390)  routing T_12_24.lc_trk_g2_7 <X> T_12_24.input_2_3
 (36 6)  (636 390)  (636 390)  LC_3 Logic Functioning bit
 (45 6)  (645 390)  (645 390)  LC_3 Logic Functioning bit
 (15 7)  (615 391)  (615 391)  routing T_12_24.lft_op_4 <X> T_12_24.lc_trk_g1_4
 (17 7)  (617 391)  (617 391)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (621 391)  (621 391)  routing T_12_24.bnr_op_7 <X> T_12_24.lc_trk_g1_7
 (26 7)  (626 391)  (626 391)  routing T_12_24.lc_trk_g0_3 <X> T_12_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 391)  (629 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 391)  (632 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (633 391)  (633 391)  routing T_12_24.lc_trk_g2_7 <X> T_12_24.input_2_3
 (35 7)  (635 391)  (635 391)  routing T_12_24.lc_trk_g2_7 <X> T_12_24.input_2_3
 (36 7)  (636 391)  (636 391)  LC_3 Logic Functioning bit
 (37 7)  (637 391)  (637 391)  LC_3 Logic Functioning bit
 (39 7)  (639 391)  (639 391)  LC_3 Logic Functioning bit
 (40 7)  (640 391)  (640 391)  LC_3 Logic Functioning bit
 (42 7)  (642 391)  (642 391)  LC_3 Logic Functioning bit
 (26 8)  (626 392)  (626 392)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 392)  (627 392)  routing T_12_24.lc_trk_g1_0 <X> T_12_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 392)  (629 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 392)  (631 392)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 392)  (632 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 392)  (634 392)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 392)  (636 392)  LC_4 Logic Functioning bit
 (38 8)  (638 392)  (638 392)  LC_4 Logic Functioning bit
 (42 8)  (642 392)  (642 392)  LC_4 Logic Functioning bit
 (43 8)  (643 392)  (643 392)  LC_4 Logic Functioning bit
 (45 8)  (645 392)  (645 392)  LC_4 Logic Functioning bit
 (28 9)  (628 393)  (628 393)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 393)  (629 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 393)  (632 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (42 9)  (642 393)  (642 393)  LC_4 Logic Functioning bit
 (43 9)  (643 393)  (643 393)  LC_4 Logic Functioning bit
 (46 9)  (646 393)  (646 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (653 393)  (653 393)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (614 394)  (614 394)  routing T_12_24.bnl_op_4 <X> T_12_24.lc_trk_g2_4
 (22 10)  (622 394)  (622 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (9 11)  (609 395)  (609 395)  routing T_12_24.sp4_v_b_11 <X> T_12_24.sp4_v_t_42
 (10 11)  (610 395)  (610 395)  routing T_12_24.sp4_v_b_11 <X> T_12_24.sp4_v_t_42
 (14 11)  (614 395)  (614 395)  routing T_12_24.bnl_op_4 <X> T_12_24.lc_trk_g2_4
 (17 11)  (617 395)  (617 395)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (14 0)  (668 384)  (668 384)  routing T_13_24.lft_op_0 <X> T_13_24.lc_trk_g0_0
 (17 0)  (671 384)  (671 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 384)  (672 384)  routing T_13_24.wire_logic_cluster/lc_1/out <X> T_13_24.lc_trk_g0_1
 (22 0)  (676 384)  (676 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (680 384)  (680 384)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 384)  (681 384)  routing T_13_24.lc_trk_g1_0 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 384)  (683 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 384)  (686 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 384)  (687 384)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 384)  (688 384)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 384)  (690 384)  LC_0 Logic Functioning bit
 (41 0)  (695 384)  (695 384)  LC_0 Logic Functioning bit
 (43 0)  (697 384)  (697 384)  LC_0 Logic Functioning bit
 (45 0)  (699 384)  (699 384)  LC_0 Logic Functioning bit
 (8 1)  (662 385)  (662 385)  routing T_13_24.sp4_h_r_1 <X> T_13_24.sp4_v_b_1
 (15 1)  (669 385)  (669 385)  routing T_13_24.lft_op_0 <X> T_13_24.lc_trk_g0_0
 (17 1)  (671 385)  (671 385)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (675 385)  (675 385)  routing T_13_24.sp4_r_v_b_32 <X> T_13_24.lc_trk_g0_3
 (27 1)  (681 385)  (681 385)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 385)  (682 385)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 385)  (683 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 385)  (686 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 385)  (687 385)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.input_2_0
 (34 1)  (688 385)  (688 385)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.input_2_0
 (35 1)  (689 385)  (689 385)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.input_2_0
 (37 1)  (691 385)  (691 385)  LC_0 Logic Functioning bit
 (41 1)  (695 385)  (695 385)  LC_0 Logic Functioning bit
 (43 1)  (697 385)  (697 385)  LC_0 Logic Functioning bit
 (53 1)  (707 385)  (707 385)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 386)  (654 386)  routing T_13_24.glb_netwk_6 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (1 2)  (655 386)  (655 386)  routing T_13_24.glb_netwk_6 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (2 2)  (656 386)  (656 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 386)  (668 386)  routing T_13_24.wire_logic_cluster/lc_4/out <X> T_13_24.lc_trk_g0_4
 (29 2)  (683 386)  (683 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 386)  (685 386)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 386)  (686 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 386)  (687 386)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 386)  (688 386)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 386)  (690 386)  LC_1 Logic Functioning bit
 (37 2)  (691 386)  (691 386)  LC_1 Logic Functioning bit
 (38 2)  (692 386)  (692 386)  LC_1 Logic Functioning bit
 (42 2)  (696 386)  (696 386)  LC_1 Logic Functioning bit
 (43 2)  (697 386)  (697 386)  LC_1 Logic Functioning bit
 (45 2)  (699 386)  (699 386)  LC_1 Logic Functioning bit
 (48 2)  (702 386)  (702 386)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (52 2)  (706 386)  (706 386)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (671 387)  (671 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (680 387)  (680 387)  routing T_13_24.lc_trk_g0_3 <X> T_13_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 387)  (683 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 387)  (686 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (690 387)  (690 387)  LC_1 Logic Functioning bit
 (42 3)  (696 387)  (696 387)  LC_1 Logic Functioning bit
 (43 3)  (697 387)  (697 387)  LC_1 Logic Functioning bit
 (14 4)  (668 388)  (668 388)  routing T_13_24.wire_logic_cluster/lc_0/out <X> T_13_24.lc_trk_g1_0
 (22 4)  (676 388)  (676 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (677 388)  (677 388)  routing T_13_24.sp4_v_b_19 <X> T_13_24.lc_trk_g1_3
 (24 4)  (678 388)  (678 388)  routing T_13_24.sp4_v_b_19 <X> T_13_24.lc_trk_g1_3
 (17 5)  (671 389)  (671 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 6)  (682 390)  (682 390)  routing T_13_24.lc_trk_g2_0 <X> T_13_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 390)  (683 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 390)  (685 390)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 390)  (686 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 390)  (687 390)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 390)  (688 390)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 390)  (689 390)  routing T_13_24.lc_trk_g2_5 <X> T_13_24.input_2_3
 (36 6)  (690 390)  (690 390)  LC_3 Logic Functioning bit
 (45 6)  (699 390)  (699 390)  LC_3 Logic Functioning bit
 (26 7)  (680 391)  (680 391)  routing T_13_24.lc_trk_g2_3 <X> T_13_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 391)  (682 391)  routing T_13_24.lc_trk_g2_3 <X> T_13_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 391)  (683 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 391)  (686 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (687 391)  (687 391)  routing T_13_24.lc_trk_g2_5 <X> T_13_24.input_2_3
 (36 7)  (690 391)  (690 391)  LC_3 Logic Functioning bit
 (37 7)  (691 391)  (691 391)  LC_3 Logic Functioning bit
 (39 7)  (693 391)  (693 391)  LC_3 Logic Functioning bit
 (40 7)  (694 391)  (694 391)  LC_3 Logic Functioning bit
 (42 7)  (696 391)  (696 391)  LC_3 Logic Functioning bit
 (14 8)  (668 392)  (668 392)  routing T_13_24.sp4_h_l_21 <X> T_13_24.lc_trk_g2_0
 (21 8)  (675 392)  (675 392)  routing T_13_24.wire_logic_cluster/lc_3/out <X> T_13_24.lc_trk_g2_3
 (22 8)  (676 392)  (676 392)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (680 392)  (680 392)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 392)  (683 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 392)  (685 392)  routing T_13_24.lc_trk_g2_5 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 392)  (686 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 392)  (687 392)  routing T_13_24.lc_trk_g2_5 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 392)  (689 392)  routing T_13_24.lc_trk_g0_4 <X> T_13_24.input_2_4
 (36 8)  (690 392)  (690 392)  LC_4 Logic Functioning bit
 (37 8)  (691 392)  (691 392)  LC_4 Logic Functioning bit
 (38 8)  (692 392)  (692 392)  LC_4 Logic Functioning bit
 (42 8)  (696 392)  (696 392)  LC_4 Logic Functioning bit
 (45 8)  (699 392)  (699 392)  LC_4 Logic Functioning bit
 (47 8)  (701 392)  (701 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (705 392)  (705 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (669 393)  (669 393)  routing T_13_24.sp4_h_l_21 <X> T_13_24.lc_trk_g2_0
 (16 9)  (670 393)  (670 393)  routing T_13_24.sp4_h_l_21 <X> T_13_24.lc_trk_g2_0
 (17 9)  (671 393)  (671 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (27 9)  (681 393)  (681 393)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 393)  (682 393)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 393)  (683 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 393)  (684 393)  routing T_13_24.lc_trk_g0_3 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 393)  (686 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (690 393)  (690 393)  LC_4 Logic Functioning bit
 (37 9)  (691 393)  (691 393)  LC_4 Logic Functioning bit
 (42 9)  (696 393)  (696 393)  LC_4 Logic Functioning bit
 (43 9)  (697 393)  (697 393)  LC_4 Logic Functioning bit
 (17 10)  (671 394)  (671 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 394)  (672 394)  routing T_13_24.wire_logic_cluster/lc_5/out <X> T_13_24.lc_trk_g2_5
 (21 10)  (675 394)  (675 394)  routing T_13_24.wire_logic_cluster/lc_7/out <X> T_13_24.lc_trk_g2_7
 (22 10)  (676 394)  (676 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (680 394)  (680 394)  routing T_13_24.lc_trk_g2_5 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 394)  (681 394)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 394)  (682 394)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 394)  (683 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 394)  (684 394)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 394)  (686 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 394)  (688 394)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 394)  (690 394)  LC_5 Logic Functioning bit
 (38 10)  (692 394)  (692 394)  LC_5 Logic Functioning bit
 (41 10)  (695 394)  (695 394)  LC_5 Logic Functioning bit
 (45 10)  (699 394)  (699 394)  LC_5 Logic Functioning bit
 (28 11)  (682 395)  (682 395)  routing T_13_24.lc_trk_g2_5 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 395)  (683 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 395)  (685 395)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 395)  (686 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (687 395)  (687 395)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.input_2_5
 (34 11)  (688 395)  (688 395)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.input_2_5
 (36 11)  (690 395)  (690 395)  LC_5 Logic Functioning bit
 (39 11)  (693 395)  (693 395)  LC_5 Logic Functioning bit
 (40 11)  (694 395)  (694 395)  LC_5 Logic Functioning bit
 (14 12)  (668 396)  (668 396)  routing T_13_24.sp4_h_l_21 <X> T_13_24.lc_trk_g3_0
 (21 12)  (675 396)  (675 396)  routing T_13_24.rgt_op_3 <X> T_13_24.lc_trk_g3_3
 (22 12)  (676 396)  (676 396)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 396)  (678 396)  routing T_13_24.rgt_op_3 <X> T_13_24.lc_trk_g3_3
 (15 13)  (669 397)  (669 397)  routing T_13_24.sp4_h_l_21 <X> T_13_24.lc_trk_g3_0
 (16 13)  (670 397)  (670 397)  routing T_13_24.sp4_h_l_21 <X> T_13_24.lc_trk_g3_0
 (17 13)  (671 397)  (671 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (16 14)  (670 398)  (670 398)  routing T_13_24.sp4_v_b_37 <X> T_13_24.lc_trk_g3_5
 (17 14)  (671 398)  (671 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 398)  (672 398)  routing T_13_24.sp4_v_b_37 <X> T_13_24.lc_trk_g3_5
 (21 14)  (675 398)  (675 398)  routing T_13_24.bnl_op_7 <X> T_13_24.lc_trk_g3_7
 (22 14)  (676 398)  (676 398)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (680 398)  (680 398)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 398)  (681 398)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 398)  (682 398)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 398)  (683 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 398)  (684 398)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 398)  (685 398)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 398)  (686 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 398)  (687 398)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 398)  (688 398)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 398)  (690 398)  LC_7 Logic Functioning bit
 (38 14)  (692 398)  (692 398)  LC_7 Logic Functioning bit
 (41 14)  (695 398)  (695 398)  LC_7 Logic Functioning bit
 (45 14)  (699 398)  (699 398)  LC_7 Logic Functioning bit
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (672 399)  (672 399)  routing T_13_24.sp4_v_b_37 <X> T_13_24.lc_trk_g3_5
 (21 15)  (675 399)  (675 399)  routing T_13_24.bnl_op_7 <X> T_13_24.lc_trk_g3_7
 (26 15)  (680 399)  (680 399)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 399)  (682 399)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 399)  (683 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 399)  (685 399)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 399)  (686 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (687 399)  (687 399)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.input_2_7
 (34 15)  (688 399)  (688 399)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.input_2_7
 (36 15)  (690 399)  (690 399)  LC_7 Logic Functioning bit
 (39 15)  (693 399)  (693 399)  LC_7 Logic Functioning bit
 (40 15)  (694 399)  (694 399)  LC_7 Logic Functioning bit


LogicTile_14_24

 (21 0)  (729 384)  (729 384)  routing T_14_24.lft_op_3 <X> T_14_24.lc_trk_g0_3
 (22 0)  (730 384)  (730 384)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 384)  (732 384)  routing T_14_24.lft_op_3 <X> T_14_24.lc_trk_g0_3
 (0 2)  (708 386)  (708 386)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (1 2)  (709 386)  (709 386)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 2)  (710 386)  (710 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (729 386)  (729 386)  routing T_14_24.lft_op_7 <X> T_14_24.lc_trk_g0_7
 (22 2)  (730 386)  (730 386)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 386)  (732 386)  routing T_14_24.lft_op_7 <X> T_14_24.lc_trk_g0_7
 (22 4)  (730 388)  (730 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (729 389)  (729 389)  routing T_14_24.sp4_r_v_b_27 <X> T_14_24.lc_trk_g1_3
 (21 6)  (729 390)  (729 390)  routing T_14_24.wire_logic_cluster/lc_7/out <X> T_14_24.lc_trk_g1_7
 (22 6)  (730 390)  (730 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (734 390)  (734 390)  routing T_14_24.lc_trk_g2_5 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 390)  (735 390)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 390)  (736 390)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 390)  (737 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 390)  (740 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 390)  (742 390)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 390)  (744 390)  LC_3 Logic Functioning bit
 (45 6)  (753 390)  (753 390)  LC_3 Logic Functioning bit
 (46 6)  (754 390)  (754 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (28 7)  (736 391)  (736 391)  routing T_14_24.lc_trk_g2_5 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 391)  (737 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 391)  (738 391)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 391)  (739 391)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 391)  (740 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (743 391)  (743 391)  routing T_14_24.lc_trk_g0_3 <X> T_14_24.input_2_3
 (36 7)  (744 391)  (744 391)  LC_3 Logic Functioning bit
 (37 7)  (745 391)  (745 391)  LC_3 Logic Functioning bit
 (38 7)  (746 391)  (746 391)  LC_3 Logic Functioning bit
 (41 7)  (749 391)  (749 391)  LC_3 Logic Functioning bit
 (43 7)  (751 391)  (751 391)  LC_3 Logic Functioning bit
 (14 8)  (722 392)  (722 392)  routing T_14_24.sp4_h_l_21 <X> T_14_24.lc_trk_g2_0
 (15 9)  (723 393)  (723 393)  routing T_14_24.sp4_h_l_21 <X> T_14_24.lc_trk_g2_0
 (16 9)  (724 393)  (724 393)  routing T_14_24.sp4_h_l_21 <X> T_14_24.lc_trk_g2_0
 (17 9)  (725 393)  (725 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (15 10)  (723 394)  (723 394)  routing T_14_24.sp4_h_r_45 <X> T_14_24.lc_trk_g2_5
 (16 10)  (724 394)  (724 394)  routing T_14_24.sp4_h_r_45 <X> T_14_24.lc_trk_g2_5
 (17 10)  (725 394)  (725 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 394)  (726 394)  routing T_14_24.sp4_h_r_45 <X> T_14_24.lc_trk_g2_5
 (18 11)  (726 395)  (726 395)  routing T_14_24.sp4_h_r_45 <X> T_14_24.lc_trk_g2_5
 (8 12)  (716 396)  (716 396)  routing T_14_24.sp4_h_l_47 <X> T_14_24.sp4_h_r_10
 (14 12)  (722 396)  (722 396)  routing T_14_24.sp4_v_t_21 <X> T_14_24.lc_trk_g3_0
 (21 12)  (729 396)  (729 396)  routing T_14_24.wire_logic_cluster/lc_3/out <X> T_14_24.lc_trk_g3_3
 (22 12)  (730 396)  (730 396)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (735 396)  (735 396)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 396)  (736 396)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 396)  (737 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 396)  (738 396)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 396)  (739 396)  routing T_14_24.lc_trk_g2_5 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 396)  (740 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 396)  (741 396)  routing T_14_24.lc_trk_g2_5 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 396)  (744 396)  LC_6 Logic Functioning bit
 (41 12)  (749 396)  (749 396)  LC_6 Logic Functioning bit
 (43 12)  (751 396)  (751 396)  LC_6 Logic Functioning bit
 (45 12)  (753 396)  (753 396)  LC_6 Logic Functioning bit
 (14 13)  (722 397)  (722 397)  routing T_14_24.sp4_v_t_21 <X> T_14_24.lc_trk_g3_0
 (16 13)  (724 397)  (724 397)  routing T_14_24.sp4_v_t_21 <X> T_14_24.lc_trk_g3_0
 (17 13)  (725 397)  (725 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (26 13)  (734 397)  (734 397)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 397)  (735 397)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 397)  (737 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 397)  (738 397)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 397)  (740 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (741 397)  (741 397)  routing T_14_24.lc_trk_g2_0 <X> T_14_24.input_2_6
 (37 13)  (745 397)  (745 397)  LC_6 Logic Functioning bit
 (41 13)  (749 397)  (749 397)  LC_6 Logic Functioning bit
 (43 13)  (751 397)  (751 397)  LC_6 Logic Functioning bit
 (46 13)  (754 397)  (754 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (10 14)  (718 398)  (718 398)  routing T_14_24.sp4_v_b_5 <X> T_14_24.sp4_h_l_47
 (25 14)  (733 398)  (733 398)  routing T_14_24.wire_logic_cluster/lc_6/out <X> T_14_24.lc_trk_g3_6
 (27 14)  (735 398)  (735 398)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 398)  (737 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 398)  (739 398)  routing T_14_24.lc_trk_g1_7 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 398)  (740 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 398)  (742 398)  routing T_14_24.lc_trk_g1_7 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 398)  (743 398)  routing T_14_24.lc_trk_g0_7 <X> T_14_24.input_2_7
 (36 14)  (744 398)  (744 398)  LC_7 Logic Functioning bit
 (37 14)  (745 398)  (745 398)  LC_7 Logic Functioning bit
 (39 14)  (747 398)  (747 398)  LC_7 Logic Functioning bit
 (43 14)  (751 398)  (751 398)  LC_7 Logic Functioning bit
 (45 14)  (753 398)  (753 398)  LC_7 Logic Functioning bit
 (52 14)  (760 398)  (760 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (730 399)  (730 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (735 399)  (735 399)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 399)  (736 399)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 399)  (737 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 399)  (738 399)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 399)  (739 399)  routing T_14_24.lc_trk_g1_7 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 399)  (740 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (743 399)  (743 399)  routing T_14_24.lc_trk_g0_7 <X> T_14_24.input_2_7
 (36 15)  (744 399)  (744 399)  LC_7 Logic Functioning bit
 (37 15)  (745 399)  (745 399)  LC_7 Logic Functioning bit
 (38 15)  (746 399)  (746 399)  LC_7 Logic Functioning bit
 (39 15)  (747 399)  (747 399)  LC_7 Logic Functioning bit
 (51 15)  (759 399)  (759 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_24

 (14 0)  (776 384)  (776 384)  routing T_15_24.bnr_op_0 <X> T_15_24.lc_trk_g0_0
 (17 0)  (779 384)  (779 384)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (780 384)  (780 384)  routing T_15_24.bnr_op_1 <X> T_15_24.lc_trk_g0_1
 (29 0)  (791 384)  (791 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 384)  (792 384)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 384)  (793 384)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 384)  (794 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 384)  (795 384)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 384)  (796 384)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 384)  (797 384)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.input_2_0
 (37 0)  (799 384)  (799 384)  LC_0 Logic Functioning bit
 (39 0)  (801 384)  (801 384)  LC_0 Logic Functioning bit
 (45 0)  (807 384)  (807 384)  LC_0 Logic Functioning bit
 (8 1)  (770 385)  (770 385)  routing T_15_24.sp4_h_r_1 <X> T_15_24.sp4_v_b_1
 (14 1)  (776 385)  (776 385)  routing T_15_24.bnr_op_0 <X> T_15_24.lc_trk_g0_0
 (17 1)  (779 385)  (779 385)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (780 385)  (780 385)  routing T_15_24.bnr_op_1 <X> T_15_24.lc_trk_g0_1
 (22 1)  (784 385)  (784 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (791 385)  (791 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 385)  (793 385)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 385)  (794 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (795 385)  (795 385)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.input_2_0
 (34 1)  (796 385)  (796 385)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.input_2_0
 (35 1)  (797 385)  (797 385)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.input_2_0
 (36 1)  (798 385)  (798 385)  LC_0 Logic Functioning bit
 (37 1)  (799 385)  (799 385)  LC_0 Logic Functioning bit
 (38 1)  (800 385)  (800 385)  LC_0 Logic Functioning bit
 (42 1)  (804 385)  (804 385)  LC_0 Logic Functioning bit
 (0 2)  (762 386)  (762 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (1 2)  (763 386)  (763 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (764 386)  (764 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 386)  (777 386)  routing T_15_24.sp4_h_r_21 <X> T_15_24.lc_trk_g0_5
 (16 2)  (778 386)  (778 386)  routing T_15_24.sp4_h_r_21 <X> T_15_24.lc_trk_g0_5
 (17 2)  (779 386)  (779 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (780 386)  (780 386)  routing T_15_24.sp4_h_r_21 <X> T_15_24.lc_trk_g0_5
 (26 2)  (788 386)  (788 386)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 386)  (791 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 386)  (794 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 386)  (796 386)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 386)  (799 386)  LC_1 Logic Functioning bit
 (39 2)  (801 386)  (801 386)  LC_1 Logic Functioning bit
 (45 2)  (807 386)  (807 386)  LC_1 Logic Functioning bit
 (18 3)  (780 387)  (780 387)  routing T_15_24.sp4_h_r_21 <X> T_15_24.lc_trk_g0_5
 (29 3)  (791 387)  (791 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 387)  (793 387)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 387)  (794 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (795 387)  (795 387)  routing T_15_24.lc_trk_g3_0 <X> T_15_24.input_2_1
 (34 3)  (796 387)  (796 387)  routing T_15_24.lc_trk_g3_0 <X> T_15_24.input_2_1
 (36 3)  (798 387)  (798 387)  LC_1 Logic Functioning bit
 (37 3)  (799 387)  (799 387)  LC_1 Logic Functioning bit
 (39 3)  (801 387)  (801 387)  LC_1 Logic Functioning bit
 (43 3)  (805 387)  (805 387)  LC_1 Logic Functioning bit
 (0 4)  (762 388)  (762 388)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_7/cen
 (1 4)  (763 388)  (763 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (776 388)  (776 388)  routing T_15_24.sp4_v_b_0 <X> T_15_24.lc_trk_g1_0
 (17 4)  (779 388)  (779 388)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (780 388)  (780 388)  routing T_15_24.wire_logic_cluster/lc_1/out <X> T_15_24.lc_trk_g1_1
 (21 4)  (783 388)  (783 388)  routing T_15_24.sp4_v_b_11 <X> T_15_24.lc_trk_g1_3
 (22 4)  (784 388)  (784 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (785 388)  (785 388)  routing T_15_24.sp4_v_b_11 <X> T_15_24.lc_trk_g1_3
 (29 4)  (791 388)  (791 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 388)  (792 388)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 388)  (794 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 388)  (796 388)  routing T_15_24.lc_trk_g1_0 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 388)  (799 388)  LC_2 Logic Functioning bit
 (39 4)  (801 388)  (801 388)  LC_2 Logic Functioning bit
 (45 4)  (807 388)  (807 388)  LC_2 Logic Functioning bit
 (0 5)  (762 389)  (762 389)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_7/cen
 (1 5)  (763 389)  (763 389)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_7/cen
 (16 5)  (778 389)  (778 389)  routing T_15_24.sp4_v_b_0 <X> T_15_24.lc_trk_g1_0
 (17 5)  (779 389)  (779 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (783 389)  (783 389)  routing T_15_24.sp4_v_b_11 <X> T_15_24.lc_trk_g1_3
 (29 5)  (791 389)  (791 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 389)  (794 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 389)  (796 389)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.input_2_2
 (36 5)  (798 389)  (798 389)  LC_2 Logic Functioning bit
 (37 5)  (799 389)  (799 389)  LC_2 Logic Functioning bit
 (38 5)  (800 389)  (800 389)  LC_2 Logic Functioning bit
 (42 5)  (804 389)  (804 389)  LC_2 Logic Functioning bit
 (14 6)  (776 390)  (776 390)  routing T_15_24.wire_logic_cluster/lc_4/out <X> T_15_24.lc_trk_g1_4
 (17 6)  (779 390)  (779 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 390)  (780 390)  routing T_15_24.wire_logic_cluster/lc_5/out <X> T_15_24.lc_trk_g1_5
 (25 6)  (787 390)  (787 390)  routing T_15_24.wire_logic_cluster/lc_6/out <X> T_15_24.lc_trk_g1_6
 (17 7)  (779 391)  (779 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (784 391)  (784 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (3 8)  (765 392)  (765 392)  routing T_15_24.sp12_h_r_1 <X> T_15_24.sp12_v_b_1
 (12 8)  (774 392)  (774 392)  routing T_15_24.sp4_v_b_8 <X> T_15_24.sp4_h_r_8
 (25 8)  (787 392)  (787 392)  routing T_15_24.wire_logic_cluster/lc_2/out <X> T_15_24.lc_trk_g2_2
 (29 8)  (791 392)  (791 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 392)  (793 392)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 392)  (794 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (43 8)  (805 392)  (805 392)  LC_4 Logic Functioning bit
 (45 8)  (807 392)  (807 392)  LC_4 Logic Functioning bit
 (3 9)  (765 393)  (765 393)  routing T_15_24.sp12_h_r_1 <X> T_15_24.sp12_v_b_1
 (11 9)  (773 393)  (773 393)  routing T_15_24.sp4_v_b_8 <X> T_15_24.sp4_h_r_8
 (22 9)  (784 393)  (784 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (791 393)  (791 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 393)  (794 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (795 393)  (795 393)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.input_2_4
 (35 9)  (797 393)  (797 393)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.input_2_4
 (36 9)  (798 393)  (798 393)  LC_4 Logic Functioning bit
 (38 9)  (800 393)  (800 393)  LC_4 Logic Functioning bit
 (41 9)  (803 393)  (803 393)  LC_4 Logic Functioning bit
 (42 9)  (804 393)  (804 393)  LC_4 Logic Functioning bit
 (43 9)  (805 393)  (805 393)  LC_4 Logic Functioning bit
 (26 10)  (788 394)  (788 394)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 394)  (791 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 394)  (794 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 394)  (795 394)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 394)  (796 394)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 394)  (797 394)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.input_2_5
 (37 10)  (799 394)  (799 394)  LC_5 Logic Functioning bit
 (39 10)  (801 394)  (801 394)  LC_5 Logic Functioning bit
 (45 10)  (807 394)  (807 394)  LC_5 Logic Functioning bit
 (29 11)  (791 395)  (791 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 395)  (794 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (796 395)  (796 395)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.input_2_5
 (36 11)  (798 395)  (798 395)  LC_5 Logic Functioning bit
 (37 11)  (799 395)  (799 395)  LC_5 Logic Functioning bit
 (39 11)  (801 395)  (801 395)  LC_5 Logic Functioning bit
 (43 11)  (805 395)  (805 395)  LC_5 Logic Functioning bit
 (14 12)  (776 396)  (776 396)  routing T_15_24.wire_logic_cluster/lc_0/out <X> T_15_24.lc_trk_g3_0
 (16 12)  (778 396)  (778 396)  routing T_15_24.sp12_v_t_6 <X> T_15_24.lc_trk_g3_1
 (17 12)  (779 396)  (779 396)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (22 12)  (784 396)  (784 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (29 12)  (791 396)  (791 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 396)  (792 396)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 396)  (793 396)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 396)  (794 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 396)  (795 396)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 396)  (796 396)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 396)  (797 396)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.input_2_6
 (37 12)  (799 396)  (799 396)  LC_6 Logic Functioning bit
 (39 12)  (801 396)  (801 396)  LC_6 Logic Functioning bit
 (45 12)  (807 396)  (807 396)  LC_6 Logic Functioning bit
 (17 13)  (779 397)  (779 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (29 13)  (791 397)  (791 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 397)  (794 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (796 397)  (796 397)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.input_2_6
 (36 13)  (798 397)  (798 397)  LC_6 Logic Functioning bit
 (37 13)  (799 397)  (799 397)  LC_6 Logic Functioning bit
 (38 13)  (800 397)  (800 397)  LC_6 Logic Functioning bit
 (42 13)  (804 397)  (804 397)  LC_6 Logic Functioning bit
 (21 14)  (783 398)  (783 398)  routing T_15_24.sp4_v_t_18 <X> T_15_24.lc_trk_g3_7
 (22 14)  (784 398)  (784 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (785 398)  (785 398)  routing T_15_24.sp4_v_t_18 <X> T_15_24.lc_trk_g3_7
 (26 14)  (788 398)  (788 398)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 398)  (791 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 398)  (794 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (797 398)  (797 398)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.input_2_7
 (37 14)  (799 398)  (799 398)  LC_7 Logic Functioning bit
 (39 14)  (801 398)  (801 398)  LC_7 Logic Functioning bit
 (45 14)  (807 398)  (807 398)  LC_7 Logic Functioning bit
 (51 14)  (813 398)  (813 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (779 399)  (779 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (784 399)  (784 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (791 399)  (791 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 399)  (793 399)  routing T_15_24.lc_trk_g0_2 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 399)  (794 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (796 399)  (796 399)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.input_2_7
 (35 15)  (797 399)  (797 399)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.input_2_7
 (36 15)  (798 399)  (798 399)  LC_7 Logic Functioning bit
 (37 15)  (799 399)  (799 399)  LC_7 Logic Functioning bit
 (39 15)  (801 399)  (801 399)  LC_7 Logic Functioning bit
 (43 15)  (805 399)  (805 399)  LC_7 Logic Functioning bit


LogicTile_16_24

 (0 0)  (816 384)  (816 384)  Negative Clock bit

 (25 0)  (841 384)  (841 384)  routing T_16_24.sp12_h_r_2 <X> T_16_24.lc_trk_g0_2
 (27 0)  (843 384)  (843 384)  routing T_16_24.lc_trk_g1_0 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 384)  (845 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (852 384)  (852 384)  LC_0 Logic Functioning bit
 (39 0)  (855 384)  (855 384)  LC_0 Logic Functioning bit
 (41 0)  (857 384)  (857 384)  LC_0 Logic Functioning bit
 (42 0)  (858 384)  (858 384)  LC_0 Logic Functioning bit
 (44 0)  (860 384)  (860 384)  LC_0 Logic Functioning bit
 (45 0)  (861 384)  (861 384)  LC_0 Logic Functioning bit
 (47 0)  (863 384)  (863 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (838 385)  (838 385)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (840 385)  (840 385)  routing T_16_24.sp12_h_r_2 <X> T_16_24.lc_trk_g0_2
 (25 1)  (841 385)  (841 385)  routing T_16_24.sp12_h_r_2 <X> T_16_24.lc_trk_g0_2
 (32 1)  (848 385)  (848 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 385)  (849 385)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_0
 (34 1)  (850 385)  (850 385)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_0
 (35 1)  (851 385)  (851 385)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.input_2_0
 (36 1)  (852 385)  (852 385)  LC_0 Logic Functioning bit
 (39 1)  (855 385)  (855 385)  LC_0 Logic Functioning bit
 (41 1)  (857 385)  (857 385)  LC_0 Logic Functioning bit
 (42 1)  (858 385)  (858 385)  LC_0 Logic Functioning bit
 (0 2)  (816 386)  (816 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (1 2)  (817 386)  (817 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (843 386)  (843 386)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 386)  (844 386)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 386)  (845 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 386)  (848 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 386)  (852 386)  LC_1 Logic Functioning bit
 (39 2)  (855 386)  (855 386)  LC_1 Logic Functioning bit
 (41 2)  (857 386)  (857 386)  LC_1 Logic Functioning bit
 (42 2)  (858 386)  (858 386)  LC_1 Logic Functioning bit
 (44 2)  (860 386)  (860 386)  LC_1 Logic Functioning bit
 (45 2)  (861 386)  (861 386)  LC_1 Logic Functioning bit
 (47 2)  (863 386)  (863 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (867 386)  (867 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (36 3)  (852 387)  (852 387)  LC_1 Logic Functioning bit
 (39 3)  (855 387)  (855 387)  LC_1 Logic Functioning bit
 (41 3)  (857 387)  (857 387)  LC_1 Logic Functioning bit
 (42 3)  (858 387)  (858 387)  LC_1 Logic Functioning bit
 (0 4)  (816 388)  (816 388)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (1 4)  (817 388)  (817 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (830 388)  (830 388)  routing T_16_24.wire_logic_cluster/lc_0/out <X> T_16_24.lc_trk_g1_0
 (21 4)  (837 388)  (837 388)  routing T_16_24.wire_logic_cluster/lc_3/out <X> T_16_24.lc_trk_g1_3
 (22 4)  (838 388)  (838 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 388)  (841 388)  routing T_16_24.wire_logic_cluster/lc_2/out <X> T_16_24.lc_trk_g1_2
 (27 4)  (843 388)  (843 388)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 388)  (845 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 388)  (848 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 388)  (852 388)  LC_2 Logic Functioning bit
 (39 4)  (855 388)  (855 388)  LC_2 Logic Functioning bit
 (41 4)  (857 388)  (857 388)  LC_2 Logic Functioning bit
 (42 4)  (858 388)  (858 388)  LC_2 Logic Functioning bit
 (44 4)  (860 388)  (860 388)  LC_2 Logic Functioning bit
 (45 4)  (861 388)  (861 388)  LC_2 Logic Functioning bit
 (47 4)  (863 388)  (863 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (817 389)  (817 389)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (17 5)  (833 389)  (833 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (838 389)  (838 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 389)  (846 389)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 389)  (852 389)  LC_2 Logic Functioning bit
 (39 5)  (855 389)  (855 389)  LC_2 Logic Functioning bit
 (41 5)  (857 389)  (857 389)  LC_2 Logic Functioning bit
 (42 5)  (858 389)  (858 389)  LC_2 Logic Functioning bit
 (53 5)  (869 389)  (869 389)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (16 6)  (832 390)  (832 390)  routing T_16_24.sp4_v_b_13 <X> T_16_24.lc_trk_g1_5
 (17 6)  (833 390)  (833 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 390)  (834 390)  routing T_16_24.sp4_v_b_13 <X> T_16_24.lc_trk_g1_5
 (25 6)  (841 390)  (841 390)  routing T_16_24.wire_logic_cluster/lc_6/out <X> T_16_24.lc_trk_g1_6
 (27 6)  (843 390)  (843 390)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 390)  (845 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 390)  (848 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 390)  (852 390)  LC_3 Logic Functioning bit
 (39 6)  (855 390)  (855 390)  LC_3 Logic Functioning bit
 (41 6)  (857 390)  (857 390)  LC_3 Logic Functioning bit
 (42 6)  (858 390)  (858 390)  LC_3 Logic Functioning bit
 (44 6)  (860 390)  (860 390)  LC_3 Logic Functioning bit
 (45 6)  (861 390)  (861 390)  LC_3 Logic Functioning bit
 (51 6)  (867 390)  (867 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (834 391)  (834 391)  routing T_16_24.sp4_v_b_13 <X> T_16_24.lc_trk_g1_5
 (22 7)  (838 391)  (838 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (846 391)  (846 391)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 391)  (852 391)  LC_3 Logic Functioning bit
 (39 7)  (855 391)  (855 391)  LC_3 Logic Functioning bit
 (41 7)  (857 391)  (857 391)  LC_3 Logic Functioning bit
 (42 7)  (858 391)  (858 391)  LC_3 Logic Functioning bit
 (47 7)  (863 391)  (863 391)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (25 8)  (841 392)  (841 392)  routing T_16_24.sp4_h_r_34 <X> T_16_24.lc_trk_g2_2
 (27 8)  (843 392)  (843 392)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 392)  (844 392)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 392)  (845 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 392)  (846 392)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 392)  (848 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 392)  (852 392)  LC_4 Logic Functioning bit
 (39 8)  (855 392)  (855 392)  LC_4 Logic Functioning bit
 (41 8)  (857 392)  (857 392)  LC_4 Logic Functioning bit
 (42 8)  (858 392)  (858 392)  LC_4 Logic Functioning bit
 (44 8)  (860 392)  (860 392)  LC_4 Logic Functioning bit
 (45 8)  (861 392)  (861 392)  LC_4 Logic Functioning bit
 (47 8)  (863 392)  (863 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (864 392)  (864 392)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (838 393)  (838 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 393)  (839 393)  routing T_16_24.sp4_h_r_34 <X> T_16_24.lc_trk_g2_2
 (24 9)  (840 393)  (840 393)  routing T_16_24.sp4_h_r_34 <X> T_16_24.lc_trk_g2_2
 (36 9)  (852 393)  (852 393)  LC_4 Logic Functioning bit
 (39 9)  (855 393)  (855 393)  LC_4 Logic Functioning bit
 (41 9)  (857 393)  (857 393)  LC_4 Logic Functioning bit
 (42 9)  (858 393)  (858 393)  LC_4 Logic Functioning bit
 (29 10)  (845 394)  (845 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 394)  (848 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 394)  (852 394)  LC_5 Logic Functioning bit
 (39 10)  (855 394)  (855 394)  LC_5 Logic Functioning bit
 (41 10)  (857 394)  (857 394)  LC_5 Logic Functioning bit
 (42 10)  (858 394)  (858 394)  LC_5 Logic Functioning bit
 (44 10)  (860 394)  (860 394)  LC_5 Logic Functioning bit
 (45 10)  (861 394)  (861 394)  LC_5 Logic Functioning bit
 (47 10)  (863 394)  (863 394)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (30 11)  (846 395)  (846 395)  routing T_16_24.lc_trk_g0_2 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 395)  (852 395)  LC_5 Logic Functioning bit
 (39 11)  (855 395)  (855 395)  LC_5 Logic Functioning bit
 (41 11)  (857 395)  (857 395)  LC_5 Logic Functioning bit
 (42 11)  (858 395)  (858 395)  LC_5 Logic Functioning bit
 (12 12)  (828 396)  (828 396)  routing T_16_24.sp4_v_b_5 <X> T_16_24.sp4_h_r_11
 (17 12)  (833 396)  (833 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 396)  (834 396)  routing T_16_24.wire_logic_cluster/lc_1/out <X> T_16_24.lc_trk_g3_1
 (22 12)  (838 396)  (838 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (843 396)  (843 396)  routing T_16_24.lc_trk_g1_6 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 396)  (845 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 396)  (846 396)  routing T_16_24.lc_trk_g1_6 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 396)  (848 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 396)  (852 396)  LC_6 Logic Functioning bit
 (39 12)  (855 396)  (855 396)  LC_6 Logic Functioning bit
 (41 12)  (857 396)  (857 396)  LC_6 Logic Functioning bit
 (42 12)  (858 396)  (858 396)  LC_6 Logic Functioning bit
 (44 12)  (860 396)  (860 396)  LC_6 Logic Functioning bit
 (45 12)  (861 396)  (861 396)  LC_6 Logic Functioning bit
 (47 12)  (863 396)  (863 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (864 396)  (864 396)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (11 13)  (827 397)  (827 397)  routing T_16_24.sp4_v_b_5 <X> T_16_24.sp4_h_r_11
 (13 13)  (829 397)  (829 397)  routing T_16_24.sp4_v_b_5 <X> T_16_24.sp4_h_r_11
 (30 13)  (846 397)  (846 397)  routing T_16_24.lc_trk_g1_6 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 397)  (852 397)  LC_6 Logic Functioning bit
 (39 13)  (855 397)  (855 397)  LC_6 Logic Functioning bit
 (41 13)  (857 397)  (857 397)  LC_6 Logic Functioning bit
 (42 13)  (858 397)  (858 397)  LC_6 Logic Functioning bit
 (1 14)  (817 398)  (817 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 398)  (830 398)  routing T_16_24.wire_logic_cluster/lc_4/out <X> T_16_24.lc_trk_g3_4
 (21 14)  (837 398)  (837 398)  routing T_16_24.wire_logic_cluster/lc_7/out <X> T_16_24.lc_trk_g3_7
 (22 14)  (838 398)  (838 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (843 398)  (843 398)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 398)  (844 398)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 398)  (845 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 398)  (846 398)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 398)  (848 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 398)  (852 398)  LC_7 Logic Functioning bit
 (39 14)  (855 398)  (855 398)  LC_7 Logic Functioning bit
 (41 14)  (857 398)  (857 398)  LC_7 Logic Functioning bit
 (42 14)  (858 398)  (858 398)  LC_7 Logic Functioning bit
 (44 14)  (860 398)  (860 398)  LC_7 Logic Functioning bit
 (45 14)  (861 398)  (861 398)  LC_7 Logic Functioning bit
 (47 14)  (863 398)  (863 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (868 398)  (868 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (816 399)  (816 399)  routing T_16_24.lc_trk_g1_5 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 399)  (817 399)  routing T_16_24.lc_trk_g1_5 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (833 399)  (833 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (846 399)  (846 399)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 399)  (852 399)  LC_7 Logic Functioning bit
 (39 15)  (855 399)  (855 399)  LC_7 Logic Functioning bit
 (41 15)  (857 399)  (857 399)  LC_7 Logic Functioning bit
 (42 15)  (858 399)  (858 399)  LC_7 Logic Functioning bit


LogicTile_17_24

 (0 0)  (874 384)  (874 384)  Negative Clock bit

 (3 0)  (877 384)  (877 384)  routing T_17_24.sp12_v_t_23 <X> T_17_24.sp12_v_b_0
 (12 0)  (886 384)  (886 384)  routing T_17_24.sp4_h_l_46 <X> T_17_24.sp4_h_r_2
 (14 0)  (888 384)  (888 384)  routing T_17_24.wire_logic_cluster/lc_0/out <X> T_17_24.lc_trk_g0_0
 (28 0)  (902 384)  (902 384)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 384)  (903 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 384)  (904 384)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (36 0)  (910 384)  (910 384)  LC_0 Logic Functioning bit
 (39 0)  (913 384)  (913 384)  LC_0 Logic Functioning bit
 (41 0)  (915 384)  (915 384)  LC_0 Logic Functioning bit
 (42 0)  (916 384)  (916 384)  LC_0 Logic Functioning bit
 (44 0)  (918 384)  (918 384)  LC_0 Logic Functioning bit
 (45 0)  (919 384)  (919 384)  LC_0 Logic Functioning bit
 (8 1)  (882 385)  (882 385)  routing T_17_24.sp4_h_l_36 <X> T_17_24.sp4_v_b_1
 (9 1)  (883 385)  (883 385)  routing T_17_24.sp4_h_l_36 <X> T_17_24.sp4_v_b_1
 (12 1)  (886 385)  (886 385)  routing T_17_24.sp4_h_r_2 <X> T_17_24.sp4_v_b_2
 (13 1)  (887 385)  (887 385)  routing T_17_24.sp4_h_l_46 <X> T_17_24.sp4_h_r_2
 (17 1)  (891 385)  (891 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (30 1)  (904 385)  (904 385)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 385)  (906 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (910 385)  (910 385)  LC_0 Logic Functioning bit
 (39 1)  (913 385)  (913 385)  LC_0 Logic Functioning bit
 (41 1)  (915 385)  (915 385)  LC_0 Logic Functioning bit
 (42 1)  (916 385)  (916 385)  LC_0 Logic Functioning bit
 (46 1)  (920 385)  (920 385)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (874 386)  (874 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (1 2)  (875 386)  (875 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (2 2)  (876 386)  (876 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 386)  (888 386)  routing T_17_24.sp4_v_t_1 <X> T_17_24.lc_trk_g0_4
 (25 2)  (899 386)  (899 386)  routing T_17_24.sp4_v_t_3 <X> T_17_24.lc_trk_g0_6
 (29 2)  (903 386)  (903 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 386)  (904 386)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (44 2)  (918 386)  (918 386)  LC_1 Logic Functioning bit
 (14 3)  (888 387)  (888 387)  routing T_17_24.sp4_v_t_1 <X> T_17_24.lc_trk_g0_4
 (16 3)  (890 387)  (890 387)  routing T_17_24.sp4_v_t_1 <X> T_17_24.lc_trk_g0_4
 (17 3)  (891 387)  (891 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (896 387)  (896 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 387)  (897 387)  routing T_17_24.sp4_v_t_3 <X> T_17_24.lc_trk_g0_6
 (25 3)  (899 387)  (899 387)  routing T_17_24.sp4_v_t_3 <X> T_17_24.lc_trk_g0_6
 (30 3)  (904 387)  (904 387)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (0 4)  (874 388)  (874 388)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_7/cen
 (1 4)  (875 388)  (875 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (879 388)  (879 388)  routing T_17_24.sp4_v_b_9 <X> T_17_24.sp4_h_r_3
 (11 4)  (885 388)  (885 388)  routing T_17_24.sp4_h_r_0 <X> T_17_24.sp4_v_b_5
 (27 4)  (901 388)  (901 388)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 388)  (903 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 388)  (904 388)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (44 4)  (918 388)  (918 388)  LC_2 Logic Functioning bit
 (0 5)  (874 389)  (874 389)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_7/cen
 (1 5)  (875 389)  (875 389)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_7/cen
 (4 5)  (878 389)  (878 389)  routing T_17_24.sp4_v_b_9 <X> T_17_24.sp4_h_r_3
 (6 5)  (880 389)  (880 389)  routing T_17_24.sp4_v_b_9 <X> T_17_24.sp4_h_r_3
 (30 5)  (904 389)  (904 389)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (19 6)  (893 390)  (893 390)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (25 6)  (899 390)  (899 390)  routing T_17_24.sp4_v_t_3 <X> T_17_24.lc_trk_g1_6
 (29 6)  (903 390)  (903 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 390)  (904 390)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (44 6)  (918 390)  (918 390)  LC_3 Logic Functioning bit
 (22 7)  (896 391)  (896 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (897 391)  (897 391)  routing T_17_24.sp4_v_t_3 <X> T_17_24.lc_trk_g1_6
 (25 7)  (899 391)  (899 391)  routing T_17_24.sp4_v_t_3 <X> T_17_24.lc_trk_g1_6
 (30 7)  (904 391)  (904 391)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (8 8)  (882 392)  (882 392)  routing T_17_24.sp4_v_b_7 <X> T_17_24.sp4_h_r_7
 (9 8)  (883 392)  (883 392)  routing T_17_24.sp4_v_b_7 <X> T_17_24.sp4_h_r_7
 (27 8)  (901 392)  (901 392)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 392)  (903 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 392)  (904 392)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (44 8)  (918 392)  (918 392)  LC_4 Logic Functioning bit
 (30 9)  (904 393)  (904 393)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (22 10)  (896 394)  (896 394)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (897 394)  (897 394)  routing T_17_24.sp12_v_t_12 <X> T_17_24.lc_trk_g2_7
 (29 10)  (903 394)  (903 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 394)  (904 394)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (44 10)  (918 394)  (918 394)  LC_5 Logic Functioning bit
 (30 11)  (904 395)  (904 395)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (22 12)  (896 396)  (896 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (901 396)  (901 396)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 396)  (903 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 396)  (904 396)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (44 12)  (918 396)  (918 396)  LC_6 Logic Functioning bit
 (11 13)  (885 397)  (885 397)  routing T_17_24.sp4_h_l_38 <X> T_17_24.sp4_h_r_11
 (13 13)  (887 397)  (887 397)  routing T_17_24.sp4_h_l_38 <X> T_17_24.sp4_h_r_11
 (21 13)  (895 397)  (895 397)  routing T_17_24.sp4_r_v_b_43 <X> T_17_24.lc_trk_g3_3
 (30 13)  (904 397)  (904 397)  routing T_17_24.lc_trk_g1_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (1 14)  (875 398)  (875 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (903 398)  (903 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 398)  (904 398)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.wire_logic_cluster/lc_7/in_1
 (44 14)  (918 398)  (918 398)  LC_7 Logic Functioning bit
 (1 15)  (875 399)  (875 399)  routing T_17_24.lc_trk_g0_4 <X> T_17_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6

 (30 15)  (904 399)  (904 399)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.wire_logic_cluster/lc_7/in_1


LogicTile_18_24

 (14 0)  (942 384)  (942 384)  routing T_18_24.sp4_h_r_8 <X> T_18_24.lc_trk_g0_0
 (22 0)  (950 384)  (950 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (953 384)  (953 384)  routing T_18_24.sp4_h_l_7 <X> T_18_24.lc_trk_g0_2
 (28 0)  (956 384)  (956 384)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 384)  (957 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 384)  (959 384)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 384)  (960 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 384)  (961 384)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 384)  (965 384)  LC_0 Logic Functioning bit
 (40 0)  (968 384)  (968 384)  LC_0 Logic Functioning bit
 (42 0)  (970 384)  (970 384)  LC_0 Logic Functioning bit
 (45 0)  (973 384)  (973 384)  LC_0 Logic Functioning bit
 (52 0)  (980 384)  (980 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (10 1)  (938 385)  (938 385)  routing T_18_24.sp4_h_r_8 <X> T_18_24.sp4_v_b_1
 (15 1)  (943 385)  (943 385)  routing T_18_24.sp4_h_r_8 <X> T_18_24.lc_trk_g0_0
 (16 1)  (944 385)  (944 385)  routing T_18_24.sp4_h_r_8 <X> T_18_24.lc_trk_g0_0
 (17 1)  (945 385)  (945 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (949 385)  (949 385)  routing T_18_24.sp4_r_v_b_32 <X> T_18_24.lc_trk_g0_3
 (22 1)  (950 385)  (950 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (951 385)  (951 385)  routing T_18_24.sp4_h_l_7 <X> T_18_24.lc_trk_g0_2
 (24 1)  (952 385)  (952 385)  routing T_18_24.sp4_h_l_7 <X> T_18_24.lc_trk_g0_2
 (25 1)  (953 385)  (953 385)  routing T_18_24.sp4_h_l_7 <X> T_18_24.lc_trk_g0_2
 (29 1)  (957 385)  (957 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 385)  (958 385)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 385)  (959 385)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 385)  (960 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (961 385)  (961 385)  routing T_18_24.lc_trk_g2_0 <X> T_18_24.input_2_0
 (36 1)  (964 385)  (964 385)  LC_0 Logic Functioning bit
 (37 1)  (965 385)  (965 385)  LC_0 Logic Functioning bit
 (39 1)  (967 385)  (967 385)  LC_0 Logic Functioning bit
 (42 1)  (970 385)  (970 385)  LC_0 Logic Functioning bit
 (0 2)  (928 386)  (928 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (1 2)  (929 386)  (929 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (2 2)  (930 386)  (930 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (950 386)  (950 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (954 386)  (954 386)  routing T_18_24.lc_trk_g0_7 <X> T_18_24.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 386)  (957 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 386)  (960 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 386)  (961 386)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 386)  (962 386)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 386)  (964 386)  LC_1 Logic Functioning bit
 (37 2)  (965 386)  (965 386)  LC_1 Logic Functioning bit
 (38 2)  (966 386)  (966 386)  LC_1 Logic Functioning bit
 (39 2)  (967 386)  (967 386)  LC_1 Logic Functioning bit
 (41 2)  (969 386)  (969 386)  LC_1 Logic Functioning bit
 (43 2)  (971 386)  (971 386)  LC_1 Logic Functioning bit
 (45 2)  (973 386)  (973 386)  LC_1 Logic Functioning bit
 (52 2)  (980 386)  (980 386)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (949 387)  (949 387)  routing T_18_24.sp4_r_v_b_31 <X> T_18_24.lc_trk_g0_7
 (22 3)  (950 387)  (950 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (951 387)  (951 387)  routing T_18_24.sp4_v_b_22 <X> T_18_24.lc_trk_g0_6
 (24 3)  (952 387)  (952 387)  routing T_18_24.sp4_v_b_22 <X> T_18_24.lc_trk_g0_6
 (26 3)  (954 387)  (954 387)  routing T_18_24.lc_trk_g0_7 <X> T_18_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 387)  (957 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (965 387)  (965 387)  LC_1 Logic Functioning bit
 (39 3)  (967 387)  (967 387)  LC_1 Logic Functioning bit
 (22 4)  (950 388)  (950 388)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (952 388)  (952 388)  routing T_18_24.top_op_3 <X> T_18_24.lc_trk_g1_3
 (21 5)  (949 389)  (949 389)  routing T_18_24.top_op_3 <X> T_18_24.lc_trk_g1_3
 (15 6)  (943 390)  (943 390)  routing T_18_24.top_op_5 <X> T_18_24.lc_trk_g1_5
 (17 6)  (945 390)  (945 390)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (955 390)  (955 390)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 390)  (957 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 390)  (959 390)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 390)  (960 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 390)  (961 390)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 390)  (962 390)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 390)  (963 390)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.input_2_3
 (38 6)  (966 390)  (966 390)  LC_3 Logic Functioning bit
 (39 6)  (967 390)  (967 390)  LC_3 Logic Functioning bit
 (45 6)  (973 390)  (973 390)  LC_3 Logic Functioning bit
 (48 6)  (976 390)  (976 390)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (18 7)  (946 391)  (946 391)  routing T_18_24.top_op_5 <X> T_18_24.lc_trk_g1_5
 (22 7)  (950 391)  (950 391)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (952 391)  (952 391)  routing T_18_24.bot_op_6 <X> T_18_24.lc_trk_g1_6
 (27 7)  (955 391)  (955 391)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 391)  (956 391)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 391)  (957 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 391)  (958 391)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 391)  (960 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (961 391)  (961 391)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.input_2_3
 (34 7)  (962 391)  (962 391)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.input_2_3
 (36 7)  (964 391)  (964 391)  LC_3 Logic Functioning bit
 (38 7)  (966 391)  (966 391)  LC_3 Logic Functioning bit
 (39 7)  (967 391)  (967 391)  LC_3 Logic Functioning bit
 (43 7)  (971 391)  (971 391)  LC_3 Logic Functioning bit
 (14 8)  (942 392)  (942 392)  routing T_18_24.wire_logic_cluster/lc_0/out <X> T_18_24.lc_trk_g2_0
 (17 8)  (945 392)  (945 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (19 8)  (947 392)  (947 392)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 8)  (949 392)  (949 392)  routing T_18_24.sp4_h_r_35 <X> T_18_24.lc_trk_g2_3
 (22 8)  (950 392)  (950 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (951 392)  (951 392)  routing T_18_24.sp4_h_r_35 <X> T_18_24.lc_trk_g2_3
 (24 8)  (952 392)  (952 392)  routing T_18_24.sp4_h_r_35 <X> T_18_24.lc_trk_g2_3
 (25 8)  (953 392)  (953 392)  routing T_18_24.sp4_h_r_34 <X> T_18_24.lc_trk_g2_2
 (27 8)  (955 392)  (955 392)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 392)  (957 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 392)  (958 392)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 392)  (960 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 392)  (964 392)  LC_4 Logic Functioning bit
 (38 8)  (966 392)  (966 392)  LC_4 Logic Functioning bit
 (41 8)  (969 392)  (969 392)  LC_4 Logic Functioning bit
 (43 8)  (971 392)  (971 392)  LC_4 Logic Functioning bit
 (17 9)  (945 393)  (945 393)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (946 393)  (946 393)  routing T_18_24.sp4_r_v_b_33 <X> T_18_24.lc_trk_g2_1
 (22 9)  (950 393)  (950 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 393)  (951 393)  routing T_18_24.sp4_h_r_34 <X> T_18_24.lc_trk_g2_2
 (24 9)  (952 393)  (952 393)  routing T_18_24.sp4_h_r_34 <X> T_18_24.lc_trk_g2_2
 (26 9)  (954 393)  (954 393)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 393)  (956 393)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 393)  (957 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 393)  (958 393)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 393)  (959 393)  routing T_18_24.lc_trk_g0_3 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 393)  (964 393)  LC_4 Logic Functioning bit
 (38 9)  (966 393)  (966 393)  LC_4 Logic Functioning bit
 (40 9)  (968 393)  (968 393)  LC_4 Logic Functioning bit
 (42 9)  (970 393)  (970 393)  LC_4 Logic Functioning bit
 (51 9)  (979 393)  (979 393)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (943 394)  (943 394)  routing T_18_24.sp4_h_r_45 <X> T_18_24.lc_trk_g2_5
 (16 10)  (944 394)  (944 394)  routing T_18_24.sp4_h_r_45 <X> T_18_24.lc_trk_g2_5
 (17 10)  (945 394)  (945 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (946 394)  (946 394)  routing T_18_24.sp4_h_r_45 <X> T_18_24.lc_trk_g2_5
 (22 10)  (950 394)  (950 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (953 394)  (953 394)  routing T_18_24.wire_logic_cluster/lc_6/out <X> T_18_24.lc_trk_g2_6
 (29 10)  (957 394)  (957 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 394)  (959 394)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 394)  (960 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 394)  (962 394)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 394)  (964 394)  LC_5 Logic Functioning bit
 (38 10)  (966 394)  (966 394)  LC_5 Logic Functioning bit
 (11 11)  (939 395)  (939 395)  routing T_18_24.sp4_h_r_8 <X> T_18_24.sp4_h_l_45
 (18 11)  (946 395)  (946 395)  routing T_18_24.sp4_h_r_45 <X> T_18_24.lc_trk_g2_5
 (22 11)  (950 395)  (950 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (954 395)  (954 395)  routing T_18_24.lc_trk_g0_3 <X> T_18_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 395)  (957 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 395)  (958 395)  routing T_18_24.lc_trk_g0_2 <X> T_18_24.wire_logic_cluster/lc_5/in_1
 (36 11)  (964 395)  (964 395)  LC_5 Logic Functioning bit
 (37 11)  (965 395)  (965 395)  LC_5 Logic Functioning bit
 (38 11)  (966 395)  (966 395)  LC_5 Logic Functioning bit
 (39 11)  (967 395)  (967 395)  LC_5 Logic Functioning bit
 (41 11)  (969 395)  (969 395)  LC_5 Logic Functioning bit
 (43 11)  (971 395)  (971 395)  LC_5 Logic Functioning bit
 (12 12)  (940 396)  (940 396)  routing T_18_24.sp4_v_t_46 <X> T_18_24.sp4_h_r_11
 (17 12)  (945 396)  (945 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 396)  (946 396)  routing T_18_24.wire_logic_cluster/lc_1/out <X> T_18_24.lc_trk_g3_1
 (28 12)  (956 396)  (956 396)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 396)  (957 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 396)  (958 396)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 396)  (960 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 396)  (961 396)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 396)  (962 396)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 396)  (963 396)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.input_2_6
 (37 12)  (965 396)  (965 396)  LC_6 Logic Functioning bit
 (41 12)  (969 396)  (969 396)  LC_6 Logic Functioning bit
 (42 12)  (970 396)  (970 396)  LC_6 Logic Functioning bit
 (43 12)  (971 396)  (971 396)  LC_6 Logic Functioning bit
 (45 12)  (973 396)  (973 396)  LC_6 Logic Functioning bit
 (17 13)  (945 397)  (945 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (954 397)  (954 397)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 397)  (956 397)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 397)  (957 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 397)  (960 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (961 397)  (961 397)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.input_2_6
 (35 13)  (963 397)  (963 397)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.input_2_6
 (37 13)  (965 397)  (965 397)  LC_6 Logic Functioning bit
 (42 13)  (970 397)  (970 397)  LC_6 Logic Functioning bit
 (53 13)  (981 397)  (981 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (942 398)  (942 398)  routing T_18_24.sp4_v_t_17 <X> T_18_24.lc_trk_g3_4
 (16 14)  (944 398)  (944 398)  routing T_18_24.sp12_v_t_10 <X> T_18_24.lc_trk_g3_5
 (17 14)  (945 398)  (945 398)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (949 398)  (949 398)  routing T_18_24.wire_logic_cluster/lc_7/out <X> T_18_24.lc_trk_g3_7
 (22 14)  (950 398)  (950 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (29 14)  (957 398)  (957 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 398)  (958 398)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 398)  (959 398)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 398)  (960 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 398)  (961 398)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 398)  (962 398)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 398)  (965 398)  LC_7 Logic Functioning bit
 (39 14)  (967 398)  (967 398)  LC_7 Logic Functioning bit
 (45 14)  (973 398)  (973 398)  LC_7 Logic Functioning bit
 (46 14)  (974 398)  (974 398)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (944 399)  (944 399)  routing T_18_24.sp4_v_t_17 <X> T_18_24.lc_trk_g3_4
 (17 15)  (945 399)  (945 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (955 399)  (955 399)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 399)  (956 399)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 399)  (957 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 399)  (958 399)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 399)  (959 399)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 399)  (960 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (961 399)  (961 399)  routing T_18_24.lc_trk_g2_1 <X> T_18_24.input_2_7
 (36 15)  (964 399)  (964 399)  LC_7 Logic Functioning bit
 (37 15)  (965 399)  (965 399)  LC_7 Logic Functioning bit
 (39 15)  (967 399)  (967 399)  LC_7 Logic Functioning bit
 (43 15)  (971 399)  (971 399)  LC_7 Logic Functioning bit


LogicTile_19_24

 (26 0)  (1008 384)  (1008 384)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 384)  (1010 384)  routing T_19_24.lc_trk_g2_5 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 384)  (1011 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 384)  (1012 384)  routing T_19_24.lc_trk_g2_5 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 384)  (1014 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 384)  (1015 384)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 384)  (1016 384)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 384)  (1019 384)  LC_0 Logic Functioning bit
 (39 0)  (1021 384)  (1021 384)  LC_0 Logic Functioning bit
 (40 0)  (1022 384)  (1022 384)  LC_0 Logic Functioning bit
 (41 0)  (1023 384)  (1023 384)  LC_0 Logic Functioning bit
 (42 0)  (1024 384)  (1024 384)  LC_0 Logic Functioning bit
 (43 0)  (1025 384)  (1025 384)  LC_0 Logic Functioning bit
 (45 0)  (1027 384)  (1027 384)  LC_0 Logic Functioning bit
 (52 0)  (1034 384)  (1034 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (1008 385)  (1008 385)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 385)  (1010 385)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 385)  (1011 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (40 1)  (1022 385)  (1022 385)  LC_0 Logic Functioning bit
 (42 1)  (1024 385)  (1024 385)  LC_0 Logic Functioning bit
 (0 2)  (982 386)  (982 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (1 2)  (983 386)  (983 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (2 2)  (984 386)  (984 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (990 386)  (990 386)  routing T_19_24.sp4_h_r_5 <X> T_19_24.sp4_h_l_36
 (10 2)  (992 386)  (992 386)  routing T_19_24.sp4_h_r_5 <X> T_19_24.sp4_h_l_36
 (0 4)  (982 388)  (982 388)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_7/cen
 (1 4)  (983 388)  (983 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 389)  (982 389)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_7/cen
 (1 5)  (983 389)  (983 389)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_7/cen
 (16 10)  (998 394)  (998 394)  routing T_19_24.sp12_v_t_10 <X> T_19_24.lc_trk_g2_5
 (17 10)  (999 394)  (999 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 10)  (1007 394)  (1007 394)  routing T_19_24.sp4_h_r_46 <X> T_19_24.lc_trk_g2_6
 (9 11)  (991 395)  (991 395)  routing T_19_24.sp4_v_b_7 <X> T_19_24.sp4_v_t_42
 (22 11)  (1004 395)  (1004 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1005 395)  (1005 395)  routing T_19_24.sp4_h_r_46 <X> T_19_24.lc_trk_g2_6
 (24 11)  (1006 395)  (1006 395)  routing T_19_24.sp4_h_r_46 <X> T_19_24.lc_trk_g2_6
 (25 11)  (1007 395)  (1007 395)  routing T_19_24.sp4_h_r_46 <X> T_19_24.lc_trk_g2_6
 (14 12)  (996 396)  (996 396)  routing T_19_24.rgt_op_0 <X> T_19_24.lc_trk_g3_0
 (22 12)  (1004 396)  (1004 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 396)  (1005 396)  routing T_19_24.sp4_h_r_27 <X> T_19_24.lc_trk_g3_3
 (24 12)  (1006 396)  (1006 396)  routing T_19_24.sp4_h_r_27 <X> T_19_24.lc_trk_g3_3
 (4 13)  (986 397)  (986 397)  routing T_19_24.sp4_h_l_36 <X> T_19_24.sp4_h_r_9
 (6 13)  (988 397)  (988 397)  routing T_19_24.sp4_h_l_36 <X> T_19_24.sp4_h_r_9
 (15 13)  (997 397)  (997 397)  routing T_19_24.rgt_op_0 <X> T_19_24.lc_trk_g3_0
 (17 13)  (999 397)  (999 397)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (1003 397)  (1003 397)  routing T_19_24.sp4_h_r_27 <X> T_19_24.lc_trk_g3_3
 (13 14)  (995 398)  (995 398)  routing T_19_24.sp4_v_b_11 <X> T_19_24.sp4_v_t_46
 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (26 0)  (1062 384)  (1062 384)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_0/in_0
 (32 0)  (1068 384)  (1068 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 384)  (1069 384)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 384)  (1070 384)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 384)  (1073 384)  LC_0 Logic Functioning bit
 (39 0)  (1075 384)  (1075 384)  LC_0 Logic Functioning bit
 (41 0)  (1077 384)  (1077 384)  LC_0 Logic Functioning bit
 (43 0)  (1079 384)  (1079 384)  LC_0 Logic Functioning bit
 (45 0)  (1081 384)  (1081 384)  LC_0 Logic Functioning bit
 (46 0)  (1082 384)  (1082 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (1063 385)  (1063 385)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 385)  (1064 385)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 385)  (1065 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (1072 385)  (1072 385)  LC_0 Logic Functioning bit
 (38 1)  (1074 385)  (1074 385)  LC_0 Logic Functioning bit
 (40 1)  (1076 385)  (1076 385)  LC_0 Logic Functioning bit
 (42 1)  (1078 385)  (1078 385)  LC_0 Logic Functioning bit
 (47 1)  (1083 385)  (1083 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (1089 385)  (1089 385)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1036 386)  (1036 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 386)  (1037 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 386)  (1038 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 386)  (1050 386)  routing T_20_24.sp4_h_l_9 <X> T_20_24.lc_trk_g0_4
 (14 3)  (1050 387)  (1050 387)  routing T_20_24.sp4_h_l_9 <X> T_20_24.lc_trk_g0_4
 (15 3)  (1051 387)  (1051 387)  routing T_20_24.sp4_h_l_9 <X> T_20_24.lc_trk_g0_4
 (16 3)  (1052 387)  (1052 387)  routing T_20_24.sp4_h_l_9 <X> T_20_24.lc_trk_g0_4
 (17 3)  (1053 387)  (1053 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (0 4)  (1036 388)  (1036 388)  routing T_20_24.lc_trk_g2_2 <X> T_20_24.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 388)  (1037 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1037 389)  (1037 389)  routing T_20_24.lc_trk_g2_2 <X> T_20_24.wire_logic_cluster/lc_7/cen
 (22 9)  (1058 393)  (1058 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1059 393)  (1059 393)  routing T_20_24.sp4_v_b_42 <X> T_20_24.lc_trk_g2_2
 (24 9)  (1060 393)  (1060 393)  routing T_20_24.sp4_v_b_42 <X> T_20_24.lc_trk_g2_2
 (15 13)  (1051 397)  (1051 397)  routing T_20_24.sp4_v_t_29 <X> T_20_24.lc_trk_g3_0
 (16 13)  (1052 397)  (1052 397)  routing T_20_24.sp4_v_t_29 <X> T_20_24.lc_trk_g3_0
 (17 13)  (1053 397)  (1053 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (1 14)  (1037 398)  (1037 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (10 14)  (1046 398)  (1046 398)  routing T_20_24.sp4_v_b_5 <X> T_20_24.sp4_h_l_47
 (11 14)  (1047 398)  (1047 398)  routing T_20_24.sp4_h_l_43 <X> T_20_24.sp4_v_t_46
 (17 14)  (1053 398)  (1053 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (1 15)  (1037 399)  (1037 399)  routing T_20_24.lc_trk_g0_4 <X> T_20_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (1054 399)  (1054 399)  routing T_20_24.sp4_r_v_b_45 <X> T_20_24.lc_trk_g3_5


LogicTile_21_24

 (8 8)  (1098 392)  (1098 392)  routing T_21_24.sp4_h_l_46 <X> T_21_24.sp4_h_r_7
 (10 8)  (1100 392)  (1100 392)  routing T_21_24.sp4_h_l_46 <X> T_21_24.sp4_h_r_7
 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_24

 (8 0)  (1152 384)  (1152 384)  routing T_22_24.sp4_v_b_1 <X> T_22_24.sp4_h_r_1
 (9 0)  (1153 384)  (1153 384)  routing T_22_24.sp4_v_b_1 <X> T_22_24.sp4_h_r_1
 (2 6)  (1146 390)  (1146 390)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (2 8)  (1146 392)  (1146 392)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (7 10)  (1151 394)  (1151 394)  Column buffer control bit: LH_colbuf_cntl_3

 (2 12)  (1146 396)  (1146 396)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (13 12)  (1157 396)  (1157 396)  routing T_22_24.sp4_h_l_46 <X> T_22_24.sp4_v_b_11
 (12 13)  (1156 397)  (1156 397)  routing T_22_24.sp4_h_l_46 <X> T_22_24.sp4_v_b_11
 (2 14)  (1146 398)  (1146 398)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_24

 (7 15)  (1205 399)  (1205 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_24



RAM_Tile_25_24

 (0 0)  (1306 384)  (1306 384)  Negative Clock bit

 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (3 1)  (1309 385)  (1309 385)  routing T_25_24.sp12_h_l_23 <X> T_25_24.sp12_v_b_0
 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (27 4)  (1333 388)  (1333 388)  routing T_25_24.lc_trk_g3_6 <X> T_25_24.wire_bram/ram/WDATA_5
 (28 4)  (1334 388)  (1334 388)  routing T_25_24.lc_trk_g3_6 <X> T_25_24.wire_bram/ram/WDATA_5
 (29 4)  (1335 388)  (1335 388)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_6 wire_bram/ram/WDATA_5
 (30 4)  (1336 388)  (1336 388)  routing T_25_24.lc_trk_g3_6 <X> T_25_24.wire_bram/ram/WDATA_5
 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (30 5)  (1336 389)  (1336 389)  routing T_25_24.lc_trk_g3_6 <X> T_25_24.wire_bram/ram/WDATA_5
 (38 5)  (1344 389)  (1344 389)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_5 sp4_v_b_4
 (6 6)  (1312 390)  (1312 390)  routing T_25_24.sp4_h_l_47 <X> T_25_24.sp4_v_t_38
 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (10 7)  (1316 391)  (1316 391)  routing T_25_24.sp4_h_l_46 <X> T_25_24.sp4_v_t_41
 (14 10)  (1320 394)  (1320 394)  routing T_25_24.sp4_h_r_36 <X> T_25_24.lc_trk_g2_4
 (21 10)  (1327 394)  (1327 394)  routing T_25_24.sp4_v_t_26 <X> T_25_24.lc_trk_g2_7
 (22 10)  (1328 394)  (1328 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 394)  (1329 394)  routing T_25_24.sp4_v_t_26 <X> T_25_24.lc_trk_g2_7
 (5 11)  (1311 395)  (1311 395)  routing T_25_24.sp4_h_l_43 <X> T_25_24.sp4_v_t_43
 (8 11)  (1314 395)  (1314 395)  routing T_25_24.sp4_h_l_42 <X> T_25_24.sp4_v_t_42
 (15 11)  (1321 395)  (1321 395)  routing T_25_24.sp4_h_r_36 <X> T_25_24.lc_trk_g2_4
 (16 11)  (1322 395)  (1322 395)  routing T_25_24.sp4_h_r_36 <X> T_25_24.lc_trk_g2_4
 (17 11)  (1323 395)  (1323 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (1327 395)  (1327 395)  routing T_25_24.sp4_v_t_26 <X> T_25_24.lc_trk_g2_7
 (28 12)  (1334 396)  (1334 396)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.wire_bram/ram/WDATA_1
 (29 12)  (1335 396)  (1335 396)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_1
 (30 12)  (1336 396)  (1336 396)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.wire_bram/ram/WDATA_1
 (38 12)  (1344 396)  (1344 396)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_1 sp4_v_b_28
 (30 13)  (1336 397)  (1336 397)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.wire_bram/ram/WDATA_1
 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (13 14)  (1319 398)  (1319 398)  routing T_25_24.sp4_h_r_11 <X> T_25_24.sp4_v_t_46
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE
 (3 15)  (1309 399)  (1309 399)  routing T_25_24.sp12_h_l_22 <X> T_25_24.sp12_v_t_22
 (5 15)  (1311 399)  (1311 399)  routing T_25_24.sp4_h_l_44 <X> T_25_24.sp4_v_t_44
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6

 (12 15)  (1318 399)  (1318 399)  routing T_25_24.sp4_h_r_11 <X> T_25_24.sp4_v_t_46
 (22 15)  (1328 399)  (1328 399)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1329 399)  (1329 399)  routing T_25_24.sp12_v_t_21 <X> T_25_24.lc_trk_g3_6
 (25 15)  (1331 399)  (1331 399)  routing T_25_24.sp12_v_t_21 <X> T_25_24.lc_trk_g3_6


LogicTile_26_24

 (9 7)  (1357 391)  (1357 391)  routing T_26_24.sp4_v_b_4 <X> T_26_24.sp4_v_t_41
 (2 12)  (1350 396)  (1350 396)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_10_23

 (15 0)  (507 368)  (507 368)  routing T_10_23.top_op_1 <X> T_10_23.lc_trk_g0_1
 (17 0)  (509 368)  (509 368)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (518 368)  (518 368)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 368)  (519 368)  routing T_10_23.lc_trk_g1_0 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 368)  (521 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 368)  (523 368)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 368)  (524 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 368)  (525 368)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 368)  (526 368)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 368)  (528 368)  LC_0 Logic Functioning bit
 (41 0)  (533 368)  (533 368)  LC_0 Logic Functioning bit
 (43 0)  (535 368)  (535 368)  LC_0 Logic Functioning bit
 (45 0)  (537 368)  (537 368)  LC_0 Logic Functioning bit
 (48 0)  (540 368)  (540 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (506 369)  (506 369)  routing T_10_23.top_op_0 <X> T_10_23.lc_trk_g0_0
 (15 1)  (507 369)  (507 369)  routing T_10_23.top_op_0 <X> T_10_23.lc_trk_g0_0
 (17 1)  (509 369)  (509 369)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (510 369)  (510 369)  routing T_10_23.top_op_1 <X> T_10_23.lc_trk_g0_1
 (22 1)  (514 369)  (514 369)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (516 369)  (516 369)  routing T_10_23.top_op_2 <X> T_10_23.lc_trk_g0_2
 (25 1)  (517 369)  (517 369)  routing T_10_23.top_op_2 <X> T_10_23.lc_trk_g0_2
 (28 1)  (520 369)  (520 369)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 369)  (521 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 369)  (524 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (525 369)  (525 369)  routing T_10_23.lc_trk_g2_0 <X> T_10_23.input_2_0
 (37 1)  (529 369)  (529 369)  LC_0 Logic Functioning bit
 (41 1)  (533 369)  (533 369)  LC_0 Logic Functioning bit
 (43 1)  (535 369)  (535 369)  LC_0 Logic Functioning bit
 (46 1)  (538 369)  (538 369)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (492 370)  (492 370)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (1 2)  (493 370)  (493 370)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (494 370)  (494 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (507 370)  (507 370)  routing T_10_23.top_op_5 <X> T_10_23.lc_trk_g0_5
 (17 2)  (509 370)  (509 370)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (29 2)  (521 370)  (521 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 370)  (523 370)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 370)  (524 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 370)  (525 370)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 370)  (527 370)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.input_2_1
 (18 3)  (510 371)  (510 371)  routing T_10_23.top_op_5 <X> T_10_23.lc_trk_g0_5
 (26 3)  (518 371)  (518 371)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 371)  (519 371)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 371)  (521 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 371)  (524 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (526 371)  (526 371)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.input_2_1
 (35 3)  (527 371)  (527 371)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.input_2_1
 (39 3)  (531 371)  (531 371)  LC_1 Logic Functioning bit
 (14 4)  (506 372)  (506 372)  routing T_10_23.wire_logic_cluster/lc_0/out <X> T_10_23.lc_trk_g1_0
 (22 4)  (514 372)  (514 372)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 372)  (516 372)  routing T_10_23.top_op_3 <X> T_10_23.lc_trk_g1_3
 (25 4)  (517 372)  (517 372)  routing T_10_23.bnr_op_2 <X> T_10_23.lc_trk_g1_2
 (17 5)  (509 373)  (509 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (513 373)  (513 373)  routing T_10_23.top_op_3 <X> T_10_23.lc_trk_g1_3
 (22 5)  (514 373)  (514 373)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (517 373)  (517 373)  routing T_10_23.bnr_op_2 <X> T_10_23.lc_trk_g1_2
 (22 6)  (514 374)  (514 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (516 374)  (516 374)  routing T_10_23.top_op_7 <X> T_10_23.lc_trk_g1_7
 (14 7)  (506 375)  (506 375)  routing T_10_23.top_op_4 <X> T_10_23.lc_trk_g1_4
 (15 7)  (507 375)  (507 375)  routing T_10_23.top_op_4 <X> T_10_23.lc_trk_g1_4
 (17 7)  (509 375)  (509 375)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (513 375)  (513 375)  routing T_10_23.top_op_7 <X> T_10_23.lc_trk_g1_7
 (22 7)  (514 375)  (514 375)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 375)  (516 375)  routing T_10_23.top_op_6 <X> T_10_23.lc_trk_g1_6
 (25 7)  (517 375)  (517 375)  routing T_10_23.top_op_6 <X> T_10_23.lc_trk_g1_6
 (6 8)  (498 376)  (498 376)  routing T_10_23.sp4_h_r_1 <X> T_10_23.sp4_v_b_6
 (14 8)  (506 376)  (506 376)  routing T_10_23.sp12_v_b_0 <X> T_10_23.lc_trk_g2_0
 (17 8)  (509 376)  (509 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 376)  (510 376)  routing T_10_23.wire_logic_cluster/lc_1/out <X> T_10_23.lc_trk_g2_1
 (14 9)  (506 377)  (506 377)  routing T_10_23.sp12_v_b_0 <X> T_10_23.lc_trk_g2_0
 (15 9)  (507 377)  (507 377)  routing T_10_23.sp12_v_b_0 <X> T_10_23.lc_trk_g2_0
 (17 9)  (509 377)  (509 377)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (14 10)  (506 378)  (506 378)  routing T_10_23.rgt_op_4 <X> T_10_23.lc_trk_g2_4
 (26 10)  (518 378)  (518 378)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 378)  (519 378)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 378)  (521 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 378)  (524 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (527 378)  (527 378)  routing T_10_23.lc_trk_g0_5 <X> T_10_23.input_2_5
 (42 10)  (534 378)  (534 378)  LC_5 Logic Functioning bit
 (15 11)  (507 379)  (507 379)  routing T_10_23.rgt_op_4 <X> T_10_23.lc_trk_g2_4
 (17 11)  (509 379)  (509 379)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (519 379)  (519 379)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 379)  (521 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 379)  (522 379)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 379)  (523 379)  routing T_10_23.lc_trk_g0_2 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 379)  (524 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (26 12)  (518 380)  (518 380)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 380)  (521 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 380)  (524 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 380)  (525 380)  routing T_10_23.lc_trk_g2_1 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 380)  (529 380)  LC_6 Logic Functioning bit
 (50 12)  (542 380)  (542 380)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (518 381)  (518 381)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 381)  (519 381)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 381)  (521 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (22 14)  (514 382)  (514 382)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (516 382)  (516 382)  routing T_10_23.tnr_op_7 <X> T_10_23.lc_trk_g3_7
 (28 14)  (520 382)  (520 382)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 382)  (521 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 382)  (522 382)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 382)  (523 382)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 382)  (524 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 382)  (525 382)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 382)  (526 382)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 382)  (528 382)  LC_7 Logic Functioning bit
 (38 14)  (530 382)  (530 382)  LC_7 Logic Functioning bit
 (40 14)  (532 382)  (532 382)  LC_7 Logic Functioning bit
 (41 14)  (533 382)  (533 382)  LC_7 Logic Functioning bit
 (42 14)  (534 382)  (534 382)  LC_7 Logic Functioning bit
 (43 14)  (535 382)  (535 382)  LC_7 Logic Functioning bit
 (53 14)  (545 382)  (545 382)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (15 15)  (507 383)  (507 383)  routing T_10_23.tnr_op_4 <X> T_10_23.lc_trk_g3_4
 (17 15)  (509 383)  (509 383)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (31 15)  (523 383)  (523 383)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 383)  (528 383)  LC_7 Logic Functioning bit
 (38 15)  (530 383)  (530 383)  LC_7 Logic Functioning bit
 (40 15)  (532 383)  (532 383)  LC_7 Logic Functioning bit
 (41 15)  (533 383)  (533 383)  LC_7 Logic Functioning bit
 (42 15)  (534 383)  (534 383)  LC_7 Logic Functioning bit
 (43 15)  (535 383)  (535 383)  LC_7 Logic Functioning bit


LogicTile_11_23

 (12 0)  (558 368)  (558 368)  routing T_11_23.sp4_v_b_8 <X> T_11_23.sp4_h_r_2
 (11 1)  (557 369)  (557 369)  routing T_11_23.sp4_v_b_8 <X> T_11_23.sp4_h_r_2
 (13 1)  (559 369)  (559 369)  routing T_11_23.sp4_v_b_8 <X> T_11_23.sp4_h_r_2
 (0 2)  (546 370)  (546 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (1 2)  (547 370)  (547 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 370)  (560 370)  routing T_11_23.wire_logic_cluster/lc_4/out <X> T_11_23.lc_trk_g0_4
 (17 3)  (563 371)  (563 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (1 4)  (547 372)  (547 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (551 372)  (551 372)  routing T_11_23.sp4_v_b_3 <X> T_11_23.sp4_h_r_3
 (13 4)  (559 372)  (559 372)  routing T_11_23.sp4_v_t_40 <X> T_11_23.sp4_v_b_5
 (15 4)  (561 372)  (561 372)  routing T_11_23.bot_op_1 <X> T_11_23.lc_trk_g1_1
 (17 4)  (563 372)  (563 372)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (567 372)  (567 372)  routing T_11_23.sp12_h_r_3 <X> T_11_23.lc_trk_g1_3
 (22 4)  (568 372)  (568 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (570 372)  (570 372)  routing T_11_23.sp12_h_r_3 <X> T_11_23.lc_trk_g1_3
 (0 5)  (546 373)  (546 373)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_7/cen
 (1 5)  (547 373)  (547 373)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_7/cen
 (6 5)  (552 373)  (552 373)  routing T_11_23.sp4_v_b_3 <X> T_11_23.sp4_h_r_3
 (21 5)  (567 373)  (567 373)  routing T_11_23.sp12_h_r_3 <X> T_11_23.lc_trk_g1_3
 (22 5)  (568 373)  (568 373)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 373)  (570 373)  routing T_11_23.bot_op_2 <X> T_11_23.lc_trk_g1_2
 (25 6)  (571 374)  (571 374)  routing T_11_23.lft_op_6 <X> T_11_23.lc_trk_g1_6
 (22 7)  (568 375)  (568 375)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (570 375)  (570 375)  routing T_11_23.lft_op_6 <X> T_11_23.lc_trk_g1_6
 (26 8)  (572 376)  (572 376)  routing T_11_23.lc_trk_g0_4 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 376)  (573 376)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 376)  (575 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 376)  (577 376)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 376)  (578 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 376)  (580 376)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 376)  (583 376)  LC_4 Logic Functioning bit
 (38 8)  (584 376)  (584 376)  LC_4 Logic Functioning bit
 (39 8)  (585 376)  (585 376)  LC_4 Logic Functioning bit
 (42 8)  (588 376)  (588 376)  LC_4 Logic Functioning bit
 (45 8)  (591 376)  (591 376)  LC_4 Logic Functioning bit
 (46 8)  (592 376)  (592 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (593 376)  (593 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (597 376)  (597 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (598 376)  (598 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (575 377)  (575 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 377)  (576 377)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 377)  (577 377)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 377)  (578 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (580 377)  (580 377)  routing T_11_23.lc_trk_g1_1 <X> T_11_23.input_2_4
 (38 9)  (584 377)  (584 377)  LC_4 Logic Functioning bit
 (39 9)  (585 377)  (585 377)  LC_4 Logic Functioning bit
 (10 12)  (556 380)  (556 380)  routing T_11_23.sp4_v_t_40 <X> T_11_23.sp4_h_r_10


LogicTile_12_23

 (3 0)  (603 368)  (603 368)  routing T_12_23.sp12_h_r_0 <X> T_12_23.sp12_v_b_0
 (3 1)  (603 369)  (603 369)  routing T_12_23.sp12_h_r_0 <X> T_12_23.sp12_v_b_0
 (0 2)  (600 370)  (600 370)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (1 2)  (601 370)  (601 370)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (2 2)  (602 370)  (602 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 370)  (614 370)  routing T_12_23.lft_op_4 <X> T_12_23.lc_trk_g0_4
 (15 3)  (615 371)  (615 371)  routing T_12_23.lft_op_4 <X> T_12_23.lc_trk_g0_4
 (17 3)  (617 371)  (617 371)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (12 4)  (612 372)  (612 372)  routing T_12_23.sp4_v_b_5 <X> T_12_23.sp4_h_r_5
 (21 4)  (621 372)  (621 372)  routing T_12_23.wire_logic_cluster/lc_3/out <X> T_12_23.lc_trk_g1_3
 (22 4)  (622 372)  (622 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 372)  (625 372)  routing T_12_23.wire_logic_cluster/lc_2/out <X> T_12_23.lc_trk_g1_2
 (26 4)  (626 372)  (626 372)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 372)  (627 372)  routing T_12_23.lc_trk_g1_2 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 372)  (629 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 372)  (631 372)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 372)  (632 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 372)  (633 372)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 372)  (634 372)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 372)  (636 372)  LC_2 Logic Functioning bit
 (41 4)  (641 372)  (641 372)  LC_2 Logic Functioning bit
 (43 4)  (643 372)  (643 372)  LC_2 Logic Functioning bit
 (45 4)  (645 372)  (645 372)  LC_2 Logic Functioning bit
 (46 4)  (646 372)  (646 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (11 5)  (611 373)  (611 373)  routing T_12_23.sp4_v_b_5 <X> T_12_23.sp4_h_r_5
 (22 5)  (622 373)  (622 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (629 373)  (629 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 373)  (630 373)  routing T_12_23.lc_trk_g1_2 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 373)  (632 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (633 373)  (633 373)  routing T_12_23.lc_trk_g2_0 <X> T_12_23.input_2_2
 (37 5)  (637 373)  (637 373)  LC_2 Logic Functioning bit
 (41 5)  (641 373)  (641 373)  LC_2 Logic Functioning bit
 (43 5)  (643 373)  (643 373)  LC_2 Logic Functioning bit
 (26 6)  (626 374)  (626 374)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 374)  (627 374)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 374)  (629 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 374)  (631 374)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 374)  (632 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 374)  (636 374)  LC_3 Logic Functioning bit
 (45 6)  (645 374)  (645 374)  LC_3 Logic Functioning bit
 (27 7)  (627 375)  (627 375)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 375)  (628 375)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 375)  (629 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 375)  (630 375)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 375)  (632 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (634 375)  (634 375)  routing T_12_23.lc_trk_g1_2 <X> T_12_23.input_2_3
 (35 7)  (635 375)  (635 375)  routing T_12_23.lc_trk_g1_2 <X> T_12_23.input_2_3
 (36 7)  (636 375)  (636 375)  LC_3 Logic Functioning bit
 (37 7)  (637 375)  (637 375)  LC_3 Logic Functioning bit
 (38 7)  (638 375)  (638 375)  LC_3 Logic Functioning bit
 (41 7)  (641 375)  (641 375)  LC_3 Logic Functioning bit
 (43 7)  (643 375)  (643 375)  LC_3 Logic Functioning bit
 (51 7)  (651 375)  (651 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (617 376)  (617 376)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (618 376)  (618 376)  routing T_12_23.bnl_op_1 <X> T_12_23.lc_trk_g2_1
 (15 9)  (615 377)  (615 377)  routing T_12_23.tnr_op_0 <X> T_12_23.lc_trk_g2_0
 (17 9)  (617 377)  (617 377)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (618 377)  (618 377)  routing T_12_23.bnl_op_1 <X> T_12_23.lc_trk_g2_1
 (16 10)  (616 378)  (616 378)  routing T_12_23.sp4_v_t_16 <X> T_12_23.lc_trk_g2_5
 (17 10)  (617 378)  (617 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (618 378)  (618 378)  routing T_12_23.sp4_v_t_16 <X> T_12_23.lc_trk_g2_5
 (21 10)  (621 378)  (621 378)  routing T_12_23.wire_logic_cluster/lc_7/out <X> T_12_23.lc_trk_g2_7
 (22 10)  (622 378)  (622 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (629 378)  (629 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 378)  (630 378)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 378)  (632 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 378)  (633 378)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 378)  (634 378)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 378)  (635 378)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.input_2_5
 (36 10)  (636 378)  (636 378)  LC_5 Logic Functioning bit
 (38 10)  (638 378)  (638 378)  LC_5 Logic Functioning bit
 (39 10)  (639 378)  (639 378)  LC_5 Logic Functioning bit
 (40 10)  (640 378)  (640 378)  LC_5 Logic Functioning bit
 (41 10)  (641 378)  (641 378)  LC_5 Logic Functioning bit
 (43 10)  (643 378)  (643 378)  LC_5 Logic Functioning bit
 (28 11)  (628 379)  (628 379)  routing T_12_23.lc_trk_g2_1 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 379)  (629 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 379)  (632 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (633 379)  (633 379)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.input_2_5
 (36 11)  (636 379)  (636 379)  LC_5 Logic Functioning bit
 (38 11)  (638 379)  (638 379)  LC_5 Logic Functioning bit
 (40 11)  (640 379)  (640 379)  LC_5 Logic Functioning bit
 (41 11)  (641 379)  (641 379)  LC_5 Logic Functioning bit
 (42 11)  (642 379)  (642 379)  LC_5 Logic Functioning bit
 (43 11)  (643 379)  (643 379)  LC_5 Logic Functioning bit
 (15 12)  (615 380)  (615 380)  routing T_12_23.sp4_h_r_25 <X> T_12_23.lc_trk_g3_1
 (16 12)  (616 380)  (616 380)  routing T_12_23.sp4_h_r_25 <X> T_12_23.lc_trk_g3_1
 (17 12)  (617 380)  (617 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (625 380)  (625 380)  routing T_12_23.bnl_op_2 <X> T_12_23.lc_trk_g3_2
 (32 12)  (632 380)  (632 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 380)  (633 380)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 380)  (634 380)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 380)  (636 380)  LC_6 Logic Functioning bit
 (37 12)  (637 380)  (637 380)  LC_6 Logic Functioning bit
 (40 12)  (640 380)  (640 380)  LC_6 Logic Functioning bit
 (41 12)  (641 380)  (641 380)  LC_6 Logic Functioning bit
 (42 12)  (642 380)  (642 380)  LC_6 Logic Functioning bit
 (43 12)  (643 380)  (643 380)  LC_6 Logic Functioning bit
 (47 12)  (647 380)  (647 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (650 380)  (650 380)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (618 381)  (618 381)  routing T_12_23.sp4_h_r_25 <X> T_12_23.lc_trk_g3_1
 (22 13)  (622 381)  (622 381)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (625 381)  (625 381)  routing T_12_23.bnl_op_2 <X> T_12_23.lc_trk_g3_2
 (31 13)  (631 381)  (631 381)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 381)  (636 381)  LC_6 Logic Functioning bit
 (37 13)  (637 381)  (637 381)  LC_6 Logic Functioning bit
 (40 13)  (640 381)  (640 381)  LC_6 Logic Functioning bit
 (41 13)  (641 381)  (641 381)  LC_6 Logic Functioning bit
 (42 13)  (642 381)  (642 381)  LC_6 Logic Functioning bit
 (43 13)  (643 381)  (643 381)  LC_6 Logic Functioning bit
 (13 14)  (613 382)  (613 382)  routing T_12_23.sp4_h_r_11 <X> T_12_23.sp4_v_t_46
 (26 14)  (626 382)  (626 382)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 382)  (629 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 382)  (630 382)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 382)  (632 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 382)  (634 382)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 382)  (635 382)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.input_2_7
 (36 14)  (636 382)  (636 382)  LC_7 Logic Functioning bit
 (37 14)  (637 382)  (637 382)  LC_7 Logic Functioning bit
 (38 14)  (638 382)  (638 382)  LC_7 Logic Functioning bit
 (42 14)  (642 382)  (642 382)  LC_7 Logic Functioning bit
 (45 14)  (645 382)  (645 382)  LC_7 Logic Functioning bit
 (12 15)  (612 383)  (612 383)  routing T_12_23.sp4_h_r_11 <X> T_12_23.sp4_v_t_46
 (14 15)  (614 383)  (614 383)  routing T_12_23.tnl_op_4 <X> T_12_23.lc_trk_g3_4
 (15 15)  (615 383)  (615 383)  routing T_12_23.tnl_op_4 <X> T_12_23.lc_trk_g3_4
 (17 15)  (617 383)  (617 383)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (27 15)  (627 383)  (627 383)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 383)  (628 383)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 383)  (629 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 383)  (631 383)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 383)  (632 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (633 383)  (633 383)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.input_2_7
 (35 15)  (635 383)  (635 383)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.input_2_7
 (36 15)  (636 383)  (636 383)  LC_7 Logic Functioning bit
 (43 15)  (643 383)  (643 383)  LC_7 Logic Functioning bit


LogicTile_13_23

 (4 0)  (658 368)  (658 368)  routing T_13_23.sp4_h_l_37 <X> T_13_23.sp4_v_b_0
 (12 0)  (666 368)  (666 368)  routing T_13_23.sp4_v_b_8 <X> T_13_23.sp4_h_r_2
 (14 0)  (668 368)  (668 368)  routing T_13_23.sp4_h_l_5 <X> T_13_23.lc_trk_g0_0
 (21 0)  (675 368)  (675 368)  routing T_13_23.wire_logic_cluster/lc_3/out <X> T_13_23.lc_trk_g0_3
 (22 0)  (676 368)  (676 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 368)  (679 368)  routing T_13_23.wire_logic_cluster/lc_2/out <X> T_13_23.lc_trk_g0_2
 (26 0)  (680 368)  (680 368)  routing T_13_23.lc_trk_g0_4 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 368)  (681 368)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 368)  (682 368)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 368)  (683 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 368)  (684 368)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 368)  (686 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 368)  (688 368)  routing T_13_23.lc_trk_g1_0 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 368)  (689 368)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.input_2_0
 (36 0)  (690 368)  (690 368)  LC_0 Logic Functioning bit
 (37 0)  (691 368)  (691 368)  LC_0 Logic Functioning bit
 (38 0)  (692 368)  (692 368)  LC_0 Logic Functioning bit
 (39 0)  (693 368)  (693 368)  LC_0 Logic Functioning bit
 (43 0)  (697 368)  (697 368)  LC_0 Logic Functioning bit
 (45 0)  (699 368)  (699 368)  LC_0 Logic Functioning bit
 (51 0)  (705 368)  (705 368)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (5 1)  (659 369)  (659 369)  routing T_13_23.sp4_h_l_37 <X> T_13_23.sp4_v_b_0
 (11 1)  (665 369)  (665 369)  routing T_13_23.sp4_v_b_8 <X> T_13_23.sp4_h_r_2
 (13 1)  (667 369)  (667 369)  routing T_13_23.sp4_v_b_8 <X> T_13_23.sp4_h_r_2
 (14 1)  (668 369)  (668 369)  routing T_13_23.sp4_h_l_5 <X> T_13_23.lc_trk_g0_0
 (15 1)  (669 369)  (669 369)  routing T_13_23.sp4_h_l_5 <X> T_13_23.lc_trk_g0_0
 (16 1)  (670 369)  (670 369)  routing T_13_23.sp4_h_l_5 <X> T_13_23.lc_trk_g0_0
 (17 1)  (671 369)  (671 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (676 369)  (676 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (683 369)  (683 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 369)  (686 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (687 369)  (687 369)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.input_2_0
 (34 1)  (688 369)  (688 369)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.input_2_0
 (36 1)  (690 369)  (690 369)  LC_0 Logic Functioning bit
 (38 1)  (692 369)  (692 369)  LC_0 Logic Functioning bit
 (39 1)  (693 369)  (693 369)  LC_0 Logic Functioning bit
 (0 2)  (654 370)  (654 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (1 2)  (655 370)  (655 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 370)  (668 370)  routing T_13_23.sp12_h_l_3 <X> T_13_23.lc_trk_g0_4
 (16 2)  (670 370)  (670 370)  routing T_13_23.sp4_v_b_13 <X> T_13_23.lc_trk_g0_5
 (17 2)  (671 370)  (671 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (672 370)  (672 370)  routing T_13_23.sp4_v_b_13 <X> T_13_23.lc_trk_g0_5
 (5 3)  (659 371)  (659 371)  routing T_13_23.sp4_h_l_37 <X> T_13_23.sp4_v_t_37
 (14 3)  (668 371)  (668 371)  routing T_13_23.sp12_h_l_3 <X> T_13_23.lc_trk_g0_4
 (15 3)  (669 371)  (669 371)  routing T_13_23.sp12_h_l_3 <X> T_13_23.lc_trk_g0_4
 (17 3)  (671 371)  (671 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (18 3)  (672 371)  (672 371)  routing T_13_23.sp4_v_b_13 <X> T_13_23.lc_trk_g0_5
 (3 4)  (657 372)  (657 372)  routing T_13_23.sp12_v_b_0 <X> T_13_23.sp12_h_r_0
 (5 4)  (659 372)  (659 372)  routing T_13_23.sp4_h_l_37 <X> T_13_23.sp4_h_r_3
 (9 4)  (663 372)  (663 372)  routing T_13_23.sp4_v_t_41 <X> T_13_23.sp4_h_r_4
 (14 4)  (668 372)  (668 372)  routing T_13_23.wire_logic_cluster/lc_0/out <X> T_13_23.lc_trk_g1_0
 (26 4)  (680 372)  (680 372)  routing T_13_23.lc_trk_g0_4 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 372)  (683 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 372)  (684 372)  routing T_13_23.lc_trk_g0_5 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 372)  (686 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 372)  (687 372)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 372)  (688 372)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 372)  (690 372)  LC_2 Logic Functioning bit
 (38 4)  (692 372)  (692 372)  LC_2 Logic Functioning bit
 (42 4)  (696 372)  (696 372)  LC_2 Logic Functioning bit
 (43 4)  (697 372)  (697 372)  LC_2 Logic Functioning bit
 (45 4)  (699 372)  (699 372)  LC_2 Logic Functioning bit
 (3 5)  (657 373)  (657 373)  routing T_13_23.sp12_v_b_0 <X> T_13_23.sp12_h_r_0
 (4 5)  (658 373)  (658 373)  routing T_13_23.sp4_h_l_37 <X> T_13_23.sp4_h_r_3
 (17 5)  (671 373)  (671 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 373)  (676 373)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 373)  (678 373)  routing T_13_23.bot_op_2 <X> T_13_23.lc_trk_g1_2
 (29 5)  (683 373)  (683 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 373)  (685 373)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 373)  (686 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 373)  (689 373)  routing T_13_23.lc_trk_g0_2 <X> T_13_23.input_2_2
 (42 5)  (696 373)  (696 373)  LC_2 Logic Functioning bit
 (43 5)  (697 373)  (697 373)  LC_2 Logic Functioning bit
 (52 5)  (706 373)  (706 373)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (668 374)  (668 374)  routing T_13_23.wire_logic_cluster/lc_4/out <X> T_13_23.lc_trk_g1_4
 (17 6)  (671 374)  (671 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (681 374)  (681 374)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 374)  (682 374)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 374)  (683 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 374)  (685 374)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 374)  (688 374)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 374)  (689 374)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.input_2_3
 (38 6)  (692 374)  (692 374)  LC_3 Logic Functioning bit
 (41 6)  (695 374)  (695 374)  LC_3 Logic Functioning bit
 (43 6)  (697 374)  (697 374)  LC_3 Logic Functioning bit
 (45 6)  (699 374)  (699 374)  LC_3 Logic Functioning bit
 (46 6)  (700 374)  (700 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (671 375)  (671 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (672 375)  (672 375)  routing T_13_23.sp4_r_v_b_29 <X> T_13_23.lc_trk_g1_5
 (26 7)  (680 375)  (680 375)  routing T_13_23.lc_trk_g0_3 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 375)  (683 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 375)  (684 375)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 375)  (686 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (687 375)  (687 375)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.input_2_3
 (34 7)  (688 375)  (688 375)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.input_2_3
 (35 7)  (689 375)  (689 375)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.input_2_3
 (38 7)  (692 375)  (692 375)  LC_3 Logic Functioning bit
 (40 7)  (694 375)  (694 375)  LC_3 Logic Functioning bit
 (42 7)  (696 375)  (696 375)  LC_3 Logic Functioning bit
 (12 8)  (666 376)  (666 376)  routing T_13_23.sp4_v_b_2 <X> T_13_23.sp4_h_r_8
 (16 8)  (670 376)  (670 376)  routing T_13_23.sp4_v_b_33 <X> T_13_23.lc_trk_g2_1
 (17 8)  (671 376)  (671 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 376)  (672 376)  routing T_13_23.sp4_v_b_33 <X> T_13_23.lc_trk_g2_1
 (28 8)  (682 376)  (682 376)  routing T_13_23.lc_trk_g2_1 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 376)  (683 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 376)  (685 376)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 376)  (686 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 376)  (688 376)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 376)  (690 376)  LC_4 Logic Functioning bit
 (37 8)  (691 376)  (691 376)  LC_4 Logic Functioning bit
 (38 8)  (692 376)  (692 376)  LC_4 Logic Functioning bit
 (39 8)  (693 376)  (693 376)  LC_4 Logic Functioning bit
 (41 8)  (695 376)  (695 376)  LC_4 Logic Functioning bit
 (43 8)  (697 376)  (697 376)  LC_4 Logic Functioning bit
 (45 8)  (699 376)  (699 376)  LC_4 Logic Functioning bit
 (46 8)  (700 376)  (700 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (11 9)  (665 377)  (665 377)  routing T_13_23.sp4_v_b_2 <X> T_13_23.sp4_h_r_8
 (13 9)  (667 377)  (667 377)  routing T_13_23.sp4_v_b_2 <X> T_13_23.sp4_h_r_8
 (18 9)  (672 377)  (672 377)  routing T_13_23.sp4_v_b_33 <X> T_13_23.lc_trk_g2_1
 (29 9)  (683 377)  (683 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (691 377)  (691 377)  LC_4 Logic Functioning bit
 (39 9)  (693 377)  (693 377)  LC_4 Logic Functioning bit
 (52 9)  (706 377)  (706 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (669 378)  (669 378)  routing T_13_23.rgt_op_5 <X> T_13_23.lc_trk_g2_5
 (17 10)  (671 378)  (671 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 378)  (672 378)  routing T_13_23.rgt_op_5 <X> T_13_23.lc_trk_g2_5
 (21 10)  (675 378)  (675 378)  routing T_13_23.wire_logic_cluster/lc_7/out <X> T_13_23.lc_trk_g2_7
 (22 10)  (676 378)  (676 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (682 378)  (682 378)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 378)  (683 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 378)  (684 378)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 378)  (686 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 378)  (687 378)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 378)  (688 378)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 378)  (690 378)  LC_5 Logic Functioning bit
 (41 10)  (695 378)  (695 378)  LC_5 Logic Functioning bit
 (43 10)  (697 378)  (697 378)  LC_5 Logic Functioning bit
 (22 11)  (676 379)  (676 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (680 379)  (680 379)  routing T_13_23.lc_trk_g0_3 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 379)  (683 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 379)  (684 379)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 379)  (686 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (688 379)  (688 379)  routing T_13_23.lc_trk_g1_0 <X> T_13_23.input_2_5
 (36 11)  (690 379)  (690 379)  LC_5 Logic Functioning bit
 (37 11)  (691 379)  (691 379)  LC_5 Logic Functioning bit
 (39 11)  (693 379)  (693 379)  LC_5 Logic Functioning bit
 (41 11)  (695 379)  (695 379)  LC_5 Logic Functioning bit
 (43 11)  (697 379)  (697 379)  LC_5 Logic Functioning bit
 (5 12)  (659 380)  (659 380)  routing T_13_23.sp4_v_b_3 <X> T_13_23.sp4_h_r_9
 (10 12)  (664 380)  (664 380)  routing T_13_23.sp4_v_t_40 <X> T_13_23.sp4_h_r_10
 (17 12)  (671 380)  (671 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (676 380)  (676 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (679 380)  (679 380)  routing T_13_23.sp4_h_r_34 <X> T_13_23.lc_trk_g3_2
 (28 12)  (682 380)  (682 380)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 380)  (683 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 380)  (684 380)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 380)  (686 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 380)  (688 380)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 380)  (690 380)  LC_6 Logic Functioning bit
 (37 12)  (691 380)  (691 380)  LC_6 Logic Functioning bit
 (43 12)  (697 380)  (697 380)  LC_6 Logic Functioning bit
 (50 12)  (704 380)  (704 380)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (706 380)  (706 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (4 13)  (658 381)  (658 381)  routing T_13_23.sp4_v_b_3 <X> T_13_23.sp4_h_r_9
 (6 13)  (660 381)  (660 381)  routing T_13_23.sp4_v_b_3 <X> T_13_23.sp4_h_r_9
 (18 13)  (672 381)  (672 381)  routing T_13_23.sp4_r_v_b_41 <X> T_13_23.lc_trk_g3_1
 (22 13)  (676 381)  (676 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (677 381)  (677 381)  routing T_13_23.sp4_h_r_34 <X> T_13_23.lc_trk_g3_2
 (24 13)  (678 381)  (678 381)  routing T_13_23.sp4_h_r_34 <X> T_13_23.lc_trk_g3_2
 (27 13)  (681 381)  (681 381)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 381)  (682 381)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 381)  (683 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 381)  (685 381)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 381)  (690 381)  LC_6 Logic Functioning bit
 (37 13)  (691 381)  (691 381)  LC_6 Logic Functioning bit
 (38 13)  (692 381)  (692 381)  LC_6 Logic Functioning bit
 (41 13)  (695 381)  (695 381)  LC_6 Logic Functioning bit
 (42 13)  (696 381)  (696 381)  LC_6 Logic Functioning bit
 (17 14)  (671 382)  (671 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (679 382)  (679 382)  routing T_13_23.sp4_v_b_38 <X> T_13_23.lc_trk_g3_6
 (29 14)  (683 382)  (683 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 382)  (684 382)  routing T_13_23.lc_trk_g0_4 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 382)  (686 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (689 382)  (689 382)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.input_2_7
 (36 14)  (690 382)  (690 382)  LC_7 Logic Functioning bit
 (37 14)  (691 382)  (691 382)  LC_7 Logic Functioning bit
 (38 14)  (692 382)  (692 382)  LC_7 Logic Functioning bit
 (42 14)  (696 382)  (696 382)  LC_7 Logic Functioning bit
 (45 14)  (699 382)  (699 382)  LC_7 Logic Functioning bit
 (47 14)  (701 382)  (701 382)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (668 383)  (668 383)  routing T_13_23.sp4_r_v_b_44 <X> T_13_23.lc_trk_g3_4
 (17 15)  (671 383)  (671 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (672 383)  (672 383)  routing T_13_23.sp4_r_v_b_45 <X> T_13_23.lc_trk_g3_5
 (19 15)  (673 383)  (673 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (676 383)  (676 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 383)  (677 383)  routing T_13_23.sp4_v_b_38 <X> T_13_23.lc_trk_g3_6
 (25 15)  (679 383)  (679 383)  routing T_13_23.sp4_v_b_38 <X> T_13_23.lc_trk_g3_6
 (26 15)  (680 383)  (680 383)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 383)  (681 383)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 383)  (682 383)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 383)  (683 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 383)  (685 383)  routing T_13_23.lc_trk_g0_2 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 383)  (686 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 383)  (687 383)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.input_2_7
 (35 15)  (689 383)  (689 383)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.input_2_7
 (36 15)  (690 383)  (690 383)  LC_7 Logic Functioning bit
 (43 15)  (697 383)  (697 383)  LC_7 Logic Functioning bit


LogicTile_14_23

 (15 0)  (723 368)  (723 368)  routing T_14_23.sp4_h_l_4 <X> T_14_23.lc_trk_g0_1
 (16 0)  (724 368)  (724 368)  routing T_14_23.sp4_h_l_4 <X> T_14_23.lc_trk_g0_1
 (17 0)  (725 368)  (725 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (726 368)  (726 368)  routing T_14_23.sp4_h_l_4 <X> T_14_23.lc_trk_g0_1
 (22 0)  (730 368)  (730 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (731 368)  (731 368)  routing T_14_23.sp4_v_b_19 <X> T_14_23.lc_trk_g0_3
 (24 0)  (732 368)  (732 368)  routing T_14_23.sp4_v_b_19 <X> T_14_23.lc_trk_g0_3
 (26 0)  (734 368)  (734 368)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 368)  (737 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 368)  (738 368)  routing T_14_23.lc_trk_g0_7 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 368)  (740 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 368)  (742 368)  routing T_14_23.lc_trk_g1_0 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 368)  (743 368)  routing T_14_23.lc_trk_g2_4 <X> T_14_23.input_2_0
 (36 0)  (744 368)  (744 368)  LC_0 Logic Functioning bit
 (37 0)  (745 368)  (745 368)  LC_0 Logic Functioning bit
 (39 0)  (747 368)  (747 368)  LC_0 Logic Functioning bit
 (43 0)  (751 368)  (751 368)  LC_0 Logic Functioning bit
 (45 0)  (753 368)  (753 368)  LC_0 Logic Functioning bit
 (46 0)  (754 368)  (754 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (760 368)  (760 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (725 369)  (725 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (726 369)  (726 369)  routing T_14_23.sp4_h_l_4 <X> T_14_23.lc_trk_g0_1
 (26 1)  (734 369)  (734 369)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 369)  (736 369)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 369)  (737 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 369)  (738 369)  routing T_14_23.lc_trk_g0_7 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 369)  (740 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (741 369)  (741 369)  routing T_14_23.lc_trk_g2_4 <X> T_14_23.input_2_0
 (36 1)  (744 369)  (744 369)  LC_0 Logic Functioning bit
 (37 1)  (745 369)  (745 369)  LC_0 Logic Functioning bit
 (38 1)  (746 369)  (746 369)  LC_0 Logic Functioning bit
 (39 1)  (747 369)  (747 369)  LC_0 Logic Functioning bit
 (0 2)  (708 370)  (708 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (1 2)  (709 370)  (709 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (717 370)  (717 370)  routing T_14_23.sp4_v_b_1 <X> T_14_23.sp4_h_l_36
 (17 2)  (725 370)  (725 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (729 370)  (729 370)  routing T_14_23.sp12_h_l_4 <X> T_14_23.lc_trk_g0_7
 (22 2)  (730 370)  (730 370)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (732 370)  (732 370)  routing T_14_23.sp12_h_l_4 <X> T_14_23.lc_trk_g0_7
 (18 3)  (726 371)  (726 371)  routing T_14_23.sp4_r_v_b_29 <X> T_14_23.lc_trk_g0_5
 (21 3)  (729 371)  (729 371)  routing T_14_23.sp12_h_l_4 <X> T_14_23.lc_trk_g0_7
 (8 4)  (716 372)  (716 372)  routing T_14_23.sp4_v_b_10 <X> T_14_23.sp4_h_r_4
 (9 4)  (717 372)  (717 372)  routing T_14_23.sp4_v_b_10 <X> T_14_23.sp4_h_r_4
 (10 4)  (718 372)  (718 372)  routing T_14_23.sp4_v_b_10 <X> T_14_23.sp4_h_r_4
 (12 4)  (720 372)  (720 372)  routing T_14_23.sp4_v_b_5 <X> T_14_23.sp4_h_r_5
 (14 4)  (722 372)  (722 372)  routing T_14_23.wire_logic_cluster/lc_0/out <X> T_14_23.lc_trk_g1_0
 (21 4)  (729 372)  (729 372)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g1_3
 (22 4)  (730 372)  (730 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 372)  (731 372)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g1_3
 (24 4)  (732 372)  (732 372)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g1_3
 (26 4)  (734 372)  (734 372)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 372)  (736 372)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 372)  (737 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 372)  (738 372)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 372)  (740 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 372)  (741 372)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 372)  (742 372)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 372)  (745 372)  LC_2 Logic Functioning bit
 (39 4)  (747 372)  (747 372)  LC_2 Logic Functioning bit
 (45 4)  (753 372)  (753 372)  LC_2 Logic Functioning bit
 (11 5)  (719 373)  (719 373)  routing T_14_23.sp4_v_b_5 <X> T_14_23.sp4_h_r_5
 (17 5)  (725 373)  (725 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (729 373)  (729 373)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g1_3
 (27 5)  (735 373)  (735 373)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 373)  (737 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 373)  (739 373)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 373)  (740 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (744 373)  (744 373)  LC_2 Logic Functioning bit
 (37 5)  (745 373)  (745 373)  LC_2 Logic Functioning bit
 (39 5)  (747 373)  (747 373)  LC_2 Logic Functioning bit
 (43 5)  (751 373)  (751 373)  LC_2 Logic Functioning bit
 (48 5)  (756 373)  (756 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (759 373)  (759 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (725 374)  (725 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (729 374)  (729 374)  routing T_14_23.wire_logic_cluster/lc_7/out <X> T_14_23.lc_trk_g1_7
 (22 6)  (730 374)  (730 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (734 374)  (734 374)  routing T_14_23.lc_trk_g0_7 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 374)  (736 374)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 374)  (737 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 374)  (738 374)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 374)  (740 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 374)  (741 374)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 374)  (742 374)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 374)  (744 374)  LC_3 Logic Functioning bit
 (37 6)  (745 374)  (745 374)  LC_3 Logic Functioning bit
 (39 6)  (747 374)  (747 374)  LC_3 Logic Functioning bit
 (43 6)  (751 374)  (751 374)  LC_3 Logic Functioning bit
 (45 6)  (753 374)  (753 374)  LC_3 Logic Functioning bit
 (52 6)  (760 374)  (760 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (761 374)  (761 374)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (726 375)  (726 375)  routing T_14_23.sp4_r_v_b_29 <X> T_14_23.lc_trk_g1_5
 (26 7)  (734 375)  (734 375)  routing T_14_23.lc_trk_g0_7 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 375)  (737 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 375)  (738 375)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 375)  (739 375)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 375)  (740 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (744 375)  (744 375)  LC_3 Logic Functioning bit
 (37 7)  (745 375)  (745 375)  LC_3 Logic Functioning bit
 (38 7)  (746 375)  (746 375)  LC_3 Logic Functioning bit
 (39 7)  (747 375)  (747 375)  LC_3 Logic Functioning bit
 (4 8)  (712 376)  (712 376)  routing T_14_23.sp4_h_l_37 <X> T_14_23.sp4_v_b_6
 (6 8)  (714 376)  (714 376)  routing T_14_23.sp4_h_l_37 <X> T_14_23.sp4_v_b_6
 (14 8)  (722 376)  (722 376)  routing T_14_23.bnl_op_0 <X> T_14_23.lc_trk_g2_0
 (5 9)  (713 377)  (713 377)  routing T_14_23.sp4_h_l_37 <X> T_14_23.sp4_v_b_6
 (14 9)  (722 377)  (722 377)  routing T_14_23.bnl_op_0 <X> T_14_23.lc_trk_g2_0
 (17 9)  (725 377)  (725 377)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (14 10)  (722 378)  (722 378)  routing T_14_23.sp4_h_r_44 <X> T_14_23.lc_trk_g2_4
 (15 10)  (723 378)  (723 378)  routing T_14_23.sp4_h_r_45 <X> T_14_23.lc_trk_g2_5
 (16 10)  (724 378)  (724 378)  routing T_14_23.sp4_h_r_45 <X> T_14_23.lc_trk_g2_5
 (17 10)  (725 378)  (725 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 378)  (726 378)  routing T_14_23.sp4_h_r_45 <X> T_14_23.lc_trk_g2_5
 (25 10)  (733 378)  (733 378)  routing T_14_23.sp4_v_b_38 <X> T_14_23.lc_trk_g2_6
 (26 10)  (734 378)  (734 378)  routing T_14_23.lc_trk_g0_5 <X> T_14_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 378)  (735 378)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 378)  (736 378)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 378)  (737 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 378)  (738 378)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 378)  (740 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 378)  (742 378)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 378)  (745 378)  LC_5 Logic Functioning bit
 (41 10)  (749 378)  (749 378)  LC_5 Logic Functioning bit
 (43 10)  (751 378)  (751 378)  LC_5 Logic Functioning bit
 (45 10)  (753 378)  (753 378)  LC_5 Logic Functioning bit
 (14 11)  (722 379)  (722 379)  routing T_14_23.sp4_h_r_44 <X> T_14_23.lc_trk_g2_4
 (15 11)  (723 379)  (723 379)  routing T_14_23.sp4_h_r_44 <X> T_14_23.lc_trk_g2_4
 (16 11)  (724 379)  (724 379)  routing T_14_23.sp4_h_r_44 <X> T_14_23.lc_trk_g2_4
 (17 11)  (725 379)  (725 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (726 379)  (726 379)  routing T_14_23.sp4_h_r_45 <X> T_14_23.lc_trk_g2_5
 (22 11)  (730 379)  (730 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 379)  (731 379)  routing T_14_23.sp4_v_b_38 <X> T_14_23.lc_trk_g2_6
 (25 11)  (733 379)  (733 379)  routing T_14_23.sp4_v_b_38 <X> T_14_23.lc_trk_g2_6
 (29 11)  (737 379)  (737 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 379)  (739 379)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 379)  (740 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (743 379)  (743 379)  routing T_14_23.lc_trk_g0_3 <X> T_14_23.input_2_5
 (36 11)  (744 379)  (744 379)  LC_5 Logic Functioning bit
 (41 11)  (749 379)  (749 379)  LC_5 Logic Functioning bit
 (43 11)  (751 379)  (751 379)  LC_5 Logic Functioning bit
 (21 12)  (729 380)  (729 380)  routing T_14_23.wire_logic_cluster/lc_3/out <X> T_14_23.lc_trk_g3_3
 (22 12)  (730 380)  (730 380)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (733 380)  (733 380)  routing T_14_23.wire_logic_cluster/lc_2/out <X> T_14_23.lc_trk_g3_2
 (22 13)  (730 381)  (730 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (17 14)  (725 382)  (725 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 382)  (726 382)  routing T_14_23.wire_logic_cluster/lc_5/out <X> T_14_23.lc_trk_g3_5
 (26 14)  (734 382)  (734 382)  routing T_14_23.lc_trk_g0_5 <X> T_14_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 382)  (736 382)  routing T_14_23.lc_trk_g2_0 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 382)  (737 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 382)  (739 382)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 382)  (740 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 382)  (742 382)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 382)  (743 382)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.input_2_7
 (37 14)  (745 382)  (745 382)  LC_7 Logic Functioning bit
 (39 14)  (747 382)  (747 382)  LC_7 Logic Functioning bit
 (45 14)  (753 382)  (753 382)  LC_7 Logic Functioning bit
 (51 14)  (759 382)  (759 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (722 383)  (722 383)  routing T_14_23.sp4_r_v_b_44 <X> T_14_23.lc_trk_g3_4
 (17 15)  (725 383)  (725 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (29 15)  (737 383)  (737 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 383)  (739 383)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 383)  (740 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (741 383)  (741 383)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.input_2_7
 (34 15)  (742 383)  (742 383)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.input_2_7
 (36 15)  (744 383)  (744 383)  LC_7 Logic Functioning bit
 (37 15)  (745 383)  (745 383)  LC_7 Logic Functioning bit
 (39 15)  (747 383)  (747 383)  LC_7 Logic Functioning bit
 (43 15)  (751 383)  (751 383)  LC_7 Logic Functioning bit
 (53 15)  (761 383)  (761 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_23

 (14 0)  (776 368)  (776 368)  routing T_15_23.sp4_h_r_8 <X> T_15_23.lc_trk_g0_0
 (22 0)  (784 368)  (784 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (785 368)  (785 368)  routing T_15_23.sp4_h_r_3 <X> T_15_23.lc_trk_g0_3
 (24 0)  (786 368)  (786 368)  routing T_15_23.sp4_h_r_3 <X> T_15_23.lc_trk_g0_3
 (27 0)  (789 368)  (789 368)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 368)  (791 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 368)  (792 368)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 368)  (794 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 368)  (795 368)  routing T_15_23.lc_trk_g2_1 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 368)  (797 368)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.input_2_0
 (37 0)  (799 368)  (799 368)  LC_0 Logic Functioning bit
 (39 0)  (801 368)  (801 368)  LC_0 Logic Functioning bit
 (45 0)  (807 368)  (807 368)  LC_0 Logic Functioning bit
 (6 1)  (768 369)  (768 369)  routing T_15_23.sp4_h_l_37 <X> T_15_23.sp4_h_r_0
 (15 1)  (777 369)  (777 369)  routing T_15_23.sp4_h_r_8 <X> T_15_23.lc_trk_g0_0
 (16 1)  (778 369)  (778 369)  routing T_15_23.sp4_h_r_8 <X> T_15_23.lc_trk_g0_0
 (17 1)  (779 369)  (779 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (783 369)  (783 369)  routing T_15_23.sp4_h_r_3 <X> T_15_23.lc_trk_g0_3
 (28 1)  (790 369)  (790 369)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 369)  (791 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 369)  (794 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 369)  (795 369)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.input_2_0
 (35 1)  (797 369)  (797 369)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.input_2_0
 (36 1)  (798 369)  (798 369)  LC_0 Logic Functioning bit
 (37 1)  (799 369)  (799 369)  LC_0 Logic Functioning bit
 (38 1)  (800 369)  (800 369)  LC_0 Logic Functioning bit
 (42 1)  (804 369)  (804 369)  LC_0 Logic Functioning bit
 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (1 2)  (763 370)  (763 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 370)  (776 370)  routing T_15_23.wire_logic_cluster/lc_4/out <X> T_15_23.lc_trk_g0_4
 (22 2)  (784 370)  (784 370)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (786 370)  (786 370)  routing T_15_23.bot_op_7 <X> T_15_23.lc_trk_g0_7
 (25 2)  (787 370)  (787 370)  routing T_15_23.sp4_h_r_14 <X> T_15_23.lc_trk_g0_6
 (26 2)  (788 370)  (788 370)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 370)  (790 370)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 370)  (791 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 370)  (793 370)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 370)  (794 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 370)  (796 370)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 370)  (799 370)  LC_1 Logic Functioning bit
 (39 2)  (801 370)  (801 370)  LC_1 Logic Functioning bit
 (45 2)  (807 370)  (807 370)  LC_1 Logic Functioning bit
 (17 3)  (779 371)  (779 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (784 371)  (784 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 371)  (785 371)  routing T_15_23.sp4_h_r_14 <X> T_15_23.lc_trk_g0_6
 (24 3)  (786 371)  (786 371)  routing T_15_23.sp4_h_r_14 <X> T_15_23.lc_trk_g0_6
 (27 3)  (789 371)  (789 371)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 371)  (791 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 371)  (794 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (796 371)  (796 371)  routing T_15_23.lc_trk_g1_0 <X> T_15_23.input_2_1
 (36 3)  (798 371)  (798 371)  LC_1 Logic Functioning bit
 (37 3)  (799 371)  (799 371)  LC_1 Logic Functioning bit
 (39 3)  (801 371)  (801 371)  LC_1 Logic Functioning bit
 (43 3)  (805 371)  (805 371)  LC_1 Logic Functioning bit
 (0 4)  (762 372)  (762 372)  routing T_15_23.lc_trk_g2_2 <X> T_15_23.wire_logic_cluster/lc_7/cen
 (1 4)  (763 372)  (763 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (10 4)  (772 372)  (772 372)  routing T_15_23.sp4_v_t_46 <X> T_15_23.sp4_h_r_4
 (11 4)  (773 372)  (773 372)  routing T_15_23.sp4_h_r_0 <X> T_15_23.sp4_v_b_5
 (12 4)  (774 372)  (774 372)  routing T_15_23.sp4_h_l_39 <X> T_15_23.sp4_h_r_5
 (14 4)  (776 372)  (776 372)  routing T_15_23.wire_logic_cluster/lc_0/out <X> T_15_23.lc_trk_g1_0
 (17 4)  (779 372)  (779 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (783 372)  (783 372)  routing T_15_23.wire_logic_cluster/lc_3/out <X> T_15_23.lc_trk_g1_3
 (22 4)  (784 372)  (784 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (789 372)  (789 372)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 372)  (791 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 372)  (792 372)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 372)  (793 372)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 372)  (794 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 372)  (795 372)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 372)  (796 372)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 372)  (799 372)  LC_2 Logic Functioning bit
 (39 4)  (801 372)  (801 372)  LC_2 Logic Functioning bit
 (45 4)  (807 372)  (807 372)  LC_2 Logic Functioning bit
 (1 5)  (763 373)  (763 373)  routing T_15_23.lc_trk_g2_2 <X> T_15_23.wire_logic_cluster/lc_7/cen
 (13 5)  (775 373)  (775 373)  routing T_15_23.sp4_h_l_39 <X> T_15_23.sp4_h_r_5
 (17 5)  (779 373)  (779 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (790 373)  (790 373)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 373)  (791 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 373)  (794 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 373)  (795 373)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.input_2_2
 (34 5)  (796 373)  (796 373)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.input_2_2
 (36 5)  (798 373)  (798 373)  LC_2 Logic Functioning bit
 (37 5)  (799 373)  (799 373)  LC_2 Logic Functioning bit
 (38 5)  (800 373)  (800 373)  LC_2 Logic Functioning bit
 (42 5)  (804 373)  (804 373)  LC_2 Logic Functioning bit
 (14 6)  (776 374)  (776 374)  routing T_15_23.sp4_v_t_1 <X> T_15_23.lc_trk_g1_4
 (15 6)  (777 374)  (777 374)  routing T_15_23.lft_op_5 <X> T_15_23.lc_trk_g1_5
 (17 6)  (779 374)  (779 374)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 374)  (780 374)  routing T_15_23.lft_op_5 <X> T_15_23.lc_trk_g1_5
 (26 6)  (788 374)  (788 374)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 374)  (790 374)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 374)  (791 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 374)  (794 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 374)  (796 374)  routing T_15_23.lc_trk_g1_1 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 374)  (799 374)  LC_3 Logic Functioning bit
 (39 6)  (801 374)  (801 374)  LC_3 Logic Functioning bit
 (45 6)  (807 374)  (807 374)  LC_3 Logic Functioning bit
 (14 7)  (776 375)  (776 375)  routing T_15_23.sp4_v_t_1 <X> T_15_23.lc_trk_g1_4
 (16 7)  (778 375)  (778 375)  routing T_15_23.sp4_v_t_1 <X> T_15_23.lc_trk_g1_4
 (17 7)  (779 375)  (779 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 7)  (789 375)  (789 375)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 375)  (791 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 375)  (794 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (795 375)  (795 375)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.input_2_3
 (34 7)  (796 375)  (796 375)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.input_2_3
 (35 7)  (797 375)  (797 375)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.input_2_3
 (36 7)  (798 375)  (798 375)  LC_3 Logic Functioning bit
 (37 7)  (799 375)  (799 375)  LC_3 Logic Functioning bit
 (39 7)  (801 375)  (801 375)  LC_3 Logic Functioning bit
 (43 7)  (805 375)  (805 375)  LC_3 Logic Functioning bit
 (3 8)  (765 376)  (765 376)  routing T_15_23.sp12_h_r_1 <X> T_15_23.sp12_v_b_1
 (5 8)  (767 376)  (767 376)  routing T_15_23.sp4_h_l_38 <X> T_15_23.sp4_h_r_6
 (14 8)  (776 376)  (776 376)  routing T_15_23.rgt_op_0 <X> T_15_23.lc_trk_g2_0
 (15 8)  (777 376)  (777 376)  routing T_15_23.sp4_h_r_33 <X> T_15_23.lc_trk_g2_1
 (16 8)  (778 376)  (778 376)  routing T_15_23.sp4_h_r_33 <X> T_15_23.lc_trk_g2_1
 (17 8)  (779 376)  (779 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 376)  (780 376)  routing T_15_23.sp4_h_r_33 <X> T_15_23.lc_trk_g2_1
 (25 8)  (787 376)  (787 376)  routing T_15_23.sp4_h_r_42 <X> T_15_23.lc_trk_g2_2
 (27 8)  (789 376)  (789 376)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 376)  (791 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 376)  (792 376)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 376)  (793 376)  routing T_15_23.lc_trk_g0_7 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 376)  (794 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (799 376)  (799 376)  LC_4 Logic Functioning bit
 (39 8)  (801 376)  (801 376)  LC_4 Logic Functioning bit
 (45 8)  (807 376)  (807 376)  LC_4 Logic Functioning bit
 (3 9)  (765 377)  (765 377)  routing T_15_23.sp12_h_r_1 <X> T_15_23.sp12_v_b_1
 (4 9)  (766 377)  (766 377)  routing T_15_23.sp4_h_l_38 <X> T_15_23.sp4_h_r_6
 (10 9)  (772 377)  (772 377)  routing T_15_23.sp4_h_r_2 <X> T_15_23.sp4_v_b_7
 (15 9)  (777 377)  (777 377)  routing T_15_23.rgt_op_0 <X> T_15_23.lc_trk_g2_0
 (17 9)  (779 377)  (779 377)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (784 377)  (784 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 377)  (785 377)  routing T_15_23.sp4_h_r_42 <X> T_15_23.lc_trk_g2_2
 (24 9)  (786 377)  (786 377)  routing T_15_23.sp4_h_r_42 <X> T_15_23.lc_trk_g2_2
 (25 9)  (787 377)  (787 377)  routing T_15_23.sp4_h_r_42 <X> T_15_23.lc_trk_g2_2
 (28 9)  (790 377)  (790 377)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 377)  (791 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 377)  (793 377)  routing T_15_23.lc_trk_g0_7 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 377)  (794 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (796 377)  (796 377)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.input_2_4
 (35 9)  (797 377)  (797 377)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.input_2_4
 (36 9)  (798 377)  (798 377)  LC_4 Logic Functioning bit
 (37 9)  (799 377)  (799 377)  LC_4 Logic Functioning bit
 (38 9)  (800 377)  (800 377)  LC_4 Logic Functioning bit
 (42 9)  (804 377)  (804 377)  LC_4 Logic Functioning bit
 (21 10)  (783 378)  (783 378)  routing T_15_23.sp4_v_t_18 <X> T_15_23.lc_trk_g2_7
 (22 10)  (784 378)  (784 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (785 378)  (785 378)  routing T_15_23.sp4_v_t_18 <X> T_15_23.lc_trk_g2_7
 (25 10)  (787 378)  (787 378)  routing T_15_23.wire_logic_cluster/lc_6/out <X> T_15_23.lc_trk_g2_6
 (26 10)  (788 378)  (788 378)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 378)  (790 378)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 378)  (791 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 378)  (793 378)  routing T_15_23.lc_trk_g0_4 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 378)  (794 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (799 378)  (799 378)  LC_5 Logic Functioning bit
 (42 10)  (804 378)  (804 378)  LC_5 Logic Functioning bit
 (45 10)  (807 378)  (807 378)  LC_5 Logic Functioning bit
 (51 10)  (813 378)  (813 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (13 11)  (775 379)  (775 379)  routing T_15_23.sp4_v_b_3 <X> T_15_23.sp4_h_l_45
 (22 11)  (784 379)  (784 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (789 379)  (789 379)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 379)  (791 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 379)  (794 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (795 379)  (795 379)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.input_2_5
 (34 11)  (796 379)  (796 379)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.input_2_5
 (36 11)  (798 379)  (798 379)  LC_5 Logic Functioning bit
 (37 11)  (799 379)  (799 379)  LC_5 Logic Functioning bit
 (38 11)  (800 379)  (800 379)  LC_5 Logic Functioning bit
 (42 11)  (804 379)  (804 379)  LC_5 Logic Functioning bit
 (17 12)  (779 380)  (779 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 380)  (780 380)  routing T_15_23.wire_logic_cluster/lc_1/out <X> T_15_23.lc_trk_g3_1
 (25 12)  (787 380)  (787 380)  routing T_15_23.wire_logic_cluster/lc_2/out <X> T_15_23.lc_trk_g3_2
 (27 12)  (789 380)  (789 380)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 380)  (791 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 380)  (792 380)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 380)  (793 380)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 380)  (794 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 380)  (795 380)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 380)  (797 380)  routing T_15_23.lc_trk_g0_6 <X> T_15_23.input_2_6
 (37 12)  (799 380)  (799 380)  LC_6 Logic Functioning bit
 (39 12)  (801 380)  (801 380)  LC_6 Logic Functioning bit
 (45 12)  (807 380)  (807 380)  LC_6 Logic Functioning bit
 (11 13)  (773 381)  (773 381)  routing T_15_23.sp4_h_l_38 <X> T_15_23.sp4_h_r_11
 (13 13)  (775 381)  (775 381)  routing T_15_23.sp4_h_l_38 <X> T_15_23.sp4_h_r_11
 (16 13)  (778 381)  (778 381)  routing T_15_23.sp12_v_b_8 <X> T_15_23.lc_trk_g3_0
 (17 13)  (779 381)  (779 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (784 381)  (784 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (790 381)  (790 381)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 381)  (791 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 381)  (793 381)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 381)  (794 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (797 381)  (797 381)  routing T_15_23.lc_trk_g0_6 <X> T_15_23.input_2_6
 (36 13)  (798 381)  (798 381)  LC_6 Logic Functioning bit
 (37 13)  (799 381)  (799 381)  LC_6 Logic Functioning bit
 (38 13)  (800 381)  (800 381)  LC_6 Logic Functioning bit
 (42 13)  (804 381)  (804 381)  LC_6 Logic Functioning bit
 (14 14)  (776 382)  (776 382)  routing T_15_23.bnl_op_4 <X> T_15_23.lc_trk_g3_4
 (26 14)  (788 382)  (788 382)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 382)  (791 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 382)  (794 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 382)  (795 382)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.wire_logic_cluster/lc_7/in_3
 (42 14)  (804 382)  (804 382)  LC_7 Logic Functioning bit
 (43 14)  (805 382)  (805 382)  LC_7 Logic Functioning bit
 (45 14)  (807 382)  (807 382)  LC_7 Logic Functioning bit
 (14 15)  (776 383)  (776 383)  routing T_15_23.bnl_op_4 <X> T_15_23.lc_trk_g3_4
 (17 15)  (779 383)  (779 383)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (789 383)  (789 383)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 383)  (791 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 383)  (794 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (797 383)  (797 383)  routing T_15_23.lc_trk_g0_3 <X> T_15_23.input_2_7
 (36 15)  (798 383)  (798 383)  LC_7 Logic Functioning bit
 (38 15)  (800 383)  (800 383)  LC_7 Logic Functioning bit
 (42 15)  (804 383)  (804 383)  LC_7 Logic Functioning bit
 (43 15)  (805 383)  (805 383)  LC_7 Logic Functioning bit
 (46 15)  (808 383)  (808 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_23

 (17 0)  (833 368)  (833 368)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (834 368)  (834 368)  routing T_16_23.bnr_op_1 <X> T_16_23.lc_trk_g0_1
 (22 0)  (838 368)  (838 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (841 368)  (841 368)  routing T_16_23.wire_logic_cluster/lc_2/out <X> T_16_23.lc_trk_g0_2
 (26 0)  (842 368)  (842 368)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 368)  (850 368)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (41 0)  (857 368)  (857 368)  LC_0 Logic Functioning bit
 (43 0)  (859 368)  (859 368)  LC_0 Logic Functioning bit
 (45 0)  (861 368)  (861 368)  LC_0 Logic Functioning bit
 (47 0)  (863 368)  (863 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (834 369)  (834 369)  routing T_16_23.bnr_op_1 <X> T_16_23.lc_trk_g0_1
 (21 1)  (837 369)  (837 369)  routing T_16_23.sp4_r_v_b_32 <X> T_16_23.lc_trk_g0_3
 (22 1)  (838 369)  (838 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (844 369)  (844 369)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 369)  (845 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (40 1)  (856 369)  (856 369)  LC_0 Logic Functioning bit
 (42 1)  (858 369)  (858 369)  LC_0 Logic Functioning bit
 (46 1)  (862 369)  (862 369)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (864 369)  (864 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 370)  (830 370)  routing T_16_23.wire_logic_cluster/lc_4/out <X> T_16_23.lc_trk_g0_4
 (21 2)  (837 370)  (837 370)  routing T_16_23.wire_logic_cluster/lc_7/out <X> T_16_23.lc_trk_g0_7
 (22 2)  (838 370)  (838 370)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (843 370)  (843 370)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 370)  (844 370)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 370)  (849 370)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 370)  (850 370)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 370)  (852 370)  LC_1 Logic Functioning bit
 (38 2)  (854 370)  (854 370)  LC_1 Logic Functioning bit
 (41 2)  (857 370)  (857 370)  LC_1 Logic Functioning bit
 (43 2)  (859 370)  (859 370)  LC_1 Logic Functioning bit
 (45 2)  (861 370)  (861 370)  LC_1 Logic Functioning bit
 (48 2)  (864 370)  (864 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (17 3)  (833 371)  (833 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (845 371)  (845 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 371)  (847 371)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 371)  (853 371)  LC_1 Logic Functioning bit
 (39 3)  (855 371)  (855 371)  LC_1 Logic Functioning bit
 (41 3)  (857 371)  (857 371)  LC_1 Logic Functioning bit
 (43 3)  (859 371)  (859 371)  LC_1 Logic Functioning bit
 (4 4)  (820 372)  (820 372)  routing T_16_23.sp4_h_l_38 <X> T_16_23.sp4_v_b_3
 (14 4)  (830 372)  (830 372)  routing T_16_23.wire_logic_cluster/lc_0/out <X> T_16_23.lc_trk_g1_0
 (16 4)  (832 372)  (832 372)  routing T_16_23.sp4_v_b_9 <X> T_16_23.lc_trk_g1_1
 (17 4)  (833 372)  (833 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (834 372)  (834 372)  routing T_16_23.sp4_v_b_9 <X> T_16_23.lc_trk_g1_1
 (22 4)  (838 372)  (838 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (839 372)  (839 372)  routing T_16_23.sp12_h_r_11 <X> T_16_23.lc_trk_g1_3
 (29 4)  (845 372)  (845 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 372)  (847 372)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 372)  (849 372)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 372)  (852 372)  LC_2 Logic Functioning bit
 (38 4)  (854 372)  (854 372)  LC_2 Logic Functioning bit
 (41 4)  (857 372)  (857 372)  LC_2 Logic Functioning bit
 (43 4)  (859 372)  (859 372)  LC_2 Logic Functioning bit
 (45 4)  (861 372)  (861 372)  LC_2 Logic Functioning bit
 (5 5)  (821 373)  (821 373)  routing T_16_23.sp4_h_l_38 <X> T_16_23.sp4_v_b_3
 (17 5)  (833 373)  (833 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (834 373)  (834 373)  routing T_16_23.sp4_v_b_9 <X> T_16_23.lc_trk_g1_1
 (26 5)  (842 373)  (842 373)  routing T_16_23.lc_trk_g0_2 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 373)  (845 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 373)  (847 373)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 373)  (852 373)  LC_2 Logic Functioning bit
 (38 5)  (854 373)  (854 373)  LC_2 Logic Functioning bit
 (40 5)  (856 373)  (856 373)  LC_2 Logic Functioning bit
 (42 5)  (858 373)  (858 373)  LC_2 Logic Functioning bit
 (48 5)  (864 373)  (864 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (838 374)  (838 374)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 374)  (840 374)  routing T_16_23.bot_op_7 <X> T_16_23.lc_trk_g1_7
 (25 6)  (841 374)  (841 374)  routing T_16_23.sp4_h_l_11 <X> T_16_23.lc_trk_g1_6
 (27 6)  (843 374)  (843 374)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 374)  (846 374)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (853 374)  (853 374)  LC_3 Logic Functioning bit
 (38 6)  (854 374)  (854 374)  LC_3 Logic Functioning bit
 (39 6)  (855 374)  (855 374)  LC_3 Logic Functioning bit
 (41 6)  (857 374)  (857 374)  LC_3 Logic Functioning bit
 (42 6)  (858 374)  (858 374)  LC_3 Logic Functioning bit
 (43 6)  (859 374)  (859 374)  LC_3 Logic Functioning bit
 (22 7)  (838 375)  (838 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (839 375)  (839 375)  routing T_16_23.sp4_h_l_11 <X> T_16_23.lc_trk_g1_6
 (24 7)  (840 375)  (840 375)  routing T_16_23.sp4_h_l_11 <X> T_16_23.lc_trk_g1_6
 (25 7)  (841 375)  (841 375)  routing T_16_23.sp4_h_l_11 <X> T_16_23.lc_trk_g1_6
 (26 7)  (842 375)  (842 375)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 375)  (843 375)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 375)  (844 375)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 375)  (845 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 375)  (846 375)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 375)  (847 375)  routing T_16_23.lc_trk_g0_2 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 375)  (848 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 375)  (851 375)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.input_2_3
 (36 7)  (852 375)  (852 375)  LC_3 Logic Functioning bit
 (37 7)  (853 375)  (853 375)  LC_3 Logic Functioning bit
 (38 7)  (854 375)  (854 375)  LC_3 Logic Functioning bit
 (40 7)  (856 375)  (856 375)  LC_3 Logic Functioning bit
 (41 7)  (857 375)  (857 375)  LC_3 Logic Functioning bit
 (42 7)  (858 375)  (858 375)  LC_3 Logic Functioning bit
 (21 8)  (837 376)  (837 376)  routing T_16_23.sp4_v_t_14 <X> T_16_23.lc_trk_g2_3
 (22 8)  (838 376)  (838 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (839 376)  (839 376)  routing T_16_23.sp4_v_t_14 <X> T_16_23.lc_trk_g2_3
 (25 8)  (841 376)  (841 376)  routing T_16_23.sp4_v_t_23 <X> T_16_23.lc_trk_g2_2
 (27 8)  (843 376)  (843 376)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 376)  (845 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 376)  (846 376)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 376)  (847 376)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 376)  (849 376)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 376)  (851 376)  routing T_16_23.lc_trk_g0_4 <X> T_16_23.input_2_4
 (36 8)  (852 376)  (852 376)  LC_4 Logic Functioning bit
 (37 8)  (853 376)  (853 376)  LC_4 Logic Functioning bit
 (38 8)  (854 376)  (854 376)  LC_4 Logic Functioning bit
 (42 8)  (858 376)  (858 376)  LC_4 Logic Functioning bit
 (45 8)  (861 376)  (861 376)  LC_4 Logic Functioning bit
 (47 8)  (863 376)  (863 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (838 377)  (838 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 377)  (839 377)  routing T_16_23.sp4_v_t_23 <X> T_16_23.lc_trk_g2_2
 (25 9)  (841 377)  (841 377)  routing T_16_23.sp4_v_t_23 <X> T_16_23.lc_trk_g2_2
 (26 9)  (842 377)  (842 377)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 377)  (843 377)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 377)  (845 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 377)  (846 377)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 377)  (848 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (852 377)  (852 377)  LC_4 Logic Functioning bit
 (37 9)  (853 377)  (853 377)  LC_4 Logic Functioning bit
 (42 9)  (858 377)  (858 377)  LC_4 Logic Functioning bit
 (43 9)  (859 377)  (859 377)  LC_4 Logic Functioning bit
 (46 9)  (862 377)  (862 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (9 10)  (825 378)  (825 378)  routing T_16_23.sp4_h_r_4 <X> T_16_23.sp4_h_l_42
 (10 10)  (826 378)  (826 378)  routing T_16_23.sp4_h_r_4 <X> T_16_23.sp4_h_l_42
 (17 10)  (833 378)  (833 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (838 378)  (838 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 378)  (839 378)  routing T_16_23.sp4_v_b_47 <X> T_16_23.lc_trk_g2_7
 (24 10)  (840 378)  (840 378)  routing T_16_23.sp4_v_b_47 <X> T_16_23.lc_trk_g2_7
 (14 11)  (830 379)  (830 379)  routing T_16_23.sp4_r_v_b_36 <X> T_16_23.lc_trk_g2_4
 (17 11)  (833 379)  (833 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (17 12)  (833 380)  (833 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 380)  (834 380)  routing T_16_23.wire_logic_cluster/lc_1/out <X> T_16_23.lc_trk_g3_1
 (21 12)  (837 380)  (837 380)  routing T_16_23.sp4_v_t_14 <X> T_16_23.lc_trk_g3_3
 (22 12)  (838 380)  (838 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (839 380)  (839 380)  routing T_16_23.sp4_v_t_14 <X> T_16_23.lc_trk_g3_3
 (25 12)  (841 380)  (841 380)  routing T_16_23.sp4_v_b_26 <X> T_16_23.lc_trk_g3_2
 (27 12)  (843 380)  (843 380)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 380)  (845 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 380)  (846 380)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 380)  (847 380)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 380)  (849 380)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 380)  (850 380)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 380)  (851 380)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.input_2_6
 (36 12)  (852 380)  (852 380)  LC_6 Logic Functioning bit
 (37 12)  (853 380)  (853 380)  LC_6 Logic Functioning bit
 (39 12)  (855 380)  (855 380)  LC_6 Logic Functioning bit
 (43 12)  (859 380)  (859 380)  LC_6 Logic Functioning bit
 (45 12)  (861 380)  (861 380)  LC_6 Logic Functioning bit
 (22 13)  (838 381)  (838 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (839 381)  (839 381)  routing T_16_23.sp4_v_b_26 <X> T_16_23.lc_trk_g3_2
 (26 13)  (842 381)  (842 381)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 381)  (843 381)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 381)  (845 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 381)  (846 381)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 381)  (847 381)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 381)  (848 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (849 381)  (849 381)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.input_2_6
 (34 13)  (850 381)  (850 381)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.input_2_6
 (36 13)  (852 381)  (852 381)  LC_6 Logic Functioning bit
 (37 13)  (853 381)  (853 381)  LC_6 Logic Functioning bit
 (38 13)  (854 381)  (854 381)  LC_6 Logic Functioning bit
 (39 13)  (855 381)  (855 381)  LC_6 Logic Functioning bit
 (51 13)  (867 381)  (867 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (831 382)  (831 382)  routing T_16_23.sp4_h_l_16 <X> T_16_23.lc_trk_g3_5
 (16 14)  (832 382)  (832 382)  routing T_16_23.sp4_h_l_16 <X> T_16_23.lc_trk_g3_5
 (17 14)  (833 382)  (833 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (841 382)  (841 382)  routing T_16_23.wire_logic_cluster/lc_6/out <X> T_16_23.lc_trk_g3_6
 (26 14)  (842 382)  (842 382)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 382)  (844 382)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 382)  (845 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 382)  (850 382)  routing T_16_23.lc_trk_g1_1 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 382)  (853 382)  LC_7 Logic Functioning bit
 (38 14)  (854 382)  (854 382)  LC_7 Logic Functioning bit
 (41 14)  (857 382)  (857 382)  LC_7 Logic Functioning bit
 (45 14)  (861 382)  (861 382)  LC_7 Logic Functioning bit
 (18 15)  (834 383)  (834 383)  routing T_16_23.sp4_h_l_16 <X> T_16_23.lc_trk_g3_5
 (22 15)  (838 383)  (838 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (842 383)  (842 383)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 383)  (845 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 383)  (846 383)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 383)  (848 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (849 383)  (849 383)  routing T_16_23.lc_trk_g2_3 <X> T_16_23.input_2_7
 (35 15)  (851 383)  (851 383)  routing T_16_23.lc_trk_g2_3 <X> T_16_23.input_2_7
 (37 15)  (853 383)  (853 383)  LC_7 Logic Functioning bit
 (39 15)  (855 383)  (855 383)  LC_7 Logic Functioning bit
 (40 15)  (856 383)  (856 383)  LC_7 Logic Functioning bit
 (46 15)  (862 383)  (862 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_23

 (3 0)  (877 368)  (877 368)  routing T_17_23.sp12_h_r_0 <X> T_17_23.sp12_v_b_0
 (4 0)  (878 368)  (878 368)  routing T_17_23.sp4_v_t_41 <X> T_17_23.sp4_v_b_0
 (5 0)  (879 368)  (879 368)  routing T_17_23.sp4_v_t_37 <X> T_17_23.sp4_h_r_0
 (6 0)  (880 368)  (880 368)  routing T_17_23.sp4_v_t_41 <X> T_17_23.sp4_v_b_0
 (10 0)  (884 368)  (884 368)  routing T_17_23.sp4_v_t_45 <X> T_17_23.sp4_h_r_1
 (14 0)  (888 368)  (888 368)  routing T_17_23.sp4_h_r_8 <X> T_17_23.lc_trk_g0_0
 (26 0)  (900 368)  (900 368)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 368)  (901 368)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 368)  (902 368)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 368)  (904 368)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 368)  (906 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 368)  (908 368)  routing T_17_23.lc_trk_g1_0 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 368)  (909 368)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.input_2_0
 (38 0)  (912 368)  (912 368)  LC_0 Logic Functioning bit
 (41 0)  (915 368)  (915 368)  LC_0 Logic Functioning bit
 (43 0)  (917 368)  (917 368)  LC_0 Logic Functioning bit
 (45 0)  (919 368)  (919 368)  LC_0 Logic Functioning bit
 (3 1)  (877 369)  (877 369)  routing T_17_23.sp12_h_r_0 <X> T_17_23.sp12_v_b_0
 (8 1)  (882 369)  (882 369)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_v_b_1
 (15 1)  (889 369)  (889 369)  routing T_17_23.sp4_h_r_8 <X> T_17_23.lc_trk_g0_0
 (16 1)  (890 369)  (890 369)  routing T_17_23.sp4_h_r_8 <X> T_17_23.lc_trk_g0_0
 (17 1)  (891 369)  (891 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (26 1)  (900 369)  (900 369)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 369)  (901 369)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 369)  (903 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 369)  (906 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (907 369)  (907 369)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.input_2_0
 (38 1)  (912 369)  (912 369)  LC_0 Logic Functioning bit
 (40 1)  (914 369)  (914 369)  LC_0 Logic Functioning bit
 (42 1)  (916 369)  (916 369)  LC_0 Logic Functioning bit
 (47 1)  (921 369)  (921 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (874 370)  (874 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (1 2)  (875 370)  (875 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (2 2)  (876 370)  (876 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (875 372)  (875 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (2 4)  (876 372)  (876 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (888 372)  (888 372)  routing T_17_23.lft_op_0 <X> T_17_23.lc_trk_g1_0
 (22 4)  (896 372)  (896 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (897 372)  (897 372)  routing T_17_23.sp12_h_l_16 <X> T_17_23.lc_trk_g1_3
 (26 4)  (900 372)  (900 372)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 372)  (902 372)  routing T_17_23.lc_trk_g2_3 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 372)  (903 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 372)  (906 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 372)  (908 372)  routing T_17_23.lc_trk_g1_0 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 372)  (910 372)  LC_2 Logic Functioning bit
 (37 4)  (911 372)  (911 372)  LC_2 Logic Functioning bit
 (38 4)  (912 372)  (912 372)  LC_2 Logic Functioning bit
 (40 4)  (914 372)  (914 372)  LC_2 Logic Functioning bit
 (42 4)  (916 372)  (916 372)  LC_2 Logic Functioning bit
 (0 5)  (874 373)  (874 373)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.wire_logic_cluster/lc_7/cen
 (1 5)  (875 373)  (875 373)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.wire_logic_cluster/lc_7/cen
 (15 5)  (889 373)  (889 373)  routing T_17_23.lft_op_0 <X> T_17_23.lc_trk_g1_0
 (17 5)  (891 373)  (891 373)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (895 373)  (895 373)  routing T_17_23.sp12_h_l_16 <X> T_17_23.lc_trk_g1_3
 (28 5)  (902 373)  (902 373)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 373)  (903 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 373)  (904 373)  routing T_17_23.lc_trk_g2_3 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 373)  (906 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (910 373)  (910 373)  LC_2 Logic Functioning bit
 (37 5)  (911 373)  (911 373)  LC_2 Logic Functioning bit
 (39 5)  (913 373)  (913 373)  LC_2 Logic Functioning bit
 (41 5)  (915 373)  (915 373)  LC_2 Logic Functioning bit
 (48 5)  (922 373)  (922 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (895 374)  (895 374)  routing T_17_23.bnr_op_7 <X> T_17_23.lc_trk_g1_7
 (22 6)  (896 374)  (896 374)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (29 6)  (903 374)  (903 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 374)  (905 374)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 374)  (906 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 374)  (907 374)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 374)  (910 374)  LC_3 Logic Functioning bit
 (37 6)  (911 374)  (911 374)  LC_3 Logic Functioning bit
 (38 6)  (912 374)  (912 374)  LC_3 Logic Functioning bit
 (39 6)  (913 374)  (913 374)  LC_3 Logic Functioning bit
 (41 6)  (915 374)  (915 374)  LC_3 Logic Functioning bit
 (42 6)  (916 374)  (916 374)  LC_3 Logic Functioning bit
 (43 6)  (917 374)  (917 374)  LC_3 Logic Functioning bit
 (46 6)  (920 374)  (920 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (895 375)  (895 375)  routing T_17_23.bnr_op_7 <X> T_17_23.lc_trk_g1_7
 (27 7)  (901 375)  (901 375)  routing T_17_23.lc_trk_g1_0 <X> T_17_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 375)  (903 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 375)  (906 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (907 375)  (907 375)  routing T_17_23.lc_trk_g2_3 <X> T_17_23.input_2_3
 (35 7)  (909 375)  (909 375)  routing T_17_23.lc_trk_g2_3 <X> T_17_23.input_2_3
 (36 7)  (910 375)  (910 375)  LC_3 Logic Functioning bit
 (37 7)  (911 375)  (911 375)  LC_3 Logic Functioning bit
 (38 7)  (912 375)  (912 375)  LC_3 Logic Functioning bit
 (39 7)  (913 375)  (913 375)  LC_3 Logic Functioning bit
 (40 7)  (914 375)  (914 375)  LC_3 Logic Functioning bit
 (41 7)  (915 375)  (915 375)  LC_3 Logic Functioning bit
 (42 7)  (916 375)  (916 375)  LC_3 Logic Functioning bit
 (21 8)  (895 376)  (895 376)  routing T_17_23.rgt_op_3 <X> T_17_23.lc_trk_g2_3
 (22 8)  (896 376)  (896 376)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (898 376)  (898 376)  routing T_17_23.rgt_op_3 <X> T_17_23.lc_trk_g2_3
 (28 8)  (902 376)  (902 376)  routing T_17_23.lc_trk_g2_5 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 376)  (903 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 376)  (904 376)  routing T_17_23.lc_trk_g2_5 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 376)  (906 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 376)  (908 376)  routing T_17_23.lc_trk_g1_0 <X> T_17_23.wire_logic_cluster/lc_4/in_3
 (41 8)  (915 376)  (915 376)  LC_4 Logic Functioning bit
 (43 8)  (917 376)  (917 376)  LC_4 Logic Functioning bit
 (4 9)  (878 377)  (878 377)  routing T_17_23.sp4_h_l_47 <X> T_17_23.sp4_h_r_6
 (6 9)  (880 377)  (880 377)  routing T_17_23.sp4_h_l_47 <X> T_17_23.sp4_h_r_6
 (11 9)  (885 377)  (885 377)  routing T_17_23.sp4_h_l_45 <X> T_17_23.sp4_h_r_8
 (41 9)  (915 377)  (915 377)  LC_4 Logic Functioning bit
 (43 9)  (917 377)  (917 377)  LC_4 Logic Functioning bit
 (51 9)  (925 377)  (925 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (879 378)  (879 378)  routing T_17_23.sp4_v_b_6 <X> T_17_23.sp4_h_l_43
 (15 10)  (889 378)  (889 378)  routing T_17_23.sp4_h_l_16 <X> T_17_23.lc_trk_g2_5
 (16 10)  (890 378)  (890 378)  routing T_17_23.sp4_h_l_16 <X> T_17_23.lc_trk_g2_5
 (17 10)  (891 378)  (891 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (901 378)  (901 378)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 378)  (903 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 378)  (904 378)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 378)  (906 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 378)  (907 378)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 378)  (908 378)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 378)  (910 378)  LC_5 Logic Functioning bit
 (38 10)  (912 378)  (912 378)  LC_5 Logic Functioning bit
 (41 10)  (915 378)  (915 378)  LC_5 Logic Functioning bit
 (43 10)  (917 378)  (917 378)  LC_5 Logic Functioning bit
 (17 11)  (891 379)  (891 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (892 379)  (892 379)  routing T_17_23.sp4_h_l_16 <X> T_17_23.lc_trk_g2_5
 (26 11)  (900 379)  (900 379)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 379)  (901 379)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 379)  (902 379)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 379)  (903 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 379)  (904 379)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 379)  (905 379)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 379)  (911 379)  LC_5 Logic Functioning bit
 (39 11)  (913 379)  (913 379)  LC_5 Logic Functioning bit
 (41 11)  (915 379)  (915 379)  LC_5 Logic Functioning bit
 (43 11)  (917 379)  (917 379)  LC_5 Logic Functioning bit
 (53 11)  (927 379)  (927 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (4 12)  (878 380)  (878 380)  routing T_17_23.sp4_h_l_38 <X> T_17_23.sp4_v_b_9
 (6 12)  (880 380)  (880 380)  routing T_17_23.sp4_h_l_38 <X> T_17_23.sp4_v_b_9
 (8 12)  (882 380)  (882 380)  routing T_17_23.sp4_h_l_39 <X> T_17_23.sp4_h_r_10
 (10 12)  (884 380)  (884 380)  routing T_17_23.sp4_h_l_39 <X> T_17_23.sp4_h_r_10
 (11 12)  (885 380)  (885 380)  routing T_17_23.sp4_h_l_40 <X> T_17_23.sp4_v_b_11
 (13 12)  (887 380)  (887 380)  routing T_17_23.sp4_h_l_40 <X> T_17_23.sp4_v_b_11
 (21 12)  (895 380)  (895 380)  routing T_17_23.sp4_v_t_22 <X> T_17_23.lc_trk_g3_3
 (22 12)  (896 380)  (896 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 380)  (897 380)  routing T_17_23.sp4_v_t_22 <X> T_17_23.lc_trk_g3_3
 (25 12)  (899 380)  (899 380)  routing T_17_23.sp12_v_t_1 <X> T_17_23.lc_trk_g3_2
 (5 13)  (879 381)  (879 381)  routing T_17_23.sp4_h_l_38 <X> T_17_23.sp4_v_b_9
 (12 13)  (886 381)  (886 381)  routing T_17_23.sp4_h_l_40 <X> T_17_23.sp4_v_b_11
 (21 13)  (895 381)  (895 381)  routing T_17_23.sp4_v_t_22 <X> T_17_23.lc_trk_g3_3
 (22 13)  (896 381)  (896 381)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (898 381)  (898 381)  routing T_17_23.sp12_v_t_1 <X> T_17_23.lc_trk_g3_2
 (25 13)  (899 381)  (899 381)  routing T_17_23.sp12_v_t_1 <X> T_17_23.lc_trk_g3_2
 (14 15)  (888 383)  (888 383)  routing T_17_23.sp4_h_l_17 <X> T_17_23.lc_trk_g3_4
 (15 15)  (889 383)  (889 383)  routing T_17_23.sp4_h_l_17 <X> T_17_23.lc_trk_g3_4
 (16 15)  (890 383)  (890 383)  routing T_17_23.sp4_h_l_17 <X> T_17_23.lc_trk_g3_4
 (17 15)  (891 383)  (891 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_18_23

 (15 0)  (943 368)  (943 368)  routing T_18_23.bot_op_1 <X> T_18_23.lc_trk_g0_1
 (17 0)  (945 368)  (945 368)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (4 1)  (932 369)  (932 369)  routing T_18_23.sp4_h_l_41 <X> T_18_23.sp4_h_r_0
 (6 1)  (934 369)  (934 369)  routing T_18_23.sp4_h_l_41 <X> T_18_23.sp4_h_r_0
 (17 1)  (945 369)  (945 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (0 2)  (928 370)  (928 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (1 2)  (929 370)  (929 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (949 370)  (949 370)  routing T_18_23.sp4_v_b_15 <X> T_18_23.lc_trk_g0_7
 (22 2)  (950 370)  (950 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (951 370)  (951 370)  routing T_18_23.sp4_v_b_15 <X> T_18_23.lc_trk_g0_7
 (27 2)  (955 370)  (955 370)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 370)  (956 370)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 370)  (957 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 370)  (958 370)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 370)  (960 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 370)  (962 370)  routing T_18_23.lc_trk_g1_1 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 370)  (964 370)  LC_1 Logic Functioning bit
 (37 2)  (965 370)  (965 370)  LC_1 Logic Functioning bit
 (38 2)  (966 370)  (966 370)  LC_1 Logic Functioning bit
 (42 2)  (970 370)  (970 370)  LC_1 Logic Functioning bit
 (45 2)  (973 370)  (973 370)  LC_1 Logic Functioning bit
 (47 2)  (975 370)  (975 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (976 370)  (976 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (15 3)  (943 371)  (943 371)  routing T_18_23.bot_op_4 <X> T_18_23.lc_trk_g0_4
 (17 3)  (945 371)  (945 371)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (949 371)  (949 371)  routing T_18_23.sp4_v_b_15 <X> T_18_23.lc_trk_g0_7
 (26 3)  (954 371)  (954 371)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 371)  (956 371)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 371)  (957 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 371)  (958 371)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 371)  (960 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (961 371)  (961 371)  routing T_18_23.lc_trk_g2_1 <X> T_18_23.input_2_1
 (36 3)  (964 371)  (964 371)  LC_1 Logic Functioning bit
 (37 3)  (965 371)  (965 371)  LC_1 Logic Functioning bit
 (42 3)  (970 371)  (970 371)  LC_1 Logic Functioning bit
 (43 3)  (971 371)  (971 371)  LC_1 Logic Functioning bit
 (16 4)  (944 372)  (944 372)  routing T_18_23.sp12_h_l_14 <X> T_18_23.lc_trk_g1_1
 (17 4)  (945 372)  (945 372)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (21 4)  (949 372)  (949 372)  routing T_18_23.sp4_h_r_19 <X> T_18_23.lc_trk_g1_3
 (22 4)  (950 372)  (950 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (951 372)  (951 372)  routing T_18_23.sp4_h_r_19 <X> T_18_23.lc_trk_g1_3
 (24 4)  (952 372)  (952 372)  routing T_18_23.sp4_h_r_19 <X> T_18_23.lc_trk_g1_3
 (27 4)  (955 372)  (955 372)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 372)  (956 372)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 372)  (957 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 372)  (960 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 372)  (962 372)  routing T_18_23.lc_trk_g1_0 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 372)  (963 372)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.input_2_2
 (37 4)  (965 372)  (965 372)  LC_2 Logic Functioning bit
 (38 4)  (966 372)  (966 372)  LC_2 Logic Functioning bit
 (39 4)  (967 372)  (967 372)  LC_2 Logic Functioning bit
 (41 4)  (969 372)  (969 372)  LC_2 Logic Functioning bit
 (45 4)  (973 372)  (973 372)  LC_2 Logic Functioning bit
 (15 5)  (943 373)  (943 373)  routing T_18_23.sp4_v_t_5 <X> T_18_23.lc_trk_g1_0
 (16 5)  (944 373)  (944 373)  routing T_18_23.sp4_v_t_5 <X> T_18_23.lc_trk_g1_0
 (17 5)  (945 373)  (945 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (946 373)  (946 373)  routing T_18_23.sp12_h_l_14 <X> T_18_23.lc_trk_g1_1
 (21 5)  (949 373)  (949 373)  routing T_18_23.sp4_h_r_19 <X> T_18_23.lc_trk_g1_3
 (22 5)  (950 373)  (950 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (951 373)  (951 373)  routing T_18_23.sp4_v_b_18 <X> T_18_23.lc_trk_g1_2
 (24 5)  (952 373)  (952 373)  routing T_18_23.sp4_v_b_18 <X> T_18_23.lc_trk_g1_2
 (26 5)  (954 373)  (954 373)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 373)  (956 373)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 373)  (957 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 373)  (958 373)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 373)  (960 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (962 373)  (962 373)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.input_2_2
 (37 5)  (965 373)  (965 373)  LC_2 Logic Functioning bit
 (39 5)  (967 373)  (967 373)  LC_2 Logic Functioning bit
 (52 5)  (980 373)  (980 373)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (17 6)  (945 374)  (945 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (950 374)  (950 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (952 374)  (952 374)  routing T_18_23.top_op_7 <X> T_18_23.lc_trk_g1_7
 (25 6)  (953 374)  (953 374)  routing T_18_23.sp4_h_l_11 <X> T_18_23.lc_trk_g1_6
 (27 6)  (955 374)  (955 374)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 374)  (957 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 374)  (958 374)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 374)  (960 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 374)  (961 374)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 374)  (962 374)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 374)  (963 374)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.input_2_3
 (42 6)  (970 374)  (970 374)  LC_3 Logic Functioning bit
 (43 6)  (971 374)  (971 374)  LC_3 Logic Functioning bit
 (45 6)  (973 374)  (973 374)  LC_3 Logic Functioning bit
 (46 6)  (974 374)  (974 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (946 375)  (946 375)  routing T_18_23.sp4_r_v_b_29 <X> T_18_23.lc_trk_g1_5
 (21 7)  (949 375)  (949 375)  routing T_18_23.top_op_7 <X> T_18_23.lc_trk_g1_7
 (22 7)  (950 375)  (950 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (951 375)  (951 375)  routing T_18_23.sp4_h_l_11 <X> T_18_23.lc_trk_g1_6
 (24 7)  (952 375)  (952 375)  routing T_18_23.sp4_h_l_11 <X> T_18_23.lc_trk_g1_6
 (25 7)  (953 375)  (953 375)  routing T_18_23.sp4_h_l_11 <X> T_18_23.lc_trk_g1_6
 (26 7)  (954 375)  (954 375)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 375)  (955 375)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 375)  (956 375)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 375)  (957 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 375)  (959 375)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 375)  (960 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (962 375)  (962 375)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.input_2_3
 (35 7)  (963 375)  (963 375)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.input_2_3
 (37 7)  (965 375)  (965 375)  LC_3 Logic Functioning bit
 (39 7)  (967 375)  (967 375)  LC_3 Logic Functioning bit
 (42 7)  (970 375)  (970 375)  LC_3 Logic Functioning bit
 (43 7)  (971 375)  (971 375)  LC_3 Logic Functioning bit
 (17 8)  (945 376)  (945 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 376)  (946 376)  routing T_18_23.wire_logic_cluster/lc_1/out <X> T_18_23.lc_trk_g2_1
 (21 8)  (949 376)  (949 376)  routing T_18_23.sp4_h_r_43 <X> T_18_23.lc_trk_g2_3
 (22 8)  (950 376)  (950 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (951 376)  (951 376)  routing T_18_23.sp4_h_r_43 <X> T_18_23.lc_trk_g2_3
 (24 8)  (952 376)  (952 376)  routing T_18_23.sp4_h_r_43 <X> T_18_23.lc_trk_g2_3
 (25 8)  (953 376)  (953 376)  routing T_18_23.bnl_op_2 <X> T_18_23.lc_trk_g2_2
 (26 8)  (954 376)  (954 376)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 376)  (957 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 376)  (958 376)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 376)  (959 376)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 376)  (960 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 376)  (961 376)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 376)  (962 376)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 376)  (964 376)  LC_4 Logic Functioning bit
 (41 8)  (969 376)  (969 376)  LC_4 Logic Functioning bit
 (43 8)  (971 376)  (971 376)  LC_4 Logic Functioning bit
 (21 9)  (949 377)  (949 377)  routing T_18_23.sp4_h_r_43 <X> T_18_23.lc_trk_g2_3
 (22 9)  (950 377)  (950 377)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (953 377)  (953 377)  routing T_18_23.bnl_op_2 <X> T_18_23.lc_trk_g2_2
 (26 9)  (954 377)  (954 377)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 377)  (955 377)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 377)  (957 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 377)  (958 377)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 377)  (959 377)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 377)  (960 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (962 377)  (962 377)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.input_2_4
 (35 9)  (963 377)  (963 377)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.input_2_4
 (36 9)  (964 377)  (964 377)  LC_4 Logic Functioning bit
 (37 9)  (965 377)  (965 377)  LC_4 Logic Functioning bit
 (39 9)  (967 377)  (967 377)  LC_4 Logic Functioning bit
 (41 9)  (969 377)  (969 377)  LC_4 Logic Functioning bit
 (43 9)  (971 377)  (971 377)  LC_4 Logic Functioning bit
 (4 10)  (932 378)  (932 378)  routing T_18_23.sp4_h_r_0 <X> T_18_23.sp4_v_t_43
 (6 10)  (934 378)  (934 378)  routing T_18_23.sp4_h_r_0 <X> T_18_23.sp4_v_t_43
 (25 10)  (953 378)  (953 378)  routing T_18_23.sp4_h_r_38 <X> T_18_23.lc_trk_g2_6
 (26 10)  (954 378)  (954 378)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 378)  (957 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 378)  (959 378)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 378)  (960 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 378)  (961 378)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 378)  (964 378)  LC_5 Logic Functioning bit
 (39 10)  (967 378)  (967 378)  LC_5 Logic Functioning bit
 (43 10)  (971 378)  (971 378)  LC_5 Logic Functioning bit
 (50 10)  (978 378)  (978 378)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (933 379)  (933 379)  routing T_18_23.sp4_h_r_0 <X> T_18_23.sp4_v_t_43
 (22 11)  (950 379)  (950 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (951 379)  (951 379)  routing T_18_23.sp4_h_r_38 <X> T_18_23.lc_trk_g2_6
 (24 11)  (952 379)  (952 379)  routing T_18_23.sp4_h_r_38 <X> T_18_23.lc_trk_g2_6
 (26 11)  (954 379)  (954 379)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 379)  (955 379)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 379)  (956 379)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 379)  (957 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 379)  (959 379)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 379)  (964 379)  LC_5 Logic Functioning bit
 (37 11)  (965 379)  (965 379)  LC_5 Logic Functioning bit
 (38 11)  (966 379)  (966 379)  LC_5 Logic Functioning bit
 (42 11)  (970 379)  (970 379)  LC_5 Logic Functioning bit
 (43 11)  (971 379)  (971 379)  LC_5 Logic Functioning bit
 (48 11)  (976 379)  (976 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (21 12)  (949 380)  (949 380)  routing T_18_23.sp4_v_t_14 <X> T_18_23.lc_trk_g3_3
 (22 12)  (950 380)  (950 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (951 380)  (951 380)  routing T_18_23.sp4_v_t_14 <X> T_18_23.lc_trk_g3_3
 (26 12)  (954 380)  (954 380)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 380)  (957 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 380)  (960 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 380)  (961 380)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 380)  (962 380)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 380)  (963 380)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.input_2_6
 (37 12)  (965 380)  (965 380)  LC_6 Logic Functioning bit
 (41 12)  (969 380)  (969 380)  LC_6 Logic Functioning bit
 (43 12)  (971 380)  (971 380)  LC_6 Logic Functioning bit
 (45 12)  (973 380)  (973 380)  LC_6 Logic Functioning bit
 (22 13)  (950 381)  (950 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (955 381)  (955 381)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 381)  (957 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 381)  (959 381)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 381)  (960 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (961 381)  (961 381)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.input_2_6
 (34 13)  (962 381)  (962 381)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.input_2_6
 (36 13)  (964 381)  (964 381)  LC_6 Logic Functioning bit
 (41 13)  (969 381)  (969 381)  LC_6 Logic Functioning bit
 (43 13)  (971 381)  (971 381)  LC_6 Logic Functioning bit
 (6 14)  (934 382)  (934 382)  routing T_18_23.sp4_h_l_41 <X> T_18_23.sp4_v_t_44
 (16 14)  (944 382)  (944 382)  routing T_18_23.sp4_v_b_37 <X> T_18_23.lc_trk_g3_5
 (17 14)  (945 382)  (945 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (946 382)  (946 382)  routing T_18_23.sp4_v_b_37 <X> T_18_23.lc_trk_g3_5
 (22 14)  (950 382)  (950 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (951 382)  (951 382)  routing T_18_23.sp4_h_r_31 <X> T_18_23.lc_trk_g3_7
 (24 14)  (952 382)  (952 382)  routing T_18_23.sp4_h_r_31 <X> T_18_23.lc_trk_g3_7
 (25 14)  (953 382)  (953 382)  routing T_18_23.sp4_v_b_38 <X> T_18_23.lc_trk_g3_6
 (29 14)  (957 382)  (957 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 382)  (958 382)  routing T_18_23.lc_trk_g0_4 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 382)  (959 382)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 382)  (960 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 382)  (962 382)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 382)  (965 382)  LC_7 Logic Functioning bit
 (41 14)  (969 382)  (969 382)  LC_7 Logic Functioning bit
 (42 14)  (970 382)  (970 382)  LC_7 Logic Functioning bit
 (43 14)  (971 382)  (971 382)  LC_7 Logic Functioning bit
 (45 14)  (973 382)  (973 382)  LC_7 Logic Functioning bit
 (18 15)  (946 383)  (946 383)  routing T_18_23.sp4_v_b_37 <X> T_18_23.lc_trk_g3_5
 (21 15)  (949 383)  (949 383)  routing T_18_23.sp4_h_r_31 <X> T_18_23.lc_trk_g3_7
 (22 15)  (950 383)  (950 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 383)  (951 383)  routing T_18_23.sp4_v_b_38 <X> T_18_23.lc_trk_g3_6
 (25 15)  (953 383)  (953 383)  routing T_18_23.sp4_v_b_38 <X> T_18_23.lc_trk_g3_6
 (26 15)  (954 383)  (954 383)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 383)  (955 383)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 383)  (956 383)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 383)  (957 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 383)  (960 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (962 383)  (962 383)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.input_2_7
 (35 15)  (963 383)  (963 383)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.input_2_7
 (36 15)  (964 383)  (964 383)  LC_7 Logic Functioning bit
 (43 15)  (971 383)  (971 383)  LC_7 Logic Functioning bit
 (48 15)  (976 383)  (976 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_23

 (12 0)  (994 368)  (994 368)  routing T_19_23.sp4_v_b_2 <X> T_19_23.sp4_h_r_2
 (11 1)  (993 369)  (993 369)  routing T_19_23.sp4_v_b_2 <X> T_19_23.sp4_h_r_2
 (12 2)  (994 370)  (994 370)  routing T_19_23.sp4_v_t_45 <X> T_19_23.sp4_h_l_39
 (11 3)  (993 371)  (993 371)  routing T_19_23.sp4_v_t_45 <X> T_19_23.sp4_h_l_39
 (13 3)  (995 371)  (995 371)  routing T_19_23.sp4_v_t_45 <X> T_19_23.sp4_h_l_39


LogicTile_20_23

 (11 0)  (1047 368)  (1047 368)  routing T_20_23.sp4_h_l_45 <X> T_20_23.sp4_v_b_2
 (13 0)  (1049 368)  (1049 368)  routing T_20_23.sp4_h_l_45 <X> T_20_23.sp4_v_b_2
 (12 1)  (1048 369)  (1048 369)  routing T_20_23.sp4_h_l_45 <X> T_20_23.sp4_v_b_2
 (14 1)  (1050 369)  (1050 369)  routing T_20_23.sp12_h_r_16 <X> T_20_23.lc_trk_g0_0
 (16 1)  (1052 369)  (1052 369)  routing T_20_23.sp12_h_r_16 <X> T_20_23.lc_trk_g0_0
 (17 1)  (1053 369)  (1053 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (3 2)  (1039 370)  (1039 370)  routing T_20_23.sp12_h_r_0 <X> T_20_23.sp12_h_l_23
 (3 3)  (1039 371)  (1039 371)  routing T_20_23.sp12_h_r_0 <X> T_20_23.sp12_h_l_23
 (14 5)  (1050 373)  (1050 373)  routing T_20_23.top_op_0 <X> T_20_23.lc_trk_g1_0
 (15 5)  (1051 373)  (1051 373)  routing T_20_23.top_op_0 <X> T_20_23.lc_trk_g1_0
 (17 5)  (1053 373)  (1053 373)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (8 6)  (1044 374)  (1044 374)  routing T_20_23.sp4_h_r_8 <X> T_20_23.sp4_h_l_41
 (10 6)  (1046 374)  (1046 374)  routing T_20_23.sp4_h_r_8 <X> T_20_23.sp4_h_l_41
 (11 6)  (1047 374)  (1047 374)  routing T_20_23.sp4_h_l_37 <X> T_20_23.sp4_v_t_40
 (14 6)  (1050 374)  (1050 374)  routing T_20_23.sp4_v_t_1 <X> T_20_23.lc_trk_g1_4
 (21 6)  (1057 374)  (1057 374)  routing T_20_23.sp4_v_b_15 <X> T_20_23.lc_trk_g1_7
 (22 6)  (1058 374)  (1058 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1059 374)  (1059 374)  routing T_20_23.sp4_v_b_15 <X> T_20_23.lc_trk_g1_7
 (14 7)  (1050 375)  (1050 375)  routing T_20_23.sp4_v_t_1 <X> T_20_23.lc_trk_g1_4
 (16 7)  (1052 375)  (1052 375)  routing T_20_23.sp4_v_t_1 <X> T_20_23.lc_trk_g1_4
 (17 7)  (1053 375)  (1053 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (1057 375)  (1057 375)  routing T_20_23.sp4_v_b_15 <X> T_20_23.lc_trk_g1_7
 (8 8)  (1044 376)  (1044 376)  routing T_20_23.sp4_h_l_46 <X> T_20_23.sp4_h_r_7
 (10 8)  (1046 376)  (1046 376)  routing T_20_23.sp4_h_l_46 <X> T_20_23.sp4_h_r_7
 (28 8)  (1064 376)  (1064 376)  routing T_20_23.lc_trk_g2_5 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 376)  (1065 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 376)  (1066 376)  routing T_20_23.lc_trk_g2_5 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 376)  (1068 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 376)  (1070 376)  routing T_20_23.lc_trk_g1_0 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 376)  (1071 376)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.input_2_4
 (36 8)  (1072 376)  (1072 376)  LC_4 Logic Functioning bit
 (38 8)  (1074 376)  (1074 376)  LC_4 Logic Functioning bit
 (47 8)  (1083 376)  (1083 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (29 9)  (1065 377)  (1065 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 377)  (1068 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1069 377)  (1069 377)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.input_2_4
 (35 9)  (1071 377)  (1071 377)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.input_2_4
 (37 9)  (1073 377)  (1073 377)  LC_4 Logic Functioning bit
 (39 9)  (1075 377)  (1075 377)  LC_4 Logic Functioning bit
 (40 9)  (1076 377)  (1076 377)  LC_4 Logic Functioning bit
 (41 9)  (1077 377)  (1077 377)  LC_4 Logic Functioning bit
 (42 9)  (1078 377)  (1078 377)  LC_4 Logic Functioning bit
 (46 9)  (1082 377)  (1082 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (1087 377)  (1087 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (1051 378)  (1051 378)  routing T_20_23.sp4_h_r_45 <X> T_20_23.lc_trk_g2_5
 (16 10)  (1052 378)  (1052 378)  routing T_20_23.sp4_h_r_45 <X> T_20_23.lc_trk_g2_5
 (17 10)  (1053 378)  (1053 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1054 378)  (1054 378)  routing T_20_23.sp4_h_r_45 <X> T_20_23.lc_trk_g2_5
 (25 10)  (1061 378)  (1061 378)  routing T_20_23.sp4_h_r_46 <X> T_20_23.lc_trk_g2_6
 (26 10)  (1062 378)  (1062 378)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (31 10)  (1067 378)  (1067 378)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 378)  (1068 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 378)  (1070 378)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 378)  (1073 378)  LC_5 Logic Functioning bit
 (39 10)  (1075 378)  (1075 378)  LC_5 Logic Functioning bit
 (46 10)  (1082 378)  (1082 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (8 11)  (1044 379)  (1044 379)  routing T_20_23.sp4_h_r_7 <X> T_20_23.sp4_v_t_42
 (9 11)  (1045 379)  (1045 379)  routing T_20_23.sp4_h_r_7 <X> T_20_23.sp4_v_t_42
 (18 11)  (1054 379)  (1054 379)  routing T_20_23.sp4_h_r_45 <X> T_20_23.lc_trk_g2_5
 (22 11)  (1058 379)  (1058 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1059 379)  (1059 379)  routing T_20_23.sp4_h_r_46 <X> T_20_23.lc_trk_g2_6
 (24 11)  (1060 379)  (1060 379)  routing T_20_23.sp4_h_r_46 <X> T_20_23.lc_trk_g2_6
 (25 11)  (1061 379)  (1061 379)  routing T_20_23.sp4_h_r_46 <X> T_20_23.lc_trk_g2_6
 (27 11)  (1063 379)  (1063 379)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 379)  (1065 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 379)  (1067 379)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 379)  (1072 379)  LC_5 Logic Functioning bit
 (38 11)  (1074 379)  (1074 379)  LC_5 Logic Functioning bit
 (13 12)  (1049 380)  (1049 380)  routing T_20_23.sp4_h_l_46 <X> T_20_23.sp4_v_b_11
 (12 13)  (1048 381)  (1048 381)  routing T_20_23.sp4_h_l_46 <X> T_20_23.sp4_v_b_11


LogicTile_21_23

 (9 0)  (1099 368)  (1099 368)  routing T_21_23.sp4_h_l_47 <X> T_21_23.sp4_h_r_1
 (10 0)  (1100 368)  (1100 368)  routing T_21_23.sp4_h_l_47 <X> T_21_23.sp4_h_r_1
 (26 0)  (1116 368)  (1116 368)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 368)  (1117 368)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 368)  (1118 368)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 368)  (1119 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 368)  (1120 368)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 368)  (1122 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 368)  (1123 368)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 368)  (1124 368)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 368)  (1127 368)  LC_0 Logic Functioning bit
 (39 0)  (1129 368)  (1129 368)  LC_0 Logic Functioning bit
 (40 0)  (1130 368)  (1130 368)  LC_0 Logic Functioning bit
 (42 0)  (1132 368)  (1132 368)  LC_0 Logic Functioning bit
 (45 0)  (1135 368)  (1135 368)  LC_0 Logic Functioning bit
 (46 0)  (1136 368)  (1136 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (1137 368)  (1137 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (1141 368)  (1141 368)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (6 1)  (1096 369)  (1096 369)  routing T_21_23.sp4_h_l_37 <X> T_21_23.sp4_h_r_0
 (26 1)  (1116 369)  (1116 369)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 369)  (1117 369)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 369)  (1118 369)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 369)  (1119 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 369)  (1120 369)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 369)  (1121 369)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (1126 369)  (1126 369)  LC_0 Logic Functioning bit
 (37 1)  (1127 369)  (1127 369)  LC_0 Logic Functioning bit
 (38 1)  (1128 369)  (1128 369)  LC_0 Logic Functioning bit
 (39 1)  (1129 369)  (1129 369)  LC_0 Logic Functioning bit
 (41 1)  (1131 369)  (1131 369)  LC_0 Logic Functioning bit
 (43 1)  (1133 369)  (1133 369)  LC_0 Logic Functioning bit
 (48 1)  (1138 369)  (1138 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1141 369)  (1141 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (1142 369)  (1142 369)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (1090 370)  (1090 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 370)  (1091 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 370)  (1092 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (1102 370)  (1102 370)  routing T_21_23.sp4_h_r_11 <X> T_21_23.sp4_h_l_39
 (13 3)  (1103 371)  (1103 371)  routing T_21_23.sp4_h_r_11 <X> T_21_23.sp4_h_l_39
 (0 4)  (1090 372)  (1090 372)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 372)  (1091 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 373)  (1090 373)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 373)  (1091 373)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.wire_logic_cluster/lc_7/cen
 (5 5)  (1095 373)  (1095 373)  routing T_21_23.sp4_h_r_3 <X> T_21_23.sp4_v_b_3
 (11 8)  (1101 376)  (1101 376)  routing T_21_23.sp4_h_l_39 <X> T_21_23.sp4_v_b_8
 (13 8)  (1103 376)  (1103 376)  routing T_21_23.sp4_h_l_39 <X> T_21_23.sp4_v_b_8
 (12 9)  (1102 377)  (1102 377)  routing T_21_23.sp4_h_l_39 <X> T_21_23.sp4_v_b_8
 (12 11)  (1102 379)  (1102 379)  routing T_21_23.sp4_h_l_45 <X> T_21_23.sp4_v_t_45
 (21 12)  (1111 380)  (1111 380)  routing T_21_23.sp4_v_t_14 <X> T_21_23.lc_trk_g3_3
 (22 12)  (1112 380)  (1112 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1113 380)  (1113 380)  routing T_21_23.sp4_v_t_14 <X> T_21_23.lc_trk_g3_3
 (25 12)  (1115 380)  (1115 380)  routing T_21_23.sp12_v_t_1 <X> T_21_23.lc_trk_g3_2
 (22 13)  (1112 381)  (1112 381)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (1114 381)  (1114 381)  routing T_21_23.sp12_v_t_1 <X> T_21_23.lc_trk_g3_2
 (25 13)  (1115 381)  (1115 381)  routing T_21_23.sp12_v_t_1 <X> T_21_23.lc_trk_g3_2
 (21 14)  (1111 382)  (1111 382)  routing T_21_23.sp4_v_t_26 <X> T_21_23.lc_trk_g3_7
 (22 14)  (1112 382)  (1112 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1113 382)  (1113 382)  routing T_21_23.sp4_v_t_26 <X> T_21_23.lc_trk_g3_7
 (21 15)  (1111 383)  (1111 383)  routing T_21_23.sp4_v_t_26 <X> T_21_23.lc_trk_g3_7
 (22 15)  (1112 383)  (1112 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1115 383)  (1115 383)  routing T_21_23.sp4_r_v_b_46 <X> T_21_23.lc_trk_g3_6


LogicTile_22_23

 (2 4)  (1146 372)  (1146 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (28 6)  (1172 374)  (1172 374)  routing T_22_23.lc_trk_g2_2 <X> T_22_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 374)  (1173 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 374)  (1176 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 374)  (1177 374)  routing T_22_23.lc_trk_g3_3 <X> T_22_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 374)  (1178 374)  routing T_22_23.lc_trk_g3_3 <X> T_22_23.wire_logic_cluster/lc_3/in_3
 (41 6)  (1185 374)  (1185 374)  LC_3 Logic Functioning bit
 (43 6)  (1187 374)  (1187 374)  LC_3 Logic Functioning bit
 (46 6)  (1190 374)  (1190 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1191 374)  (1191 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (1192 374)  (1192 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (19 7)  (1163 375)  (1163 375)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (30 7)  (1174 375)  (1174 375)  routing T_22_23.lc_trk_g2_2 <X> T_22_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 375)  (1175 375)  routing T_22_23.lc_trk_g3_3 <X> T_22_23.wire_logic_cluster/lc_3/in_3
 (41 7)  (1185 375)  (1185 375)  LC_3 Logic Functioning bit
 (43 7)  (1187 375)  (1187 375)  LC_3 Logic Functioning bit
 (22 9)  (1166 377)  (1166 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1169 377)  (1169 377)  routing T_22_23.sp4_r_v_b_34 <X> T_22_23.lc_trk_g2_2
 (10 11)  (1154 379)  (1154 379)  routing T_22_23.sp4_h_l_39 <X> T_22_23.sp4_v_t_42
 (22 12)  (1166 380)  (1166 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1167 380)  (1167 380)  routing T_22_23.sp12_v_b_19 <X> T_22_23.lc_trk_g3_3
 (21 13)  (1165 381)  (1165 381)  routing T_22_23.sp12_v_b_19 <X> T_22_23.lc_trk_g3_3


LogicTile_23_23

 (13 0)  (1211 368)  (1211 368)  routing T_23_23.sp4_h_l_39 <X> T_23_23.sp4_v_b_2
 (12 1)  (1210 369)  (1210 369)  routing T_23_23.sp4_h_l_39 <X> T_23_23.sp4_v_b_2


LogicTile_24_23

 (22 0)  (1274 368)  (1274 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1275 368)  (1275 368)  routing T_24_23.sp4_v_b_19 <X> T_24_23.lc_trk_g0_3
 (24 0)  (1276 368)  (1276 368)  routing T_24_23.sp4_v_b_19 <X> T_24_23.lc_trk_g0_3
 (27 8)  (1279 376)  (1279 376)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 376)  (1280 376)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 376)  (1281 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 376)  (1284 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (41 8)  (1293 376)  (1293 376)  LC_4 Logic Functioning bit
 (43 8)  (1295 376)  (1295 376)  LC_4 Logic Functioning bit
 (51 8)  (1303 376)  (1303 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (30 9)  (1282 377)  (1282 377)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (1283 377)  (1283 377)  routing T_24_23.lc_trk_g0_3 <X> T_24_23.wire_logic_cluster/lc_4/in_3
 (41 9)  (1293 377)  (1293 377)  LC_4 Logic Functioning bit
 (43 9)  (1295 377)  (1295 377)  LC_4 Logic Functioning bit
 (11 12)  (1263 380)  (1263 380)  routing T_24_23.sp4_h_l_40 <X> T_24_23.sp4_v_b_11
 (13 12)  (1265 380)  (1265 380)  routing T_24_23.sp4_h_l_40 <X> T_24_23.sp4_v_b_11
 (25 12)  (1277 380)  (1277 380)  routing T_24_23.rgt_op_2 <X> T_24_23.lc_trk_g3_2
 (12 13)  (1264 381)  (1264 381)  routing T_24_23.sp4_h_l_40 <X> T_24_23.sp4_v_b_11
 (22 13)  (1274 381)  (1274 381)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1276 381)  (1276 381)  routing T_24_23.rgt_op_2 <X> T_24_23.lc_trk_g3_2


RAM_Tile_25_23

 (3 1)  (1309 369)  (1309 369)  routing T_25_23.sp12_h_l_23 <X> T_25_23.sp12_v_b_0
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (11 2)  (1317 370)  (1317 370)  routing T_25_23.sp4_v_b_11 <X> T_25_23.sp4_v_t_39
 (8 3)  (1314 371)  (1314 371)  routing T_25_23.sp4_h_l_36 <X> T_25_23.sp4_v_t_36
 (12 3)  (1318 371)  (1318 371)  routing T_25_23.sp4_v_b_11 <X> T_25_23.sp4_v_t_39
 (28 4)  (1334 372)  (1334 372)  routing T_25_23.lc_trk_g2_5 <X> T_25_23.wire_bram/ram/WDATA_13
 (29 4)  (1335 372)  (1335 372)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_5 wire_bram/ram/WDATA_13
 (30 4)  (1336 372)  (1336 372)  routing T_25_23.lc_trk_g2_5 <X> T_25_23.wire_bram/ram/WDATA_13
 (5 6)  (1311 374)  (1311 374)  routing T_25_23.sp4_v_t_44 <X> T_25_23.sp4_h_l_38
 (11 6)  (1317 374)  (1317 374)  routing T_25_23.sp4_h_l_37 <X> T_25_23.sp4_v_t_40
 (4 7)  (1310 375)  (1310 375)  routing T_25_23.sp4_v_t_44 <X> T_25_23.sp4_h_l_38
 (6 7)  (1312 375)  (1312 375)  routing T_25_23.sp4_v_t_44 <X> T_25_23.sp4_h_l_38
 (16 10)  (1322 378)  (1322 378)  routing T_25_23.sp12_v_t_18 <X> T_25_23.lc_trk_g2_5
 (17 10)  (1323 378)  (1323 378)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_18 lc_trk_g2_5
 (22 10)  (1328 378)  (1328 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (8 11)  (1314 379)  (1314 379)  routing T_25_23.sp4_h_l_42 <X> T_25_23.sp4_v_t_42
 (18 11)  (1324 379)  (1324 379)  routing T_25_23.sp12_v_t_18 <X> T_25_23.lc_trk_g2_5
 (21 11)  (1327 379)  (1327 379)  routing T_25_23.sp4_r_v_b_39 <X> T_25_23.lc_trk_g2_7
 (28 12)  (1334 380)  (1334 380)  routing T_25_23.lc_trk_g2_7 <X> T_25_23.wire_bram/ram/WDATA_9
 (29 12)  (1335 380)  (1335 380)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_9
 (30 12)  (1336 380)  (1336 380)  routing T_25_23.lc_trk_g2_7 <X> T_25_23.wire_bram/ram/WDATA_9
 (30 13)  (1336 381)  (1336 381)  routing T_25_23.lc_trk_g2_7 <X> T_25_23.wire_bram/ram/WDATA_9
 (39 13)  (1345 381)  (1345 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_9 sp4_v_b_12
 (0 14)  (1306 382)  (1306 382)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 382)  (1323 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 383)  (1306 383)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (3 15)  (1309 383)  (1309 383)  routing T_25_23.sp12_h_l_22 <X> T_25_23.sp12_v_t_22
 (18 15)  (1324 383)  (1324 383)  routing T_25_23.sp4_r_v_b_45 <X> T_25_23.lc_trk_g3_5


IO_Tile_33_23

 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (11 0)  (6 352)  (6 352)  routing T_0_22.span4_horz_1 <X> T_0_22.span4_vert_t_12
 (12 0)  (5 352)  (5 352)  routing T_0_22.span4_horz_1 <X> T_0_22.span4_vert_t_12
 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (4 14)  (13 366)  (13 366)  routing T_0_22.span4_vert_b_14 <X> T_0_22.lc_trk_g1_6
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit
 (5 15)  (12 367)  (12 367)  routing T_0_22.span4_vert_b_14 <X> T_0_22.lc_trk_g1_6
 (7 15)  (10 367)  (10 367)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


LogicTile_4_22

 (8 2)  (188 354)  (188 354)  routing T_4_22.sp4_h_r_1 <X> T_4_22.sp4_h_l_36


LogicTile_5_22

 (19 13)  (253 365)  (253 365)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_22

 (8 3)  (404 355)  (404 355)  routing T_8_22.sp4_h_l_36 <X> T_8_22.sp4_v_t_36


LogicTile_9_22

 (14 0)  (452 352)  (452 352)  routing T_9_22.wire_logic_cluster/lc_0/out <X> T_9_22.lc_trk_g0_0
 (27 0)  (465 352)  (465 352)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 352)  (466 352)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 352)  (467 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 352)  (470 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 352)  (472 352)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 352)  (475 352)  LC_0 Logic Functioning bit
 (39 0)  (477 352)  (477 352)  LC_0 Logic Functioning bit
 (45 0)  (483 352)  (483 352)  LC_0 Logic Functioning bit
 (46 0)  (484 352)  (484 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (455 353)  (455 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (465 353)  (465 353)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 353)  (466 353)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 353)  (467 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 353)  (468 353)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 353)  (469 353)  routing T_9_22.lc_trk_g1_2 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 353)  (470 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (474 353)  (474 353)  LC_0 Logic Functioning bit
 (38 1)  (476 353)  (476 353)  LC_0 Logic Functioning bit
 (39 1)  (477 353)  (477 353)  LC_0 Logic Functioning bit
 (40 1)  (478 353)  (478 353)  LC_0 Logic Functioning bit
 (52 1)  (490 353)  (490 353)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (438 354)  (438 354)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (1 2)  (439 354)  (439 354)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (440 354)  (440 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (438 356)  (438 356)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_7/cen
 (1 4)  (439 356)  (439 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (438 357)  (438 357)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_7/cen
 (1 5)  (439 357)  (439 357)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_7/cen
 (22 5)  (460 357)  (460 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (462 357)  (462 357)  routing T_9_22.bot_op_2 <X> T_9_22.lc_trk_g1_2
 (19 7)  (457 359)  (457 359)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (15 12)  (453 364)  (453 364)  routing T_9_22.rgt_op_1 <X> T_9_22.lc_trk_g3_1
 (17 12)  (455 364)  (455 364)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (456 364)  (456 364)  routing T_9_22.rgt_op_1 <X> T_9_22.lc_trk_g3_1
 (22 12)  (460 364)  (460 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (461 364)  (461 364)  routing T_9_22.sp4_v_t_30 <X> T_9_22.lc_trk_g3_3
 (24 12)  (462 364)  (462 364)  routing T_9_22.sp4_v_t_30 <X> T_9_22.lc_trk_g3_3
 (25 12)  (463 364)  (463 364)  routing T_9_22.rgt_op_2 <X> T_9_22.lc_trk_g3_2
 (22 13)  (460 365)  (460 365)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (462 365)  (462 365)  routing T_9_22.rgt_op_2 <X> T_9_22.lc_trk_g3_2


LogicTile_10_22

 (25 0)  (517 352)  (517 352)  routing T_10_22.wire_logic_cluster/lc_2/out <X> T_10_22.lc_trk_g0_2
 (22 1)  (514 353)  (514 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (492 354)  (492 354)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (1 2)  (493 354)  (493 354)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (2 2)  (494 354)  (494 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (507 354)  (507 354)  routing T_10_22.sp4_v_b_21 <X> T_10_22.lc_trk_g0_5
 (16 2)  (508 354)  (508 354)  routing T_10_22.sp4_v_b_21 <X> T_10_22.lc_trk_g0_5
 (17 2)  (509 354)  (509 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (27 2)  (519 354)  (519 354)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 354)  (520 354)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (529 354)  (529 354)  LC_1 Logic Functioning bit
 (39 2)  (531 354)  (531 354)  LC_1 Logic Functioning bit
 (41 2)  (533 354)  (533 354)  LC_1 Logic Functioning bit
 (43 2)  (535 354)  (535 354)  LC_1 Logic Functioning bit
 (45 2)  (537 354)  (537 354)  LC_1 Logic Functioning bit
 (48 2)  (540 354)  (540 354)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (27 3)  (519 355)  (519 355)  routing T_10_22.lc_trk_g1_0 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 355)  (521 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 355)  (523 355)  routing T_10_22.lc_trk_g0_2 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 355)  (529 355)  LC_1 Logic Functioning bit
 (39 3)  (531 355)  (531 355)  LC_1 Logic Functioning bit
 (0 4)  (492 356)  (492 356)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_7/cen
 (1 4)  (493 356)  (493 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (506 356)  (506 356)  routing T_10_22.lft_op_0 <X> T_10_22.lc_trk_g1_0
 (32 4)  (524 356)  (524 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 356)  (526 356)  routing T_10_22.lc_trk_g1_0 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 356)  (529 356)  LC_2 Logic Functioning bit
 (40 4)  (532 356)  (532 356)  LC_2 Logic Functioning bit
 (42 4)  (534 356)  (534 356)  LC_2 Logic Functioning bit
 (45 4)  (537 356)  (537 356)  LC_2 Logic Functioning bit
 (48 4)  (540 356)  (540 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (493 357)  (493 357)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_7/cen
 (15 5)  (507 357)  (507 357)  routing T_10_22.lft_op_0 <X> T_10_22.lc_trk_g1_0
 (17 5)  (509 357)  (509 357)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (514 357)  (514 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (517 357)  (517 357)  routing T_10_22.sp4_r_v_b_26 <X> T_10_22.lc_trk_g1_2
 (26 5)  (518 357)  (518 357)  routing T_10_22.lc_trk_g0_2 <X> T_10_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 357)  (521 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 357)  (524 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (525 357)  (525 357)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.input_2_2
 (34 5)  (526 357)  (526 357)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.input_2_2
 (36 5)  (528 357)  (528 357)  LC_2 Logic Functioning bit
 (41 5)  (533 357)  (533 357)  LC_2 Logic Functioning bit
 (43 5)  (535 357)  (535 357)  LC_2 Logic Functioning bit
 (27 6)  (519 358)  (519 358)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 358)  (520 358)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 358)  (521 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 358)  (524 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (529 358)  (529 358)  LC_3 Logic Functioning bit
 (39 6)  (531 358)  (531 358)  LC_3 Logic Functioning bit
 (31 7)  (523 359)  (523 359)  routing T_10_22.lc_trk_g0_2 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 359)  (529 359)  LC_3 Logic Functioning bit
 (39 7)  (531 359)  (531 359)  LC_3 Logic Functioning bit
 (3 8)  (495 360)  (495 360)  routing T_10_22.sp12_h_r_1 <X> T_10_22.sp12_v_b_1
 (8 8)  (500 360)  (500 360)  routing T_10_22.sp4_v_b_1 <X> T_10_22.sp4_h_r_7
 (9 8)  (501 360)  (501 360)  routing T_10_22.sp4_v_b_1 <X> T_10_22.sp4_h_r_7
 (10 8)  (502 360)  (502 360)  routing T_10_22.sp4_v_b_1 <X> T_10_22.sp4_h_r_7
 (25 8)  (517 360)  (517 360)  routing T_10_22.sp4_v_t_23 <X> T_10_22.lc_trk_g2_2
 (27 8)  (519 360)  (519 360)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 360)  (521 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 360)  (524 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 360)  (526 360)  routing T_10_22.lc_trk_g1_0 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 360)  (528 360)  LC_4 Logic Functioning bit
 (37 8)  (529 360)  (529 360)  LC_4 Logic Functioning bit
 (42 8)  (534 360)  (534 360)  LC_4 Logic Functioning bit
 (50 8)  (542 360)  (542 360)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (543 360)  (543 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (544 360)  (544 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (3 9)  (495 361)  (495 361)  routing T_10_22.sp12_h_r_1 <X> T_10_22.sp12_v_b_1
 (22 9)  (514 361)  (514 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 361)  (515 361)  routing T_10_22.sp4_v_t_23 <X> T_10_22.lc_trk_g2_2
 (25 9)  (517 361)  (517 361)  routing T_10_22.sp4_v_t_23 <X> T_10_22.lc_trk_g2_2
 (30 9)  (522 361)  (522 361)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (528 361)  (528 361)  LC_4 Logic Functioning bit
 (37 9)  (529 361)  (529 361)  LC_4 Logic Functioning bit
 (42 9)  (534 361)  (534 361)  LC_4 Logic Functioning bit
 (46 9)  (538 361)  (538 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (539 361)  (539 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (540 361)  (540 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 12)  (509 364)  (509 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 364)  (510 364)  routing T_10_22.wire_logic_cluster/lc_1/out <X> T_10_22.lc_trk_g3_1
 (29 12)  (521 364)  (521 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 364)  (522 364)  routing T_10_22.lc_trk_g0_5 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 364)  (524 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 364)  (526 364)  routing T_10_22.lc_trk_g1_0 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (39 12)  (531 364)  (531 364)  LC_6 Logic Functioning bit
 (42 12)  (534 364)  (534 364)  LC_6 Logic Functioning bit
 (26 13)  (518 365)  (518 365)  routing T_10_22.lc_trk_g0_2 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 365)  (521 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 365)  (524 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (525 365)  (525 365)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.input_2_6
 (34 13)  (526 365)  (526 365)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.input_2_6
 (37 13)  (529 365)  (529 365)  LC_6 Logic Functioning bit
 (39 13)  (531 365)  (531 365)  LC_6 Logic Functioning bit
 (40 13)  (532 365)  (532 365)  LC_6 Logic Functioning bit
 (42 13)  (534 365)  (534 365)  LC_6 Logic Functioning bit
 (27 14)  (519 366)  (519 366)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 366)  (520 366)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 366)  (521 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 366)  (524 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (533 366)  (533 366)  LC_7 Logic Functioning bit
 (43 14)  (535 366)  (535 366)  LC_7 Logic Functioning bit
 (51 14)  (543 366)  (543 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (31 15)  (523 367)  (523 367)  routing T_10_22.lc_trk_g0_2 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (41 15)  (533 367)  (533 367)  LC_7 Logic Functioning bit
 (43 15)  (535 367)  (535 367)  LC_7 Logic Functioning bit
 (48 15)  (540 367)  (540 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (545 367)  (545 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_11_22

 (3 0)  (549 352)  (549 352)  routing T_11_22.sp12_h_r_0 <X> T_11_22.sp12_v_b_0
 (4 0)  (550 352)  (550 352)  routing T_11_22.sp4_v_t_37 <X> T_11_22.sp4_v_b_0
 (25 0)  (571 352)  (571 352)  routing T_11_22.wire_logic_cluster/lc_2/out <X> T_11_22.lc_trk_g0_2
 (3 1)  (549 353)  (549 353)  routing T_11_22.sp12_h_r_0 <X> T_11_22.sp12_v_b_0
 (22 1)  (568 353)  (568 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (546 354)  (546 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (1 2)  (547 354)  (547 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (572 354)  (572 354)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 354)  (573 354)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 354)  (574 354)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 354)  (575 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 354)  (578 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (583 354)  (583 354)  LC_1 Logic Functioning bit
 (39 2)  (585 354)  (585 354)  LC_1 Logic Functioning bit
 (41 2)  (587 354)  (587 354)  LC_1 Logic Functioning bit
 (43 2)  (589 354)  (589 354)  LC_1 Logic Functioning bit
 (45 2)  (591 354)  (591 354)  LC_1 Logic Functioning bit
 (48 2)  (594 354)  (594 354)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (27 3)  (573 355)  (573 355)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 355)  (575 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 355)  (577 355)  routing T_11_22.lc_trk_g0_2 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 355)  (583 355)  LC_1 Logic Functioning bit
 (39 3)  (585 355)  (585 355)  LC_1 Logic Functioning bit
 (51 3)  (597 355)  (597 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (599 355)  (599 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (546 356)  (546 356)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.wire_logic_cluster/lc_7/cen
 (1 4)  (547 356)  (547 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (13 4)  (559 356)  (559 356)  routing T_11_22.sp4_h_l_40 <X> T_11_22.sp4_v_b_5
 (31 4)  (577 356)  (577 356)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 356)  (578 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 356)  (580 356)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 356)  (583 356)  LC_2 Logic Functioning bit
 (40 4)  (586 356)  (586 356)  LC_2 Logic Functioning bit
 (42 4)  (588 356)  (588 356)  LC_2 Logic Functioning bit
 (45 4)  (591 356)  (591 356)  LC_2 Logic Functioning bit
 (48 4)  (594 356)  (594 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (547 357)  (547 357)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.wire_logic_cluster/lc_7/cen
 (12 5)  (558 357)  (558 357)  routing T_11_22.sp4_h_l_40 <X> T_11_22.sp4_v_b_5
 (13 5)  (559 357)  (559 357)  routing T_11_22.sp4_v_t_37 <X> T_11_22.sp4_h_r_5
 (26 5)  (572 357)  (572 357)  routing T_11_22.lc_trk_g0_2 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 357)  (575 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 357)  (578 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (579 357)  (579 357)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.input_2_2
 (34 5)  (580 357)  (580 357)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.input_2_2
 (36 5)  (582 357)  (582 357)  LC_2 Logic Functioning bit
 (41 5)  (587 357)  (587 357)  LC_2 Logic Functioning bit
 (43 5)  (589 357)  (589 357)  LC_2 Logic Functioning bit
 (51 5)  (597 357)  (597 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (599 357)  (599 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 7)  (560 359)  (560 359)  routing T_11_22.top_op_4 <X> T_11_22.lc_trk_g1_4
 (15 7)  (561 359)  (561 359)  routing T_11_22.top_op_4 <X> T_11_22.lc_trk_g1_4
 (17 7)  (563 359)  (563 359)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (11 8)  (557 360)  (557 360)  routing T_11_22.sp4_v_t_40 <X> T_11_22.sp4_v_b_8
 (12 9)  (558 361)  (558 361)  routing T_11_22.sp4_v_t_40 <X> T_11_22.sp4_v_b_8
 (22 9)  (568 361)  (568 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 361)  (569 361)  routing T_11_22.sp4_v_b_42 <X> T_11_22.lc_trk_g2_2
 (24 9)  (570 361)  (570 361)  routing T_11_22.sp4_v_b_42 <X> T_11_22.lc_trk_g2_2
 (10 12)  (556 364)  (556 364)  routing T_11_22.sp4_v_t_40 <X> T_11_22.sp4_h_r_10
 (12 12)  (558 364)  (558 364)  routing T_11_22.sp4_v_b_11 <X> T_11_22.sp4_h_r_11
 (17 12)  (563 364)  (563 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 364)  (564 364)  routing T_11_22.wire_logic_cluster/lc_1/out <X> T_11_22.lc_trk_g3_1
 (11 13)  (557 365)  (557 365)  routing T_11_22.sp4_v_b_11 <X> T_11_22.sp4_h_r_11
 (27 14)  (573 366)  (573 366)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 366)  (574 366)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 366)  (575 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (587 366)  (587 366)  LC_7 Logic Functioning bit
 (43 14)  (589 366)  (589 366)  LC_7 Logic Functioning bit
 (51 14)  (597 366)  (597 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (31 15)  (577 367)  (577 367)  routing T_11_22.lc_trk_g0_2 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (41 15)  (587 367)  (587 367)  LC_7 Logic Functioning bit
 (43 15)  (589 367)  (589 367)  LC_7 Logic Functioning bit
 (46 15)  (592 367)  (592 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (594 367)  (594 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_22

 (11 0)  (611 352)  (611 352)  routing T_12_22.sp4_h_l_45 <X> T_12_22.sp4_v_b_2
 (13 0)  (613 352)  (613 352)  routing T_12_22.sp4_h_l_45 <X> T_12_22.sp4_v_b_2
 (17 0)  (617 352)  (617 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 352)  (618 352)  routing T_12_22.wire_logic_cluster/lc_1/out <X> T_12_22.lc_trk_g0_1
 (21 0)  (621 352)  (621 352)  routing T_12_22.wire_logic_cluster/lc_3/out <X> T_12_22.lc_trk_g0_3
 (22 0)  (622 352)  (622 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (12 1)  (612 353)  (612 353)  routing T_12_22.sp4_h_l_45 <X> T_12_22.sp4_v_b_2
 (0 2)  (600 354)  (600 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (1 2)  (601 354)  (601 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 354)  (614 354)  routing T_12_22.sp4_h_l_1 <X> T_12_22.lc_trk_g0_4
 (16 2)  (616 354)  (616 354)  routing T_12_22.sp4_v_b_5 <X> T_12_22.lc_trk_g0_5
 (17 2)  (617 354)  (617 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (618 354)  (618 354)  routing T_12_22.sp4_v_b_5 <X> T_12_22.lc_trk_g0_5
 (22 2)  (622 354)  (622 354)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 354)  (624 354)  routing T_12_22.top_op_7 <X> T_12_22.lc_trk_g0_7
 (28 2)  (628 354)  (628 354)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 354)  (629 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 354)  (630 354)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 354)  (633 354)  routing T_12_22.lc_trk_g2_0 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 354)  (635 354)  routing T_12_22.lc_trk_g0_5 <X> T_12_22.input_2_1
 (36 2)  (636 354)  (636 354)  LC_1 Logic Functioning bit
 (41 2)  (641 354)  (641 354)  LC_1 Logic Functioning bit
 (43 2)  (643 354)  (643 354)  LC_1 Logic Functioning bit
 (45 2)  (645 354)  (645 354)  LC_1 Logic Functioning bit
 (15 3)  (615 355)  (615 355)  routing T_12_22.sp4_h_l_1 <X> T_12_22.lc_trk_g0_4
 (16 3)  (616 355)  (616 355)  routing T_12_22.sp4_h_l_1 <X> T_12_22.lc_trk_g0_4
 (17 3)  (617 355)  (617 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (621 355)  (621 355)  routing T_12_22.top_op_7 <X> T_12_22.lc_trk_g0_7
 (29 3)  (629 355)  (629 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 355)  (632 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (636 355)  (636 355)  LC_1 Logic Functioning bit
 (40 3)  (640 355)  (640 355)  LC_1 Logic Functioning bit
 (42 3)  (642 355)  (642 355)  LC_1 Logic Functioning bit
 (5 4)  (605 356)  (605 356)  routing T_12_22.sp4_v_t_38 <X> T_12_22.sp4_h_r_3
 (13 4)  (613 356)  (613 356)  routing T_12_22.sp4_h_l_40 <X> T_12_22.sp4_v_b_5
 (14 4)  (614 356)  (614 356)  routing T_12_22.sp4_h_l_5 <X> T_12_22.lc_trk_g1_0
 (17 4)  (617 356)  (617 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (27 4)  (627 356)  (627 356)  routing T_12_22.lc_trk_g1_0 <X> T_12_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 356)  (629 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 356)  (631 356)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 356)  (632 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 356)  (633 356)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 356)  (634 356)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 356)  (636 356)  LC_2 Logic Functioning bit
 (45 4)  (645 356)  (645 356)  LC_2 Logic Functioning bit
 (12 5)  (612 357)  (612 357)  routing T_12_22.sp4_h_l_40 <X> T_12_22.sp4_v_b_5
 (14 5)  (614 357)  (614 357)  routing T_12_22.sp4_h_l_5 <X> T_12_22.lc_trk_g1_0
 (15 5)  (615 357)  (615 357)  routing T_12_22.sp4_h_l_5 <X> T_12_22.lc_trk_g1_0
 (16 5)  (616 357)  (616 357)  routing T_12_22.sp4_h_l_5 <X> T_12_22.lc_trk_g1_0
 (17 5)  (617 357)  (617 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (618 357)  (618 357)  routing T_12_22.sp4_r_v_b_25 <X> T_12_22.lc_trk_g1_1
 (26 5)  (626 357)  (626 357)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 357)  (628 357)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 357)  (629 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 357)  (632 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (634 357)  (634 357)  routing T_12_22.lc_trk_g1_1 <X> T_12_22.input_2_2
 (36 5)  (636 357)  (636 357)  LC_2 Logic Functioning bit
 (37 5)  (637 357)  (637 357)  LC_2 Logic Functioning bit
 (39 5)  (639 357)  (639 357)  LC_2 Logic Functioning bit
 (40 5)  (640 357)  (640 357)  LC_2 Logic Functioning bit
 (42 5)  (642 357)  (642 357)  LC_2 Logic Functioning bit
 (51 5)  (651 357)  (651 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (617 358)  (617 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 358)  (618 358)  routing T_12_22.wire_logic_cluster/lc_5/out <X> T_12_22.lc_trk_g1_5
 (21 6)  (621 358)  (621 358)  routing T_12_22.lft_op_7 <X> T_12_22.lc_trk_g1_7
 (22 6)  (622 358)  (622 358)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (624 358)  (624 358)  routing T_12_22.lft_op_7 <X> T_12_22.lc_trk_g1_7
 (27 6)  (627 358)  (627 358)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 358)  (628 358)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 358)  (629 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 358)  (630 358)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 358)  (632 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 358)  (633 358)  routing T_12_22.lc_trk_g2_0 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 358)  (636 358)  LC_3 Logic Functioning bit
 (41 6)  (641 358)  (641 358)  LC_3 Logic Functioning bit
 (43 6)  (643 358)  (643 358)  LC_3 Logic Functioning bit
 (45 6)  (645 358)  (645 358)  LC_3 Logic Functioning bit
 (26 7)  (626 359)  (626 359)  routing T_12_22.lc_trk_g0_3 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 359)  (629 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 359)  (630 359)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 359)  (632 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (636 359)  (636 359)  LC_3 Logic Functioning bit
 (40 7)  (640 359)  (640 359)  LC_3 Logic Functioning bit
 (42 7)  (642 359)  (642 359)  LC_3 Logic Functioning bit
 (48 7)  (648 359)  (648 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (6 8)  (606 360)  (606 360)  routing T_12_22.sp4_h_r_1 <X> T_12_22.sp4_v_b_6
 (8 8)  (608 360)  (608 360)  routing T_12_22.sp4_v_b_1 <X> T_12_22.sp4_h_r_7
 (9 8)  (609 360)  (609 360)  routing T_12_22.sp4_v_b_1 <X> T_12_22.sp4_h_r_7
 (10 8)  (610 360)  (610 360)  routing T_12_22.sp4_v_b_1 <X> T_12_22.sp4_h_r_7
 (14 8)  (614 360)  (614 360)  routing T_12_22.sp4_h_l_21 <X> T_12_22.lc_trk_g2_0
 (25 8)  (625 360)  (625 360)  routing T_12_22.wire_logic_cluster/lc_2/out <X> T_12_22.lc_trk_g2_2
 (26 8)  (626 360)  (626 360)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 360)  (627 360)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 360)  (628 360)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 360)  (629 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 360)  (630 360)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 360)  (631 360)  routing T_12_22.lc_trk_g0_7 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 360)  (632 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (635 360)  (635 360)  routing T_12_22.lc_trk_g0_4 <X> T_12_22.input_2_4
 (36 8)  (636 360)  (636 360)  LC_4 Logic Functioning bit
 (37 8)  (637 360)  (637 360)  LC_4 Logic Functioning bit
 (38 8)  (638 360)  (638 360)  LC_4 Logic Functioning bit
 (42 8)  (642 360)  (642 360)  LC_4 Logic Functioning bit
 (45 8)  (645 360)  (645 360)  LC_4 Logic Functioning bit
 (47 8)  (647 360)  (647 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (10 9)  (610 361)  (610 361)  routing T_12_22.sp4_h_r_2 <X> T_12_22.sp4_v_b_7
 (15 9)  (615 361)  (615 361)  routing T_12_22.sp4_h_l_21 <X> T_12_22.lc_trk_g2_0
 (16 9)  (616 361)  (616 361)  routing T_12_22.sp4_h_l_21 <X> T_12_22.lc_trk_g2_0
 (17 9)  (617 361)  (617 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (622 361)  (622 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (626 361)  (626 361)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 361)  (627 361)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 361)  (629 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 361)  (631 361)  routing T_12_22.lc_trk_g0_7 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 361)  (632 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (636 361)  (636 361)  LC_4 Logic Functioning bit
 (37 9)  (637 361)  (637 361)  LC_4 Logic Functioning bit
 (42 9)  (642 361)  (642 361)  LC_4 Logic Functioning bit
 (43 9)  (643 361)  (643 361)  LC_4 Logic Functioning bit
 (21 10)  (621 362)  (621 362)  routing T_12_22.sp4_h_r_39 <X> T_12_22.lc_trk_g2_7
 (22 10)  (622 362)  (622 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (623 362)  (623 362)  routing T_12_22.sp4_h_r_39 <X> T_12_22.lc_trk_g2_7
 (24 10)  (624 362)  (624 362)  routing T_12_22.sp4_h_r_39 <X> T_12_22.lc_trk_g2_7
 (26 10)  (626 362)  (626 362)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 362)  (628 362)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 362)  (629 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 362)  (631 362)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 362)  (632 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 362)  (634 362)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 362)  (636 362)  LC_5 Logic Functioning bit
 (38 10)  (638 362)  (638 362)  LC_5 Logic Functioning bit
 (39 10)  (639 362)  (639 362)  LC_5 Logic Functioning bit
 (43 10)  (643 362)  (643 362)  LC_5 Logic Functioning bit
 (45 10)  (645 362)  (645 362)  LC_5 Logic Functioning bit
 (11 11)  (611 363)  (611 363)  routing T_12_22.sp4_h_r_0 <X> T_12_22.sp4_h_l_45
 (13 11)  (613 363)  (613 363)  routing T_12_22.sp4_h_r_0 <X> T_12_22.sp4_h_l_45
 (14 11)  (614 363)  (614 363)  routing T_12_22.sp4_r_v_b_36 <X> T_12_22.lc_trk_g2_4
 (17 11)  (617 363)  (617 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (627 363)  (627 363)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 363)  (628 363)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 363)  (629 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 363)  (630 363)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 363)  (632 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (634 363)  (634 363)  routing T_12_22.lc_trk_g1_0 <X> T_12_22.input_2_5
 (38 11)  (638 363)  (638 363)  LC_5 Logic Functioning bit
 (39 11)  (639 363)  (639 363)  LC_5 Logic Functioning bit
 (46 11)  (646 363)  (646 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (653 363)  (653 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (11 12)  (611 364)  (611 364)  routing T_12_22.sp4_h_l_40 <X> T_12_22.sp4_v_b_11
 (13 12)  (613 364)  (613 364)  routing T_12_22.sp4_h_l_40 <X> T_12_22.sp4_v_b_11
 (21 12)  (621 364)  (621 364)  routing T_12_22.sp12_v_t_0 <X> T_12_22.lc_trk_g3_3
 (22 12)  (622 364)  (622 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (624 364)  (624 364)  routing T_12_22.sp12_v_t_0 <X> T_12_22.lc_trk_g3_3
 (27 12)  (627 364)  (627 364)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 364)  (628 364)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 364)  (629 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 364)  (631 364)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 364)  (632 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 364)  (633 364)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 364)  (636 364)  LC_6 Logic Functioning bit
 (37 12)  (637 364)  (637 364)  LC_6 Logic Functioning bit
 (38 12)  (638 364)  (638 364)  LC_6 Logic Functioning bit
 (39 12)  (639 364)  (639 364)  LC_6 Logic Functioning bit
 (51 12)  (651 364)  (651 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (605 365)  (605 365)  routing T_12_22.sp4_h_r_9 <X> T_12_22.sp4_v_b_9
 (12 13)  (612 365)  (612 365)  routing T_12_22.sp4_h_l_40 <X> T_12_22.sp4_v_b_11
 (19 13)  (619 365)  (619 365)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (621 365)  (621 365)  routing T_12_22.sp12_v_t_0 <X> T_12_22.lc_trk_g3_3
 (22 13)  (622 365)  (622 365)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (623 365)  (623 365)  routing T_12_22.sp12_v_t_9 <X> T_12_22.lc_trk_g3_2
 (26 13)  (626 365)  (626 365)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 365)  (627 365)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 365)  (628 365)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 365)  (629 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 365)  (630 365)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 365)  (631 365)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (37 13)  (637 365)  (637 365)  LC_6 Logic Functioning bit
 (39 13)  (639 365)  (639 365)  LC_6 Logic Functioning bit
 (22 14)  (622 366)  (622 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (623 366)  (623 366)  routing T_12_22.sp4_h_r_31 <X> T_12_22.lc_trk_g3_7
 (24 14)  (624 366)  (624 366)  routing T_12_22.sp4_h_r_31 <X> T_12_22.lc_trk_g3_7
 (14 15)  (614 367)  (614 367)  routing T_12_22.tnl_op_4 <X> T_12_22.lc_trk_g3_4
 (15 15)  (615 367)  (615 367)  routing T_12_22.tnl_op_4 <X> T_12_22.lc_trk_g3_4
 (17 15)  (617 367)  (617 367)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (621 367)  (621 367)  routing T_12_22.sp4_h_r_31 <X> T_12_22.lc_trk_g3_7


LogicTile_13_22

 (14 0)  (668 352)  (668 352)  routing T_13_22.sp4_h_r_8 <X> T_13_22.lc_trk_g0_0
 (17 0)  (671 352)  (671 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (676 352)  (676 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (677 352)  (677 352)  routing T_13_22.sp4_h_r_3 <X> T_13_22.lc_trk_g0_3
 (24 0)  (678 352)  (678 352)  routing T_13_22.sp4_h_r_3 <X> T_13_22.lc_trk_g0_3
 (29 0)  (683 352)  (683 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 352)  (685 352)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 352)  (687 352)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 352)  (688 352)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 352)  (690 352)  LC_0 Logic Functioning bit
 (41 0)  (695 352)  (695 352)  LC_0 Logic Functioning bit
 (43 0)  (697 352)  (697 352)  LC_0 Logic Functioning bit
 (46 0)  (700 352)  (700 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (701 352)  (701 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (659 353)  (659 353)  routing T_13_22.sp4_h_r_0 <X> T_13_22.sp4_v_b_0
 (15 1)  (669 353)  (669 353)  routing T_13_22.sp4_h_r_8 <X> T_13_22.lc_trk_g0_0
 (16 1)  (670 353)  (670 353)  routing T_13_22.sp4_h_r_8 <X> T_13_22.lc_trk_g0_0
 (17 1)  (671 353)  (671 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (675 353)  (675 353)  routing T_13_22.sp4_h_r_3 <X> T_13_22.lc_trk_g0_3
 (27 1)  (681 353)  (681 353)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 353)  (682 353)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 353)  (683 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 353)  (685 353)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 353)  (686 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (688 353)  (688 353)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.input_2_0
 (35 1)  (689 353)  (689 353)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.input_2_0
 (36 1)  (690 353)  (690 353)  LC_0 Logic Functioning bit
 (43 1)  (697 353)  (697 353)  LC_0 Logic Functioning bit
 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (666 354)  (666 354)  routing T_13_22.sp4_h_r_11 <X> T_13_22.sp4_h_l_39
 (14 2)  (668 354)  (668 354)  routing T_13_22.sp4_h_l_9 <X> T_13_22.lc_trk_g0_4
 (15 2)  (669 354)  (669 354)  routing T_13_22.sp4_h_r_13 <X> T_13_22.lc_trk_g0_5
 (16 2)  (670 354)  (670 354)  routing T_13_22.sp4_h_r_13 <X> T_13_22.lc_trk_g0_5
 (17 2)  (671 354)  (671 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 354)  (672 354)  routing T_13_22.sp4_h_r_13 <X> T_13_22.lc_trk_g0_5
 (21 2)  (675 354)  (675 354)  routing T_13_22.sp4_h_l_2 <X> T_13_22.lc_trk_g0_7
 (22 2)  (676 354)  (676 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (677 354)  (677 354)  routing T_13_22.sp4_h_l_2 <X> T_13_22.lc_trk_g0_7
 (24 2)  (678 354)  (678 354)  routing T_13_22.sp4_h_l_2 <X> T_13_22.lc_trk_g0_7
 (13 3)  (667 355)  (667 355)  routing T_13_22.sp4_h_r_11 <X> T_13_22.sp4_h_l_39
 (14 3)  (668 355)  (668 355)  routing T_13_22.sp4_h_l_9 <X> T_13_22.lc_trk_g0_4
 (15 3)  (669 355)  (669 355)  routing T_13_22.sp4_h_l_9 <X> T_13_22.lc_trk_g0_4
 (16 3)  (670 355)  (670 355)  routing T_13_22.sp4_h_l_9 <X> T_13_22.lc_trk_g0_4
 (17 3)  (671 355)  (671 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (676 355)  (676 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (679 355)  (679 355)  routing T_13_22.sp4_r_v_b_30 <X> T_13_22.lc_trk_g0_6
 (22 4)  (676 356)  (676 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (677 356)  (677 356)  routing T_13_22.sp4_h_r_3 <X> T_13_22.lc_trk_g1_3
 (24 4)  (678 356)  (678 356)  routing T_13_22.sp4_h_r_3 <X> T_13_22.lc_trk_g1_3
 (25 4)  (679 356)  (679 356)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g1_2
 (26 4)  (680 356)  (680 356)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 356)  (684 356)  routing T_13_22.lc_trk_g0_5 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 356)  (685 356)  routing T_13_22.lc_trk_g0_7 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (689 356)  (689 356)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.input_2_2
 (36 4)  (690 356)  (690 356)  LC_2 Logic Functioning bit
 (45 4)  (699 356)  (699 356)  LC_2 Logic Functioning bit
 (46 4)  (700 356)  (700 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (5 5)  (659 357)  (659 357)  routing T_13_22.sp4_h_r_3 <X> T_13_22.sp4_v_b_3
 (10 5)  (664 357)  (664 357)  routing T_13_22.sp4_h_r_11 <X> T_13_22.sp4_v_b_4
 (11 5)  (665 357)  (665 357)  routing T_13_22.sp4_h_l_44 <X> T_13_22.sp4_h_r_5
 (13 5)  (667 357)  (667 357)  routing T_13_22.sp4_h_l_44 <X> T_13_22.sp4_h_r_5
 (21 5)  (675 357)  (675 357)  routing T_13_22.sp4_h_r_3 <X> T_13_22.lc_trk_g1_3
 (22 5)  (676 357)  (676 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 357)  (677 357)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g1_2
 (24 5)  (678 357)  (678 357)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g1_2
 (25 5)  (679 357)  (679 357)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g1_2
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 357)  (685 357)  routing T_13_22.lc_trk_g0_7 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 357)  (686 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (689 357)  (689 357)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.input_2_2
 (36 5)  (690 357)  (690 357)  LC_2 Logic Functioning bit
 (37 5)  (691 357)  (691 357)  LC_2 Logic Functioning bit
 (39 5)  (693 357)  (693 357)  LC_2 Logic Functioning bit
 (4 6)  (658 358)  (658 358)  routing T_13_22.sp4_h_r_3 <X> T_13_22.sp4_v_t_38
 (21 6)  (675 358)  (675 358)  routing T_13_22.wire_logic_cluster/lc_7/out <X> T_13_22.lc_trk_g1_7
 (22 6)  (676 358)  (676 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (5 7)  (659 359)  (659 359)  routing T_13_22.sp4_h_r_3 <X> T_13_22.sp4_v_t_38
 (14 8)  (668 360)  (668 360)  routing T_13_22.sp4_h_l_21 <X> T_13_22.lc_trk_g2_0
 (26 8)  (680 360)  (680 360)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 360)  (682 360)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 360)  (683 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 360)  (684 360)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 360)  (687 360)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 360)  (688 360)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 360)  (690 360)  LC_4 Logic Functioning bit
 (45 8)  (699 360)  (699 360)  LC_4 Logic Functioning bit
 (15 9)  (669 361)  (669 361)  routing T_13_22.sp4_h_l_21 <X> T_13_22.lc_trk_g2_0
 (16 9)  (670 361)  (670 361)  routing T_13_22.sp4_h_l_21 <X> T_13_22.lc_trk_g2_0
 (17 9)  (671 361)  (671 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 9)  (682 361)  (682 361)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 361)  (683 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 361)  (685 361)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 361)  (686 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (687 361)  (687 361)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.input_2_4
 (34 9)  (688 361)  (688 361)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.input_2_4
 (35 9)  (689 361)  (689 361)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.input_2_4
 (36 9)  (690 361)  (690 361)  LC_4 Logic Functioning bit
 (37 9)  (691 361)  (691 361)  LC_4 Logic Functioning bit
 (39 9)  (693 361)  (693 361)  LC_4 Logic Functioning bit
 (40 9)  (694 361)  (694 361)  LC_4 Logic Functioning bit
 (42 9)  (696 361)  (696 361)  LC_4 Logic Functioning bit
 (51 9)  (705 361)  (705 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (668 362)  (668 362)  routing T_13_22.wire_logic_cluster/lc_4/out <X> T_13_22.lc_trk_g2_4
 (15 10)  (669 362)  (669 362)  routing T_13_22.sp4_h_l_16 <X> T_13_22.lc_trk_g2_5
 (16 10)  (670 362)  (670 362)  routing T_13_22.sp4_h_l_16 <X> T_13_22.lc_trk_g2_5
 (17 10)  (671 362)  (671 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (679 362)  (679 362)  routing T_13_22.wire_logic_cluster/lc_6/out <X> T_13_22.lc_trk_g2_6
 (17 11)  (671 363)  (671 363)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (672 363)  (672 363)  routing T_13_22.sp4_h_l_16 <X> T_13_22.lc_trk_g2_5
 (22 11)  (676 363)  (676 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (671 364)  (671 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (676 364)  (676 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (679 364)  (679 364)  routing T_13_22.sp4_h_r_34 <X> T_13_22.lc_trk_g3_2
 (26 12)  (680 364)  (680 364)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 364)  (683 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 364)  (686 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 364)  (687 364)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 364)  (688 364)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 364)  (691 364)  LC_6 Logic Functioning bit
 (41 12)  (695 364)  (695 364)  LC_6 Logic Functioning bit
 (43 12)  (697 364)  (697 364)  LC_6 Logic Functioning bit
 (45 12)  (699 364)  (699 364)  LC_6 Logic Functioning bit
 (52 12)  (706 364)  (706 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (668 365)  (668 365)  routing T_13_22.sp4_r_v_b_40 <X> T_13_22.lc_trk_g3_0
 (17 13)  (671 365)  (671 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (672 365)  (672 365)  routing T_13_22.sp4_r_v_b_41 <X> T_13_22.lc_trk_g3_1
 (19 13)  (673 365)  (673 365)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (676 365)  (676 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (677 365)  (677 365)  routing T_13_22.sp4_h_r_34 <X> T_13_22.lc_trk_g3_2
 (24 13)  (678 365)  (678 365)  routing T_13_22.sp4_h_r_34 <X> T_13_22.lc_trk_g3_2
 (26 13)  (680 365)  (680 365)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 365)  (682 365)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 365)  (683 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 365)  (684 365)  routing T_13_22.lc_trk_g0_3 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 365)  (686 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (687 365)  (687 365)  routing T_13_22.lc_trk_g2_0 <X> T_13_22.input_2_6
 (37 13)  (691 365)  (691 365)  LC_6 Logic Functioning bit
 (40 13)  (694 365)  (694 365)  LC_6 Logic Functioning bit
 (42 13)  (696 365)  (696 365)  LC_6 Logic Functioning bit
 (52 13)  (706 365)  (706 365)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (5 14)  (659 366)  (659 366)  routing T_13_22.sp4_v_b_9 <X> T_13_22.sp4_h_l_44
 (19 14)  (673 366)  (673 366)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (29 14)  (683 366)  (683 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 366)  (685 366)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 366)  (686 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 366)  (688 366)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 366)  (691 366)  LC_7 Logic Functioning bit
 (39 14)  (693 366)  (693 366)  LC_7 Logic Functioning bit
 (45 14)  (699 366)  (699 366)  LC_7 Logic Functioning bit
 (51 14)  (705 366)  (705 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (676 367)  (676 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (677 367)  (677 367)  routing T_13_22.sp4_h_r_30 <X> T_13_22.lc_trk_g3_6
 (24 15)  (678 367)  (678 367)  routing T_13_22.sp4_h_r_30 <X> T_13_22.lc_trk_g3_6
 (25 15)  (679 367)  (679 367)  routing T_13_22.sp4_h_r_30 <X> T_13_22.lc_trk_g3_6
 (26 15)  (680 367)  (680 367)  routing T_13_22.lc_trk_g0_3 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 367)  (683 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 367)  (685 367)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 367)  (686 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (688 367)  (688 367)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.input_2_7
 (35 15)  (689 367)  (689 367)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.input_2_7
 (36 15)  (690 367)  (690 367)  LC_7 Logic Functioning bit
 (37 15)  (691 367)  (691 367)  LC_7 Logic Functioning bit
 (39 15)  (693 367)  (693 367)  LC_7 Logic Functioning bit
 (43 15)  (697 367)  (697 367)  LC_7 Logic Functioning bit
 (48 15)  (702 367)  (702 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_22

 (3 0)  (711 352)  (711 352)  routing T_14_22.sp12_h_r_0 <X> T_14_22.sp12_v_b_0
 (14 0)  (722 352)  (722 352)  routing T_14_22.sp4_h_l_5 <X> T_14_22.lc_trk_g0_0
 (17 0)  (725 352)  (725 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 352)  (726 352)  routing T_14_22.wire_logic_cluster/lc_1/out <X> T_14_22.lc_trk_g0_1
 (3 1)  (711 353)  (711 353)  routing T_14_22.sp12_h_r_0 <X> T_14_22.sp12_v_b_0
 (14 1)  (722 353)  (722 353)  routing T_14_22.sp4_h_l_5 <X> T_14_22.lc_trk_g0_0
 (15 1)  (723 353)  (723 353)  routing T_14_22.sp4_h_l_5 <X> T_14_22.lc_trk_g0_0
 (16 1)  (724 353)  (724 353)  routing T_14_22.sp4_h_l_5 <X> T_14_22.lc_trk_g0_0
 (17 1)  (725 353)  (725 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (1 2)  (709 354)  (709 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 354)  (723 354)  routing T_14_22.sp4_h_r_21 <X> T_14_22.lc_trk_g0_5
 (16 2)  (724 354)  (724 354)  routing T_14_22.sp4_h_r_21 <X> T_14_22.lc_trk_g0_5
 (17 2)  (725 354)  (725 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (726 354)  (726 354)  routing T_14_22.sp4_h_r_21 <X> T_14_22.lc_trk_g0_5
 (25 2)  (733 354)  (733 354)  routing T_14_22.sp4_h_r_14 <X> T_14_22.lc_trk_g0_6
 (26 2)  (734 354)  (734 354)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 354)  (735 354)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 354)  (736 354)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 354)  (737 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 354)  (738 354)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 354)  (740 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 354)  (741 354)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 354)  (744 354)  LC_1 Logic Functioning bit
 (37 2)  (745 354)  (745 354)  LC_1 Logic Functioning bit
 (38 2)  (746 354)  (746 354)  LC_1 Logic Functioning bit
 (42 2)  (750 354)  (750 354)  LC_1 Logic Functioning bit
 (45 2)  (753 354)  (753 354)  LC_1 Logic Functioning bit
 (46 2)  (754 354)  (754 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (18 3)  (726 355)  (726 355)  routing T_14_22.sp4_h_r_21 <X> T_14_22.lc_trk_g0_5
 (22 3)  (730 355)  (730 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 355)  (731 355)  routing T_14_22.sp4_h_r_14 <X> T_14_22.lc_trk_g0_6
 (24 3)  (732 355)  (732 355)  routing T_14_22.sp4_h_r_14 <X> T_14_22.lc_trk_g0_6
 (26 3)  (734 355)  (734 355)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 355)  (735 355)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 355)  (737 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 355)  (738 355)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 355)  (739 355)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 355)  (740 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (744 355)  (744 355)  LC_1 Logic Functioning bit
 (37 3)  (745 355)  (745 355)  LC_1 Logic Functioning bit
 (42 3)  (750 355)  (750 355)  LC_1 Logic Functioning bit
 (43 3)  (751 355)  (751 355)  LC_1 Logic Functioning bit
 (10 4)  (718 356)  (718 356)  routing T_14_22.sp4_v_t_46 <X> T_14_22.sp4_h_r_4
 (14 4)  (722 356)  (722 356)  routing T_14_22.lft_op_0 <X> T_14_22.lc_trk_g1_0
 (26 4)  (734 356)  (734 356)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 356)  (735 356)  routing T_14_22.lc_trk_g1_0 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 356)  (737 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 356)  (740 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 356)  (741 356)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 356)  (742 356)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 356)  (745 356)  LC_2 Logic Functioning bit
 (39 4)  (747 356)  (747 356)  LC_2 Logic Functioning bit
 (45 4)  (753 356)  (753 356)  LC_2 Logic Functioning bit
 (47 4)  (755 356)  (755 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (6 5)  (714 357)  (714 357)  routing T_14_22.sp4_h_l_38 <X> T_14_22.sp4_h_r_3
 (15 5)  (723 357)  (723 357)  routing T_14_22.lft_op_0 <X> T_14_22.lc_trk_g1_0
 (17 5)  (725 357)  (725 357)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (734 357)  (734 357)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 357)  (737 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 357)  (739 357)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 357)  (740 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (744 357)  (744 357)  LC_2 Logic Functioning bit
 (37 5)  (745 357)  (745 357)  LC_2 Logic Functioning bit
 (39 5)  (747 357)  (747 357)  LC_2 Logic Functioning bit
 (43 5)  (751 357)  (751 357)  LC_2 Logic Functioning bit
 (14 6)  (722 358)  (722 358)  routing T_14_22.wire_logic_cluster/lc_4/out <X> T_14_22.lc_trk_g1_4
 (17 6)  (725 358)  (725 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 358)  (726 358)  routing T_14_22.wire_logic_cluster/lc_5/out <X> T_14_22.lc_trk_g1_5
 (21 6)  (729 358)  (729 358)  routing T_14_22.wire_logic_cluster/lc_7/out <X> T_14_22.lc_trk_g1_7
 (22 6)  (730 358)  (730 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (5 7)  (713 359)  (713 359)  routing T_14_22.sp4_h_l_38 <X> T_14_22.sp4_v_t_38
 (9 7)  (717 359)  (717 359)  routing T_14_22.sp4_v_b_4 <X> T_14_22.sp4_v_t_41
 (17 7)  (725 359)  (725 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 359)  (730 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (731 359)  (731 359)  routing T_14_22.sp4_h_r_6 <X> T_14_22.lc_trk_g1_6
 (24 7)  (732 359)  (732 359)  routing T_14_22.sp4_h_r_6 <X> T_14_22.lc_trk_g1_6
 (25 7)  (733 359)  (733 359)  routing T_14_22.sp4_h_r_6 <X> T_14_22.lc_trk_g1_6
 (5 8)  (713 360)  (713 360)  routing T_14_22.sp4_h_l_38 <X> T_14_22.sp4_h_r_6
 (22 8)  (730 360)  (730 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (731 360)  (731 360)  routing T_14_22.sp4_h_r_27 <X> T_14_22.lc_trk_g2_3
 (24 8)  (732 360)  (732 360)  routing T_14_22.sp4_h_r_27 <X> T_14_22.lc_trk_g2_3
 (25 8)  (733 360)  (733 360)  routing T_14_22.sp4_h_r_34 <X> T_14_22.lc_trk_g2_2
 (26 8)  (734 360)  (734 360)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 360)  (735 360)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 360)  (737 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 360)  (738 360)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 360)  (739 360)  routing T_14_22.lc_trk_g0_5 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 360)  (740 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 360)  (743 360)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.input_2_4
 (37 8)  (745 360)  (745 360)  LC_4 Logic Functioning bit
 (41 8)  (749 360)  (749 360)  LC_4 Logic Functioning bit
 (43 8)  (751 360)  (751 360)  LC_4 Logic Functioning bit
 (45 8)  (753 360)  (753 360)  LC_4 Logic Functioning bit
 (4 9)  (712 361)  (712 361)  routing T_14_22.sp4_h_l_38 <X> T_14_22.sp4_h_r_6
 (8 9)  (716 361)  (716 361)  routing T_14_22.sp4_h_l_42 <X> T_14_22.sp4_v_b_7
 (9 9)  (717 361)  (717 361)  routing T_14_22.sp4_h_l_42 <X> T_14_22.sp4_v_b_7
 (21 9)  (729 361)  (729 361)  routing T_14_22.sp4_h_r_27 <X> T_14_22.lc_trk_g2_3
 (22 9)  (730 361)  (730 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 361)  (731 361)  routing T_14_22.sp4_h_r_34 <X> T_14_22.lc_trk_g2_2
 (24 9)  (732 361)  (732 361)  routing T_14_22.sp4_h_r_34 <X> T_14_22.lc_trk_g2_2
 (26 9)  (734 361)  (734 361)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 361)  (737 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 361)  (740 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (741 361)  (741 361)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.input_2_4
 (34 9)  (742 361)  (742 361)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.input_2_4
 (36 9)  (744 361)  (744 361)  LC_4 Logic Functioning bit
 (41 9)  (749 361)  (749 361)  LC_4 Logic Functioning bit
 (43 9)  (751 361)  (751 361)  LC_4 Logic Functioning bit
 (46 9)  (754 361)  (754 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (11 10)  (719 362)  (719 362)  routing T_14_22.sp4_h_l_38 <X> T_14_22.sp4_v_t_45
 (22 10)  (730 362)  (730 362)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (731 362)  (731 362)  routing T_14_22.sp12_v_t_12 <X> T_14_22.lc_trk_g2_7
 (26 10)  (734 362)  (734 362)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 362)  (736 362)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 362)  (737 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 362)  (738 362)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 362)  (739 362)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 362)  (740 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 362)  (742 362)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 362)  (745 362)  LC_5 Logic Functioning bit
 (38 10)  (746 362)  (746 362)  LC_5 Logic Functioning bit
 (39 10)  (747 362)  (747 362)  LC_5 Logic Functioning bit
 (41 10)  (749 362)  (749 362)  LC_5 Logic Functioning bit
 (45 10)  (753 362)  (753 362)  LC_5 Logic Functioning bit
 (52 10)  (760 362)  (760 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (16 11)  (724 363)  (724 363)  routing T_14_22.sp12_v_b_12 <X> T_14_22.lc_trk_g2_4
 (17 11)  (725 363)  (725 363)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (730 363)  (730 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (734 363)  (734 363)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 363)  (736 363)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 363)  (737 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 363)  (738 363)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 363)  (740 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (741 363)  (741 363)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.input_2_5
 (34 11)  (742 363)  (742 363)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.input_2_5
 (37 11)  (745 363)  (745 363)  LC_5 Logic Functioning bit
 (39 11)  (747 363)  (747 363)  LC_5 Logic Functioning bit
 (52 11)  (760 363)  (760 363)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (3 12)  (711 364)  (711 364)  routing T_14_22.sp12_v_t_22 <X> T_14_22.sp12_h_r_1
 (6 12)  (714 364)  (714 364)  routing T_14_22.sp4_v_t_43 <X> T_14_22.sp4_v_b_9
 (25 12)  (733 364)  (733 364)  routing T_14_22.wire_logic_cluster/lc_2/out <X> T_14_22.lc_trk_g3_2
 (26 12)  (734 364)  (734 364)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 364)  (735 364)  routing T_14_22.lc_trk_g1_0 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 364)  (737 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 364)  (739 364)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 364)  (740 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 364)  (741 364)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 364)  (743 364)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.input_2_6
 (37 12)  (745 364)  (745 364)  LC_6 Logic Functioning bit
 (42 12)  (750 364)  (750 364)  LC_6 Logic Functioning bit
 (45 12)  (753 364)  (753 364)  LC_6 Logic Functioning bit
 (52 12)  (760 364)  (760 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (713 365)  (713 365)  routing T_14_22.sp4_v_t_43 <X> T_14_22.sp4_v_b_9
 (14 13)  (722 365)  (722 365)  routing T_14_22.sp4_r_v_b_40 <X> T_14_22.lc_trk_g3_0
 (17 13)  (725 365)  (725 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (730 365)  (730 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 365)  (734 365)  routing T_14_22.lc_trk_g0_6 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 365)  (737 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 365)  (739 365)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 365)  (740 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (741 365)  (741 365)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.input_2_6
 (36 13)  (744 365)  (744 365)  LC_6 Logic Functioning bit
 (37 13)  (745 365)  (745 365)  LC_6 Logic Functioning bit
 (38 13)  (746 365)  (746 365)  LC_6 Logic Functioning bit
 (42 13)  (750 365)  (750 365)  LC_6 Logic Functioning bit
 (16 14)  (724 366)  (724 366)  routing T_14_22.sp4_v_b_37 <X> T_14_22.lc_trk_g3_5
 (17 14)  (725 366)  (725 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (726 366)  (726 366)  routing T_14_22.sp4_v_b_37 <X> T_14_22.lc_trk_g3_5
 (21 14)  (729 366)  (729 366)  routing T_14_22.sp4_h_l_34 <X> T_14_22.lc_trk_g3_7
 (22 14)  (730 366)  (730 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (731 366)  (731 366)  routing T_14_22.sp4_h_l_34 <X> T_14_22.lc_trk_g3_7
 (24 14)  (732 366)  (732 366)  routing T_14_22.sp4_h_l_34 <X> T_14_22.lc_trk_g3_7
 (26 14)  (734 366)  (734 366)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 366)  (735 366)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 366)  (736 366)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 366)  (737 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 366)  (738 366)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 366)  (739 366)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 366)  (740 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 366)  (742 366)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 366)  (744 366)  LC_7 Logic Functioning bit
 (37 14)  (745 366)  (745 366)  LC_7 Logic Functioning bit
 (39 14)  (747 366)  (747 366)  LC_7 Logic Functioning bit
 (43 14)  (751 366)  (751 366)  LC_7 Logic Functioning bit
 (45 14)  (753 366)  (753 366)  LC_7 Logic Functioning bit
 (47 14)  (755 366)  (755 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (18 15)  (726 367)  (726 367)  routing T_14_22.sp4_v_b_37 <X> T_14_22.lc_trk_g3_5
 (21 15)  (729 367)  (729 367)  routing T_14_22.sp4_h_l_34 <X> T_14_22.lc_trk_g3_7
 (26 15)  (734 367)  (734 367)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 367)  (735 367)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 367)  (737 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 367)  (738 367)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 367)  (739 367)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 367)  (740 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (741 367)  (741 367)  routing T_14_22.lc_trk_g2_3 <X> T_14_22.input_2_7
 (35 15)  (743 367)  (743 367)  routing T_14_22.lc_trk_g2_3 <X> T_14_22.input_2_7
 (36 15)  (744 367)  (744 367)  LC_7 Logic Functioning bit
 (37 15)  (745 367)  (745 367)  LC_7 Logic Functioning bit
 (38 15)  (746 367)  (746 367)  LC_7 Logic Functioning bit
 (39 15)  (747 367)  (747 367)  LC_7 Logic Functioning bit
 (48 15)  (756 367)  (756 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_22

 (14 0)  (776 352)  (776 352)  routing T_15_22.sp4_h_l_5 <X> T_15_22.lc_trk_g0_0
 (17 0)  (779 352)  (779 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (19 0)  (781 352)  (781 352)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (26 0)  (788 352)  (788 352)  routing T_15_22.lc_trk_g0_4 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 352)  (789 352)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 352)  (791 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 352)  (792 352)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 352)  (796 352)  routing T_15_22.lc_trk_g1_2 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 352)  (799 352)  LC_0 Logic Functioning bit
 (38 0)  (800 352)  (800 352)  LC_0 Logic Functioning bit
 (39 0)  (801 352)  (801 352)  LC_0 Logic Functioning bit
 (41 0)  (803 352)  (803 352)  LC_0 Logic Functioning bit
 (42 0)  (804 352)  (804 352)  LC_0 Logic Functioning bit
 (43 0)  (805 352)  (805 352)  LC_0 Logic Functioning bit
 (8 1)  (770 353)  (770 353)  routing T_15_22.sp4_v_t_47 <X> T_15_22.sp4_v_b_1
 (10 1)  (772 353)  (772 353)  routing T_15_22.sp4_v_t_47 <X> T_15_22.sp4_v_b_1
 (14 1)  (776 353)  (776 353)  routing T_15_22.sp4_h_l_5 <X> T_15_22.lc_trk_g0_0
 (15 1)  (777 353)  (777 353)  routing T_15_22.sp4_h_l_5 <X> T_15_22.lc_trk_g0_0
 (16 1)  (778 353)  (778 353)  routing T_15_22.sp4_h_l_5 <X> T_15_22.lc_trk_g0_0
 (17 1)  (779 353)  (779 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (780 353)  (780 353)  routing T_15_22.sp4_r_v_b_34 <X> T_15_22.lc_trk_g0_1
 (29 1)  (791 353)  (791 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 353)  (792 353)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 353)  (793 353)  routing T_15_22.lc_trk_g1_2 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 353)  (794 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 353)  (795 353)  routing T_15_22.lc_trk_g2_0 <X> T_15_22.input_2_0
 (36 1)  (798 353)  (798 353)  LC_0 Logic Functioning bit
 (37 1)  (799 353)  (799 353)  LC_0 Logic Functioning bit
 (38 1)  (800 353)  (800 353)  LC_0 Logic Functioning bit
 (40 1)  (802 353)  (802 353)  LC_0 Logic Functioning bit
 (41 1)  (803 353)  (803 353)  LC_0 Logic Functioning bit
 (42 1)  (804 353)  (804 353)  LC_0 Logic Functioning bit
 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 354)  (776 354)  routing T_15_22.sp4_h_l_1 <X> T_15_22.lc_trk_g0_4
 (15 3)  (777 355)  (777 355)  routing T_15_22.sp4_h_l_1 <X> T_15_22.lc_trk_g0_4
 (16 3)  (778 355)  (778 355)  routing T_15_22.sp4_h_l_1 <X> T_15_22.lc_trk_g0_4
 (17 3)  (779 355)  (779 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (14 4)  (776 356)  (776 356)  routing T_15_22.sp4_v_b_8 <X> T_15_22.lc_trk_g1_0
 (25 4)  (787 356)  (787 356)  routing T_15_22.lft_op_2 <X> T_15_22.lc_trk_g1_2
 (26 4)  (788 356)  (788 356)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (31 4)  (793 356)  (793 356)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 356)  (795 356)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (41 4)  (803 356)  (803 356)  LC_2 Logic Functioning bit
 (43 4)  (805 356)  (805 356)  LC_2 Logic Functioning bit
 (14 5)  (776 357)  (776 357)  routing T_15_22.sp4_v_b_8 <X> T_15_22.lc_trk_g1_0
 (16 5)  (778 357)  (778 357)  routing T_15_22.sp4_v_b_8 <X> T_15_22.lc_trk_g1_0
 (17 5)  (779 357)  (779 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (784 357)  (784 357)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 357)  (786 357)  routing T_15_22.lft_op_2 <X> T_15_22.lc_trk_g1_2
 (28 5)  (790 357)  (790 357)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 357)  (791 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 357)  (793 357)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (40 5)  (802 357)  (802 357)  LC_2 Logic Functioning bit
 (42 5)  (804 357)  (804 357)  LC_2 Logic Functioning bit
 (46 5)  (808 357)  (808 357)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (810 357)  (810 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (813 357)  (813 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (815 357)  (815 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (6 6)  (768 358)  (768 358)  routing T_15_22.sp4_h_l_47 <X> T_15_22.sp4_v_t_38
 (16 6)  (778 358)  (778 358)  routing T_15_22.sp4_v_b_13 <X> T_15_22.lc_trk_g1_5
 (17 6)  (779 358)  (779 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 358)  (780 358)  routing T_15_22.sp4_v_b_13 <X> T_15_22.lc_trk_g1_5
 (21 6)  (783 358)  (783 358)  routing T_15_22.wire_logic_cluster/lc_7/out <X> T_15_22.lc_trk_g1_7
 (22 6)  (784 358)  (784 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 358)  (787 358)  routing T_15_22.lft_op_6 <X> T_15_22.lc_trk_g1_6
 (18 7)  (780 359)  (780 359)  routing T_15_22.sp4_v_b_13 <X> T_15_22.lc_trk_g1_5
 (22 7)  (784 359)  (784 359)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 359)  (786 359)  routing T_15_22.lft_op_6 <X> T_15_22.lc_trk_g1_6
 (9 8)  (771 360)  (771 360)  routing T_15_22.sp4_v_t_42 <X> T_15_22.sp4_h_r_7
 (22 8)  (784 360)  (784 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (785 360)  (785 360)  routing T_15_22.sp4_h_r_27 <X> T_15_22.lc_trk_g2_3
 (24 8)  (786 360)  (786 360)  routing T_15_22.sp4_h_r_27 <X> T_15_22.lc_trk_g2_3
 (29 8)  (791 360)  (791 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 360)  (793 360)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 360)  (795 360)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 360)  (797 360)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.input_2_4
 (36 8)  (798 360)  (798 360)  LC_4 Logic Functioning bit
 (37 8)  (799 360)  (799 360)  LC_4 Logic Functioning bit
 (38 8)  (800 360)  (800 360)  LC_4 Logic Functioning bit
 (39 8)  (801 360)  (801 360)  LC_4 Logic Functioning bit
 (40 8)  (802 360)  (802 360)  LC_4 Logic Functioning bit
 (41 8)  (803 360)  (803 360)  LC_4 Logic Functioning bit
 (42 8)  (804 360)  (804 360)  LC_4 Logic Functioning bit
 (43 8)  (805 360)  (805 360)  LC_4 Logic Functioning bit
 (46 8)  (808 360)  (808 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (770 361)  (770 361)  routing T_15_22.sp4_h_l_36 <X> T_15_22.sp4_v_b_7
 (9 9)  (771 361)  (771 361)  routing T_15_22.sp4_h_l_36 <X> T_15_22.sp4_v_b_7
 (10 9)  (772 361)  (772 361)  routing T_15_22.sp4_h_l_36 <X> T_15_22.sp4_v_b_7
 (16 9)  (778 361)  (778 361)  routing T_15_22.sp12_v_b_8 <X> T_15_22.lc_trk_g2_0
 (17 9)  (779 361)  (779 361)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (21 9)  (783 361)  (783 361)  routing T_15_22.sp4_h_r_27 <X> T_15_22.lc_trk_g2_3
 (29 9)  (791 361)  (791 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 361)  (794 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (795 361)  (795 361)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.input_2_4
 (34 9)  (796 361)  (796 361)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.input_2_4
 (35 9)  (797 361)  (797 361)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.input_2_4
 (36 9)  (798 361)  (798 361)  LC_4 Logic Functioning bit
 (37 9)  (799 361)  (799 361)  LC_4 Logic Functioning bit
 (38 9)  (800 361)  (800 361)  LC_4 Logic Functioning bit
 (39 9)  (801 361)  (801 361)  LC_4 Logic Functioning bit
 (40 9)  (802 361)  (802 361)  LC_4 Logic Functioning bit
 (42 9)  (804 361)  (804 361)  LC_4 Logic Functioning bit
 (43 9)  (805 361)  (805 361)  LC_4 Logic Functioning bit
 (46 9)  (808 361)  (808 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (5 10)  (767 362)  (767 362)  routing T_15_22.sp4_v_b_6 <X> T_15_22.sp4_h_l_43
 (12 10)  (774 362)  (774 362)  routing T_15_22.sp4_h_r_5 <X> T_15_22.sp4_h_l_45
 (14 10)  (776 362)  (776 362)  routing T_15_22.bnl_op_4 <X> T_15_22.lc_trk_g2_4
 (17 10)  (779 362)  (779 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (783 362)  (783 362)  routing T_15_22.bnl_op_7 <X> T_15_22.lc_trk_g2_7
 (22 10)  (784 362)  (784 362)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (13 11)  (775 363)  (775 363)  routing T_15_22.sp4_h_r_5 <X> T_15_22.sp4_h_l_45
 (14 11)  (776 363)  (776 363)  routing T_15_22.bnl_op_4 <X> T_15_22.lc_trk_g2_4
 (17 11)  (779 363)  (779 363)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (783 363)  (783 363)  routing T_15_22.bnl_op_7 <X> T_15_22.lc_trk_g2_7
 (22 11)  (784 363)  (784 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 363)  (787 363)  routing T_15_22.sp4_r_v_b_38 <X> T_15_22.lc_trk_g2_6
 (26 12)  (788 364)  (788 364)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (37 12)  (799 364)  (799 364)  LC_6 Logic Functioning bit
 (39 12)  (801 364)  (801 364)  LC_6 Logic Functioning bit
 (40 12)  (802 364)  (802 364)  LC_6 Logic Functioning bit
 (42 12)  (804 364)  (804 364)  LC_6 Logic Functioning bit
 (48 12)  (810 364)  (810 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (11 13)  (773 365)  (773 365)  routing T_15_22.sp4_h_l_46 <X> T_15_22.sp4_h_r_11
 (27 13)  (789 365)  (789 365)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 365)  (791 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 365)  (798 365)  LC_6 Logic Functioning bit
 (38 13)  (800 365)  (800 365)  LC_6 Logic Functioning bit
 (41 13)  (803 365)  (803 365)  LC_6 Logic Functioning bit
 (43 13)  (805 365)  (805 365)  LC_6 Logic Functioning bit
 (4 14)  (766 366)  (766 366)  routing T_15_22.sp4_h_r_9 <X> T_15_22.sp4_v_t_44
 (21 14)  (783 366)  (783 366)  routing T_15_22.sp12_v_b_7 <X> T_15_22.lc_trk_g3_7
 (22 14)  (784 366)  (784 366)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (786 366)  (786 366)  routing T_15_22.sp12_v_b_7 <X> T_15_22.lc_trk_g3_7
 (27 14)  (789 366)  (789 366)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 366)  (791 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 366)  (792 366)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 366)  (793 366)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 366)  (795 366)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 366)  (799 366)  LC_7 Logic Functioning bit
 (41 14)  (803 366)  (803 366)  LC_7 Logic Functioning bit
 (43 14)  (805 366)  (805 366)  LC_7 Logic Functioning bit
 (45 14)  (807 366)  (807 366)  LC_7 Logic Functioning bit
 (51 14)  (813 366)  (813 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (767 367)  (767 367)  routing T_15_22.sp4_h_r_9 <X> T_15_22.sp4_v_t_44
 (21 15)  (783 367)  (783 367)  routing T_15_22.sp12_v_b_7 <X> T_15_22.lc_trk_g3_7
 (26 15)  (788 367)  (788 367)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 367)  (790 367)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 367)  (791 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 367)  (792 367)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 367)  (793 367)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 367)  (794 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (796 367)  (796 367)  routing T_15_22.lc_trk_g1_0 <X> T_15_22.input_2_7
 (36 15)  (798 367)  (798 367)  LC_7 Logic Functioning bit
 (41 15)  (803 367)  (803 367)  LC_7 Logic Functioning bit
 (43 15)  (805 367)  (805 367)  LC_7 Logic Functioning bit


LogicTile_16_22

 (3 0)  (819 352)  (819 352)  routing T_16_22.sp12_h_r_0 <X> T_16_22.sp12_v_b_0
 (14 0)  (830 352)  (830 352)  routing T_16_22.sp4_h_l_5 <X> T_16_22.lc_trk_g0_0
 (22 0)  (838 352)  (838 352)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 352)  (840 352)  routing T_16_22.top_op_3 <X> T_16_22.lc_trk_g0_3
 (26 0)  (842 352)  (842 352)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 352)  (844 352)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 352)  (845 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 352)  (848 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 352)  (850 352)  routing T_16_22.lc_trk_g1_0 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 352)  (852 352)  LC_0 Logic Functioning bit
 (37 0)  (853 352)  (853 352)  LC_0 Logic Functioning bit
 (39 0)  (855 352)  (855 352)  LC_0 Logic Functioning bit
 (43 0)  (859 352)  (859 352)  LC_0 Logic Functioning bit
 (45 0)  (861 352)  (861 352)  LC_0 Logic Functioning bit
 (53 0)  (869 352)  (869 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (3 1)  (819 353)  (819 353)  routing T_16_22.sp12_h_r_0 <X> T_16_22.sp12_v_b_0
 (14 1)  (830 353)  (830 353)  routing T_16_22.sp4_h_l_5 <X> T_16_22.lc_trk_g0_0
 (15 1)  (831 353)  (831 353)  routing T_16_22.sp4_h_l_5 <X> T_16_22.lc_trk_g0_0
 (16 1)  (832 353)  (832 353)  routing T_16_22.sp4_h_l_5 <X> T_16_22.lc_trk_g0_0
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (837 353)  (837 353)  routing T_16_22.top_op_3 <X> T_16_22.lc_trk_g0_3
 (22 1)  (838 353)  (838 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (842 353)  (842 353)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 353)  (845 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 353)  (846 353)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 353)  (848 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 353)  (851 353)  routing T_16_22.lc_trk_g0_2 <X> T_16_22.input_2_0
 (36 1)  (852 353)  (852 353)  LC_0 Logic Functioning bit
 (37 1)  (853 353)  (853 353)  LC_0 Logic Functioning bit
 (38 1)  (854 353)  (854 353)  LC_0 Logic Functioning bit
 (39 1)  (855 353)  (855 353)  LC_0 Logic Functioning bit
 (48 1)  (864 353)  (864 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (821 354)  (821 354)  routing T_16_22.sp4_h_r_9 <X> T_16_22.sp4_h_l_37
 (13 2)  (829 354)  (829 354)  routing T_16_22.sp4_h_r_2 <X> T_16_22.sp4_v_t_39
 (14 2)  (830 354)  (830 354)  routing T_16_22.wire_logic_cluster/lc_4/out <X> T_16_22.lc_trk_g0_4
 (16 2)  (832 354)  (832 354)  routing T_16_22.sp4_v_b_5 <X> T_16_22.lc_trk_g0_5
 (17 2)  (833 354)  (833 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (834 354)  (834 354)  routing T_16_22.sp4_v_b_5 <X> T_16_22.lc_trk_g0_5
 (21 2)  (837 354)  (837 354)  routing T_16_22.bnr_op_7 <X> T_16_22.lc_trk_g0_7
 (22 2)  (838 354)  (838 354)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (841 354)  (841 354)  routing T_16_22.sp4_v_t_3 <X> T_16_22.lc_trk_g0_6
 (27 2)  (843 354)  (843 354)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 354)  (844 354)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 354)  (846 354)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 354)  (847 354)  routing T_16_22.lc_trk_g0_4 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (853 354)  (853 354)  LC_1 Logic Functioning bit
 (39 2)  (855 354)  (855 354)  LC_1 Logic Functioning bit
 (41 2)  (857 354)  (857 354)  LC_1 Logic Functioning bit
 (43 2)  (859 354)  (859 354)  LC_1 Logic Functioning bit
 (4 3)  (820 355)  (820 355)  routing T_16_22.sp4_h_r_9 <X> T_16_22.sp4_h_l_37
 (12 3)  (828 355)  (828 355)  routing T_16_22.sp4_h_r_2 <X> T_16_22.sp4_v_t_39
 (17 3)  (833 355)  (833 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (837 355)  (837 355)  routing T_16_22.bnr_op_7 <X> T_16_22.lc_trk_g0_7
 (22 3)  (838 355)  (838 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (839 355)  (839 355)  routing T_16_22.sp4_v_t_3 <X> T_16_22.lc_trk_g0_6
 (25 3)  (841 355)  (841 355)  routing T_16_22.sp4_v_t_3 <X> T_16_22.lc_trk_g0_6
 (30 3)  (846 355)  (846 355)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (37 3)  (853 355)  (853 355)  LC_1 Logic Functioning bit
 (39 3)  (855 355)  (855 355)  LC_1 Logic Functioning bit
 (41 3)  (857 355)  (857 355)  LC_1 Logic Functioning bit
 (43 3)  (859 355)  (859 355)  LC_1 Logic Functioning bit
 (8 4)  (824 356)  (824 356)  routing T_16_22.sp4_v_b_10 <X> T_16_22.sp4_h_r_4
 (9 4)  (825 356)  (825 356)  routing T_16_22.sp4_v_b_10 <X> T_16_22.sp4_h_r_4
 (10 4)  (826 356)  (826 356)  routing T_16_22.sp4_v_b_10 <X> T_16_22.sp4_h_r_4
 (13 4)  (829 356)  (829 356)  routing T_16_22.sp4_h_l_40 <X> T_16_22.sp4_v_b_5
 (14 4)  (830 356)  (830 356)  routing T_16_22.wire_logic_cluster/lc_0/out <X> T_16_22.lc_trk_g1_0
 (17 4)  (833 356)  (833 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (842 356)  (842 356)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 356)  (843 356)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 356)  (844 356)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 356)  (846 356)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 356)  (852 356)  LC_2 Logic Functioning bit
 (37 4)  (853 356)  (853 356)  LC_2 Logic Functioning bit
 (38 4)  (854 356)  (854 356)  LC_2 Logic Functioning bit
 (39 4)  (855 356)  (855 356)  LC_2 Logic Functioning bit
 (42 4)  (858 356)  (858 356)  LC_2 Logic Functioning bit
 (43 4)  (859 356)  (859 356)  LC_2 Logic Functioning bit
 (50 4)  (866 356)  (866 356)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (828 357)  (828 357)  routing T_16_22.sp4_h_l_40 <X> T_16_22.sp4_v_b_5
 (17 5)  (833 357)  (833 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (834 357)  (834 357)  routing T_16_22.sp4_r_v_b_25 <X> T_16_22.lc_trk_g1_1
 (28 5)  (844 357)  (844 357)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 357)  (845 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 357)  (847 357)  routing T_16_22.lc_trk_g0_3 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 357)  (852 357)  LC_2 Logic Functioning bit
 (37 5)  (853 357)  (853 357)  LC_2 Logic Functioning bit
 (38 5)  (854 357)  (854 357)  LC_2 Logic Functioning bit
 (39 5)  (855 357)  (855 357)  LC_2 Logic Functioning bit
 (40 5)  (856 357)  (856 357)  LC_2 Logic Functioning bit
 (41 5)  (857 357)  (857 357)  LC_2 Logic Functioning bit
 (42 5)  (858 357)  (858 357)  LC_2 Logic Functioning bit
 (43 5)  (859 357)  (859 357)  LC_2 Logic Functioning bit
 (14 6)  (830 358)  (830 358)  routing T_16_22.lft_op_4 <X> T_16_22.lc_trk_g1_4
 (15 6)  (831 358)  (831 358)  routing T_16_22.sp4_h_r_5 <X> T_16_22.lc_trk_g1_5
 (16 6)  (832 358)  (832 358)  routing T_16_22.sp4_h_r_5 <X> T_16_22.lc_trk_g1_5
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (837 358)  (837 358)  routing T_16_22.wire_logic_cluster/lc_7/out <X> T_16_22.lc_trk_g1_7
 (22 6)  (838 358)  (838 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (845 358)  (845 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 358)  (846 358)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 358)  (850 358)  routing T_16_22.lc_trk_g1_1 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 358)  (851 358)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.input_2_3
 (36 6)  (852 358)  (852 358)  LC_3 Logic Functioning bit
 (37 6)  (853 358)  (853 358)  LC_3 Logic Functioning bit
 (38 6)  (854 358)  (854 358)  LC_3 Logic Functioning bit
 (42 6)  (858 358)  (858 358)  LC_3 Logic Functioning bit
 (45 6)  (861 358)  (861 358)  LC_3 Logic Functioning bit
 (52 6)  (868 358)  (868 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (831 359)  (831 359)  routing T_16_22.lft_op_4 <X> T_16_22.lc_trk_g1_4
 (17 7)  (833 359)  (833 359)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (834 359)  (834 359)  routing T_16_22.sp4_h_r_5 <X> T_16_22.lc_trk_g1_5
 (22 7)  (838 359)  (838 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (839 359)  (839 359)  routing T_16_22.sp4_v_b_22 <X> T_16_22.lc_trk_g1_6
 (24 7)  (840 359)  (840 359)  routing T_16_22.sp4_v_b_22 <X> T_16_22.lc_trk_g1_6
 (26 7)  (842 359)  (842 359)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 359)  (844 359)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 359)  (845 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 359)  (846 359)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 359)  (848 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (850 359)  (850 359)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.input_2_3
 (35 7)  (851 359)  (851 359)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.input_2_3
 (36 7)  (852 359)  (852 359)  LC_3 Logic Functioning bit
 (37 7)  (853 359)  (853 359)  LC_3 Logic Functioning bit
 (42 7)  (858 359)  (858 359)  LC_3 Logic Functioning bit
 (43 7)  (859 359)  (859 359)  LC_3 Logic Functioning bit
 (48 7)  (864 359)  (864 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 8)  (819 360)  (819 360)  routing T_16_22.sp12_h_r_1 <X> T_16_22.sp12_v_b_1
 (8 8)  (824 360)  (824 360)  routing T_16_22.sp4_v_b_7 <X> T_16_22.sp4_h_r_7
 (9 8)  (825 360)  (825 360)  routing T_16_22.sp4_v_b_7 <X> T_16_22.sp4_h_r_7
 (12 8)  (828 360)  (828 360)  routing T_16_22.sp4_h_l_40 <X> T_16_22.sp4_h_r_8
 (22 8)  (838 360)  (838 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (839 360)  (839 360)  routing T_16_22.sp4_h_r_27 <X> T_16_22.lc_trk_g2_3
 (24 8)  (840 360)  (840 360)  routing T_16_22.sp4_h_r_27 <X> T_16_22.lc_trk_g2_3
 (26 8)  (842 360)  (842 360)  routing T_16_22.lc_trk_g0_4 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 360)  (844 360)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 360)  (845 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 360)  (846 360)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 360)  (847 360)  routing T_16_22.lc_trk_g0_5 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (853 360)  (853 360)  LC_4 Logic Functioning bit
 (41 8)  (857 360)  (857 360)  LC_4 Logic Functioning bit
 (43 8)  (859 360)  (859 360)  LC_4 Logic Functioning bit
 (45 8)  (861 360)  (861 360)  LC_4 Logic Functioning bit
 (52 8)  (868 360)  (868 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (3 9)  (819 361)  (819 361)  routing T_16_22.sp12_h_r_1 <X> T_16_22.sp12_v_b_1
 (13 9)  (829 361)  (829 361)  routing T_16_22.sp4_h_l_40 <X> T_16_22.sp4_h_r_8
 (15 9)  (831 361)  (831 361)  routing T_16_22.sp4_v_t_29 <X> T_16_22.lc_trk_g2_0
 (16 9)  (832 361)  (832 361)  routing T_16_22.sp4_v_t_29 <X> T_16_22.lc_trk_g2_0
 (17 9)  (833 361)  (833 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (837 361)  (837 361)  routing T_16_22.sp4_h_r_27 <X> T_16_22.lc_trk_g2_3
 (29 9)  (845 361)  (845 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 361)  (846 361)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 361)  (848 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (853 361)  (853 361)  LC_4 Logic Functioning bit
 (40 9)  (856 361)  (856 361)  LC_4 Logic Functioning bit
 (42 9)  (858 361)  (858 361)  LC_4 Logic Functioning bit
 (14 10)  (830 362)  (830 362)  routing T_16_22.sp4_h_r_44 <X> T_16_22.lc_trk_g2_4
 (22 10)  (838 362)  (838 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 362)  (839 362)  routing T_16_22.sp4_v_b_47 <X> T_16_22.lc_trk_g2_7
 (24 10)  (840 362)  (840 362)  routing T_16_22.sp4_v_b_47 <X> T_16_22.lc_trk_g2_7
 (25 10)  (841 362)  (841 362)  routing T_16_22.bnl_op_6 <X> T_16_22.lc_trk_g2_6
 (26 10)  (842 362)  (842 362)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 362)  (843 362)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 362)  (844 362)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 362)  (847 362)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 362)  (849 362)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 362)  (852 362)  LC_5 Logic Functioning bit
 (38 10)  (854 362)  (854 362)  LC_5 Logic Functioning bit
 (14 11)  (830 363)  (830 363)  routing T_16_22.sp4_h_r_44 <X> T_16_22.lc_trk_g2_4
 (15 11)  (831 363)  (831 363)  routing T_16_22.sp4_h_r_44 <X> T_16_22.lc_trk_g2_4
 (16 11)  (832 363)  (832 363)  routing T_16_22.sp4_h_r_44 <X> T_16_22.lc_trk_g2_4
 (17 11)  (833 363)  (833 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (838 363)  (838 363)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (841 363)  (841 363)  routing T_16_22.bnl_op_6 <X> T_16_22.lc_trk_g2_6
 (27 11)  (843 363)  (843 363)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 363)  (845 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 363)  (847 363)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 363)  (852 363)  LC_5 Logic Functioning bit
 (37 11)  (853 363)  (853 363)  LC_5 Logic Functioning bit
 (38 11)  (854 363)  (854 363)  LC_5 Logic Functioning bit
 (39 11)  (855 363)  (855 363)  LC_5 Logic Functioning bit
 (41 11)  (857 363)  (857 363)  LC_5 Logic Functioning bit
 (43 11)  (859 363)  (859 363)  LC_5 Logic Functioning bit
 (8 12)  (824 364)  (824 364)  routing T_16_22.sp4_v_b_4 <X> T_16_22.sp4_h_r_10
 (9 12)  (825 364)  (825 364)  routing T_16_22.sp4_v_b_4 <X> T_16_22.sp4_h_r_10
 (10 12)  (826 364)  (826 364)  routing T_16_22.sp4_v_b_4 <X> T_16_22.sp4_h_r_10
 (15 12)  (831 364)  (831 364)  routing T_16_22.sp4_h_r_41 <X> T_16_22.lc_trk_g3_1
 (16 12)  (832 364)  (832 364)  routing T_16_22.sp4_h_r_41 <X> T_16_22.lc_trk_g3_1
 (17 12)  (833 364)  (833 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (834 364)  (834 364)  routing T_16_22.sp4_h_r_41 <X> T_16_22.lc_trk_g3_1
 (26 12)  (842 364)  (842 364)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 364)  (843 364)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 364)  (844 364)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 364)  (845 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 364)  (846 364)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 364)  (847 364)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 364)  (848 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (853 364)  (853 364)  LC_6 Logic Functioning bit
 (41 12)  (857 364)  (857 364)  LC_6 Logic Functioning bit
 (43 12)  (859 364)  (859 364)  LC_6 Logic Functioning bit
 (45 12)  (861 364)  (861 364)  LC_6 Logic Functioning bit
 (47 12)  (863 364)  (863 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (867 364)  (867 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (821 365)  (821 365)  routing T_16_22.sp4_h_r_9 <X> T_16_22.sp4_v_b_9
 (18 13)  (834 365)  (834 365)  routing T_16_22.sp4_h_r_41 <X> T_16_22.lc_trk_g3_1
 (27 13)  (843 365)  (843 365)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 365)  (845 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 365)  (846 365)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 365)  (847 365)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 365)  (848 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (849 365)  (849 365)  routing T_16_22.lc_trk_g2_0 <X> T_16_22.input_2_6
 (36 13)  (852 365)  (852 365)  LC_6 Logic Functioning bit
 (41 13)  (857 365)  (857 365)  LC_6 Logic Functioning bit
 (43 13)  (859 365)  (859 365)  LC_6 Logic Functioning bit
 (21 14)  (837 366)  (837 366)  routing T_16_22.sp4_h_r_39 <X> T_16_22.lc_trk_g3_7
 (22 14)  (838 366)  (838 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (839 366)  (839 366)  routing T_16_22.sp4_h_r_39 <X> T_16_22.lc_trk_g3_7
 (24 14)  (840 366)  (840 366)  routing T_16_22.sp4_h_r_39 <X> T_16_22.lc_trk_g3_7
 (25 14)  (841 366)  (841 366)  routing T_16_22.wire_logic_cluster/lc_6/out <X> T_16_22.lc_trk_g3_6
 (26 14)  (842 366)  (842 366)  routing T_16_22.lc_trk_g0_5 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 366)  (844 366)  routing T_16_22.lc_trk_g2_0 <X> T_16_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 366)  (845 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 366)  (847 366)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 366)  (848 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 366)  (850 366)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 366)  (851 366)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.input_2_7
 (37 14)  (853 366)  (853 366)  LC_7 Logic Functioning bit
 (38 14)  (854 366)  (854 366)  LC_7 Logic Functioning bit
 (39 14)  (855 366)  (855 366)  LC_7 Logic Functioning bit
 (41 14)  (857 366)  (857 366)  LC_7 Logic Functioning bit
 (45 14)  (861 366)  (861 366)  LC_7 Logic Functioning bit
 (52 14)  (868 366)  (868 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (10 15)  (826 367)  (826 367)  routing T_16_22.sp4_h_l_40 <X> T_16_22.sp4_v_t_47
 (14 15)  (830 367)  (830 367)  routing T_16_22.sp4_h_l_17 <X> T_16_22.lc_trk_g3_4
 (15 15)  (831 367)  (831 367)  routing T_16_22.sp4_h_l_17 <X> T_16_22.lc_trk_g3_4
 (16 15)  (832 367)  (832 367)  routing T_16_22.sp4_h_l_17 <X> T_16_22.lc_trk_g3_4
 (17 15)  (833 367)  (833 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (838 367)  (838 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (845 367)  (845 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 367)  (847 367)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 367)  (848 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 367)  (849 367)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.input_2_7
 (35 15)  (851 367)  (851 367)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.input_2_7
 (36 15)  (852 367)  (852 367)  LC_7 Logic Functioning bit
 (38 15)  (854 367)  (854 367)  LC_7 Logic Functioning bit


LogicTile_17_22

 (11 0)  (885 352)  (885 352)  routing T_17_22.sp4_v_t_46 <X> T_17_22.sp4_v_b_2
 (26 0)  (900 352)  (900 352)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 352)  (901 352)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 352)  (905 352)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 352)  (908 352)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 352)  (910 352)  LC_0 Logic Functioning bit
 (38 0)  (912 352)  (912 352)  LC_0 Logic Functioning bit
 (41 0)  (915 352)  (915 352)  LC_0 Logic Functioning bit
 (43 0)  (917 352)  (917 352)  LC_0 Logic Functioning bit
 (12 1)  (886 353)  (886 353)  routing T_17_22.sp4_v_t_46 <X> T_17_22.sp4_v_b_2
 (28 1)  (902 353)  (902 353)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 353)  (903 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 353)  (904 353)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 353)  (905 353)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 353)  (910 353)  LC_0 Logic Functioning bit
 (38 1)  (912 353)  (912 353)  LC_0 Logic Functioning bit
 (40 1)  (914 353)  (914 353)  LC_0 Logic Functioning bit
 (42 1)  (916 353)  (916 353)  LC_0 Logic Functioning bit
 (0 2)  (874 354)  (874 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (886 354)  (886 354)  routing T_17_22.sp4_v_t_45 <X> T_17_22.sp4_h_l_39
 (14 2)  (888 354)  (888 354)  routing T_17_22.bnr_op_4 <X> T_17_22.lc_trk_g0_4
 (21 2)  (895 354)  (895 354)  routing T_17_22.sp4_h_l_10 <X> T_17_22.lc_trk_g0_7
 (22 2)  (896 354)  (896 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (897 354)  (897 354)  routing T_17_22.sp4_h_l_10 <X> T_17_22.lc_trk_g0_7
 (24 2)  (898 354)  (898 354)  routing T_17_22.sp4_h_l_10 <X> T_17_22.lc_trk_g0_7
 (25 2)  (899 354)  (899 354)  routing T_17_22.sp4_v_t_3 <X> T_17_22.lc_trk_g0_6
 (27 2)  (901 354)  (901 354)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 354)  (904 354)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 354)  (906 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 354)  (907 354)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (8 3)  (882 355)  (882 355)  routing T_17_22.sp4_h_r_7 <X> T_17_22.sp4_v_t_36
 (9 3)  (883 355)  (883 355)  routing T_17_22.sp4_h_r_7 <X> T_17_22.sp4_v_t_36
 (10 3)  (884 355)  (884 355)  routing T_17_22.sp4_h_r_7 <X> T_17_22.sp4_v_t_36
 (11 3)  (885 355)  (885 355)  routing T_17_22.sp4_v_t_45 <X> T_17_22.sp4_h_l_39
 (13 3)  (887 355)  (887 355)  routing T_17_22.sp4_v_t_45 <X> T_17_22.sp4_h_l_39
 (14 3)  (888 355)  (888 355)  routing T_17_22.bnr_op_4 <X> T_17_22.lc_trk_g0_4
 (17 3)  (891 355)  (891 355)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (895 355)  (895 355)  routing T_17_22.sp4_h_l_10 <X> T_17_22.lc_trk_g0_7
 (22 3)  (896 355)  (896 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 355)  (897 355)  routing T_17_22.sp4_v_t_3 <X> T_17_22.lc_trk_g0_6
 (25 3)  (899 355)  (899 355)  routing T_17_22.sp4_v_t_3 <X> T_17_22.lc_trk_g0_6
 (28 3)  (902 355)  (902 355)  routing T_17_22.lc_trk_g2_1 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 355)  (903 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 355)  (905 355)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (41 3)  (915 355)  (915 355)  LC_1 Logic Functioning bit
 (43 3)  (917 355)  (917 355)  LC_1 Logic Functioning bit
 (48 3)  (922 355)  (922 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (925 355)  (925 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (11 4)  (885 356)  (885 356)  routing T_17_22.sp4_h_r_0 <X> T_17_22.sp4_v_b_5
 (14 4)  (888 356)  (888 356)  routing T_17_22.sp4_h_l_5 <X> T_17_22.lc_trk_g1_0
 (15 4)  (889 356)  (889 356)  routing T_17_22.sp4_h_l_4 <X> T_17_22.lc_trk_g1_1
 (16 4)  (890 356)  (890 356)  routing T_17_22.sp4_h_l_4 <X> T_17_22.lc_trk_g1_1
 (17 4)  (891 356)  (891 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 356)  (892 356)  routing T_17_22.sp4_h_l_4 <X> T_17_22.lc_trk_g1_1
 (21 4)  (895 356)  (895 356)  routing T_17_22.bnr_op_3 <X> T_17_22.lc_trk_g1_3
 (22 4)  (896 356)  (896 356)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (899 356)  (899 356)  routing T_17_22.sp4_h_l_7 <X> T_17_22.lc_trk_g1_2
 (27 4)  (901 356)  (901 356)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 356)  (902 356)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 356)  (903 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 356)  (906 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 356)  (907 356)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 356)  (908 356)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 356)  (910 356)  LC_2 Logic Functioning bit
 (38 4)  (912 356)  (912 356)  LC_2 Logic Functioning bit
 (41 4)  (915 356)  (915 356)  LC_2 Logic Functioning bit
 (43 4)  (917 356)  (917 356)  LC_2 Logic Functioning bit
 (14 5)  (888 357)  (888 357)  routing T_17_22.sp4_h_l_5 <X> T_17_22.lc_trk_g1_0
 (15 5)  (889 357)  (889 357)  routing T_17_22.sp4_h_l_5 <X> T_17_22.lc_trk_g1_0
 (16 5)  (890 357)  (890 357)  routing T_17_22.sp4_h_l_5 <X> T_17_22.lc_trk_g1_0
 (17 5)  (891 357)  (891 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (892 357)  (892 357)  routing T_17_22.sp4_h_l_4 <X> T_17_22.lc_trk_g1_1
 (21 5)  (895 357)  (895 357)  routing T_17_22.bnr_op_3 <X> T_17_22.lc_trk_g1_3
 (22 5)  (896 357)  (896 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (897 357)  (897 357)  routing T_17_22.sp4_h_l_7 <X> T_17_22.lc_trk_g1_2
 (24 5)  (898 357)  (898 357)  routing T_17_22.sp4_h_l_7 <X> T_17_22.lc_trk_g1_2
 (25 5)  (899 357)  (899 357)  routing T_17_22.sp4_h_l_7 <X> T_17_22.lc_trk_g1_2
 (27 5)  (901 357)  (901 357)  routing T_17_22.lc_trk_g1_1 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 357)  (903 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 357)  (904 357)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 357)  (910 357)  LC_2 Logic Functioning bit
 (38 5)  (912 357)  (912 357)  LC_2 Logic Functioning bit
 (40 5)  (914 357)  (914 357)  LC_2 Logic Functioning bit
 (42 5)  (916 357)  (916 357)  LC_2 Logic Functioning bit
 (5 6)  (879 358)  (879 358)  routing T_17_22.sp4_h_r_0 <X> T_17_22.sp4_h_l_38
 (9 6)  (883 358)  (883 358)  routing T_17_22.sp4_h_r_1 <X> T_17_22.sp4_h_l_41
 (10 6)  (884 358)  (884 358)  routing T_17_22.sp4_h_r_1 <X> T_17_22.sp4_h_l_41
 (15 6)  (889 358)  (889 358)  routing T_17_22.sp4_h_r_13 <X> T_17_22.lc_trk_g1_5
 (16 6)  (890 358)  (890 358)  routing T_17_22.sp4_h_r_13 <X> T_17_22.lc_trk_g1_5
 (17 6)  (891 358)  (891 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (892 358)  (892 358)  routing T_17_22.sp4_h_r_13 <X> T_17_22.lc_trk_g1_5
 (25 6)  (899 358)  (899 358)  routing T_17_22.sp4_h_l_11 <X> T_17_22.lc_trk_g1_6
 (28 6)  (902 358)  (902 358)  routing T_17_22.lc_trk_g2_0 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 358)  (903 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 358)  (905 358)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 358)  (906 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (911 358)  (911 358)  LC_3 Logic Functioning bit
 (39 6)  (913 358)  (913 358)  LC_3 Logic Functioning bit
 (50 6)  (924 358)  (924 358)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (925 358)  (925 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (4 7)  (878 359)  (878 359)  routing T_17_22.sp4_h_r_0 <X> T_17_22.sp4_h_l_38
 (15 7)  (889 359)  (889 359)  routing T_17_22.sp4_v_t_9 <X> T_17_22.lc_trk_g1_4
 (16 7)  (890 359)  (890 359)  routing T_17_22.sp4_v_t_9 <X> T_17_22.lc_trk_g1_4
 (17 7)  (891 359)  (891 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (896 359)  (896 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (897 359)  (897 359)  routing T_17_22.sp4_h_l_11 <X> T_17_22.lc_trk_g1_6
 (24 7)  (898 359)  (898 359)  routing T_17_22.sp4_h_l_11 <X> T_17_22.lc_trk_g1_6
 (25 7)  (899 359)  (899 359)  routing T_17_22.sp4_h_l_11 <X> T_17_22.lc_trk_g1_6
 (27 7)  (901 359)  (901 359)  routing T_17_22.lc_trk_g1_0 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 359)  (903 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 359)  (910 359)  LC_3 Logic Functioning bit
 (37 7)  (911 359)  (911 359)  LC_3 Logic Functioning bit
 (39 7)  (913 359)  (913 359)  LC_3 Logic Functioning bit
 (43 7)  (917 359)  (917 359)  LC_3 Logic Functioning bit
 (8 8)  (882 360)  (882 360)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_h_r_7
 (10 8)  (884 360)  (884 360)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_h_r_7
 (17 8)  (891 360)  (891 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (900 360)  (900 360)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 360)  (901 360)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 360)  (902 360)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 360)  (904 360)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 360)  (905 360)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 360)  (908 360)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 360)  (909 360)  routing T_17_22.lc_trk_g0_6 <X> T_17_22.input_2_4
 (36 8)  (910 360)  (910 360)  LC_4 Logic Functioning bit
 (41 8)  (915 360)  (915 360)  LC_4 Logic Functioning bit
 (43 8)  (917 360)  (917 360)  LC_4 Logic Functioning bit
 (45 8)  (919 360)  (919 360)  LC_4 Logic Functioning bit
 (52 8)  (926 360)  (926 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (17 9)  (891 361)  (891 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (892 361)  (892 361)  routing T_17_22.sp4_r_v_b_33 <X> T_17_22.lc_trk_g2_1
 (22 9)  (896 361)  (896 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (899 361)  (899 361)  routing T_17_22.sp4_r_v_b_34 <X> T_17_22.lc_trk_g2_2
 (28 9)  (902 361)  (902 361)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 361)  (903 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 361)  (904 361)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 361)  (906 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (909 361)  (909 361)  routing T_17_22.lc_trk_g0_6 <X> T_17_22.input_2_4
 (36 9)  (910 361)  (910 361)  LC_4 Logic Functioning bit
 (37 9)  (911 361)  (911 361)  LC_4 Logic Functioning bit
 (39 9)  (913 361)  (913 361)  LC_4 Logic Functioning bit
 (40 9)  (914 361)  (914 361)  LC_4 Logic Functioning bit
 (42 9)  (916 361)  (916 361)  LC_4 Logic Functioning bit
 (14 10)  (888 362)  (888 362)  routing T_17_22.wire_logic_cluster/lc_4/out <X> T_17_22.lc_trk_g2_4
 (21 10)  (895 362)  (895 362)  routing T_17_22.wire_logic_cluster/lc_7/out <X> T_17_22.lc_trk_g2_7
 (22 10)  (896 362)  (896 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (900 362)  (900 362)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 362)  (901 362)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 362)  (902 362)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 362)  (903 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 362)  (904 362)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 362)  (905 362)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 362)  (907 362)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 362)  (910 362)  LC_5 Logic Functioning bit
 (38 10)  (912 362)  (912 362)  LC_5 Logic Functioning bit
 (41 10)  (915 362)  (915 362)  LC_5 Logic Functioning bit
 (43 10)  (917 362)  (917 362)  LC_5 Logic Functioning bit
 (46 10)  (920 362)  (920 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (13 11)  (887 363)  (887 363)  routing T_17_22.sp4_v_b_3 <X> T_17_22.sp4_h_l_45
 (17 11)  (891 363)  (891 363)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (896 363)  (896 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (897 363)  (897 363)  routing T_17_22.sp4_v_b_46 <X> T_17_22.lc_trk_g2_6
 (24 11)  (898 363)  (898 363)  routing T_17_22.sp4_v_b_46 <X> T_17_22.lc_trk_g2_6
 (26 11)  (900 363)  (900 363)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 363)  (903 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 363)  (905 363)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 363)  (911 363)  LC_5 Logic Functioning bit
 (39 11)  (913 363)  (913 363)  LC_5 Logic Functioning bit
 (41 11)  (915 363)  (915 363)  LC_5 Logic Functioning bit
 (43 11)  (917 363)  (917 363)  LC_5 Logic Functioning bit
 (9 12)  (883 364)  (883 364)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_h_r_10
 (10 12)  (884 364)  (884 364)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_h_r_10
 (14 12)  (888 364)  (888 364)  routing T_17_22.sp4_h_l_21 <X> T_17_22.lc_trk_g3_0
 (26 12)  (900 364)  (900 364)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 364)  (902 364)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 364)  (903 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 364)  (904 364)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 364)  (906 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 364)  (907 364)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 364)  (908 364)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 364)  (910 364)  LC_6 Logic Functioning bit
 (38 12)  (912 364)  (912 364)  LC_6 Logic Functioning bit
 (41 12)  (915 364)  (915 364)  LC_6 Logic Functioning bit
 (43 12)  (917 364)  (917 364)  LC_6 Logic Functioning bit
 (4 13)  (878 365)  (878 365)  routing T_17_22.sp4_v_t_41 <X> T_17_22.sp4_h_r_9
 (15 13)  (889 365)  (889 365)  routing T_17_22.sp4_h_l_21 <X> T_17_22.lc_trk_g3_0
 (16 13)  (890 365)  (890 365)  routing T_17_22.sp4_h_l_21 <X> T_17_22.lc_trk_g3_0
 (17 13)  (891 365)  (891 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (896 365)  (896 365)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (898 365)  (898 365)  routing T_17_22.tnr_op_2 <X> T_17_22.lc_trk_g3_2
 (27 13)  (901 365)  (901 365)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 365)  (903 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 365)  (904 365)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 365)  (910 365)  LC_6 Logic Functioning bit
 (38 13)  (912 365)  (912 365)  LC_6 Logic Functioning bit
 (40 13)  (914 365)  (914 365)  LC_6 Logic Functioning bit
 (42 13)  (916 365)  (916 365)  LC_6 Logic Functioning bit
 (51 13)  (925 365)  (925 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (879 366)  (879 366)  routing T_17_22.sp4_v_t_38 <X> T_17_22.sp4_h_l_44
 (6 14)  (880 366)  (880 366)  routing T_17_22.sp4_v_b_6 <X> T_17_22.sp4_v_t_44
 (15 14)  (889 366)  (889 366)  routing T_17_22.sp4_h_r_45 <X> T_17_22.lc_trk_g3_5
 (16 14)  (890 366)  (890 366)  routing T_17_22.sp4_h_r_45 <X> T_17_22.lc_trk_g3_5
 (17 14)  (891 366)  (891 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (892 366)  (892 366)  routing T_17_22.sp4_h_r_45 <X> T_17_22.lc_trk_g3_5
 (25 14)  (899 366)  (899 366)  routing T_17_22.sp4_h_r_38 <X> T_17_22.lc_trk_g3_6
 (28 14)  (902 366)  (902 366)  routing T_17_22.lc_trk_g2_0 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 366)  (903 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 366)  (906 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 366)  (908 366)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 366)  (911 366)  LC_7 Logic Functioning bit
 (39 14)  (913 366)  (913 366)  LC_7 Logic Functioning bit
 (45 14)  (919 366)  (919 366)  LC_7 Logic Functioning bit
 (50 14)  (924 366)  (924 366)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (878 367)  (878 367)  routing T_17_22.sp4_v_t_38 <X> T_17_22.sp4_h_l_44
 (5 15)  (879 367)  (879 367)  routing T_17_22.sp4_v_b_6 <X> T_17_22.sp4_v_t_44
 (6 15)  (880 367)  (880 367)  routing T_17_22.sp4_v_t_38 <X> T_17_22.sp4_h_l_44
 (11 15)  (885 367)  (885 367)  routing T_17_22.sp4_h_r_3 <X> T_17_22.sp4_h_l_46
 (13 15)  (887 367)  (887 367)  routing T_17_22.sp4_h_r_3 <X> T_17_22.sp4_h_l_46
 (18 15)  (892 367)  (892 367)  routing T_17_22.sp4_h_r_45 <X> T_17_22.lc_trk_g3_5
 (22 15)  (896 367)  (896 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (897 367)  (897 367)  routing T_17_22.sp4_h_r_38 <X> T_17_22.lc_trk_g3_6
 (24 15)  (898 367)  (898 367)  routing T_17_22.sp4_h_r_38 <X> T_17_22.lc_trk_g3_6
 (27 15)  (901 367)  (901 367)  routing T_17_22.lc_trk_g1_0 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 367)  (903 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 367)  (905 367)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 367)  (910 367)  LC_7 Logic Functioning bit
 (37 15)  (911 367)  (911 367)  LC_7 Logic Functioning bit
 (39 15)  (913 367)  (913 367)  LC_7 Logic Functioning bit
 (43 15)  (917 367)  (917 367)  LC_7 Logic Functioning bit


LogicTile_18_22

 (14 0)  (942 352)  (942 352)  routing T_18_22.sp4_v_b_8 <X> T_18_22.lc_trk_g0_0
 (15 0)  (943 352)  (943 352)  routing T_18_22.sp4_v_b_17 <X> T_18_22.lc_trk_g0_1
 (16 0)  (944 352)  (944 352)  routing T_18_22.sp4_v_b_17 <X> T_18_22.lc_trk_g0_1
 (17 0)  (945 352)  (945 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (949 352)  (949 352)  routing T_18_22.wire_logic_cluster/lc_3/out <X> T_18_22.lc_trk_g0_3
 (22 0)  (950 352)  (950 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (956 352)  (956 352)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 352)  (964 352)  LC_0 Logic Functioning bit
 (39 0)  (967 352)  (967 352)  LC_0 Logic Functioning bit
 (41 0)  (969 352)  (969 352)  LC_0 Logic Functioning bit
 (43 0)  (971 352)  (971 352)  LC_0 Logic Functioning bit
 (44 0)  (972 352)  (972 352)  LC_0 Logic Functioning bit
 (52 0)  (980 352)  (980 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (942 353)  (942 353)  routing T_18_22.sp4_v_b_8 <X> T_18_22.lc_trk_g0_0
 (16 1)  (944 353)  (944 353)  routing T_18_22.sp4_v_b_8 <X> T_18_22.lc_trk_g0_0
 (17 1)  (945 353)  (945 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (26 1)  (954 353)  (954 353)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 353)  (955 353)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 353)  (958 353)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 353)  (960 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (962 353)  (962 353)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.input_2_0
 (37 1)  (965 353)  (965 353)  LC_0 Logic Functioning bit
 (39 1)  (967 353)  (967 353)  LC_0 Logic Functioning bit
 (41 1)  (969 353)  (969 353)  LC_0 Logic Functioning bit
 (42 1)  (970 353)  (970 353)  LC_0 Logic Functioning bit
 (49 1)  (977 353)  (977 353)  Carry_In_Mux bit 

 (0 2)  (928 354)  (928 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (1 2)  (929 354)  (929 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (936 354)  (936 354)  routing T_18_22.sp4_v_t_36 <X> T_18_22.sp4_h_l_36
 (9 2)  (937 354)  (937 354)  routing T_18_22.sp4_v_t_36 <X> T_18_22.sp4_h_l_36
 (15 2)  (943 354)  (943 354)  routing T_18_22.sp4_h_r_5 <X> T_18_22.lc_trk_g0_5
 (16 2)  (944 354)  (944 354)  routing T_18_22.sp4_h_r_5 <X> T_18_22.lc_trk_g0_5
 (17 2)  (945 354)  (945 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (950 354)  (950 354)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 354)  (952 354)  routing T_18_22.top_op_7 <X> T_18_22.lc_trk_g0_7
 (26 2)  (954 354)  (954 354)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 354)  (957 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 354)  (958 354)  routing T_18_22.lc_trk_g0_6 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 354)  (960 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 354)  (964 354)  LC_1 Logic Functioning bit
 (39 2)  (967 354)  (967 354)  LC_1 Logic Functioning bit
 (41 2)  (969 354)  (969 354)  LC_1 Logic Functioning bit
 (43 2)  (971 354)  (971 354)  LC_1 Logic Functioning bit
 (18 3)  (946 355)  (946 355)  routing T_18_22.sp4_h_r_5 <X> T_18_22.lc_trk_g0_5
 (21 3)  (949 355)  (949 355)  routing T_18_22.top_op_7 <X> T_18_22.lc_trk_g0_7
 (22 3)  (950 355)  (950 355)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (952 355)  (952 355)  routing T_18_22.top_op_6 <X> T_18_22.lc_trk_g0_6
 (25 3)  (953 355)  (953 355)  routing T_18_22.top_op_6 <X> T_18_22.lc_trk_g0_6
 (26 3)  (954 355)  (954 355)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 355)  (955 355)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 355)  (957 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 355)  (958 355)  routing T_18_22.lc_trk_g0_6 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 355)  (960 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (965 355)  (965 355)  LC_1 Logic Functioning bit
 (39 3)  (967 355)  (967 355)  LC_1 Logic Functioning bit
 (41 3)  (969 355)  (969 355)  LC_1 Logic Functioning bit
 (42 3)  (970 355)  (970 355)  LC_1 Logic Functioning bit
 (53 3)  (981 355)  (981 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (12 4)  (940 356)  (940 356)  routing T_18_22.sp4_v_b_11 <X> T_18_22.sp4_h_r_5
 (14 4)  (942 356)  (942 356)  routing T_18_22.lft_op_0 <X> T_18_22.lc_trk_g1_0
 (15 4)  (943 356)  (943 356)  routing T_18_22.sp4_v_b_17 <X> T_18_22.lc_trk_g1_1
 (16 4)  (944 356)  (944 356)  routing T_18_22.sp4_v_b_17 <X> T_18_22.lc_trk_g1_1
 (17 4)  (945 356)  (945 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (950 356)  (950 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (953 356)  (953 356)  routing T_18_22.sp4_v_b_2 <X> T_18_22.lc_trk_g1_2
 (27 4)  (955 356)  (955 356)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 356)  (957 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 356)  (960 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 356)  (962 356)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 356)  (964 356)  LC_2 Logic Functioning bit
 (38 4)  (966 356)  (966 356)  LC_2 Logic Functioning bit
 (41 4)  (969 356)  (969 356)  LC_2 Logic Functioning bit
 (43 4)  (971 356)  (971 356)  LC_2 Logic Functioning bit
 (10 5)  (938 357)  (938 357)  routing T_18_22.sp4_h_r_11 <X> T_18_22.sp4_v_b_4
 (11 5)  (939 357)  (939 357)  routing T_18_22.sp4_v_b_11 <X> T_18_22.sp4_h_r_5
 (13 5)  (941 357)  (941 357)  routing T_18_22.sp4_v_b_11 <X> T_18_22.sp4_h_r_5
 (15 5)  (943 357)  (943 357)  routing T_18_22.lft_op_0 <X> T_18_22.lc_trk_g1_0
 (17 5)  (945 357)  (945 357)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (950 357)  (950 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (951 357)  (951 357)  routing T_18_22.sp4_v_b_2 <X> T_18_22.lc_trk_g1_2
 (28 5)  (956 357)  (956 357)  routing T_18_22.lc_trk_g2_0 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 357)  (957 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 357)  (959 357)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 357)  (965 357)  LC_2 Logic Functioning bit
 (39 5)  (967 357)  (967 357)  LC_2 Logic Functioning bit
 (41 5)  (969 357)  (969 357)  LC_2 Logic Functioning bit
 (43 5)  (971 357)  (971 357)  LC_2 Logic Functioning bit
 (48 5)  (976 357)  (976 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (6 6)  (934 358)  (934 358)  routing T_18_22.sp4_v_b_0 <X> T_18_22.sp4_v_t_38
 (14 6)  (942 358)  (942 358)  routing T_18_22.sp4_h_l_1 <X> T_18_22.lc_trk_g1_4
 (21 6)  (949 358)  (949 358)  routing T_18_22.wire_logic_cluster/lc_7/out <X> T_18_22.lc_trk_g1_7
 (22 6)  (950 358)  (950 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (954 358)  (954 358)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 358)  (957 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 358)  (961 358)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 358)  (962 358)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (45 6)  (973 358)  (973 358)  LC_3 Logic Functioning bit
 (51 6)  (979 358)  (979 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (5 7)  (933 359)  (933 359)  routing T_18_22.sp4_v_b_0 <X> T_18_22.sp4_v_t_38
 (9 7)  (937 359)  (937 359)  routing T_18_22.sp4_v_b_8 <X> T_18_22.sp4_v_t_41
 (10 7)  (938 359)  (938 359)  routing T_18_22.sp4_v_b_8 <X> T_18_22.sp4_v_t_41
 (13 7)  (941 359)  (941 359)  routing T_18_22.sp4_v_b_0 <X> T_18_22.sp4_h_l_40
 (15 7)  (943 359)  (943 359)  routing T_18_22.sp4_h_l_1 <X> T_18_22.lc_trk_g1_4
 (16 7)  (944 359)  (944 359)  routing T_18_22.sp4_h_l_1 <X> T_18_22.lc_trk_g1_4
 (17 7)  (945 359)  (945 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (950 359)  (950 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (952 359)  (952 359)  routing T_18_22.top_op_6 <X> T_18_22.lc_trk_g1_6
 (25 7)  (953 359)  (953 359)  routing T_18_22.top_op_6 <X> T_18_22.lc_trk_g1_6
 (27 7)  (955 359)  (955 359)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 359)  (956 359)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 359)  (957 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 359)  (959 359)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 359)  (960 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (963 359)  (963 359)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.input_2_3
 (36 7)  (964 359)  (964 359)  LC_3 Logic Functioning bit
 (37 7)  (965 359)  (965 359)  LC_3 Logic Functioning bit
 (41 7)  (969 359)  (969 359)  LC_3 Logic Functioning bit
 (42 7)  (970 359)  (970 359)  LC_3 Logic Functioning bit
 (43 7)  (971 359)  (971 359)  LC_3 Logic Functioning bit
 (5 8)  (933 360)  (933 360)  routing T_18_22.sp4_v_t_43 <X> T_18_22.sp4_h_r_6
 (14 8)  (942 360)  (942 360)  routing T_18_22.sp4_v_b_24 <X> T_18_22.lc_trk_g2_0
 (21 8)  (949 360)  (949 360)  routing T_18_22.sp4_h_r_43 <X> T_18_22.lc_trk_g2_3
 (22 8)  (950 360)  (950 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (951 360)  (951 360)  routing T_18_22.sp4_h_r_43 <X> T_18_22.lc_trk_g2_3
 (24 8)  (952 360)  (952 360)  routing T_18_22.sp4_h_r_43 <X> T_18_22.lc_trk_g2_3
 (26 8)  (954 360)  (954 360)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 360)  (957 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 360)  (958 360)  routing T_18_22.lc_trk_g0_7 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 360)  (959 360)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 360)  (960 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 360)  (961 360)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 360)  (964 360)  LC_4 Logic Functioning bit
 (38 8)  (966 360)  (966 360)  LC_4 Logic Functioning bit
 (41 8)  (969 360)  (969 360)  LC_4 Logic Functioning bit
 (43 8)  (971 360)  (971 360)  LC_4 Logic Functioning bit
 (16 9)  (944 361)  (944 361)  routing T_18_22.sp4_v_b_24 <X> T_18_22.lc_trk_g2_0
 (17 9)  (945 361)  (945 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (949 361)  (949 361)  routing T_18_22.sp4_h_r_43 <X> T_18_22.lc_trk_g2_3
 (28 9)  (956 361)  (956 361)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 361)  (957 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 361)  (958 361)  routing T_18_22.lc_trk_g0_7 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 361)  (964 361)  LC_4 Logic Functioning bit
 (38 9)  (966 361)  (966 361)  LC_4 Logic Functioning bit
 (40 9)  (968 361)  (968 361)  LC_4 Logic Functioning bit
 (42 9)  (970 361)  (970 361)  LC_4 Logic Functioning bit
 (14 10)  (942 362)  (942 362)  routing T_18_22.sp4_h_r_36 <X> T_18_22.lc_trk_g2_4
 (15 10)  (943 362)  (943 362)  routing T_18_22.sp4_h_r_45 <X> T_18_22.lc_trk_g2_5
 (16 10)  (944 362)  (944 362)  routing T_18_22.sp4_h_r_45 <X> T_18_22.lc_trk_g2_5
 (17 10)  (945 362)  (945 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (946 362)  (946 362)  routing T_18_22.sp4_h_r_45 <X> T_18_22.lc_trk_g2_5
 (26 10)  (954 362)  (954 362)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 362)  (955 362)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 362)  (956 362)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 362)  (957 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 362)  (958 362)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 362)  (959 362)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 362)  (961 362)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 362)  (962 362)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 362)  (963 362)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.input_2_5
 (37 10)  (965 362)  (965 362)  LC_5 Logic Functioning bit
 (41 10)  (969 362)  (969 362)  LC_5 Logic Functioning bit
 (43 10)  (971 362)  (971 362)  LC_5 Logic Functioning bit
 (45 10)  (973 362)  (973 362)  LC_5 Logic Functioning bit
 (46 10)  (974 362)  (974 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (943 363)  (943 363)  routing T_18_22.sp4_h_r_36 <X> T_18_22.lc_trk_g2_4
 (16 11)  (944 363)  (944 363)  routing T_18_22.sp4_h_r_36 <X> T_18_22.lc_trk_g2_4
 (17 11)  (945 363)  (945 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (946 363)  (946 363)  routing T_18_22.sp4_h_r_45 <X> T_18_22.lc_trk_g2_5
 (27 11)  (955 363)  (955 363)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 363)  (956 363)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 363)  (957 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 363)  (959 363)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 363)  (960 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (962 363)  (962 363)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.input_2_5
 (36 11)  (964 363)  (964 363)  LC_5 Logic Functioning bit
 (41 11)  (969 363)  (969 363)  LC_5 Logic Functioning bit
 (43 11)  (971 363)  (971 363)  LC_5 Logic Functioning bit
 (8 12)  (936 364)  (936 364)  routing T_18_22.sp4_v_b_4 <X> T_18_22.sp4_h_r_10
 (9 12)  (937 364)  (937 364)  routing T_18_22.sp4_v_b_4 <X> T_18_22.sp4_h_r_10
 (10 12)  (938 364)  (938 364)  routing T_18_22.sp4_v_b_4 <X> T_18_22.sp4_h_r_10
 (13 12)  (941 364)  (941 364)  routing T_18_22.sp4_h_l_46 <X> T_18_22.sp4_v_b_11
 (22 12)  (950 364)  (950 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (951 364)  (951 364)  routing T_18_22.sp4_h_r_27 <X> T_18_22.lc_trk_g3_3
 (24 12)  (952 364)  (952 364)  routing T_18_22.sp4_h_r_27 <X> T_18_22.lc_trk_g3_3
 (5 13)  (933 365)  (933 365)  routing T_18_22.sp4_h_r_9 <X> T_18_22.sp4_v_b_9
 (8 13)  (936 365)  (936 365)  routing T_18_22.sp4_h_r_10 <X> T_18_22.sp4_v_b_10
 (12 13)  (940 365)  (940 365)  routing T_18_22.sp4_h_l_46 <X> T_18_22.sp4_v_b_11
 (21 13)  (949 365)  (949 365)  routing T_18_22.sp4_h_r_27 <X> T_18_22.lc_trk_g3_3
 (12 14)  (940 366)  (940 366)  routing T_18_22.sp4_h_r_8 <X> T_18_22.sp4_h_l_46
 (14 14)  (942 366)  (942 366)  routing T_18_22.rgt_op_4 <X> T_18_22.lc_trk_g3_4
 (17 14)  (945 366)  (945 366)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 366)  (946 366)  routing T_18_22.wire_logic_cluster/lc_5/out <X> T_18_22.lc_trk_g3_5
 (21 14)  (949 366)  (949 366)  routing T_18_22.bnl_op_7 <X> T_18_22.lc_trk_g3_7
 (22 14)  (950 366)  (950 366)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (954 366)  (954 366)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 366)  (955 366)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 366)  (957 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 366)  (958 366)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 366)  (959 366)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 366)  (960 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 366)  (961 366)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 366)  (962 366)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 366)  (963 366)  routing T_18_22.lc_trk_g0_5 <X> T_18_22.input_2_7
 (37 14)  (965 366)  (965 366)  LC_7 Logic Functioning bit
 (41 14)  (969 366)  (969 366)  LC_7 Logic Functioning bit
 (43 14)  (971 366)  (971 366)  LC_7 Logic Functioning bit
 (45 14)  (973 366)  (973 366)  LC_7 Logic Functioning bit
 (13 15)  (941 367)  (941 367)  routing T_18_22.sp4_h_r_8 <X> T_18_22.sp4_h_l_46
 (15 15)  (943 367)  (943 367)  routing T_18_22.rgt_op_4 <X> T_18_22.lc_trk_g3_4
 (17 15)  (945 367)  (945 367)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (949 367)  (949 367)  routing T_18_22.bnl_op_7 <X> T_18_22.lc_trk_g3_7
 (27 15)  (955 367)  (955 367)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 367)  (956 367)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 367)  (957 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 367)  (958 367)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 367)  (959 367)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 367)  (960 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (964 367)  (964 367)  LC_7 Logic Functioning bit
 (41 15)  (969 367)  (969 367)  LC_7 Logic Functioning bit
 (43 15)  (971 367)  (971 367)  LC_7 Logic Functioning bit


LogicTile_19_22

 (5 0)  (987 352)  (987 352)  routing T_19_22.sp4_v_b_0 <X> T_19_22.sp4_h_r_0
 (11 0)  (993 352)  (993 352)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_v_b_2
 (13 0)  (995 352)  (995 352)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_v_b_2
 (21 0)  (1003 352)  (1003 352)  routing T_19_22.sp4_h_r_19 <X> T_19_22.lc_trk_g0_3
 (22 0)  (1004 352)  (1004 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1005 352)  (1005 352)  routing T_19_22.sp4_h_r_19 <X> T_19_22.lc_trk_g0_3
 (24 0)  (1006 352)  (1006 352)  routing T_19_22.sp4_h_r_19 <X> T_19_22.lc_trk_g0_3
 (27 0)  (1009 352)  (1009 352)  routing T_19_22.lc_trk_g3_6 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 352)  (1010 352)  routing T_19_22.lc_trk_g3_6 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 352)  (1011 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 352)  (1012 352)  routing T_19_22.lc_trk_g3_6 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 352)  (1014 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 352)  (1016 352)  routing T_19_22.lc_trk_g1_0 <X> T_19_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 352)  (1018 352)  LC_0 Logic Functioning bit
 (37 0)  (1019 352)  (1019 352)  LC_0 Logic Functioning bit
 (38 0)  (1020 352)  (1020 352)  LC_0 Logic Functioning bit
 (42 0)  (1024 352)  (1024 352)  LC_0 Logic Functioning bit
 (6 1)  (988 353)  (988 353)  routing T_19_22.sp4_v_b_0 <X> T_19_22.sp4_h_r_0
 (12 1)  (994 353)  (994 353)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_v_b_2
 (21 1)  (1003 353)  (1003 353)  routing T_19_22.sp4_h_r_19 <X> T_19_22.lc_trk_g0_3
 (30 1)  (1012 353)  (1012 353)  routing T_19_22.lc_trk_g3_6 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 353)  (1014 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1016 353)  (1016 353)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.input_2_0
 (35 1)  (1017 353)  (1017 353)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.input_2_0
 (36 1)  (1018 353)  (1018 353)  LC_0 Logic Functioning bit
 (37 1)  (1019 353)  (1019 353)  LC_0 Logic Functioning bit
 (38 1)  (1020 353)  (1020 353)  LC_0 Logic Functioning bit
 (42 1)  (1024 353)  (1024 353)  LC_0 Logic Functioning bit
 (51 1)  (1033 353)  (1033 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (982 354)  (982 354)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (1 2)  (983 354)  (983 354)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 2)  (984 354)  (984 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (991 354)  (991 354)  routing T_19_22.sp4_v_b_1 <X> T_19_22.sp4_h_l_36
 (14 2)  (996 354)  (996 354)  routing T_19_22.lft_op_4 <X> T_19_22.lc_trk_g0_4
 (21 2)  (1003 354)  (1003 354)  routing T_19_22.sp4_v_b_15 <X> T_19_22.lc_trk_g0_7
 (22 2)  (1004 354)  (1004 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1005 354)  (1005 354)  routing T_19_22.sp4_v_b_15 <X> T_19_22.lc_trk_g0_7
 (26 2)  (1008 354)  (1008 354)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 354)  (1009 354)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 354)  (1011 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 354)  (1012 354)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 354)  (1013 354)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 354)  (1014 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 354)  (1015 354)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 354)  (1018 354)  LC_1 Logic Functioning bit
 (38 2)  (1020 354)  (1020 354)  LC_1 Logic Functioning bit
 (41 2)  (1023 354)  (1023 354)  LC_1 Logic Functioning bit
 (43 2)  (1025 354)  (1025 354)  LC_1 Logic Functioning bit
 (53 2)  (1035 354)  (1035 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (15 3)  (997 355)  (997 355)  routing T_19_22.lft_op_4 <X> T_19_22.lc_trk_g0_4
 (17 3)  (999 355)  (999 355)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (1003 355)  (1003 355)  routing T_19_22.sp4_v_b_15 <X> T_19_22.lc_trk_g0_7
 (27 3)  (1009 355)  (1009 355)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 355)  (1011 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 355)  (1013 355)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (1019 355)  (1019 355)  LC_1 Logic Functioning bit
 (39 3)  (1021 355)  (1021 355)  LC_1 Logic Functioning bit
 (41 3)  (1023 355)  (1023 355)  LC_1 Logic Functioning bit
 (43 3)  (1025 355)  (1025 355)  LC_1 Logic Functioning bit
 (6 4)  (988 356)  (988 356)  routing T_19_22.sp4_v_t_37 <X> T_19_22.sp4_v_b_3
 (14 4)  (996 356)  (996 356)  routing T_19_22.sp4_h_r_8 <X> T_19_22.lc_trk_g1_0
 (22 4)  (1004 356)  (1004 356)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1006 356)  (1006 356)  routing T_19_22.bot_op_3 <X> T_19_22.lc_trk_g1_3
 (5 5)  (987 357)  (987 357)  routing T_19_22.sp4_v_t_37 <X> T_19_22.sp4_v_b_3
 (8 5)  (990 357)  (990 357)  routing T_19_22.sp4_h_l_41 <X> T_19_22.sp4_v_b_4
 (9 5)  (991 357)  (991 357)  routing T_19_22.sp4_h_l_41 <X> T_19_22.sp4_v_b_4
 (15 5)  (997 357)  (997 357)  routing T_19_22.sp4_h_r_8 <X> T_19_22.lc_trk_g1_0
 (16 5)  (998 357)  (998 357)  routing T_19_22.sp4_h_r_8 <X> T_19_22.lc_trk_g1_0
 (17 5)  (999 357)  (999 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (12 6)  (994 358)  (994 358)  routing T_19_22.sp4_v_b_5 <X> T_19_22.sp4_h_l_40
 (15 6)  (997 358)  (997 358)  routing T_19_22.lft_op_5 <X> T_19_22.lc_trk_g1_5
 (17 6)  (999 358)  (999 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1000 358)  (1000 358)  routing T_19_22.lft_op_5 <X> T_19_22.lc_trk_g1_5
 (21 6)  (1003 358)  (1003 358)  routing T_19_22.wire_logic_cluster/lc_7/out <X> T_19_22.lc_trk_g1_7
 (22 6)  (1004 358)  (1004 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1007 358)  (1007 358)  routing T_19_22.sp4_v_b_6 <X> T_19_22.lc_trk_g1_6
 (16 7)  (998 359)  (998 359)  routing T_19_22.sp12_h_r_12 <X> T_19_22.lc_trk_g1_4
 (17 7)  (999 359)  (999 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (1004 359)  (1004 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1005 359)  (1005 359)  routing T_19_22.sp4_v_b_6 <X> T_19_22.lc_trk_g1_6
 (11 8)  (993 360)  (993 360)  routing T_19_22.sp4_h_l_39 <X> T_19_22.sp4_v_b_8
 (13 8)  (995 360)  (995 360)  routing T_19_22.sp4_h_l_39 <X> T_19_22.sp4_v_b_8
 (16 8)  (998 360)  (998 360)  routing T_19_22.sp12_v_t_6 <X> T_19_22.lc_trk_g2_1
 (17 8)  (999 360)  (999 360)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (29 8)  (1011 360)  (1011 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 360)  (1012 360)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 360)  (1014 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 360)  (1015 360)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 360)  (1018 360)  LC_4 Logic Functioning bit
 (37 8)  (1019 360)  (1019 360)  LC_4 Logic Functioning bit
 (38 8)  (1020 360)  (1020 360)  LC_4 Logic Functioning bit
 (39 8)  (1021 360)  (1021 360)  LC_4 Logic Functioning bit
 (41 8)  (1023 360)  (1023 360)  LC_4 Logic Functioning bit
 (43 8)  (1025 360)  (1025 360)  LC_4 Logic Functioning bit
 (46 8)  (1028 360)  (1028 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (1030 360)  (1030 360)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (1033 360)  (1033 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (1034 360)  (1034 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (12 9)  (994 361)  (994 361)  routing T_19_22.sp4_h_l_39 <X> T_19_22.sp4_v_b_8
 (30 9)  (1012 361)  (1012 361)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (1018 361)  (1018 361)  LC_4 Logic Functioning bit
 (37 9)  (1019 361)  (1019 361)  LC_4 Logic Functioning bit
 (38 9)  (1020 361)  (1020 361)  LC_4 Logic Functioning bit
 (39 9)  (1021 361)  (1021 361)  LC_4 Logic Functioning bit
 (41 9)  (1023 361)  (1023 361)  LC_4 Logic Functioning bit
 (43 9)  (1025 361)  (1025 361)  LC_4 Logic Functioning bit
 (47 9)  (1029 361)  (1029 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (1033 361)  (1033 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (1035 361)  (1035 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (987 362)  (987 362)  routing T_19_22.sp4_v_t_37 <X> T_19_22.sp4_h_l_43
 (21 10)  (1003 362)  (1003 362)  routing T_19_22.sp4_v_t_18 <X> T_19_22.lc_trk_g2_7
 (22 10)  (1004 362)  (1004 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1005 362)  (1005 362)  routing T_19_22.sp4_v_t_18 <X> T_19_22.lc_trk_g2_7
 (26 10)  (1008 362)  (1008 362)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 362)  (1011 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 362)  (1012 362)  routing T_19_22.lc_trk_g0_4 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 362)  (1013 362)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 362)  (1014 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 362)  (1015 362)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 362)  (1016 362)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 362)  (1019 362)  LC_5 Logic Functioning bit
 (38 10)  (1020 362)  (1020 362)  LC_5 Logic Functioning bit
 (39 10)  (1021 362)  (1021 362)  LC_5 Logic Functioning bit
 (41 10)  (1023 362)  (1023 362)  LC_5 Logic Functioning bit
 (50 10)  (1032 362)  (1032 362)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (1033 362)  (1033 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (986 363)  (986 363)  routing T_19_22.sp4_v_t_37 <X> T_19_22.sp4_h_l_43
 (6 11)  (988 363)  (988 363)  routing T_19_22.sp4_v_t_37 <X> T_19_22.sp4_h_l_43
 (8 11)  (990 363)  (990 363)  routing T_19_22.sp4_h_l_42 <X> T_19_22.sp4_v_t_42
 (12 11)  (994 363)  (994 363)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_v_t_45
 (22 11)  (1004 363)  (1004 363)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1005 363)  (1005 363)  routing T_19_22.sp12_v_b_14 <X> T_19_22.lc_trk_g2_6
 (26 11)  (1008 363)  (1008 363)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 363)  (1010 363)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 363)  (1011 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (1018 363)  (1018 363)  LC_5 Logic Functioning bit
 (38 11)  (1020 363)  (1020 363)  LC_5 Logic Functioning bit
 (15 12)  (997 364)  (997 364)  routing T_19_22.sp4_h_r_33 <X> T_19_22.lc_trk_g3_1
 (16 12)  (998 364)  (998 364)  routing T_19_22.sp4_h_r_33 <X> T_19_22.lc_trk_g3_1
 (17 12)  (999 364)  (999 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1000 364)  (1000 364)  routing T_19_22.sp4_h_r_33 <X> T_19_22.lc_trk_g3_1
 (25 12)  (1007 364)  (1007 364)  routing T_19_22.sp4_h_r_34 <X> T_19_22.lc_trk_g3_2
 (26 12)  (1008 364)  (1008 364)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 364)  (1009 364)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 364)  (1010 364)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 364)  (1011 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 364)  (1014 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 364)  (1018 364)  LC_6 Logic Functioning bit
 (37 12)  (1019 364)  (1019 364)  LC_6 Logic Functioning bit
 (38 12)  (1020 364)  (1020 364)  LC_6 Logic Functioning bit
 (39 12)  (1021 364)  (1021 364)  LC_6 Logic Functioning bit
 (41 12)  (1023 364)  (1023 364)  LC_6 Logic Functioning bit
 (43 12)  (1025 364)  (1025 364)  LC_6 Logic Functioning bit
 (11 13)  (993 365)  (993 365)  routing T_19_22.sp4_h_l_46 <X> T_19_22.sp4_h_r_11
 (22 13)  (1004 365)  (1004 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1005 365)  (1005 365)  routing T_19_22.sp4_h_r_34 <X> T_19_22.lc_trk_g3_2
 (24 13)  (1006 365)  (1006 365)  routing T_19_22.sp4_h_r_34 <X> T_19_22.lc_trk_g3_2
 (26 13)  (1008 365)  (1008 365)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 365)  (1009 365)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 365)  (1010 365)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 365)  (1011 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 365)  (1012 365)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 365)  (1013 365)  routing T_19_22.lc_trk_g0_3 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 365)  (1018 365)  LC_6 Logic Functioning bit
 (38 13)  (1020 365)  (1020 365)  LC_6 Logic Functioning bit
 (46 13)  (1028 365)  (1028 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (4 14)  (986 366)  (986 366)  routing T_19_22.sp4_v_b_9 <X> T_19_22.sp4_v_t_44
 (5 14)  (987 366)  (987 366)  routing T_19_22.sp4_v_b_9 <X> T_19_22.sp4_h_l_44
 (14 14)  (996 366)  (996 366)  routing T_19_22.wire_logic_cluster/lc_4/out <X> T_19_22.lc_trk_g3_4
 (17 14)  (999 366)  (999 366)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1000 366)  (1000 366)  routing T_19_22.bnl_op_5 <X> T_19_22.lc_trk_g3_5
 (22 14)  (1004 366)  (1004 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (1008 366)  (1008 366)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 366)  (1009 366)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 366)  (1010 366)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 366)  (1011 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 366)  (1013 366)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 366)  (1014 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 366)  (1016 366)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 366)  (1017 366)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.input_2_7
 (37 14)  (1019 366)  (1019 366)  LC_7 Logic Functioning bit
 (39 14)  (1021 366)  (1021 366)  LC_7 Logic Functioning bit
 (45 14)  (1027 366)  (1027 366)  LC_7 Logic Functioning bit
 (47 14)  (1029 366)  (1029 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (999 367)  (999 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1000 367)  (1000 367)  routing T_19_22.bnl_op_5 <X> T_19_22.lc_trk_g3_5
 (22 15)  (1004 367)  (1004 367)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1005 367)  (1005 367)  routing T_19_22.sp12_v_b_14 <X> T_19_22.lc_trk_g3_6
 (27 15)  (1009 367)  (1009 367)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 367)  (1010 367)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 367)  (1011 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 367)  (1013 367)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 367)  (1014 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1016 367)  (1016 367)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.input_2_7
 (35 15)  (1017 367)  (1017 367)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.input_2_7
 (36 15)  (1018 367)  (1018 367)  LC_7 Logic Functioning bit
 (37 15)  (1019 367)  (1019 367)  LC_7 Logic Functioning bit
 (39 15)  (1021 367)  (1021 367)  LC_7 Logic Functioning bit
 (43 15)  (1025 367)  (1025 367)  LC_7 Logic Functioning bit
 (46 15)  (1028 367)  (1028 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_22

 (26 0)  (1062 352)  (1062 352)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 352)  (1063 352)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 352)  (1064 352)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 352)  (1065 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 352)  (1068 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 352)  (1069 352)  routing T_20_22.lc_trk_g2_3 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 352)  (1072 352)  LC_0 Logic Functioning bit
 (37 0)  (1073 352)  (1073 352)  LC_0 Logic Functioning bit
 (38 0)  (1074 352)  (1074 352)  LC_0 Logic Functioning bit
 (39 0)  (1075 352)  (1075 352)  LC_0 Logic Functioning bit
 (41 0)  (1077 352)  (1077 352)  LC_0 Logic Functioning bit
 (43 0)  (1079 352)  (1079 352)  LC_0 Logic Functioning bit
 (45 0)  (1081 352)  (1081 352)  LC_0 Logic Functioning bit
 (47 0)  (1083 352)  (1083 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (1084 352)  (1084 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (3 1)  (1039 353)  (1039 353)  routing T_20_22.sp12_h_l_23 <X> T_20_22.sp12_v_b_0
 (26 1)  (1062 353)  (1062 353)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 353)  (1064 353)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 353)  (1065 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 353)  (1067 353)  routing T_20_22.lc_trk_g2_3 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 353)  (1072 353)  LC_0 Logic Functioning bit
 (38 1)  (1074 353)  (1074 353)  LC_0 Logic Functioning bit
 (47 1)  (1083 353)  (1083 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1036 354)  (1036 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 354)  (1037 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 354)  (1041 354)  routing T_20_22.sp4_h_r_9 <X> T_20_22.sp4_h_l_37
 (14 2)  (1050 354)  (1050 354)  routing T_20_22.sp4_v_b_4 <X> T_20_22.lc_trk_g0_4
 (4 3)  (1040 355)  (1040 355)  routing T_20_22.sp4_h_r_9 <X> T_20_22.sp4_h_l_37
 (16 3)  (1052 355)  (1052 355)  routing T_20_22.sp4_v_b_4 <X> T_20_22.lc_trk_g0_4
 (17 3)  (1053 355)  (1053 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (0 4)  (1036 356)  (1036 356)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 356)  (1037 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 357)  (1036 357)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 357)  (1037 357)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_7/cen
 (5 6)  (1041 358)  (1041 358)  routing T_20_22.sp4_v_b_3 <X> T_20_22.sp4_h_l_38
 (21 8)  (1057 360)  (1057 360)  routing T_20_22.rgt_op_3 <X> T_20_22.lc_trk_g2_3
 (22 8)  (1058 360)  (1058 360)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1060 360)  (1060 360)  routing T_20_22.rgt_op_3 <X> T_20_22.lc_trk_g2_3
 (11 9)  (1047 361)  (1047 361)  routing T_20_22.sp4_h_l_45 <X> T_20_22.sp4_h_r_8
 (25 10)  (1061 362)  (1061 362)  routing T_20_22.sp4_h_r_46 <X> T_20_22.lc_trk_g2_6
 (22 11)  (1058 363)  (1058 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1059 363)  (1059 363)  routing T_20_22.sp4_h_r_46 <X> T_20_22.lc_trk_g2_6
 (24 11)  (1060 363)  (1060 363)  routing T_20_22.sp4_h_r_46 <X> T_20_22.lc_trk_g2_6
 (25 11)  (1061 363)  (1061 363)  routing T_20_22.sp4_h_r_46 <X> T_20_22.lc_trk_g2_6
 (5 12)  (1041 364)  (1041 364)  routing T_20_22.sp4_v_b_9 <X> T_20_22.sp4_h_r_9
 (14 12)  (1050 364)  (1050 364)  routing T_20_22.sp4_v_t_21 <X> T_20_22.lc_trk_g3_0
 (21 12)  (1057 364)  (1057 364)  routing T_20_22.sp4_v_t_14 <X> T_20_22.lc_trk_g3_3
 (22 12)  (1058 364)  (1058 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1059 364)  (1059 364)  routing T_20_22.sp4_v_t_14 <X> T_20_22.lc_trk_g3_3
 (6 13)  (1042 365)  (1042 365)  routing T_20_22.sp4_v_b_9 <X> T_20_22.sp4_h_r_9
 (12 13)  (1048 365)  (1048 365)  routing T_20_22.sp4_h_r_11 <X> T_20_22.sp4_v_b_11
 (14 13)  (1050 365)  (1050 365)  routing T_20_22.sp4_v_t_21 <X> T_20_22.lc_trk_g3_0
 (16 13)  (1052 365)  (1052 365)  routing T_20_22.sp4_v_t_21 <X> T_20_22.lc_trk_g3_0
 (17 13)  (1053 365)  (1053 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (1 14)  (1037 366)  (1037 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (1047 366)  (1047 366)  routing T_20_22.sp4_v_b_8 <X> T_20_22.sp4_v_t_46
 (12 14)  (1048 366)  (1048 366)  routing T_20_22.sp4_v_t_46 <X> T_20_22.sp4_h_l_46
 (1 15)  (1037 367)  (1037 367)  routing T_20_22.lc_trk_g0_4 <X> T_20_22.wire_logic_cluster/lc_7/s_r
 (4 15)  (1040 367)  (1040 367)  routing T_20_22.sp4_h_r_1 <X> T_20_22.sp4_h_l_44
 (6 15)  (1042 367)  (1042 367)  routing T_20_22.sp4_h_r_1 <X> T_20_22.sp4_h_l_44
 (11 15)  (1047 367)  (1047 367)  routing T_20_22.sp4_v_t_46 <X> T_20_22.sp4_h_l_46
 (12 15)  (1048 367)  (1048 367)  routing T_20_22.sp4_v_b_8 <X> T_20_22.sp4_v_t_46


LogicTile_21_22

 (14 0)  (1104 352)  (1104 352)  routing T_21_22.sp4_v_b_8 <X> T_21_22.lc_trk_g0_0
 (22 0)  (1112 352)  (1112 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1114 352)  (1114 352)  routing T_21_22.bot_op_3 <X> T_21_22.lc_trk_g0_3
 (26 0)  (1116 352)  (1116 352)  routing T_21_22.lc_trk_g0_6 <X> T_21_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (1119 352)  (1119 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 352)  (1120 352)  routing T_21_22.lc_trk_g0_5 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 352)  (1122 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 352)  (1124 352)  routing T_21_22.lc_trk_g1_0 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 352)  (1127 352)  LC_0 Logic Functioning bit
 (39 0)  (1129 352)  (1129 352)  LC_0 Logic Functioning bit
 (45 0)  (1135 352)  (1135 352)  LC_0 Logic Functioning bit
 (3 1)  (1093 353)  (1093 353)  routing T_21_22.sp12_h_l_23 <X> T_21_22.sp12_v_b_0
 (14 1)  (1104 353)  (1104 353)  routing T_21_22.sp4_v_b_8 <X> T_21_22.lc_trk_g0_0
 (16 1)  (1106 353)  (1106 353)  routing T_21_22.sp4_v_b_8 <X> T_21_22.lc_trk_g0_0
 (17 1)  (1107 353)  (1107 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (26 1)  (1116 353)  (1116 353)  routing T_21_22.lc_trk_g0_6 <X> T_21_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 353)  (1119 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 353)  (1122 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1123 353)  (1123 353)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.input_2_0
 (34 1)  (1124 353)  (1124 353)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.input_2_0
 (36 1)  (1126 353)  (1126 353)  LC_0 Logic Functioning bit
 (37 1)  (1127 353)  (1127 353)  LC_0 Logic Functioning bit
 (39 1)  (1129 353)  (1129 353)  LC_0 Logic Functioning bit
 (43 1)  (1133 353)  (1133 353)  LC_0 Logic Functioning bit
 (47 1)  (1137 353)  (1137 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1090 354)  (1090 354)  routing T_21_22.glb_netwk_6 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 354)  (1091 354)  routing T_21_22.glb_netwk_6 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 354)  (1092 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (1100 354)  (1100 354)  routing T_21_22.sp4_v_b_8 <X> T_21_22.sp4_h_l_36
 (11 2)  (1101 354)  (1101 354)  routing T_21_22.sp4_v_b_11 <X> T_21_22.sp4_v_t_39
 (14 2)  (1104 354)  (1104 354)  routing T_21_22.wire_logic_cluster/lc_4/out <X> T_21_22.lc_trk_g0_4
 (15 2)  (1105 354)  (1105 354)  routing T_21_22.sp4_h_r_21 <X> T_21_22.lc_trk_g0_5
 (16 2)  (1106 354)  (1106 354)  routing T_21_22.sp4_h_r_21 <X> T_21_22.lc_trk_g0_5
 (17 2)  (1107 354)  (1107 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1108 354)  (1108 354)  routing T_21_22.sp4_h_r_21 <X> T_21_22.lc_trk_g0_5
 (25 2)  (1115 354)  (1115 354)  routing T_21_22.sp4_v_b_6 <X> T_21_22.lc_trk_g0_6
 (12 3)  (1102 355)  (1102 355)  routing T_21_22.sp4_v_b_11 <X> T_21_22.sp4_v_t_39
 (17 3)  (1107 355)  (1107 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1108 355)  (1108 355)  routing T_21_22.sp4_h_r_21 <X> T_21_22.lc_trk_g0_5
 (22 3)  (1112 355)  (1112 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1113 355)  (1113 355)  routing T_21_22.sp4_v_b_6 <X> T_21_22.lc_trk_g0_6
 (14 4)  (1104 356)  (1104 356)  routing T_21_22.wire_logic_cluster/lc_0/out <X> T_21_22.lc_trk_g1_0
 (15 4)  (1105 356)  (1105 356)  routing T_21_22.bot_op_1 <X> T_21_22.lc_trk_g1_1
 (17 4)  (1107 356)  (1107 356)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (1111 356)  (1111 356)  routing T_21_22.sp4_v_b_11 <X> T_21_22.lc_trk_g1_3
 (22 4)  (1112 356)  (1112 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1113 356)  (1113 356)  routing T_21_22.sp4_v_b_11 <X> T_21_22.lc_trk_g1_3
 (26 4)  (1116 356)  (1116 356)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 356)  (1117 356)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 356)  (1118 356)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 356)  (1119 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 356)  (1120 356)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 356)  (1122 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 356)  (1126 356)  LC_2 Logic Functioning bit
 (38 4)  (1128 356)  (1128 356)  LC_2 Logic Functioning bit
 (17 5)  (1107 357)  (1107 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (1111 357)  (1111 357)  routing T_21_22.sp4_v_b_11 <X> T_21_22.lc_trk_g1_3
 (22 5)  (1112 357)  (1112 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (1116 357)  (1116 357)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 357)  (1117 357)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 357)  (1119 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 357)  (1120 357)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 357)  (1121 357)  routing T_21_22.lc_trk_g0_3 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 357)  (1122 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1124 357)  (1124 357)  routing T_21_22.lc_trk_g1_1 <X> T_21_22.input_2_2
 (36 5)  (1126 357)  (1126 357)  LC_2 Logic Functioning bit
 (37 5)  (1127 357)  (1127 357)  LC_2 Logic Functioning bit
 (38 5)  (1128 357)  (1128 357)  LC_2 Logic Functioning bit
 (41 5)  (1131 357)  (1131 357)  LC_2 Logic Functioning bit
 (42 5)  (1132 357)  (1132 357)  LC_2 Logic Functioning bit
 (43 5)  (1133 357)  (1133 357)  LC_2 Logic Functioning bit
 (5 6)  (1095 358)  (1095 358)  routing T_21_22.sp4_v_t_44 <X> T_21_22.sp4_h_l_38
 (22 6)  (1112 358)  (1112 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (1115 358)  (1115 358)  routing T_21_22.wire_logic_cluster/lc_6/out <X> T_21_22.lc_trk_g1_6
 (26 6)  (1116 358)  (1116 358)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 358)  (1117 358)  routing T_21_22.lc_trk_g3_3 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 358)  (1118 358)  routing T_21_22.lc_trk_g3_3 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 358)  (1119 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 358)  (1121 358)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 358)  (1122 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 358)  (1124 358)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 358)  (1126 358)  LC_3 Logic Functioning bit
 (37 6)  (1127 358)  (1127 358)  LC_3 Logic Functioning bit
 (41 6)  (1131 358)  (1131 358)  LC_3 Logic Functioning bit
 (43 6)  (1133 358)  (1133 358)  LC_3 Logic Functioning bit
 (50 6)  (1140 358)  (1140 358)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (1094 359)  (1094 359)  routing T_21_22.sp4_v_t_44 <X> T_21_22.sp4_h_l_38
 (6 7)  (1096 359)  (1096 359)  routing T_21_22.sp4_v_t_44 <X> T_21_22.sp4_h_l_38
 (21 7)  (1111 359)  (1111 359)  routing T_21_22.sp4_r_v_b_31 <X> T_21_22.lc_trk_g1_7
 (22 7)  (1112 359)  (1112 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (1117 359)  (1117 359)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 359)  (1118 359)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 359)  (1119 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 359)  (1120 359)  routing T_21_22.lc_trk_g3_3 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 359)  (1121 359)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 359)  (1126 359)  LC_3 Logic Functioning bit
 (37 7)  (1127 359)  (1127 359)  LC_3 Logic Functioning bit
 (40 7)  (1130 359)  (1130 359)  LC_3 Logic Functioning bit
 (43 7)  (1133 359)  (1133 359)  LC_3 Logic Functioning bit
 (4 8)  (1094 360)  (1094 360)  routing T_21_22.sp4_h_l_37 <X> T_21_22.sp4_v_b_6
 (6 8)  (1096 360)  (1096 360)  routing T_21_22.sp4_h_l_37 <X> T_21_22.sp4_v_b_6
 (26 8)  (1116 360)  (1116 360)  routing T_21_22.lc_trk_g0_4 <X> T_21_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 360)  (1117 360)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 360)  (1119 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 360)  (1120 360)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 360)  (1121 360)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 360)  (1122 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 360)  (1123 360)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 360)  (1126 360)  LC_4 Logic Functioning bit
 (45 8)  (1135 360)  (1135 360)  LC_4 Logic Functioning bit
 (48 8)  (1138 360)  (1138 360)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (4 9)  (1094 361)  (1094 361)  routing T_21_22.sp4_h_l_47 <X> T_21_22.sp4_h_r_6
 (5 9)  (1095 361)  (1095 361)  routing T_21_22.sp4_h_l_37 <X> T_21_22.sp4_v_b_6
 (6 9)  (1096 361)  (1096 361)  routing T_21_22.sp4_h_l_47 <X> T_21_22.sp4_h_r_6
 (17 9)  (1107 361)  (1107 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (29 9)  (1119 361)  (1119 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 361)  (1120 361)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 361)  (1121 361)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 361)  (1122 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (1126 361)  (1126 361)  LC_4 Logic Functioning bit
 (37 9)  (1127 361)  (1127 361)  LC_4 Logic Functioning bit
 (39 9)  (1129 361)  (1129 361)  LC_4 Logic Functioning bit
 (21 10)  (1111 362)  (1111 362)  routing T_21_22.wire_logic_cluster/lc_7/out <X> T_21_22.lc_trk_g2_7
 (22 10)  (1112 362)  (1112 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (17 12)  (1107 364)  (1107 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (1111 364)  (1111 364)  routing T_21_22.sp4_h_r_35 <X> T_21_22.lc_trk_g3_3
 (22 12)  (1112 364)  (1112 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1113 364)  (1113 364)  routing T_21_22.sp4_h_r_35 <X> T_21_22.lc_trk_g3_3
 (24 12)  (1114 364)  (1114 364)  routing T_21_22.sp4_h_r_35 <X> T_21_22.lc_trk_g3_3
 (27 12)  (1117 364)  (1117 364)  routing T_21_22.lc_trk_g3_2 <X> T_21_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 364)  (1118 364)  routing T_21_22.lc_trk_g3_2 <X> T_21_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 364)  (1119 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 364)  (1122 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 364)  (1123 364)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 364)  (1124 364)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 364)  (1125 364)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.input_2_6
 (36 12)  (1126 364)  (1126 364)  LC_6 Logic Functioning bit
 (37 12)  (1127 364)  (1127 364)  LC_6 Logic Functioning bit
 (38 12)  (1128 364)  (1128 364)  LC_6 Logic Functioning bit
 (39 12)  (1129 364)  (1129 364)  LC_6 Logic Functioning bit
 (40 12)  (1130 364)  (1130 364)  LC_6 Logic Functioning bit
 (41 12)  (1131 364)  (1131 364)  LC_6 Logic Functioning bit
 (51 12)  (1141 364)  (1141 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (1104 365)  (1104 365)  routing T_21_22.sp4_h_r_24 <X> T_21_22.lc_trk_g3_0
 (15 13)  (1105 365)  (1105 365)  routing T_21_22.sp4_h_r_24 <X> T_21_22.lc_trk_g3_0
 (16 13)  (1106 365)  (1106 365)  routing T_21_22.sp4_h_r_24 <X> T_21_22.lc_trk_g3_0
 (17 13)  (1107 365)  (1107 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (1108 365)  (1108 365)  routing T_21_22.sp4_r_v_b_41 <X> T_21_22.lc_trk_g3_1
 (22 13)  (1112 365)  (1112 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1113 365)  (1113 365)  routing T_21_22.sp4_v_b_42 <X> T_21_22.lc_trk_g3_2
 (24 13)  (1114 365)  (1114 365)  routing T_21_22.sp4_v_b_42 <X> T_21_22.lc_trk_g3_2
 (28 13)  (1118 365)  (1118 365)  routing T_21_22.lc_trk_g2_0 <X> T_21_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 365)  (1119 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 365)  (1120 365)  routing T_21_22.lc_trk_g3_2 <X> T_21_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 365)  (1122 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1123 365)  (1123 365)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.input_2_6
 (34 13)  (1124 365)  (1124 365)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.input_2_6
 (35 13)  (1125 365)  (1125 365)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.input_2_6
 (37 13)  (1127 365)  (1127 365)  LC_6 Logic Functioning bit
 (39 13)  (1129 365)  (1129 365)  LC_6 Logic Functioning bit
 (40 13)  (1130 365)  (1130 365)  LC_6 Logic Functioning bit
 (46 13)  (1136 365)  (1136 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (1137 365)  (1137 365)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (1141 365)  (1141 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (12 14)  (1102 366)  (1102 366)  routing T_21_22.sp4_v_b_11 <X> T_21_22.sp4_h_l_46
 (14 14)  (1104 366)  (1104 366)  routing T_21_22.sp4_h_r_36 <X> T_21_22.lc_trk_g3_4
 (21 14)  (1111 366)  (1111 366)  routing T_21_22.bnl_op_7 <X> T_21_22.lc_trk_g3_7
 (22 14)  (1112 366)  (1112 366)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (1117 366)  (1117 366)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 366)  (1119 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 366)  (1122 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 366)  (1123 366)  routing T_21_22.lc_trk_g2_0 <X> T_21_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 366)  (1127 366)  LC_7 Logic Functioning bit
 (38 14)  (1128 366)  (1128 366)  LC_7 Logic Functioning bit
 (39 14)  (1129 366)  (1129 366)  LC_7 Logic Functioning bit
 (40 14)  (1130 366)  (1130 366)  LC_7 Logic Functioning bit
 (41 14)  (1131 366)  (1131 366)  LC_7 Logic Functioning bit
 (48 14)  (1138 366)  (1138 366)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (1140 366)  (1140 366)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1141 366)  (1141 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (1105 367)  (1105 367)  routing T_21_22.sp4_h_r_36 <X> T_21_22.lc_trk_g3_4
 (16 15)  (1106 367)  (1106 367)  routing T_21_22.sp4_h_r_36 <X> T_21_22.lc_trk_g3_4
 (17 15)  (1107 367)  (1107 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (1111 367)  (1111 367)  routing T_21_22.bnl_op_7 <X> T_21_22.lc_trk_g3_7
 (22 15)  (1112 367)  (1112 367)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1113 367)  (1113 367)  routing T_21_22.sp12_v_b_14 <X> T_21_22.lc_trk_g3_6
 (26 15)  (1116 367)  (1116 367)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 367)  (1117 367)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 367)  (1119 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 367)  (1120 367)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (38 15)  (1128 367)  (1128 367)  LC_7 Logic Functioning bit
 (39 15)  (1129 367)  (1129 367)  LC_7 Logic Functioning bit
 (40 15)  (1130 367)  (1130 367)  LC_7 Logic Functioning bit
 (41 15)  (1131 367)  (1131 367)  LC_7 Logic Functioning bit
 (47 15)  (1137 367)  (1137 367)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_22_22

 (0 0)  (1144 352)  (1144 352)  Negative Clock bit

 (15 0)  (1159 352)  (1159 352)  routing T_22_22.bot_op_1 <X> T_22_22.lc_trk_g0_1
 (17 0)  (1161 352)  (1161 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (27 0)  (1171 352)  (1171 352)  routing T_22_22.lc_trk_g3_0 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 352)  (1172 352)  routing T_22_22.lc_trk_g3_0 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 352)  (1173 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 352)  (1176 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 352)  (1180 352)  LC_0 Logic Functioning bit
 (39 0)  (1183 352)  (1183 352)  LC_0 Logic Functioning bit
 (41 0)  (1185 352)  (1185 352)  LC_0 Logic Functioning bit
 (42 0)  (1186 352)  (1186 352)  LC_0 Logic Functioning bit
 (44 0)  (1188 352)  (1188 352)  LC_0 Logic Functioning bit
 (45 0)  (1189 352)  (1189 352)  LC_0 Logic Functioning bit
 (36 1)  (1180 353)  (1180 353)  LC_0 Logic Functioning bit
 (39 1)  (1183 353)  (1183 353)  LC_0 Logic Functioning bit
 (41 1)  (1185 353)  (1185 353)  LC_0 Logic Functioning bit
 (42 1)  (1186 353)  (1186 353)  LC_0 Logic Functioning bit
 (50 1)  (1194 353)  (1194 353)  Carry_In_Mux bit 

 (0 2)  (1144 354)  (1144 354)  routing T_22_22.glb_netwk_3 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 354)  (1146 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1171 354)  (1171 354)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 354)  (1172 354)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 354)  (1173 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 354)  (1176 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 354)  (1180 354)  LC_1 Logic Functioning bit
 (39 2)  (1183 354)  (1183 354)  LC_1 Logic Functioning bit
 (41 2)  (1185 354)  (1185 354)  LC_1 Logic Functioning bit
 (42 2)  (1186 354)  (1186 354)  LC_1 Logic Functioning bit
 (44 2)  (1188 354)  (1188 354)  LC_1 Logic Functioning bit
 (45 2)  (1189 354)  (1189 354)  LC_1 Logic Functioning bit
 (0 3)  (1144 355)  (1144 355)  routing T_22_22.glb_netwk_3 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (36 3)  (1180 355)  (1180 355)  LC_1 Logic Functioning bit
 (39 3)  (1183 355)  (1183 355)  LC_1 Logic Functioning bit
 (41 3)  (1185 355)  (1185 355)  LC_1 Logic Functioning bit
 (42 3)  (1186 355)  (1186 355)  LC_1 Logic Functioning bit
 (21 4)  (1165 356)  (1165 356)  routing T_22_22.wire_logic_cluster/lc_3/out <X> T_22_22.lc_trk_g1_3
 (22 4)  (1166 356)  (1166 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1169 356)  (1169 356)  routing T_22_22.wire_logic_cluster/lc_2/out <X> T_22_22.lc_trk_g1_2
 (27 4)  (1171 356)  (1171 356)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 356)  (1173 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 356)  (1176 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 356)  (1180 356)  LC_2 Logic Functioning bit
 (39 4)  (1183 356)  (1183 356)  LC_2 Logic Functioning bit
 (41 4)  (1185 356)  (1185 356)  LC_2 Logic Functioning bit
 (42 4)  (1186 356)  (1186 356)  LC_2 Logic Functioning bit
 (44 4)  (1188 356)  (1188 356)  LC_2 Logic Functioning bit
 (45 4)  (1189 356)  (1189 356)  LC_2 Logic Functioning bit
 (8 5)  (1152 357)  (1152 357)  routing T_22_22.sp4_v_t_36 <X> T_22_22.sp4_v_b_4
 (10 5)  (1154 357)  (1154 357)  routing T_22_22.sp4_v_t_36 <X> T_22_22.sp4_v_b_4
 (22 5)  (1166 357)  (1166 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1174 357)  (1174 357)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (1180 357)  (1180 357)  LC_2 Logic Functioning bit
 (39 5)  (1183 357)  (1183 357)  LC_2 Logic Functioning bit
 (41 5)  (1185 357)  (1185 357)  LC_2 Logic Functioning bit
 (42 5)  (1186 357)  (1186 357)  LC_2 Logic Functioning bit
 (17 6)  (1161 358)  (1161 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1162 358)  (1162 358)  routing T_22_22.wire_logic_cluster/lc_5/out <X> T_22_22.lc_trk_g1_5
 (21 6)  (1165 358)  (1165 358)  routing T_22_22.wire_logic_cluster/lc_7/out <X> T_22_22.lc_trk_g1_7
 (22 6)  (1166 358)  (1166 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1171 358)  (1171 358)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 358)  (1173 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 358)  (1176 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 358)  (1180 358)  LC_3 Logic Functioning bit
 (39 6)  (1183 358)  (1183 358)  LC_3 Logic Functioning bit
 (41 6)  (1185 358)  (1185 358)  LC_3 Logic Functioning bit
 (42 6)  (1186 358)  (1186 358)  LC_3 Logic Functioning bit
 (44 6)  (1188 358)  (1188 358)  LC_3 Logic Functioning bit
 (45 6)  (1189 358)  (1189 358)  LC_3 Logic Functioning bit
 (30 7)  (1174 359)  (1174 359)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (1180 359)  (1180 359)  LC_3 Logic Functioning bit
 (39 7)  (1183 359)  (1183 359)  LC_3 Logic Functioning bit
 (41 7)  (1185 359)  (1185 359)  LC_3 Logic Functioning bit
 (42 7)  (1186 359)  (1186 359)  LC_3 Logic Functioning bit
 (27 8)  (1171 360)  (1171 360)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 360)  (1172 360)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 360)  (1173 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 360)  (1174 360)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 360)  (1176 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 360)  (1180 360)  LC_4 Logic Functioning bit
 (39 8)  (1183 360)  (1183 360)  LC_4 Logic Functioning bit
 (41 8)  (1185 360)  (1185 360)  LC_4 Logic Functioning bit
 (42 8)  (1186 360)  (1186 360)  LC_4 Logic Functioning bit
 (44 8)  (1188 360)  (1188 360)  LC_4 Logic Functioning bit
 (45 8)  (1189 360)  (1189 360)  LC_4 Logic Functioning bit
 (36 9)  (1180 361)  (1180 361)  LC_4 Logic Functioning bit
 (39 9)  (1183 361)  (1183 361)  LC_4 Logic Functioning bit
 (41 9)  (1185 361)  (1185 361)  LC_4 Logic Functioning bit
 (42 9)  (1186 361)  (1186 361)  LC_4 Logic Functioning bit
 (27 10)  (1171 362)  (1171 362)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 362)  (1173 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 362)  (1174 362)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 362)  (1176 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 362)  (1180 362)  LC_5 Logic Functioning bit
 (39 10)  (1183 362)  (1183 362)  LC_5 Logic Functioning bit
 (41 10)  (1185 362)  (1185 362)  LC_5 Logic Functioning bit
 (42 10)  (1186 362)  (1186 362)  LC_5 Logic Functioning bit
 (44 10)  (1188 362)  (1188 362)  LC_5 Logic Functioning bit
 (45 10)  (1189 362)  (1189 362)  LC_5 Logic Functioning bit
 (36 11)  (1180 363)  (1180 363)  LC_5 Logic Functioning bit
 (39 11)  (1183 363)  (1183 363)  LC_5 Logic Functioning bit
 (41 11)  (1185 363)  (1185 363)  LC_5 Logic Functioning bit
 (42 11)  (1186 363)  (1186 363)  LC_5 Logic Functioning bit
 (4 12)  (1148 364)  (1148 364)  routing T_22_22.sp4_h_l_38 <X> T_22_22.sp4_v_b_9
 (6 12)  (1150 364)  (1150 364)  routing T_22_22.sp4_h_l_38 <X> T_22_22.sp4_v_b_9
 (14 12)  (1158 364)  (1158 364)  routing T_22_22.wire_logic_cluster/lc_0/out <X> T_22_22.lc_trk_g3_0
 (17 12)  (1161 364)  (1161 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 364)  (1162 364)  routing T_22_22.wire_logic_cluster/lc_1/out <X> T_22_22.lc_trk_g3_1
 (29 12)  (1173 364)  (1173 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 364)  (1176 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 364)  (1180 364)  LC_6 Logic Functioning bit
 (39 12)  (1183 364)  (1183 364)  LC_6 Logic Functioning bit
 (41 12)  (1185 364)  (1185 364)  LC_6 Logic Functioning bit
 (42 12)  (1186 364)  (1186 364)  LC_6 Logic Functioning bit
 (44 12)  (1188 364)  (1188 364)  LC_6 Logic Functioning bit
 (45 12)  (1189 364)  (1189 364)  LC_6 Logic Functioning bit
 (5 13)  (1149 365)  (1149 365)  routing T_22_22.sp4_h_l_38 <X> T_22_22.sp4_v_b_9
 (17 13)  (1161 365)  (1161 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (36 13)  (1180 365)  (1180 365)  LC_6 Logic Functioning bit
 (39 13)  (1183 365)  (1183 365)  LC_6 Logic Functioning bit
 (41 13)  (1185 365)  (1185 365)  LC_6 Logic Functioning bit
 (42 13)  (1186 365)  (1186 365)  LC_6 Logic Functioning bit
 (11 14)  (1155 366)  (1155 366)  routing T_22_22.sp4_v_b_8 <X> T_22_22.sp4_v_t_46
 (14 14)  (1158 366)  (1158 366)  routing T_22_22.wire_logic_cluster/lc_4/out <X> T_22_22.lc_trk_g3_4
 (27 14)  (1171 366)  (1171 366)  routing T_22_22.lc_trk_g1_7 <X> T_22_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 366)  (1173 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 366)  (1174 366)  routing T_22_22.lc_trk_g1_7 <X> T_22_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 366)  (1176 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 366)  (1180 366)  LC_7 Logic Functioning bit
 (39 14)  (1183 366)  (1183 366)  LC_7 Logic Functioning bit
 (41 14)  (1185 366)  (1185 366)  LC_7 Logic Functioning bit
 (42 14)  (1186 366)  (1186 366)  LC_7 Logic Functioning bit
 (45 14)  (1189 366)  (1189 366)  LC_7 Logic Functioning bit
 (12 15)  (1156 367)  (1156 367)  routing T_22_22.sp4_v_b_8 <X> T_22_22.sp4_v_t_46
 (17 15)  (1161 367)  (1161 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1174 367)  (1174 367)  routing T_22_22.lc_trk_g1_7 <X> T_22_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (1180 367)  (1180 367)  LC_7 Logic Functioning bit
 (39 15)  (1183 367)  (1183 367)  LC_7 Logic Functioning bit
 (41 15)  (1185 367)  (1185 367)  LC_7 Logic Functioning bit
 (42 15)  (1186 367)  (1186 367)  LC_7 Logic Functioning bit


LogicTile_23_22

 (4 8)  (1202 360)  (1202 360)  routing T_23_22.sp4_h_l_37 <X> T_23_22.sp4_v_b_6
 (6 8)  (1204 360)  (1204 360)  routing T_23_22.sp4_h_l_37 <X> T_23_22.sp4_v_b_6
 (3 9)  (1201 361)  (1201 361)  routing T_23_22.sp12_h_l_22 <X> T_23_22.sp12_v_b_1
 (5 9)  (1203 361)  (1203 361)  routing T_23_22.sp4_h_l_37 <X> T_23_22.sp4_v_b_6


LogicTile_24_22

 (3 1)  (1255 353)  (1255 353)  routing T_24_22.sp12_h_l_23 <X> T_24_22.sp12_v_b_0
 (31 4)  (1283 356)  (1283 356)  routing T_24_22.lc_trk_g3_6 <X> T_24_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 356)  (1284 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 356)  (1285 356)  routing T_24_22.lc_trk_g3_6 <X> T_24_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 356)  (1286 356)  routing T_24_22.lc_trk_g3_6 <X> T_24_22.wire_logic_cluster/lc_2/in_3
 (41 4)  (1293 356)  (1293 356)  LC_2 Logic Functioning bit
 (43 4)  (1295 356)  (1295 356)  LC_2 Logic Functioning bit
 (27 5)  (1279 357)  (1279 357)  routing T_24_22.lc_trk_g3_1 <X> T_24_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 357)  (1280 357)  routing T_24_22.lc_trk_g3_1 <X> T_24_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 357)  (1281 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 357)  (1283 357)  routing T_24_22.lc_trk_g3_6 <X> T_24_22.wire_logic_cluster/lc_2/in_3
 (40 5)  (1292 357)  (1292 357)  LC_2 Logic Functioning bit
 (42 5)  (1294 357)  (1294 357)  LC_2 Logic Functioning bit
 (51 5)  (1303 357)  (1303 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 8)  (1258 360)  (1258 360)  routing T_24_22.sp4_h_r_1 <X> T_24_22.sp4_v_b_6
 (17 12)  (1269 364)  (1269 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (1270 365)  (1270 365)  routing T_24_22.sp4_r_v_b_41 <X> T_24_22.lc_trk_g3_1
 (12 14)  (1264 366)  (1264 366)  routing T_24_22.sp4_v_t_40 <X> T_24_22.sp4_h_l_46
 (25 14)  (1277 366)  (1277 366)  routing T_24_22.sp4_v_b_30 <X> T_24_22.lc_trk_g3_6
 (11 15)  (1263 367)  (1263 367)  routing T_24_22.sp4_v_t_40 <X> T_24_22.sp4_h_l_46
 (13 15)  (1265 367)  (1265 367)  routing T_24_22.sp4_v_t_40 <X> T_24_22.sp4_h_l_46
 (22 15)  (1274 367)  (1274 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1275 367)  (1275 367)  routing T_24_22.sp4_v_b_30 <X> T_24_22.lc_trk_g3_6


RAM_Tile_25_22

 (0 0)  (1306 352)  (1306 352)  Negative Clock bit

 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (14 3)  (1320 355)  (1320 355)  routing T_25_22.sp4_r_v_b_28 <X> T_25_22.lc_trk_g0_4
 (17 3)  (1323 355)  (1323 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (27 4)  (1333 356)  (1333 356)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.wire_bram/ram/WDATA_5
 (29 4)  (1335 356)  (1335 356)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_6 wire_bram/ram/WDATA_5
 (30 4)  (1336 356)  (1336 356)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.wire_bram/ram/WDATA_5
 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (8 5)  (1314 357)  (1314 357)  routing T_25_22.sp4_v_t_36 <X> T_25_22.sp4_v_b_4
 (10 5)  (1316 357)  (1316 357)  routing T_25_22.sp4_v_t_36 <X> T_25_22.sp4_v_b_4
 (30 5)  (1336 357)  (1336 357)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.wire_bram/ram/WDATA_5
 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (22 7)  (1328 359)  (1328 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (1329 359)  (1329 359)  routing T_25_22.sp12_h_l_21 <X> T_25_22.lc_trk_g1_6
 (25 7)  (1331 359)  (1331 359)  routing T_25_22.sp12_h_l_21 <X> T_25_22.lc_trk_g1_6
 (4 8)  (1310 360)  (1310 360)  routing T_25_22.sp4_h_l_43 <X> T_25_22.sp4_v_b_6
 (16 8)  (1322 360)  (1322 360)  routing T_25_22.sp12_v_b_17 <X> T_25_22.lc_trk_g2_1
 (17 8)  (1323 360)  (1323 360)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_17 lc_trk_g2_1
 (5 9)  (1311 361)  (1311 361)  routing T_25_22.sp4_h_l_43 <X> T_25_22.sp4_v_b_6
 (8 9)  (1314 361)  (1314 361)  routing T_25_22.sp4_v_t_41 <X> T_25_22.sp4_v_b_7
 (10 9)  (1316 361)  (1316 361)  routing T_25_22.sp4_v_t_41 <X> T_25_22.sp4_v_b_7
 (18 9)  (1324 361)  (1324 361)  routing T_25_22.sp12_v_b_17 <X> T_25_22.lc_trk_g2_1
 (28 12)  (1334 364)  (1334 364)  routing T_25_22.lc_trk_g2_1 <X> T_25_22.wire_bram/ram/WDATA_1
 (29 12)  (1335 364)  (1335 364)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_1
 (36 13)  (1342 365)  (1342 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_1 sp4_h_r_12
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g0_4 <X> T_25_22.wire_bram/ram/WE


LogicTile_26_22

 (13 10)  (1361 362)  (1361 362)  routing T_26_22.sp4_v_b_8 <X> T_26_22.sp4_v_t_45


IO_Tile_0_21

 (11 6)  (6 342)  (6 342)  routing T_0_21.span4_horz_13 <X> T_0_21.span4_vert_t_14
 (12 6)  (5 342)  (5 342)  routing T_0_21.span4_horz_13 <X> T_0_21.span4_vert_t_14


LogicTile_3_21

 (5 2)  (131 338)  (131 338)  routing T_3_21.sp4_h_r_9 <X> T_3_21.sp4_h_l_37
 (4 3)  (130 339)  (130 339)  routing T_3_21.sp4_h_r_9 <X> T_3_21.sp4_h_l_37


LogicTile_7_21

 (4 15)  (346 351)  (346 351)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_h_l_44
 (6 15)  (348 351)  (348 351)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_h_l_44


RAM_Tile_8_21

 (11 2)  (407 338)  (407 338)  routing T_8_21.sp4_h_r_8 <X> T_8_21.sp4_v_t_39
 (13 2)  (409 338)  (409 338)  routing T_8_21.sp4_h_r_8 <X> T_8_21.sp4_v_t_39
 (12 3)  (408 339)  (408 339)  routing T_8_21.sp4_h_r_8 <X> T_8_21.sp4_v_t_39


LogicTile_9_21

 (15 0)  (453 336)  (453 336)  routing T_9_21.sp4_v_b_17 <X> T_9_21.lc_trk_g0_1
 (16 0)  (454 336)  (454 336)  routing T_9_21.sp4_v_b_17 <X> T_9_21.lc_trk_g0_1
 (17 0)  (455 336)  (455 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (460 336)  (460 336)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (462 336)  (462 336)  routing T_9_21.bot_op_3 <X> T_9_21.lc_trk_g0_3
 (25 0)  (463 336)  (463 336)  routing T_9_21.bnr_op_2 <X> T_9_21.lc_trk_g0_2
 (26 0)  (464 336)  (464 336)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 336)  (472 336)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 336)  (474 336)  LC_0 Logic Functioning bit
 (37 0)  (475 336)  (475 336)  LC_0 Logic Functioning bit
 (38 0)  (476 336)  (476 336)  LC_0 Logic Functioning bit
 (39 0)  (477 336)  (477 336)  LC_0 Logic Functioning bit
 (41 0)  (479 336)  (479 336)  LC_0 Logic Functioning bit
 (42 0)  (480 336)  (480 336)  LC_0 Logic Functioning bit
 (43 0)  (481 336)  (481 336)  LC_0 Logic Functioning bit
 (15 1)  (453 337)  (453 337)  routing T_9_21.bot_op_0 <X> T_9_21.lc_trk_g0_0
 (17 1)  (455 337)  (455 337)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (460 337)  (460 337)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (463 337)  (463 337)  routing T_9_21.bnr_op_2 <X> T_9_21.lc_trk_g0_2
 (29 1)  (467 337)  (467 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 337)  (468 337)  routing T_9_21.lc_trk_g0_3 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 337)  (469 337)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 337)  (470 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (472 337)  (472 337)  routing T_9_21.lc_trk_g1_1 <X> T_9_21.input_2_0
 (36 1)  (474 337)  (474 337)  LC_0 Logic Functioning bit
 (37 1)  (475 337)  (475 337)  LC_0 Logic Functioning bit
 (38 1)  (476 337)  (476 337)  LC_0 Logic Functioning bit
 (39 1)  (477 337)  (477 337)  LC_0 Logic Functioning bit
 (40 1)  (478 337)  (478 337)  LC_0 Logic Functioning bit
 (41 1)  (479 337)  (479 337)  LC_0 Logic Functioning bit
 (42 1)  (480 337)  (480 337)  LC_0 Logic Functioning bit
 (43 1)  (481 337)  (481 337)  LC_0 Logic Functioning bit
 (15 2)  (453 338)  (453 338)  routing T_9_21.bot_op_5 <X> T_9_21.lc_trk_g0_5
 (17 2)  (455 338)  (455 338)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 338)  (469 338)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 338)  (472 338)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 338)  (474 338)  LC_1 Logic Functioning bit
 (37 2)  (475 338)  (475 338)  LC_1 Logic Functioning bit
 (38 2)  (476 338)  (476 338)  LC_1 Logic Functioning bit
 (39 2)  (477 338)  (477 338)  LC_1 Logic Functioning bit
 (41 2)  (479 338)  (479 338)  LC_1 Logic Functioning bit
 (42 2)  (480 338)  (480 338)  LC_1 Logic Functioning bit
 (43 2)  (481 338)  (481 338)  LC_1 Logic Functioning bit
 (50 2)  (488 338)  (488 338)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (453 339)  (453 339)  routing T_9_21.bot_op_4 <X> T_9_21.lc_trk_g0_4
 (17 3)  (455 339)  (455 339)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (29 3)  (467 339)  (467 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 339)  (469 339)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 339)  (474 339)  LC_1 Logic Functioning bit
 (37 3)  (475 339)  (475 339)  LC_1 Logic Functioning bit
 (38 3)  (476 339)  (476 339)  LC_1 Logic Functioning bit
 (39 3)  (477 339)  (477 339)  LC_1 Logic Functioning bit
 (40 3)  (478 339)  (478 339)  LC_1 Logic Functioning bit
 (41 3)  (479 339)  (479 339)  LC_1 Logic Functioning bit
 (42 3)  (480 339)  (480 339)  LC_1 Logic Functioning bit
 (43 3)  (481 339)  (481 339)  LC_1 Logic Functioning bit
 (15 4)  (453 340)  (453 340)  routing T_9_21.bot_op_1 <X> T_9_21.lc_trk_g1_1
 (17 4)  (455 340)  (455 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (464 340)  (464 340)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 340)  (467 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 340)  (468 340)  routing T_9_21.lc_trk_g0_5 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 340)  (471 340)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 340)  (472 340)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (476 340)  (476 340)  LC_2 Logic Functioning bit
 (50 4)  (488 340)  (488 340)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (460 341)  (460 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (462 341)  (462 341)  routing T_9_21.bot_op_2 <X> T_9_21.lc_trk_g1_2
 (28 5)  (466 341)  (466 341)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 341)  (467 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 341)  (469 341)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (22 6)  (460 342)  (460 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (462 342)  (462 342)  routing T_9_21.bot_op_7 <X> T_9_21.lc_trk_g1_7
 (31 6)  (469 342)  (469 342)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 342)  (470 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 342)  (471 342)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (475 342)  (475 342)  LC_3 Logic Functioning bit
 (39 6)  (477 342)  (477 342)  LC_3 Logic Functioning bit
 (22 7)  (460 343)  (460 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (463 343)  (463 343)  routing T_9_21.sp4_r_v_b_30 <X> T_9_21.lc_trk_g1_6
 (28 7)  (466 343)  (466 343)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 343)  (467 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 343)  (469 343)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 343)  (474 343)  LC_3 Logic Functioning bit
 (38 7)  (476 343)  (476 343)  LC_3 Logic Functioning bit
 (53 7)  (491 343)  (491 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (453 344)  (453 344)  routing T_9_21.tnr_op_1 <X> T_9_21.lc_trk_g2_1
 (17 8)  (455 344)  (455 344)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (464 344)  (464 344)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 344)  (466 344)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 344)  (467 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 344)  (469 344)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 344)  (472 344)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 344)  (473 344)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.input_2_4
 (36 8)  (474 344)  (474 344)  LC_4 Logic Functioning bit
 (38 8)  (476 344)  (476 344)  LC_4 Logic Functioning bit
 (39 8)  (477 344)  (477 344)  LC_4 Logic Functioning bit
 (40 8)  (478 344)  (478 344)  LC_4 Logic Functioning bit
 (41 8)  (479 344)  (479 344)  LC_4 Logic Functioning bit
 (43 8)  (481 344)  (481 344)  LC_4 Logic Functioning bit
 (28 9)  (466 345)  (466 345)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 345)  (467 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 345)  (469 345)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 345)  (470 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (471 345)  (471 345)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.input_2_4
 (34 9)  (472 345)  (472 345)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.input_2_4
 (37 9)  (475 345)  (475 345)  LC_4 Logic Functioning bit
 (39 9)  (477 345)  (477 345)  LC_4 Logic Functioning bit
 (40 9)  (478 345)  (478 345)  LC_4 Logic Functioning bit
 (41 9)  (479 345)  (479 345)  LC_4 Logic Functioning bit
 (42 9)  (480 345)  (480 345)  LC_4 Logic Functioning bit
 (43 9)  (481 345)  (481 345)  LC_4 Logic Functioning bit
 (4 10)  (442 346)  (442 346)  routing T_9_21.sp4_v_b_10 <X> T_9_21.sp4_v_t_43
 (6 10)  (444 346)  (444 346)  routing T_9_21.sp4_v_b_10 <X> T_9_21.sp4_v_t_43
 (36 10)  (474 346)  (474 346)  LC_5 Logic Functioning bit
 (37 10)  (475 346)  (475 346)  LC_5 Logic Functioning bit
 (39 10)  (477 346)  (477 346)  LC_5 Logic Functioning bit
 (40 10)  (478 346)  (478 346)  LC_5 Logic Functioning bit
 (42 10)  (480 346)  (480 346)  LC_5 Logic Functioning bit
 (43 10)  (481 346)  (481 346)  LC_5 Logic Functioning bit
 (50 10)  (488 346)  (488 346)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (455 347)  (455 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (460 347)  (460 347)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (461 347)  (461 347)  routing T_9_21.sp12_v_b_14 <X> T_9_21.lc_trk_g2_6
 (26 11)  (464 347)  (464 347)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 347)  (465 347)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 347)  (466 347)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 347)  (467 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 347)  (474 347)  LC_5 Logic Functioning bit
 (37 11)  (475 347)  (475 347)  LC_5 Logic Functioning bit
 (38 11)  (476 347)  (476 347)  LC_5 Logic Functioning bit
 (41 11)  (479 347)  (479 347)  LC_5 Logic Functioning bit
 (42 11)  (480 347)  (480 347)  LC_5 Logic Functioning bit
 (43 11)  (481 347)  (481 347)  LC_5 Logic Functioning bit
 (48 11)  (486 347)  (486 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 13)  (460 349)  (460 349)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (462 349)  (462 349)  routing T_9_21.tnr_op_2 <X> T_9_21.lc_trk_g3_2
 (16 14)  (454 350)  (454 350)  routing T_9_21.sp4_v_b_37 <X> T_9_21.lc_trk_g3_5
 (17 14)  (455 350)  (455 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (456 350)  (456 350)  routing T_9_21.sp4_v_b_37 <X> T_9_21.lc_trk_g3_5
 (28 14)  (466 350)  (466 350)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 350)  (467 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 350)  (468 350)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 350)  (474 350)  LC_7 Logic Functioning bit
 (38 14)  (476 350)  (476 350)  LC_7 Logic Functioning bit
 (40 14)  (478 350)  (478 350)  LC_7 Logic Functioning bit
 (41 14)  (479 350)  (479 350)  LC_7 Logic Functioning bit
 (42 14)  (480 350)  (480 350)  LC_7 Logic Functioning bit
 (43 14)  (481 350)  (481 350)  LC_7 Logic Functioning bit
 (18 15)  (456 351)  (456 351)  routing T_9_21.sp4_v_b_37 <X> T_9_21.lc_trk_g3_5
 (31 15)  (469 351)  (469 351)  routing T_9_21.lc_trk_g0_2 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 351)  (474 351)  LC_7 Logic Functioning bit
 (38 15)  (476 351)  (476 351)  LC_7 Logic Functioning bit
 (40 15)  (478 351)  (478 351)  LC_7 Logic Functioning bit
 (41 15)  (479 351)  (479 351)  LC_7 Logic Functioning bit
 (42 15)  (480 351)  (480 351)  LC_7 Logic Functioning bit
 (43 15)  (481 351)  (481 351)  LC_7 Logic Functioning bit
 (53 15)  (491 351)  (491 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_21

 (15 0)  (507 336)  (507 336)  routing T_10_21.top_op_1 <X> T_10_21.lc_trk_g0_1
 (17 0)  (509 336)  (509 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (513 336)  (513 336)  routing T_10_21.wire_logic_cluster/lc_3/out <X> T_10_21.lc_trk_g0_3
 (22 0)  (514 336)  (514 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (517 336)  (517 336)  routing T_10_21.wire_logic_cluster/lc_2/out <X> T_10_21.lc_trk_g0_2
 (27 0)  (519 336)  (519 336)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 336)  (521 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 336)  (522 336)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 336)  (523 336)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 336)  (525 336)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 336)  (526 336)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 336)  (529 336)  LC_0 Logic Functioning bit
 (39 0)  (531 336)  (531 336)  LC_0 Logic Functioning bit
 (40 0)  (532 336)  (532 336)  LC_0 Logic Functioning bit
 (42 0)  (534 336)  (534 336)  LC_0 Logic Functioning bit
 (45 0)  (537 336)  (537 336)  LC_0 Logic Functioning bit
 (9 1)  (501 337)  (501 337)  routing T_10_21.sp4_v_t_40 <X> T_10_21.sp4_v_b_1
 (10 1)  (502 337)  (502 337)  routing T_10_21.sp4_v_t_40 <X> T_10_21.sp4_v_b_1
 (18 1)  (510 337)  (510 337)  routing T_10_21.top_op_1 <X> T_10_21.lc_trk_g0_1
 (22 1)  (514 337)  (514 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (518 337)  (518 337)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 337)  (519 337)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 337)  (521 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 337)  (522 337)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 337)  (524 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (525 337)  (525 337)  routing T_10_21.lc_trk_g2_0 <X> T_10_21.input_2_0
 (37 1)  (529 337)  (529 337)  LC_0 Logic Functioning bit
 (39 1)  (531 337)  (531 337)  LC_0 Logic Functioning bit
 (42 1)  (534 337)  (534 337)  LC_0 Logic Functioning bit
 (47 1)  (539 337)  (539 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (543 337)  (543 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (492 338)  (492 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (1 2)  (493 338)  (493 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (507 338)  (507 338)  routing T_10_21.sp12_h_r_5 <X> T_10_21.lc_trk_g0_5
 (17 2)  (509 338)  (509 338)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (510 338)  (510 338)  routing T_10_21.sp12_h_r_5 <X> T_10_21.lc_trk_g0_5
 (28 2)  (520 338)  (520 338)  routing T_10_21.lc_trk_g2_0 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 338)  (521 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 338)  (523 338)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 338)  (524 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (527 338)  (527 338)  routing T_10_21.lc_trk_g0_5 <X> T_10_21.input_2_1
 (36 2)  (528 338)  (528 338)  LC_1 Logic Functioning bit
 (41 2)  (533 338)  (533 338)  LC_1 Logic Functioning bit
 (43 2)  (535 338)  (535 338)  LC_1 Logic Functioning bit
 (45 2)  (537 338)  (537 338)  LC_1 Logic Functioning bit
 (14 3)  (506 339)  (506 339)  routing T_10_21.top_op_4 <X> T_10_21.lc_trk_g0_4
 (15 3)  (507 339)  (507 339)  routing T_10_21.top_op_4 <X> T_10_21.lc_trk_g0_4
 (17 3)  (509 339)  (509 339)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (510 339)  (510 339)  routing T_10_21.sp12_h_r_5 <X> T_10_21.lc_trk_g0_5
 (28 3)  (520 339)  (520 339)  routing T_10_21.lc_trk_g2_1 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 339)  (521 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 339)  (524 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (528 339)  (528 339)  LC_1 Logic Functioning bit
 (40 3)  (532 339)  (532 339)  LC_1 Logic Functioning bit
 (42 3)  (534 339)  (534 339)  LC_1 Logic Functioning bit
 (17 4)  (509 340)  (509 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (514 340)  (514 340)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 340)  (516 340)  routing T_10_21.top_op_3 <X> T_10_21.lc_trk_g1_3
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 340)  (526 340)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (37 4)  (529 340)  (529 340)  LC_2 Logic Functioning bit
 (43 4)  (535 340)  (535 340)  LC_2 Logic Functioning bit
 (45 4)  (537 340)  (537 340)  LC_2 Logic Functioning bit
 (18 5)  (510 341)  (510 341)  routing T_10_21.sp4_r_v_b_25 <X> T_10_21.lc_trk_g1_1
 (21 5)  (513 341)  (513 341)  routing T_10_21.top_op_3 <X> T_10_21.lc_trk_g1_3
 (22 5)  (514 341)  (514 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 341)  (516 341)  routing T_10_21.top_op_2 <X> T_10_21.lc_trk_g1_2
 (25 5)  (517 341)  (517 341)  routing T_10_21.top_op_2 <X> T_10_21.lc_trk_g1_2
 (28 5)  (520 341)  (520 341)  routing T_10_21.lc_trk_g2_0 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 341)  (521 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 341)  (523 341)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 341)  (524 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (527 341)  (527 341)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.input_2_2
 (36 5)  (528 341)  (528 341)  LC_2 Logic Functioning bit
 (41 5)  (533 341)  (533 341)  LC_2 Logic Functioning bit
 (42 5)  (534 341)  (534 341)  LC_2 Logic Functioning bit
 (43 5)  (535 341)  (535 341)  LC_2 Logic Functioning bit
 (47 5)  (539 341)  (539 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (509 342)  (509 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (514 342)  (514 342)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (516 342)  (516 342)  routing T_10_21.top_op_7 <X> T_10_21.lc_trk_g1_7
 (28 6)  (520 342)  (520 342)  routing T_10_21.lc_trk_g2_0 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 342)  (521 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 342)  (523 342)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 342)  (528 342)  LC_3 Logic Functioning bit
 (41 6)  (533 342)  (533 342)  LC_3 Logic Functioning bit
 (43 6)  (535 342)  (535 342)  LC_3 Logic Functioning bit
 (45 6)  (537 342)  (537 342)  LC_3 Logic Functioning bit
 (53 6)  (545 342)  (545 342)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (510 343)  (510 343)  routing T_10_21.sp4_r_v_b_29 <X> T_10_21.lc_trk_g1_5
 (21 7)  (513 343)  (513 343)  routing T_10_21.top_op_7 <X> T_10_21.lc_trk_g1_7
 (22 7)  (514 343)  (514 343)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 343)  (516 343)  routing T_10_21.top_op_6 <X> T_10_21.lc_trk_g1_6
 (25 7)  (517 343)  (517 343)  routing T_10_21.top_op_6 <X> T_10_21.lc_trk_g1_6
 (26 7)  (518 343)  (518 343)  routing T_10_21.lc_trk_g0_3 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 343)  (521 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 343)  (524 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (525 343)  (525 343)  routing T_10_21.lc_trk_g2_1 <X> T_10_21.input_2_3
 (36 7)  (528 343)  (528 343)  LC_3 Logic Functioning bit
 (40 7)  (532 343)  (532 343)  LC_3 Logic Functioning bit
 (42 7)  (534 343)  (534 343)  LC_3 Logic Functioning bit
 (46 7)  (538 343)  (538 343)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (17 8)  (509 344)  (509 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 344)  (510 344)  routing T_10_21.wire_logic_cluster/lc_1/out <X> T_10_21.lc_trk_g2_1
 (22 8)  (514 344)  (514 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (518 344)  (518 344)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 344)  (519 344)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 344)  (520 344)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 344)  (521 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 344)  (525 344)  routing T_10_21.lc_trk_g2_1 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 344)  (527 344)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.input_2_4
 (36 8)  (528 344)  (528 344)  LC_4 Logic Functioning bit
 (37 8)  (529 344)  (529 344)  LC_4 Logic Functioning bit
 (38 8)  (530 344)  (530 344)  LC_4 Logic Functioning bit
 (42 8)  (534 344)  (534 344)  LC_4 Logic Functioning bit
 (45 8)  (537 344)  (537 344)  LC_4 Logic Functioning bit
 (48 8)  (540 344)  (540 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (14 9)  (506 345)  (506 345)  routing T_10_21.tnl_op_0 <X> T_10_21.lc_trk_g2_0
 (15 9)  (507 345)  (507 345)  routing T_10_21.tnl_op_0 <X> T_10_21.lc_trk_g2_0
 (17 9)  (509 345)  (509 345)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (518 345)  (518 345)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 345)  (519 345)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 345)  (521 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 345)  (524 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (525 345)  (525 345)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.input_2_4
 (36 9)  (528 345)  (528 345)  LC_4 Logic Functioning bit
 (37 9)  (529 345)  (529 345)  LC_4 Logic Functioning bit
 (42 9)  (534 345)  (534 345)  LC_4 Logic Functioning bit
 (43 9)  (535 345)  (535 345)  LC_4 Logic Functioning bit
 (48 9)  (540 345)  (540 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (506 346)  (506 346)  routing T_10_21.wire_logic_cluster/lc_4/out <X> T_10_21.lc_trk_g2_4
 (21 10)  (513 346)  (513 346)  routing T_10_21.wire_logic_cluster/lc_7/out <X> T_10_21.lc_trk_g2_7
 (22 10)  (514 346)  (514 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (17 11)  (509 347)  (509 347)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (3 12)  (495 348)  (495 348)  routing T_10_21.sp12_v_b_1 <X> T_10_21.sp12_h_r_1
 (10 12)  (502 348)  (502 348)  routing T_10_21.sp4_v_t_40 <X> T_10_21.sp4_h_r_10
 (12 12)  (504 348)  (504 348)  routing T_10_21.sp4_v_t_46 <X> T_10_21.sp4_h_r_11
 (26 12)  (518 348)  (518 348)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 348)  (519 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 348)  (520 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 348)  (522 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 348)  (525 348)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 348)  (526 348)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 348)  (528 348)  LC_6 Logic Functioning bit
 (45 12)  (537 348)  (537 348)  LC_6 Logic Functioning bit
 (3 13)  (495 349)  (495 349)  routing T_10_21.sp12_v_b_1 <X> T_10_21.sp12_h_r_1
 (8 13)  (500 349)  (500 349)  routing T_10_21.sp4_h_r_10 <X> T_10_21.sp4_v_b_10
 (14 13)  (506 349)  (506 349)  routing T_10_21.tnl_op_0 <X> T_10_21.lc_trk_g3_0
 (15 13)  (507 349)  (507 349)  routing T_10_21.tnl_op_0 <X> T_10_21.lc_trk_g3_0
 (17 13)  (509 349)  (509 349)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 349)  (522 349)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 349)  (524 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (526 349)  (526 349)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.input_2_6
 (36 13)  (528 349)  (528 349)  LC_6 Logic Functioning bit
 (37 13)  (529 349)  (529 349)  LC_6 Logic Functioning bit
 (38 13)  (530 349)  (530 349)  LC_6 Logic Functioning bit
 (41 13)  (533 349)  (533 349)  LC_6 Logic Functioning bit
 (43 13)  (535 349)  (535 349)  LC_6 Logic Functioning bit
 (46 13)  (538 349)  (538 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (4 14)  (496 350)  (496 350)  routing T_10_21.sp4_h_r_3 <X> T_10_21.sp4_v_t_44
 (6 14)  (498 350)  (498 350)  routing T_10_21.sp4_h_r_3 <X> T_10_21.sp4_v_t_44
 (17 14)  (509 350)  (509 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (517 350)  (517 350)  routing T_10_21.wire_logic_cluster/lc_6/out <X> T_10_21.lc_trk_g3_6
 (26 14)  (518 350)  (518 350)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 350)  (519 350)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 350)  (521 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 350)  (522 350)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 350)  (523 350)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 350)  (524 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 350)  (525 350)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 350)  (526 350)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 350)  (528 350)  LC_7 Logic Functioning bit
 (45 14)  (537 350)  (537 350)  LC_7 Logic Functioning bit
 (52 14)  (544 350)  (544 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (497 351)  (497 351)  routing T_10_21.sp4_h_r_3 <X> T_10_21.sp4_v_t_44
 (14 15)  (506 351)  (506 351)  routing T_10_21.sp4_r_v_b_44 <X> T_10_21.lc_trk_g3_4
 (17 15)  (509 351)  (509 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (514 351)  (514 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (518 351)  (518 351)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 351)  (520 351)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 351)  (521 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (524 351)  (524 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (525 351)  (525 351)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.input_2_7
 (35 15)  (527 351)  (527 351)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.input_2_7
 (36 15)  (528 351)  (528 351)  LC_7 Logic Functioning bit
 (37 15)  (529 351)  (529 351)  LC_7 Logic Functioning bit
 (39 15)  (531 351)  (531 351)  LC_7 Logic Functioning bit
 (40 15)  (532 351)  (532 351)  LC_7 Logic Functioning bit
 (42 15)  (534 351)  (534 351)  LC_7 Logic Functioning bit


LogicTile_11_21

 (11 0)  (557 336)  (557 336)  routing T_11_21.sp4_v_t_46 <X> T_11_21.sp4_v_b_2
 (17 0)  (563 336)  (563 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 336)  (564 336)  routing T_11_21.wire_logic_cluster/lc_1/out <X> T_11_21.lc_trk_g0_1
 (27 0)  (573 336)  (573 336)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 336)  (574 336)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 336)  (579 336)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 336)  (580 336)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 336)  (583 336)  LC_0 Logic Functioning bit
 (38 0)  (584 336)  (584 336)  LC_0 Logic Functioning bit
 (39 0)  (585 336)  (585 336)  LC_0 Logic Functioning bit
 (43 0)  (589 336)  (589 336)  LC_0 Logic Functioning bit
 (45 0)  (591 336)  (591 336)  LC_0 Logic Functioning bit
 (12 1)  (558 337)  (558 337)  routing T_11_21.sp4_v_t_46 <X> T_11_21.sp4_v_b_2
 (22 1)  (568 337)  (568 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (569 337)  (569 337)  routing T_11_21.sp4_h_r_2 <X> T_11_21.lc_trk_g0_2
 (24 1)  (570 337)  (570 337)  routing T_11_21.sp4_h_r_2 <X> T_11_21.lc_trk_g0_2
 (25 1)  (571 337)  (571 337)  routing T_11_21.sp4_h_r_2 <X> T_11_21.lc_trk_g0_2
 (28 1)  (574 337)  (574 337)  routing T_11_21.lc_trk_g2_0 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 337)  (575 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 337)  (576 337)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 337)  (578 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 337)  (580 337)  routing T_11_21.lc_trk_g1_1 <X> T_11_21.input_2_0
 (36 1)  (582 337)  (582 337)  LC_0 Logic Functioning bit
 (37 1)  (583 337)  (583 337)  LC_0 Logic Functioning bit
 (38 1)  (584 337)  (584 337)  LC_0 Logic Functioning bit
 (39 1)  (585 337)  (585 337)  LC_0 Logic Functioning bit
 (51 1)  (597 337)  (597 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 338)  (546 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (1 2)  (547 338)  (547 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 338)  (560 338)  routing T_11_21.sp4_h_l_9 <X> T_11_21.lc_trk_g0_4
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 338)  (580 338)  routing T_11_21.lc_trk_g1_1 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 338)  (583 338)  LC_1 Logic Functioning bit
 (39 2)  (585 338)  (585 338)  LC_1 Logic Functioning bit
 (41 2)  (587 338)  (587 338)  LC_1 Logic Functioning bit
 (43 2)  (589 338)  (589 338)  LC_1 Logic Functioning bit
 (45 2)  (591 338)  (591 338)  LC_1 Logic Functioning bit
 (14 3)  (560 339)  (560 339)  routing T_11_21.sp4_h_l_9 <X> T_11_21.lc_trk_g0_4
 (15 3)  (561 339)  (561 339)  routing T_11_21.sp4_h_l_9 <X> T_11_21.lc_trk_g0_4
 (16 3)  (562 339)  (562 339)  routing T_11_21.sp4_h_l_9 <X> T_11_21.lc_trk_g0_4
 (17 3)  (563 339)  (563 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (572 339)  (572 339)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 339)  (573 339)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 339)  (574 339)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 339)  (582 339)  LC_1 Logic Functioning bit
 (38 3)  (584 339)  (584 339)  LC_1 Logic Functioning bit
 (40 3)  (586 339)  (586 339)  LC_1 Logic Functioning bit
 (42 3)  (588 339)  (588 339)  LC_1 Logic Functioning bit
 (0 4)  (546 340)  (546 340)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (1 4)  (547 340)  (547 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (13 4)  (559 340)  (559 340)  routing T_11_21.sp4_v_t_40 <X> T_11_21.sp4_v_b_5
 (17 4)  (563 340)  (563 340)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (564 340)  (564 340)  routing T_11_21.wire_logic_cluster/lc_1/out <X> T_11_21.lc_trk_g1_1
 (21 4)  (567 340)  (567 340)  routing T_11_21.sp4_v_b_3 <X> T_11_21.lc_trk_g1_3
 (22 4)  (568 340)  (568 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (569 340)  (569 340)  routing T_11_21.sp4_v_b_3 <X> T_11_21.lc_trk_g1_3
 (1 5)  (547 341)  (547 341)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (26 6)  (572 342)  (572 342)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 342)  (576 342)  routing T_11_21.lc_trk_g0_4 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 342)  (580 342)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 342)  (582 342)  LC_3 Logic Functioning bit
 (38 6)  (584 342)  (584 342)  LC_3 Logic Functioning bit
 (41 6)  (587 342)  (587 342)  LC_3 Logic Functioning bit
 (43 6)  (589 342)  (589 342)  LC_3 Logic Functioning bit
 (28 7)  (574 343)  (574 343)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 343)  (577 343)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 343)  (583 343)  LC_3 Logic Functioning bit
 (39 7)  (585 343)  (585 343)  LC_3 Logic Functioning bit
 (41 7)  (587 343)  (587 343)  LC_3 Logic Functioning bit
 (43 7)  (589 343)  (589 343)  LC_3 Logic Functioning bit
 (48 7)  (594 343)  (594 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (551 344)  (551 344)  routing T_11_21.sp4_v_b_0 <X> T_11_21.sp4_h_r_6
 (6 8)  (552 344)  (552 344)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_b_6
 (17 8)  (563 344)  (563 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (567 344)  (567 344)  routing T_11_21.sp4_h_r_35 <X> T_11_21.lc_trk_g2_3
 (22 8)  (568 344)  (568 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (569 344)  (569 344)  routing T_11_21.sp4_h_r_35 <X> T_11_21.lc_trk_g2_3
 (24 8)  (570 344)  (570 344)  routing T_11_21.sp4_h_r_35 <X> T_11_21.lc_trk_g2_3
 (29 8)  (575 344)  (575 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 344)  (579 344)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 344)  (580 344)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (41 8)  (587 344)  (587 344)  LC_4 Logic Functioning bit
 (43 8)  (589 344)  (589 344)  LC_4 Logic Functioning bit
 (45 8)  (591 344)  (591 344)  LC_4 Logic Functioning bit
 (51 8)  (597 344)  (597 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (550 345)  (550 345)  routing T_11_21.sp4_v_b_0 <X> T_11_21.sp4_h_r_6
 (6 9)  (552 345)  (552 345)  routing T_11_21.sp4_v_b_0 <X> T_11_21.sp4_h_r_6
 (15 9)  (561 345)  (561 345)  routing T_11_21.sp4_v_t_29 <X> T_11_21.lc_trk_g2_0
 (16 9)  (562 345)  (562 345)  routing T_11_21.sp4_v_t_29 <X> T_11_21.lc_trk_g2_0
 (17 9)  (563 345)  (563 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (564 345)  (564 345)  routing T_11_21.sp4_r_v_b_33 <X> T_11_21.lc_trk_g2_1
 (22 9)  (568 345)  (568 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 345)  (569 345)  routing T_11_21.sp4_v_b_42 <X> T_11_21.lc_trk_g2_2
 (24 9)  (570 345)  (570 345)  routing T_11_21.sp4_v_b_42 <X> T_11_21.lc_trk_g2_2
 (28 9)  (574 345)  (574 345)  routing T_11_21.lc_trk_g2_0 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 345)  (577 345)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 345)  (582 345)  LC_4 Logic Functioning bit
 (37 9)  (583 345)  (583 345)  LC_4 Logic Functioning bit
 (38 9)  (584 345)  (584 345)  LC_4 Logic Functioning bit
 (39 9)  (585 345)  (585 345)  LC_4 Logic Functioning bit
 (40 9)  (586 345)  (586 345)  LC_4 Logic Functioning bit
 (42 9)  (588 345)  (588 345)  LC_4 Logic Functioning bit
 (14 10)  (560 346)  (560 346)  routing T_11_21.sp4_h_r_44 <X> T_11_21.lc_trk_g2_4
 (17 10)  (563 346)  (563 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (573 346)  (573 346)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 346)  (574 346)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 346)  (575 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 346)  (578 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 346)  (582 346)  LC_5 Logic Functioning bit
 (37 10)  (583 346)  (583 346)  LC_5 Logic Functioning bit
 (38 10)  (584 346)  (584 346)  LC_5 Logic Functioning bit
 (39 10)  (585 346)  (585 346)  LC_5 Logic Functioning bit
 (41 10)  (587 346)  (587 346)  LC_5 Logic Functioning bit
 (43 10)  (589 346)  (589 346)  LC_5 Logic Functioning bit
 (52 10)  (598 346)  (598 346)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (560 347)  (560 347)  routing T_11_21.sp4_h_r_44 <X> T_11_21.lc_trk_g2_4
 (15 11)  (561 347)  (561 347)  routing T_11_21.sp4_h_r_44 <X> T_11_21.lc_trk_g2_4
 (16 11)  (562 347)  (562 347)  routing T_11_21.sp4_h_r_44 <X> T_11_21.lc_trk_g2_4
 (17 11)  (563 347)  (563 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (564 347)  (564 347)  routing T_11_21.sp4_r_v_b_37 <X> T_11_21.lc_trk_g2_5
 (26 11)  (572 347)  (572 347)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 347)  (574 347)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 347)  (575 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 347)  (576 347)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 347)  (577 347)  routing T_11_21.lc_trk_g0_2 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 347)  (582 347)  LC_5 Logic Functioning bit
 (38 11)  (584 347)  (584 347)  LC_5 Logic Functioning bit
 (3 12)  (549 348)  (549 348)  routing T_11_21.sp12_v_b_1 <X> T_11_21.sp12_h_r_1
 (5 12)  (551 348)  (551 348)  routing T_11_21.sp4_v_b_9 <X> T_11_21.sp4_h_r_9
 (14 12)  (560 348)  (560 348)  routing T_11_21.wire_logic_cluster/lc_0/out <X> T_11_21.lc_trk_g3_0
 (15 12)  (561 348)  (561 348)  routing T_11_21.sp4_h_r_41 <X> T_11_21.lc_trk_g3_1
 (16 12)  (562 348)  (562 348)  routing T_11_21.sp4_h_r_41 <X> T_11_21.lc_trk_g3_1
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (564 348)  (564 348)  routing T_11_21.sp4_h_r_41 <X> T_11_21.lc_trk_g3_1
 (21 12)  (567 348)  (567 348)  routing T_11_21.sp4_v_t_22 <X> T_11_21.lc_trk_g3_3
 (22 12)  (568 348)  (568 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 348)  (569 348)  routing T_11_21.sp4_v_t_22 <X> T_11_21.lc_trk_g3_3
 (25 12)  (571 348)  (571 348)  routing T_11_21.rgt_op_2 <X> T_11_21.lc_trk_g3_2
 (28 12)  (574 348)  (574 348)  routing T_11_21.lc_trk_g2_1 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 348)  (575 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 348)  (578 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 348)  (579 348)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 348)  (582 348)  LC_6 Logic Functioning bit
 (38 12)  (584 348)  (584 348)  LC_6 Logic Functioning bit
 (41 12)  (587 348)  (587 348)  LC_6 Logic Functioning bit
 (43 12)  (589 348)  (589 348)  LC_6 Logic Functioning bit
 (3 13)  (549 349)  (549 349)  routing T_11_21.sp12_v_b_1 <X> T_11_21.sp12_h_r_1
 (6 13)  (552 349)  (552 349)  routing T_11_21.sp4_v_b_9 <X> T_11_21.sp4_h_r_9
 (9 13)  (555 349)  (555 349)  routing T_11_21.sp4_v_t_47 <X> T_11_21.sp4_v_b_10
 (17 13)  (563 349)  (563 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (564 349)  (564 349)  routing T_11_21.sp4_h_r_41 <X> T_11_21.lc_trk_g3_1
 (21 13)  (567 349)  (567 349)  routing T_11_21.sp4_v_t_22 <X> T_11_21.lc_trk_g3_3
 (22 13)  (568 349)  (568 349)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 349)  (570 349)  routing T_11_21.rgt_op_2 <X> T_11_21.lc_trk_g3_2
 (27 13)  (573 349)  (573 349)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 349)  (574 349)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 349)  (575 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 349)  (577 349)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 349)  (583 349)  LC_6 Logic Functioning bit
 (39 13)  (585 349)  (585 349)  LC_6 Logic Functioning bit
 (41 13)  (587 349)  (587 349)  LC_6 Logic Functioning bit
 (43 13)  (589 349)  (589 349)  LC_6 Logic Functioning bit
 (48 13)  (594 349)  (594 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (546 350)  (546 350)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 350)  (547 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (547 351)  (547 351)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_7/s_r


LogicTile_12_21

 (15 0)  (615 336)  (615 336)  routing T_12_21.lft_op_1 <X> T_12_21.lc_trk_g0_1
 (17 0)  (617 336)  (617 336)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 336)  (618 336)  routing T_12_21.lft_op_1 <X> T_12_21.lc_trk_g0_1
 (21 0)  (621 336)  (621 336)  routing T_12_21.wire_logic_cluster/lc_3/out <X> T_12_21.lc_trk_g0_3
 (22 0)  (622 336)  (622 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (627 336)  (627 336)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 336)  (629 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 336)  (630 336)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 336)  (634 336)  routing T_12_21.lc_trk_g1_0 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 336)  (636 336)  LC_0 Logic Functioning bit
 (37 0)  (637 336)  (637 336)  LC_0 Logic Functioning bit
 (39 0)  (639 336)  (639 336)  LC_0 Logic Functioning bit
 (43 0)  (643 336)  (643 336)  LC_0 Logic Functioning bit
 (45 0)  (645 336)  (645 336)  LC_0 Logic Functioning bit
 (51 0)  (651 336)  (651 336)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (652 336)  (652 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (608 337)  (608 337)  routing T_12_21.sp4_h_r_1 <X> T_12_21.sp4_v_b_1
 (22 1)  (622 337)  (622 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 337)  (623 337)  routing T_12_21.sp4_v_b_18 <X> T_12_21.lc_trk_g0_2
 (24 1)  (624 337)  (624 337)  routing T_12_21.sp4_v_b_18 <X> T_12_21.lc_trk_g0_2
 (26 1)  (626 337)  (626 337)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 337)  (627 337)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 337)  (628 337)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 337)  (629 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 337)  (630 337)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 337)  (632 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 337)  (634 337)  routing T_12_21.lc_trk_g1_1 <X> T_12_21.input_2_0
 (36 1)  (636 337)  (636 337)  LC_0 Logic Functioning bit
 (37 1)  (637 337)  (637 337)  LC_0 Logic Functioning bit
 (38 1)  (638 337)  (638 337)  LC_0 Logic Functioning bit
 (39 1)  (639 337)  (639 337)  LC_0 Logic Functioning bit
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 338)  (614 338)  routing T_12_21.wire_logic_cluster/lc_4/out <X> T_12_21.lc_trk_g0_4
 (15 2)  (615 338)  (615 338)  routing T_12_21.sp12_h_r_5 <X> T_12_21.lc_trk_g0_5
 (17 2)  (617 338)  (617 338)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (618 338)  (618 338)  routing T_12_21.sp12_h_r_5 <X> T_12_21.lc_trk_g0_5
 (28 2)  (628 338)  (628 338)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 338)  (631 338)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 338)  (633 338)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 338)  (634 338)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 338)  (635 338)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.input_2_1
 (36 2)  (636 338)  (636 338)  LC_1 Logic Functioning bit
 (48 2)  (648 338)  (648 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (618 339)  (618 339)  routing T_12_21.sp12_h_r_5 <X> T_12_21.lc_trk_g0_5
 (22 3)  (622 339)  (622 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 339)  (624 339)  routing T_12_21.top_op_6 <X> T_12_21.lc_trk_g0_6
 (25 3)  (625 339)  (625 339)  routing T_12_21.top_op_6 <X> T_12_21.lc_trk_g0_6
 (29 3)  (629 339)  (629 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 339)  (630 339)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 339)  (632 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (634 339)  (634 339)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.input_2_1
 (14 4)  (614 340)  (614 340)  routing T_12_21.wire_logic_cluster/lc_0/out <X> T_12_21.lc_trk_g1_0
 (16 4)  (616 340)  (616 340)  routing T_12_21.sp12_h_r_9 <X> T_12_21.lc_trk_g1_1
 (17 4)  (617 340)  (617 340)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (25 4)  (625 340)  (625 340)  routing T_12_21.wire_logic_cluster/lc_2/out <X> T_12_21.lc_trk_g1_2
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 340)  (634 340)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 340)  (635 340)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.input_2_2
 (39 4)  (639 340)  (639 340)  LC_2 Logic Functioning bit
 (41 4)  (641 340)  (641 340)  LC_2 Logic Functioning bit
 (45 4)  (645 340)  (645 340)  LC_2 Logic Functioning bit
 (17 5)  (617 341)  (617 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (622 341)  (622 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (627 341)  (627 341)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 341)  (628 341)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 341)  (629 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 341)  (631 341)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 341)  (632 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (635 341)  (635 341)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.input_2_2
 (38 5)  (638 341)  (638 341)  LC_2 Logic Functioning bit
 (40 5)  (640 341)  (640 341)  LC_2 Logic Functioning bit
 (8 6)  (608 342)  (608 342)  routing T_12_21.sp4_v_t_47 <X> T_12_21.sp4_h_l_41
 (9 6)  (609 342)  (609 342)  routing T_12_21.sp4_v_t_47 <X> T_12_21.sp4_h_l_41
 (10 6)  (610 342)  (610 342)  routing T_12_21.sp4_v_t_47 <X> T_12_21.sp4_h_l_41
 (14 6)  (614 342)  (614 342)  routing T_12_21.lft_op_4 <X> T_12_21.lc_trk_g1_4
 (15 6)  (615 342)  (615 342)  routing T_12_21.sp4_v_b_21 <X> T_12_21.lc_trk_g1_5
 (16 6)  (616 342)  (616 342)  routing T_12_21.sp4_v_b_21 <X> T_12_21.lc_trk_g1_5
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (621 342)  (621 342)  routing T_12_21.sp4_v_b_15 <X> T_12_21.lc_trk_g1_7
 (22 6)  (622 342)  (622 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (623 342)  (623 342)  routing T_12_21.sp4_v_b_15 <X> T_12_21.lc_trk_g1_7
 (27 6)  (627 342)  (627 342)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 342)  (630 342)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (635 342)  (635 342)  routing T_12_21.lc_trk_g2_5 <X> T_12_21.input_2_3
 (36 6)  (636 342)  (636 342)  LC_3 Logic Functioning bit
 (45 6)  (645 342)  (645 342)  LC_3 Logic Functioning bit
 (46 6)  (646 342)  (646 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (615 343)  (615 343)  routing T_12_21.lft_op_4 <X> T_12_21.lc_trk_g1_4
 (17 7)  (617 343)  (617 343)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (621 343)  (621 343)  routing T_12_21.sp4_v_b_15 <X> T_12_21.lc_trk_g1_7
 (22 7)  (622 343)  (622 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 343)  (623 343)  routing T_12_21.sp4_v_b_22 <X> T_12_21.lc_trk_g1_6
 (24 7)  (624 343)  (624 343)  routing T_12_21.sp4_v_b_22 <X> T_12_21.lc_trk_g1_6
 (26 7)  (626 343)  (626 343)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 343)  (629 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 343)  (630 343)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 343)  (631 343)  routing T_12_21.lc_trk_g0_2 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 343)  (632 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (633 343)  (633 343)  routing T_12_21.lc_trk_g2_5 <X> T_12_21.input_2_3
 (36 7)  (636 343)  (636 343)  LC_3 Logic Functioning bit
 (37 7)  (637 343)  (637 343)  LC_3 Logic Functioning bit
 (39 7)  (639 343)  (639 343)  LC_3 Logic Functioning bit
 (25 8)  (625 344)  (625 344)  routing T_12_21.wire_logic_cluster/lc_2/out <X> T_12_21.lc_trk_g2_2
 (26 8)  (626 344)  (626 344)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 344)  (627 344)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 344)  (630 344)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 344)  (633 344)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 344)  (634 344)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 344)  (635 344)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.input_2_4
 (36 8)  (636 344)  (636 344)  LC_4 Logic Functioning bit
 (38 8)  (638 344)  (638 344)  LC_4 Logic Functioning bit
 (42 8)  (642 344)  (642 344)  LC_4 Logic Functioning bit
 (43 8)  (643 344)  (643 344)  LC_4 Logic Functioning bit
 (45 8)  (645 344)  (645 344)  LC_4 Logic Functioning bit
 (22 9)  (622 345)  (622 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (627 345)  (627 345)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 345)  (629 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 345)  (630 345)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 345)  (631 345)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 345)  (632 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (642 345)  (642 345)  LC_4 Logic Functioning bit
 (43 9)  (643 345)  (643 345)  LC_4 Logic Functioning bit
 (46 9)  (646 345)  (646 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (614 346)  (614 346)  routing T_12_21.sp4_v_t_17 <X> T_12_21.lc_trk_g2_4
 (16 10)  (616 346)  (616 346)  routing T_12_21.sp4_v_t_16 <X> T_12_21.lc_trk_g2_5
 (17 10)  (617 346)  (617 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (618 346)  (618 346)  routing T_12_21.sp4_v_t_16 <X> T_12_21.lc_trk_g2_5
 (16 11)  (616 347)  (616 347)  routing T_12_21.sp4_v_t_17 <X> T_12_21.lc_trk_g2_4
 (17 11)  (617 347)  (617 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (4 12)  (604 348)  (604 348)  routing T_12_21.sp4_v_t_36 <X> T_12_21.sp4_v_b_9
 (6 12)  (606 348)  (606 348)  routing T_12_21.sp4_v_t_36 <X> T_12_21.sp4_v_b_9
 (17 12)  (617 348)  (617 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (621 348)  (621 348)  routing T_12_21.sp4_h_r_35 <X> T_12_21.lc_trk_g3_3
 (22 12)  (622 348)  (622 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 348)  (623 348)  routing T_12_21.sp4_h_r_35 <X> T_12_21.lc_trk_g3_3
 (24 12)  (624 348)  (624 348)  routing T_12_21.sp4_h_r_35 <X> T_12_21.lc_trk_g3_3
 (25 12)  (625 348)  (625 348)  routing T_12_21.sp4_h_r_34 <X> T_12_21.lc_trk_g3_2
 (26 12)  (626 348)  (626 348)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 348)  (630 348)  routing T_12_21.lc_trk_g0_5 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 348)  (631 348)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 348)  (633 348)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 348)  (634 348)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (46 12)  (646 348)  (646 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 349)  (623 349)  routing T_12_21.sp4_h_r_34 <X> T_12_21.lc_trk_g3_2
 (24 13)  (624 349)  (624 349)  routing T_12_21.sp4_h_r_34 <X> T_12_21.lc_trk_g3_2
 (28 13)  (628 349)  (628 349)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 349)  (629 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 349)  (631 349)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (41 13)  (641 349)  (641 349)  LC_6 Logic Functioning bit
 (43 13)  (643 349)  (643 349)  LC_6 Logic Functioning bit
 (5 14)  (605 350)  (605 350)  routing T_12_21.sp4_v_t_44 <X> T_12_21.sp4_h_l_44
 (16 14)  (616 350)  (616 350)  routing T_12_21.sp12_v_t_10 <X> T_12_21.lc_trk_g3_5
 (17 14)  (617 350)  (617 350)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (625 350)  (625 350)  routing T_12_21.sp12_v_b_6 <X> T_12_21.lc_trk_g3_6
 (6 15)  (606 351)  (606 351)  routing T_12_21.sp4_v_t_44 <X> T_12_21.sp4_h_l_44
 (22 15)  (622 351)  (622 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (624 351)  (624 351)  routing T_12_21.sp12_v_b_6 <X> T_12_21.lc_trk_g3_6
 (25 15)  (625 351)  (625 351)  routing T_12_21.sp12_v_b_6 <X> T_12_21.lc_trk_g3_6


LogicTile_13_21

 (5 0)  (659 336)  (659 336)  routing T_13_21.sp4_v_b_6 <X> T_13_21.sp4_h_r_0
 (14 0)  (668 336)  (668 336)  routing T_13_21.wire_logic_cluster/lc_0/out <X> T_13_21.lc_trk_g0_0
 (26 0)  (680 336)  (680 336)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 336)  (681 336)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 336)  (682 336)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 336)  (687 336)  routing T_13_21.lc_trk_g2_1 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 336)  (690 336)  LC_0 Logic Functioning bit
 (37 0)  (691 336)  (691 336)  LC_0 Logic Functioning bit
 (38 0)  (692 336)  (692 336)  LC_0 Logic Functioning bit
 (42 0)  (696 336)  (696 336)  LC_0 Logic Functioning bit
 (45 0)  (699 336)  (699 336)  LC_0 Logic Functioning bit
 (46 0)  (700 336)  (700 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (658 337)  (658 337)  routing T_13_21.sp4_v_b_6 <X> T_13_21.sp4_h_r_0
 (6 1)  (660 337)  (660 337)  routing T_13_21.sp4_v_b_6 <X> T_13_21.sp4_h_r_0
 (17 1)  (671 337)  (671 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (680 337)  (680 337)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 337)  (682 337)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 337)  (683 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 337)  (684 337)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 337)  (686 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 337)  (690 337)  LC_0 Logic Functioning bit
 (37 1)  (691 337)  (691 337)  LC_0 Logic Functioning bit
 (42 1)  (696 337)  (696 337)  LC_0 Logic Functioning bit
 (43 1)  (697 337)  (697 337)  LC_0 Logic Functioning bit
 (51 1)  (705 337)  (705 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 338)  (668 338)  routing T_13_21.wire_logic_cluster/lc_4/out <X> T_13_21.lc_trk_g0_4
 (21 2)  (675 338)  (675 338)  routing T_13_21.wire_logic_cluster/lc_7/out <X> T_13_21.lc_trk_g0_7
 (22 2)  (676 338)  (676 338)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (679 338)  (679 338)  routing T_13_21.sp4_h_r_14 <X> T_13_21.lc_trk_g0_6
 (26 2)  (680 338)  (680 338)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 338)  (683 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 338)  (684 338)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 338)  (687 338)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 338)  (688 338)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 338)  (690 338)  LC_1 Logic Functioning bit
 (37 2)  (691 338)  (691 338)  LC_1 Logic Functioning bit
 (39 2)  (693 338)  (693 338)  LC_1 Logic Functioning bit
 (43 2)  (697 338)  (697 338)  LC_1 Logic Functioning bit
 (45 2)  (699 338)  (699 338)  LC_1 Logic Functioning bit
 (47 2)  (701 338)  (701 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (8 3)  (662 339)  (662 339)  routing T_13_21.sp4_h_l_36 <X> T_13_21.sp4_v_t_36
 (17 3)  (671 339)  (671 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (676 339)  (676 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 339)  (677 339)  routing T_13_21.sp4_h_r_14 <X> T_13_21.lc_trk_g0_6
 (24 3)  (678 339)  (678 339)  routing T_13_21.sp4_h_r_14 <X> T_13_21.lc_trk_g0_6
 (26 3)  (680 339)  (680 339)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 339)  (682 339)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 339)  (683 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 339)  (686 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (687 339)  (687 339)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.input_2_1
 (34 3)  (688 339)  (688 339)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.input_2_1
 (35 3)  (689 339)  (689 339)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.input_2_1
 (36 3)  (690 339)  (690 339)  LC_1 Logic Functioning bit
 (38 3)  (692 339)  (692 339)  LC_1 Logic Functioning bit
 (10 4)  (664 340)  (664 340)  routing T_13_21.sp4_v_t_46 <X> T_13_21.sp4_h_r_4
 (16 4)  (670 340)  (670 340)  routing T_13_21.sp4_v_b_9 <X> T_13_21.lc_trk_g1_1
 (17 4)  (671 340)  (671 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (672 340)  (672 340)  routing T_13_21.sp4_v_b_9 <X> T_13_21.lc_trk_g1_1
 (21 4)  (675 340)  (675 340)  routing T_13_21.wire_logic_cluster/lc_3/out <X> T_13_21.lc_trk_g1_3
 (22 4)  (676 340)  (676 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (681 340)  (681 340)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 340)  (682 340)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 340)  (683 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 340)  (685 340)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 340)  (686 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 340)  (687 340)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 340)  (689 340)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.input_2_2
 (36 4)  (690 340)  (690 340)  LC_2 Logic Functioning bit
 (41 4)  (695 340)  (695 340)  LC_2 Logic Functioning bit
 (43 4)  (697 340)  (697 340)  LC_2 Logic Functioning bit
 (45 4)  (699 340)  (699 340)  LC_2 Logic Functioning bit
 (18 5)  (672 341)  (672 341)  routing T_13_21.sp4_v_b_9 <X> T_13_21.lc_trk_g1_1
 (26 5)  (680 341)  (680 341)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 341)  (682 341)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 341)  (683 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 341)  (684 341)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 341)  (685 341)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 341)  (686 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (688 341)  (688 341)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.input_2_2
 (36 5)  (690 341)  (690 341)  LC_2 Logic Functioning bit
 (40 5)  (694 341)  (694 341)  LC_2 Logic Functioning bit
 (42 5)  (696 341)  (696 341)  LC_2 Logic Functioning bit
 (15 6)  (669 342)  (669 342)  routing T_13_21.sp4_h_r_21 <X> T_13_21.lc_trk_g1_5
 (16 6)  (670 342)  (670 342)  routing T_13_21.sp4_h_r_21 <X> T_13_21.lc_trk_g1_5
 (17 6)  (671 342)  (671 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (672 342)  (672 342)  routing T_13_21.sp4_h_r_21 <X> T_13_21.lc_trk_g1_5
 (25 6)  (679 342)  (679 342)  routing T_13_21.sp4_v_t_3 <X> T_13_21.lc_trk_g1_6
 (27 6)  (681 342)  (681 342)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 342)  (688 342)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 342)  (690 342)  LC_3 Logic Functioning bit
 (37 6)  (691 342)  (691 342)  LC_3 Logic Functioning bit
 (38 6)  (692 342)  (692 342)  LC_3 Logic Functioning bit
 (39 6)  (693 342)  (693 342)  LC_3 Logic Functioning bit
 (41 6)  (695 342)  (695 342)  LC_3 Logic Functioning bit
 (43 6)  (697 342)  (697 342)  LC_3 Logic Functioning bit
 (45 6)  (699 342)  (699 342)  LC_3 Logic Functioning bit
 (47 6)  (701 342)  (701 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (702 342)  (702 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (52 6)  (706 342)  (706 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (707 342)  (707 342)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (15 7)  (669 343)  (669 343)  routing T_13_21.sp4_v_t_9 <X> T_13_21.lc_trk_g1_4
 (16 7)  (670 343)  (670 343)  routing T_13_21.sp4_v_t_9 <X> T_13_21.lc_trk_g1_4
 (17 7)  (671 343)  (671 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (672 343)  (672 343)  routing T_13_21.sp4_h_r_21 <X> T_13_21.lc_trk_g1_5
 (22 7)  (676 343)  (676 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 343)  (677 343)  routing T_13_21.sp4_v_t_3 <X> T_13_21.lc_trk_g1_6
 (25 7)  (679 343)  (679 343)  routing T_13_21.sp4_v_t_3 <X> T_13_21.lc_trk_g1_6
 (26 7)  (680 343)  (680 343)  routing T_13_21.lc_trk_g2_3 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 343)  (682 343)  routing T_13_21.lc_trk_g2_3 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 343)  (683 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 343)  (685 343)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 343)  (691 343)  LC_3 Logic Functioning bit
 (39 7)  (693 343)  (693 343)  LC_3 Logic Functioning bit
 (47 7)  (701 343)  (701 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (53 7)  (707 343)  (707 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (669 344)  (669 344)  routing T_13_21.sp4_h_r_33 <X> T_13_21.lc_trk_g2_1
 (16 8)  (670 344)  (670 344)  routing T_13_21.sp4_h_r_33 <X> T_13_21.lc_trk_g2_1
 (17 8)  (671 344)  (671 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (672 344)  (672 344)  routing T_13_21.sp4_h_r_33 <X> T_13_21.lc_trk_g2_1
 (22 8)  (676 344)  (676 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 344)  (677 344)  routing T_13_21.sp4_h_r_27 <X> T_13_21.lc_trk_g2_3
 (24 8)  (678 344)  (678 344)  routing T_13_21.sp4_h_r_27 <X> T_13_21.lc_trk_g2_3
 (25 8)  (679 344)  (679 344)  routing T_13_21.wire_logic_cluster/lc_2/out <X> T_13_21.lc_trk_g2_2
 (26 8)  (680 344)  (680 344)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 344)  (681 344)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 344)  (682 344)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 344)  (683 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 344)  (685 344)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 344)  (687 344)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 344)  (690 344)  LC_4 Logic Functioning bit
 (41 8)  (695 344)  (695 344)  LC_4 Logic Functioning bit
 (43 8)  (697 344)  (697 344)  LC_4 Logic Functioning bit
 (45 8)  (699 344)  (699 344)  LC_4 Logic Functioning bit
 (51 8)  (705 344)  (705 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (666 345)  (666 345)  routing T_13_21.sp4_h_r_8 <X> T_13_21.sp4_v_b_8
 (21 9)  (675 345)  (675 345)  routing T_13_21.sp4_h_r_27 <X> T_13_21.lc_trk_g2_3
 (22 9)  (676 345)  (676 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (683 345)  (683 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 345)  (684 345)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 345)  (685 345)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 345)  (686 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (687 345)  (687 345)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.input_2_4
 (35 9)  (689 345)  (689 345)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.input_2_4
 (36 9)  (690 345)  (690 345)  LC_4 Logic Functioning bit
 (40 9)  (694 345)  (694 345)  LC_4 Logic Functioning bit
 (42 9)  (696 345)  (696 345)  LC_4 Logic Functioning bit
 (21 10)  (675 346)  (675 346)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g2_7
 (22 10)  (676 346)  (676 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (677 346)  (677 346)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g2_7
 (24 10)  (678 346)  (678 346)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g2_7
 (25 10)  (679 346)  (679 346)  routing T_13_21.sp4_h_r_46 <X> T_13_21.lc_trk_g2_6
 (26 10)  (680 346)  (680 346)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 346)  (681 346)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 346)  (682 346)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 346)  (683 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 346)  (684 346)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 346)  (685 346)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 346)  (689 346)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.input_2_5
 (37 10)  (691 346)  (691 346)  LC_5 Logic Functioning bit
 (41 10)  (695 346)  (695 346)  LC_5 Logic Functioning bit
 (43 10)  (697 346)  (697 346)  LC_5 Logic Functioning bit
 (45 10)  (699 346)  (699 346)  LC_5 Logic Functioning bit
 (46 10)  (700 346)  (700 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (21 11)  (675 347)  (675 347)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g2_7
 (22 11)  (676 347)  (676 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (677 347)  (677 347)  routing T_13_21.sp4_h_r_46 <X> T_13_21.lc_trk_g2_6
 (24 11)  (678 347)  (678 347)  routing T_13_21.sp4_h_r_46 <X> T_13_21.lc_trk_g2_6
 (25 11)  (679 347)  (679 347)  routing T_13_21.sp4_h_r_46 <X> T_13_21.lc_trk_g2_6
 (26 11)  (680 347)  (680 347)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 347)  (681 347)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 347)  (683 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 347)  (685 347)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 347)  (686 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (688 347)  (688 347)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.input_2_5
 (36 11)  (690 347)  (690 347)  LC_5 Logic Functioning bit
 (41 11)  (695 347)  (695 347)  LC_5 Logic Functioning bit
 (43 11)  (697 347)  (697 347)  LC_5 Logic Functioning bit
 (3 12)  (657 348)  (657 348)  routing T_13_21.sp12_v_t_22 <X> T_13_21.sp12_h_r_1
 (11 12)  (665 348)  (665 348)  routing T_13_21.sp4_h_r_6 <X> T_13_21.sp4_v_b_11
 (17 12)  (671 348)  (671 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 348)  (672 348)  routing T_13_21.wire_logic_cluster/lc_1/out <X> T_13_21.lc_trk_g3_1
 (26 12)  (680 348)  (680 348)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 348)  (681 348)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 348)  (682 348)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 348)  (683 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 348)  (685 348)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 348)  (686 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 348)  (687 348)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 348)  (688 348)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 348)  (689 348)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.input_2_6
 (36 12)  (690 348)  (690 348)  LC_6 Logic Functioning bit
 (37 12)  (691 348)  (691 348)  LC_6 Logic Functioning bit
 (39 12)  (693 348)  (693 348)  LC_6 Logic Functioning bit
 (43 12)  (697 348)  (697 348)  LC_6 Logic Functioning bit
 (45 12)  (699 348)  (699 348)  LC_6 Logic Functioning bit
 (52 12)  (706 348)  (706 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (19 13)  (673 349)  (673 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (676 349)  (676 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (680 349)  (680 349)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 349)  (682 349)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 349)  (683 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 349)  (684 349)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 349)  (685 349)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 349)  (686 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (688 349)  (688 349)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.input_2_6
 (36 13)  (690 349)  (690 349)  LC_6 Logic Functioning bit
 (37 13)  (691 349)  (691 349)  LC_6 Logic Functioning bit
 (38 13)  (692 349)  (692 349)  LC_6 Logic Functioning bit
 (39 13)  (693 349)  (693 349)  LC_6 Logic Functioning bit
 (51 13)  (705 349)  (705 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (4 14)  (658 350)  (658 350)  routing T_13_21.sp4_v_b_9 <X> T_13_21.sp4_v_t_44
 (17 14)  (671 350)  (671 350)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 350)  (672 350)  routing T_13_21.wire_logic_cluster/lc_5/out <X> T_13_21.lc_trk_g3_5
 (25 14)  (679 350)  (679 350)  routing T_13_21.wire_logic_cluster/lc_6/out <X> T_13_21.lc_trk_g3_6
 (28 14)  (682 350)  (682 350)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 350)  (683 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 350)  (684 350)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 350)  (686 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 350)  (687 350)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 350)  (689 350)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.input_2_7
 (36 14)  (690 350)  (690 350)  LC_7 Logic Functioning bit
 (37 14)  (691 350)  (691 350)  LC_7 Logic Functioning bit
 (38 14)  (692 350)  (692 350)  LC_7 Logic Functioning bit
 (42 14)  (696 350)  (696 350)  LC_7 Logic Functioning bit
 (45 14)  (699 350)  (699 350)  LC_7 Logic Functioning bit
 (53 14)  (707 350)  (707 350)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (11 15)  (665 351)  (665 351)  routing T_13_21.sp4_h_r_11 <X> T_13_21.sp4_h_l_46
 (22 15)  (676 351)  (676 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 351)  (680 351)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 351)  (681 351)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 351)  (682 351)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 351)  (683 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 351)  (684 351)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 351)  (685 351)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 351)  (686 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (689 351)  (689 351)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.input_2_7
 (36 15)  (690 351)  (690 351)  LC_7 Logic Functioning bit
 (37 15)  (691 351)  (691 351)  LC_7 Logic Functioning bit
 (42 15)  (696 351)  (696 351)  LC_7 Logic Functioning bit
 (43 15)  (697 351)  (697 351)  LC_7 Logic Functioning bit


LogicTile_14_21

 (0 0)  (708 336)  (708 336)  Negative Clock bit

 (12 0)  (720 336)  (720 336)  routing T_14_21.sp4_v_b_8 <X> T_14_21.sp4_h_r_2
 (17 0)  (725 336)  (725 336)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (726 336)  (726 336)  routing T_14_21.bnr_op_1 <X> T_14_21.lc_trk_g0_1
 (22 0)  (730 336)  (730 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (734 336)  (734 336)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 336)  (738 336)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 336)  (739 336)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 336)  (741 336)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (38 0)  (746 336)  (746 336)  LC_0 Logic Functioning bit
 (41 0)  (749 336)  (749 336)  LC_0 Logic Functioning bit
 (11 1)  (719 337)  (719 337)  routing T_14_21.sp4_v_b_8 <X> T_14_21.sp4_h_r_2
 (13 1)  (721 337)  (721 337)  routing T_14_21.sp4_v_b_8 <X> T_14_21.sp4_h_r_2
 (18 1)  (726 337)  (726 337)  routing T_14_21.bnr_op_1 <X> T_14_21.lc_trk_g0_1
 (21 1)  (729 337)  (729 337)  routing T_14_21.sp4_r_v_b_32 <X> T_14_21.lc_trk_g0_3
 (26 1)  (734 337)  (734 337)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 337)  (735 337)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 337)  (740 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 337)  (742 337)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.input_2_0
 (36 1)  (744 337)  (744 337)  LC_0 Logic Functioning bit
 (37 1)  (745 337)  (745 337)  LC_0 Logic Functioning bit
 (38 1)  (746 337)  (746 337)  LC_0 Logic Functioning bit
 (39 1)  (747 337)  (747 337)  LC_0 Logic Functioning bit
 (40 1)  (748 337)  (748 337)  LC_0 Logic Functioning bit
 (42 1)  (750 337)  (750 337)  LC_0 Logic Functioning bit
 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (714 338)  (714 338)  routing T_14_21.sp4_v_b_9 <X> T_14_21.sp4_v_t_37
 (17 2)  (725 338)  (725 338)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (726 338)  (726 338)  routing T_14_21.bnr_op_5 <X> T_14_21.lc_trk_g0_5
 (26 2)  (734 338)  (734 338)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 338)  (735 338)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 338)  (739 338)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 338)  (741 338)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 338)  (742 338)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 338)  (743 338)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.input_2_1
 (40 2)  (748 338)  (748 338)  LC_1 Logic Functioning bit
 (42 2)  (750 338)  (750 338)  LC_1 Logic Functioning bit
 (5 3)  (713 339)  (713 339)  routing T_14_21.sp4_v_b_9 <X> T_14_21.sp4_v_t_37
 (18 3)  (726 339)  (726 339)  routing T_14_21.bnr_op_5 <X> T_14_21.lc_trk_g0_5
 (26 3)  (734 339)  (734 339)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 339)  (736 339)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 339)  (739 339)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 339)  (740 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (41 3)  (749 339)  (749 339)  LC_1 Logic Functioning bit
 (51 3)  (759 339)  (759 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (709 340)  (709 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (712 340)  (712 340)  routing T_14_21.sp4_h_l_38 <X> T_14_21.sp4_v_b_3
 (17 4)  (725 340)  (725 340)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (726 340)  (726 340)  routing T_14_21.bnr_op_1 <X> T_14_21.lc_trk_g1_1
 (21 4)  (729 340)  (729 340)  routing T_14_21.wire_logic_cluster/lc_3/out <X> T_14_21.lc_trk_g1_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 340)  (741 340)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 340)  (742 340)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (38 4)  (746 340)  (746 340)  LC_2 Logic Functioning bit
 (39 4)  (747 340)  (747 340)  LC_2 Logic Functioning bit
 (43 4)  (751 340)  (751 340)  LC_2 Logic Functioning bit
 (0 5)  (708 341)  (708 341)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (1 5)  (709 341)  (709 341)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (3 5)  (711 341)  (711 341)  routing T_14_21.sp12_h_l_23 <X> T_14_21.sp12_h_r_0
 (5 5)  (713 341)  (713 341)  routing T_14_21.sp4_h_l_38 <X> T_14_21.sp4_v_b_3
 (18 5)  (726 341)  (726 341)  routing T_14_21.bnr_op_1 <X> T_14_21.lc_trk_g1_1
 (27 5)  (735 341)  (735 341)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 341)  (736 341)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 341)  (738 341)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 341)  (740 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (742 341)  (742 341)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.input_2_2
 (36 5)  (744 341)  (744 341)  LC_2 Logic Functioning bit
 (37 5)  (745 341)  (745 341)  LC_2 Logic Functioning bit
 (38 5)  (746 341)  (746 341)  LC_2 Logic Functioning bit
 (39 5)  (747 341)  (747 341)  LC_2 Logic Functioning bit
 (42 5)  (750 341)  (750 341)  LC_2 Logic Functioning bit
 (43 5)  (751 341)  (751 341)  LC_2 Logic Functioning bit
 (13 6)  (721 342)  (721 342)  routing T_14_21.sp4_v_b_5 <X> T_14_21.sp4_v_t_40
 (15 6)  (723 342)  (723 342)  routing T_14_21.sp4_h_r_13 <X> T_14_21.lc_trk_g1_5
 (16 6)  (724 342)  (724 342)  routing T_14_21.sp4_h_r_13 <X> T_14_21.lc_trk_g1_5
 (17 6)  (725 342)  (725 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (726 342)  (726 342)  routing T_14_21.sp4_h_r_13 <X> T_14_21.lc_trk_g1_5
 (21 6)  (729 342)  (729 342)  routing T_14_21.wire_logic_cluster/lc_7/out <X> T_14_21.lc_trk_g1_7
 (22 6)  (730 342)  (730 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (734 342)  (734 342)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (31 6)  (739 342)  (739 342)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 342)  (742 342)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 342)  (745 342)  LC_3 Logic Functioning bit
 (38 6)  (746 342)  (746 342)  LC_3 Logic Functioning bit
 (39 6)  (747 342)  (747 342)  LC_3 Logic Functioning bit
 (40 6)  (748 342)  (748 342)  LC_3 Logic Functioning bit
 (41 6)  (749 342)  (749 342)  LC_3 Logic Functioning bit
 (42 6)  (750 342)  (750 342)  LC_3 Logic Functioning bit
 (43 6)  (751 342)  (751 342)  LC_3 Logic Functioning bit
 (50 6)  (758 342)  (758 342)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (716 343)  (716 343)  routing T_14_21.sp4_h_l_41 <X> T_14_21.sp4_v_t_41
 (14 7)  (722 343)  (722 343)  routing T_14_21.sp4_h_r_4 <X> T_14_21.lc_trk_g1_4
 (15 7)  (723 343)  (723 343)  routing T_14_21.sp4_h_r_4 <X> T_14_21.lc_trk_g1_4
 (16 7)  (724 343)  (724 343)  routing T_14_21.sp4_h_r_4 <X> T_14_21.lc_trk_g1_4
 (17 7)  (725 343)  (725 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 343)  (739 343)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 343)  (744 343)  LC_3 Logic Functioning bit
 (38 7)  (746 343)  (746 343)  LC_3 Logic Functioning bit
 (39 7)  (747 343)  (747 343)  LC_3 Logic Functioning bit
 (40 7)  (748 343)  (748 343)  LC_3 Logic Functioning bit
 (41 7)  (749 343)  (749 343)  LC_3 Logic Functioning bit
 (42 7)  (750 343)  (750 343)  LC_3 Logic Functioning bit
 (43 7)  (751 343)  (751 343)  LC_3 Logic Functioning bit
 (4 8)  (712 344)  (712 344)  routing T_14_21.sp4_h_l_43 <X> T_14_21.sp4_v_b_6
 (14 8)  (722 344)  (722 344)  routing T_14_21.wire_logic_cluster/lc_0/out <X> T_14_21.lc_trk_g2_0
 (26 8)  (734 344)  (734 344)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 344)  (739 344)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 344)  (743 344)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.input_2_4
 (40 8)  (748 344)  (748 344)  LC_4 Logic Functioning bit
 (51 8)  (759 344)  (759 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (761 344)  (761 344)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (5 9)  (713 345)  (713 345)  routing T_14_21.sp4_h_l_43 <X> T_14_21.sp4_v_b_6
 (17 9)  (725 345)  (725 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (734 345)  (734 345)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 345)  (735 345)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 345)  (736 345)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 345)  (737 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 345)  (740 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (742 345)  (742 345)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.input_2_4
 (35 9)  (743 345)  (743 345)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.input_2_4
 (41 9)  (749 345)  (749 345)  LC_4 Logic Functioning bit
 (43 9)  (751 345)  (751 345)  LC_4 Logic Functioning bit
 (46 9)  (754 345)  (754 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (13 10)  (721 346)  (721 346)  routing T_14_21.sp4_h_r_8 <X> T_14_21.sp4_v_t_45
 (17 10)  (725 346)  (725 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 346)  (726 346)  routing T_14_21.wire_logic_cluster/lc_5/out <X> T_14_21.lc_trk_g2_5
 (21 10)  (729 346)  (729 346)  routing T_14_21.wire_logic_cluster/lc_7/out <X> T_14_21.lc_trk_g2_7
 (22 10)  (730 346)  (730 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (734 346)  (734 346)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 346)  (735 346)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 346)  (736 346)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 346)  (738 346)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 346)  (741 346)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 346)  (742 346)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 346)  (744 346)  LC_5 Logic Functioning bit
 (38 10)  (746 346)  (746 346)  LC_5 Logic Functioning bit
 (41 10)  (749 346)  (749 346)  LC_5 Logic Functioning bit
 (43 10)  (751 346)  (751 346)  LC_5 Logic Functioning bit
 (12 11)  (720 347)  (720 347)  routing T_14_21.sp4_h_r_8 <X> T_14_21.sp4_v_t_45
 (26 11)  (734 347)  (734 347)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 347)  (736 347)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 347)  (739 347)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 347)  (744 347)  LC_5 Logic Functioning bit
 (37 11)  (745 347)  (745 347)  LC_5 Logic Functioning bit
 (38 11)  (746 347)  (746 347)  LC_5 Logic Functioning bit
 (39 11)  (747 347)  (747 347)  LC_5 Logic Functioning bit
 (40 11)  (748 347)  (748 347)  LC_5 Logic Functioning bit
 (42 11)  (750 347)  (750 347)  LC_5 Logic Functioning bit
 (12 12)  (720 348)  (720 348)  routing T_14_21.sp4_v_b_5 <X> T_14_21.sp4_h_r_11
 (13 12)  (721 348)  (721 348)  routing T_14_21.sp4_h_l_46 <X> T_14_21.sp4_v_b_11
 (14 12)  (722 348)  (722 348)  routing T_14_21.bnl_op_0 <X> T_14_21.lc_trk_g3_0
 (16 12)  (724 348)  (724 348)  routing T_14_21.sp4_v_b_33 <X> T_14_21.lc_trk_g3_1
 (17 12)  (725 348)  (725 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (726 348)  (726 348)  routing T_14_21.sp4_v_b_33 <X> T_14_21.lc_trk_g3_1
 (21 12)  (729 348)  (729 348)  routing T_14_21.sp4_h_r_43 <X> T_14_21.lc_trk_g3_3
 (22 12)  (730 348)  (730 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (731 348)  (731 348)  routing T_14_21.sp4_h_r_43 <X> T_14_21.lc_trk_g3_3
 (24 12)  (732 348)  (732 348)  routing T_14_21.sp4_h_r_43 <X> T_14_21.lc_trk_g3_3
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 348)  (739 348)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 348)  (742 348)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 348)  (744 348)  LC_6 Logic Functioning bit
 (43 12)  (751 348)  (751 348)  LC_6 Logic Functioning bit
 (50 12)  (758 348)  (758 348)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (719 349)  (719 349)  routing T_14_21.sp4_v_b_5 <X> T_14_21.sp4_h_r_11
 (12 13)  (720 349)  (720 349)  routing T_14_21.sp4_h_l_46 <X> T_14_21.sp4_v_b_11
 (13 13)  (721 349)  (721 349)  routing T_14_21.sp4_v_b_5 <X> T_14_21.sp4_h_r_11
 (14 13)  (722 349)  (722 349)  routing T_14_21.bnl_op_0 <X> T_14_21.lc_trk_g3_0
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (726 349)  (726 349)  routing T_14_21.sp4_v_b_33 <X> T_14_21.lc_trk_g3_1
 (21 13)  (729 349)  (729 349)  routing T_14_21.sp4_h_r_43 <X> T_14_21.lc_trk_g3_3
 (27 13)  (735 349)  (735 349)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 349)  (736 349)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 349)  (737 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 349)  (744 349)  LC_6 Logic Functioning bit
 (40 13)  (748 349)  (748 349)  LC_6 Logic Functioning bit
 (42 13)  (750 349)  (750 349)  LC_6 Logic Functioning bit
 (43 13)  (751 349)  (751 349)  LC_6 Logic Functioning bit
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 350)  (723 350)  routing T_14_21.sp4_v_t_32 <X> T_14_21.lc_trk_g3_5
 (16 14)  (724 350)  (724 350)  routing T_14_21.sp4_v_t_32 <X> T_14_21.lc_trk_g3_5
 (17 14)  (725 350)  (725 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (729 350)  (729 350)  routing T_14_21.sp4_v_t_26 <X> T_14_21.lc_trk_g3_7
 (22 14)  (730 350)  (730 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 350)  (731 350)  routing T_14_21.sp4_v_t_26 <X> T_14_21.lc_trk_g3_7
 (26 14)  (734 350)  (734 350)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 350)  (735 350)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 350)  (741 350)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 350)  (744 350)  LC_7 Logic Functioning bit
 (37 14)  (745 350)  (745 350)  LC_7 Logic Functioning bit
 (38 14)  (746 350)  (746 350)  LC_7 Logic Functioning bit
 (45 14)  (753 350)  (753 350)  LC_7 Logic Functioning bit
 (48 14)  (756 350)  (756 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (758 350)  (758 350)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (708 351)  (708 351)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 351)  (709 351)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (4 15)  (712 351)  (712 351)  routing T_14_21.sp4_v_b_4 <X> T_14_21.sp4_h_l_44
 (21 15)  (729 351)  (729 351)  routing T_14_21.sp4_v_t_26 <X> T_14_21.lc_trk_g3_7
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 351)  (744 351)  LC_7 Logic Functioning bit
 (37 15)  (745 351)  (745 351)  LC_7 Logic Functioning bit
 (39 15)  (747 351)  (747 351)  LC_7 Logic Functioning bit
 (41 15)  (749 351)  (749 351)  LC_7 Logic Functioning bit
 (43 15)  (751 351)  (751 351)  LC_7 Logic Functioning bit
 (45 15)  (753 351)  (753 351)  LC_7 Logic Functioning bit


LogicTile_15_21

 (4 0)  (766 336)  (766 336)  routing T_15_21.sp4_h_l_43 <X> T_15_21.sp4_v_b_0
 (6 0)  (768 336)  (768 336)  routing T_15_21.sp4_h_l_43 <X> T_15_21.sp4_v_b_0
 (17 0)  (779 336)  (779 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (783 336)  (783 336)  routing T_15_21.sp4_v_b_3 <X> T_15_21.lc_trk_g0_3
 (22 0)  (784 336)  (784 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (785 336)  (785 336)  routing T_15_21.sp4_v_b_3 <X> T_15_21.lc_trk_g0_3
 (27 0)  (789 336)  (789 336)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 336)  (793 336)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 336)  (795 336)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 336)  (798 336)  LC_0 Logic Functioning bit
 (37 0)  (799 336)  (799 336)  LC_0 Logic Functioning bit
 (38 0)  (800 336)  (800 336)  LC_0 Logic Functioning bit
 (39 0)  (801 336)  (801 336)  LC_0 Logic Functioning bit
 (41 0)  (803 336)  (803 336)  LC_0 Logic Functioning bit
 (43 0)  (805 336)  (805 336)  LC_0 Logic Functioning bit
 (47 0)  (809 336)  (809 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (767 337)  (767 337)  routing T_15_21.sp4_h_l_43 <X> T_15_21.sp4_v_b_0
 (14 1)  (776 337)  (776 337)  routing T_15_21.sp4_h_r_0 <X> T_15_21.lc_trk_g0_0
 (15 1)  (777 337)  (777 337)  routing T_15_21.sp4_h_r_0 <X> T_15_21.lc_trk_g0_0
 (16 1)  (778 337)  (778 337)  routing T_15_21.sp4_h_r_0 <X> T_15_21.lc_trk_g0_0
 (17 1)  (779 337)  (779 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (780 337)  (780 337)  routing T_15_21.sp4_r_v_b_34 <X> T_15_21.lc_trk_g0_1
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (785 337)  (785 337)  routing T_15_21.sp12_h_r_10 <X> T_15_21.lc_trk_g0_2
 (26 1)  (788 337)  (788 337)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 337)  (789 337)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 337)  (793 337)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 337)  (798 337)  LC_0 Logic Functioning bit
 (38 1)  (800 337)  (800 337)  LC_0 Logic Functioning bit
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (766 338)  (766 338)  routing T_15_21.sp4_h_r_0 <X> T_15_21.sp4_v_t_37
 (8 2)  (770 338)  (770 338)  routing T_15_21.sp4_h_r_1 <X> T_15_21.sp4_h_l_36
 (22 2)  (784 338)  (784 338)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (785 338)  (785 338)  routing T_15_21.sp12_h_l_12 <X> T_15_21.lc_trk_g0_7
 (26 2)  (788 338)  (788 338)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 338)  (790 338)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 338)  (792 338)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 338)  (796 338)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 338)  (798 338)  LC_1 Logic Functioning bit
 (38 2)  (800 338)  (800 338)  LC_1 Logic Functioning bit
 (41 2)  (803 338)  (803 338)  LC_1 Logic Functioning bit
 (43 2)  (805 338)  (805 338)  LC_1 Logic Functioning bit
 (5 3)  (767 339)  (767 339)  routing T_15_21.sp4_h_r_0 <X> T_15_21.sp4_v_t_37
 (27 3)  (789 339)  (789 339)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 339)  (791 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 339)  (793 339)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 339)  (799 339)  LC_1 Logic Functioning bit
 (39 3)  (801 339)  (801 339)  LC_1 Logic Functioning bit
 (41 3)  (803 339)  (803 339)  LC_1 Logic Functioning bit
 (43 3)  (805 339)  (805 339)  LC_1 Logic Functioning bit
 (46 3)  (808 339)  (808 339)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (776 340)  (776 340)  routing T_15_21.sp4_h_l_5 <X> T_15_21.lc_trk_g1_0
 (21 4)  (783 340)  (783 340)  routing T_15_21.sp4_v_b_3 <X> T_15_21.lc_trk_g1_3
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (785 340)  (785 340)  routing T_15_21.sp4_v_b_3 <X> T_15_21.lc_trk_g1_3
 (14 5)  (776 341)  (776 341)  routing T_15_21.sp4_h_l_5 <X> T_15_21.lc_trk_g1_0
 (15 5)  (777 341)  (777 341)  routing T_15_21.sp4_h_l_5 <X> T_15_21.lc_trk_g1_0
 (16 5)  (778 341)  (778 341)  routing T_15_21.sp4_h_l_5 <X> T_15_21.lc_trk_g1_0
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (5 6)  (767 342)  (767 342)  routing T_15_21.sp4_h_r_0 <X> T_15_21.sp4_h_l_38
 (13 6)  (775 342)  (775 342)  routing T_15_21.sp4_h_r_5 <X> T_15_21.sp4_v_t_40
 (14 6)  (776 342)  (776 342)  routing T_15_21.wire_logic_cluster/lc_4/out <X> T_15_21.lc_trk_g1_4
 (15 6)  (777 342)  (777 342)  routing T_15_21.sp4_h_r_5 <X> T_15_21.lc_trk_g1_5
 (16 6)  (778 342)  (778 342)  routing T_15_21.sp4_h_r_5 <X> T_15_21.lc_trk_g1_5
 (17 6)  (779 342)  (779 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (783 342)  (783 342)  routing T_15_21.sp4_h_l_2 <X> T_15_21.lc_trk_g1_7
 (22 6)  (784 342)  (784 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (785 342)  (785 342)  routing T_15_21.sp4_h_l_2 <X> T_15_21.lc_trk_g1_7
 (24 6)  (786 342)  (786 342)  routing T_15_21.sp4_h_l_2 <X> T_15_21.lc_trk_g1_7
 (27 6)  (789 342)  (789 342)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 342)  (792 342)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 342)  (795 342)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 342)  (796 342)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 342)  (797 342)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.input_2_3
 (36 6)  (798 342)  (798 342)  LC_3 Logic Functioning bit
 (38 6)  (800 342)  (800 342)  LC_3 Logic Functioning bit
 (43 6)  (805 342)  (805 342)  LC_3 Logic Functioning bit
 (45 6)  (807 342)  (807 342)  LC_3 Logic Functioning bit
 (4 7)  (766 343)  (766 343)  routing T_15_21.sp4_h_r_0 <X> T_15_21.sp4_h_l_38
 (12 7)  (774 343)  (774 343)  routing T_15_21.sp4_h_r_5 <X> T_15_21.sp4_v_t_40
 (17 7)  (779 343)  (779 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (780 343)  (780 343)  routing T_15_21.sp4_h_r_5 <X> T_15_21.lc_trk_g1_5
 (27 7)  (789 343)  (789 343)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 343)  (790 343)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 343)  (792 343)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 343)  (793 343)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 343)  (794 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (795 343)  (795 343)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.input_2_3
 (34 7)  (796 343)  (796 343)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.input_2_3
 (39 7)  (801 343)  (801 343)  LC_3 Logic Functioning bit
 (51 7)  (813 343)  (813 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (770 344)  (770 344)  routing T_15_21.sp4_h_l_46 <X> T_15_21.sp4_h_r_7
 (10 8)  (772 344)  (772 344)  routing T_15_21.sp4_h_l_46 <X> T_15_21.sp4_h_r_7
 (27 8)  (789 344)  (789 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 344)  (790 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 344)  (792 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 344)  (795 344)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 344)  (796 344)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 344)  (798 344)  LC_4 Logic Functioning bit
 (45 8)  (807 344)  (807 344)  LC_4 Logic Functioning bit
 (51 8)  (813 344)  (813 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (9 9)  (771 345)  (771 345)  routing T_15_21.sp4_v_t_46 <X> T_15_21.sp4_v_b_7
 (10 9)  (772 345)  (772 345)  routing T_15_21.sp4_v_t_46 <X> T_15_21.sp4_v_b_7
 (15 9)  (777 345)  (777 345)  routing T_15_21.sp4_v_t_29 <X> T_15_21.lc_trk_g2_0
 (16 9)  (778 345)  (778 345)  routing T_15_21.sp4_v_t_29 <X> T_15_21.lc_trk_g2_0
 (17 9)  (779 345)  (779 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (28 9)  (790 345)  (790 345)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 345)  (794 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (798 345)  (798 345)  LC_4 Logic Functioning bit
 (37 9)  (799 345)  (799 345)  LC_4 Logic Functioning bit
 (39 9)  (801 345)  (801 345)  LC_4 Logic Functioning bit
 (17 10)  (779 346)  (779 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (783 346)  (783 346)  routing T_15_21.wire_logic_cluster/lc_7/out <X> T_15_21.lc_trk_g2_7
 (22 10)  (784 346)  (784 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (787 346)  (787 346)  routing T_15_21.sp4_h_r_38 <X> T_15_21.lc_trk_g2_6
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 346)  (793 346)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 346)  (795 346)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 346)  (796 346)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (51 10)  (813 346)  (813 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (10 11)  (772 347)  (772 347)  routing T_15_21.sp4_h_l_39 <X> T_15_21.sp4_v_t_42
 (14 11)  (776 347)  (776 347)  routing T_15_21.sp4_h_l_17 <X> T_15_21.lc_trk_g2_4
 (15 11)  (777 347)  (777 347)  routing T_15_21.sp4_h_l_17 <X> T_15_21.lc_trk_g2_4
 (16 11)  (778 347)  (778 347)  routing T_15_21.sp4_h_l_17 <X> T_15_21.lc_trk_g2_4
 (17 11)  (779 347)  (779 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (780 347)  (780 347)  routing T_15_21.sp4_r_v_b_37 <X> T_15_21.lc_trk_g2_5
 (22 11)  (784 347)  (784 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (785 347)  (785 347)  routing T_15_21.sp4_h_r_38 <X> T_15_21.lc_trk_g2_6
 (24 11)  (786 347)  (786 347)  routing T_15_21.sp4_h_r_38 <X> T_15_21.lc_trk_g2_6
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 347)  (792 347)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 347)  (793 347)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 347)  (794 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (797 347)  (797 347)  routing T_15_21.lc_trk_g0_3 <X> T_15_21.input_2_5
 (41 11)  (803 347)  (803 347)  LC_5 Logic Functioning bit
 (14 12)  (776 348)  (776 348)  routing T_15_21.sp4_h_l_21 <X> T_15_21.lc_trk_g3_0
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (783 348)  (783 348)  routing T_15_21.wire_logic_cluster/lc_3/out <X> T_15_21.lc_trk_g3_3
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 348)  (790 348)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 348)  (792 348)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 348)  (793 348)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 348)  (797 348)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.input_2_6
 (37 12)  (799 348)  (799 348)  LC_6 Logic Functioning bit
 (38 12)  (800 348)  (800 348)  LC_6 Logic Functioning bit
 (39 12)  (801 348)  (801 348)  LC_6 Logic Functioning bit
 (41 12)  (803 348)  (803 348)  LC_6 Logic Functioning bit
 (45 12)  (807 348)  (807 348)  LC_6 Logic Functioning bit
 (3 13)  (765 349)  (765 349)  routing T_15_21.sp12_h_l_22 <X> T_15_21.sp12_h_r_1
 (15 13)  (777 349)  (777 349)  routing T_15_21.sp4_h_l_21 <X> T_15_21.lc_trk_g3_0
 (16 13)  (778 349)  (778 349)  routing T_15_21.sp4_h_l_21 <X> T_15_21.lc_trk_g3_0
 (17 13)  (779 349)  (779 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (780 349)  (780 349)  routing T_15_21.sp4_r_v_b_41 <X> T_15_21.lc_trk_g3_1
 (27 13)  (789 349)  (789 349)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 349)  (790 349)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 349)  (793 349)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 349)  (794 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (796 349)  (796 349)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.input_2_6
 (37 13)  (799 349)  (799 349)  LC_6 Logic Functioning bit
 (39 13)  (801 349)  (801 349)  LC_6 Logic Functioning bit
 (46 13)  (808 349)  (808 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (777 350)  (777 350)  routing T_15_21.tnr_op_5 <X> T_15_21.lc_trk_g3_5
 (17 14)  (779 350)  (779 350)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (784 350)  (784 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (788 350)  (788 350)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 350)  (789 350)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 350)  (790 350)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 350)  (793 350)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 350)  (795 350)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 350)  (798 350)  LC_7 Logic Functioning bit
 (38 14)  (800 350)  (800 350)  LC_7 Logic Functioning bit
 (41 14)  (803 350)  (803 350)  LC_7 Logic Functioning bit
 (43 14)  (805 350)  (805 350)  LC_7 Logic Functioning bit
 (45 14)  (807 350)  (807 350)  LC_7 Logic Functioning bit
 (51 14)  (813 350)  (813 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (783 351)  (783 351)  routing T_15_21.sp4_r_v_b_47 <X> T_15_21.lc_trk_g3_7
 (26 15)  (788 351)  (788 351)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 351)  (790 351)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 351)  (791 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 351)  (793 351)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 351)  (798 351)  LC_7 Logic Functioning bit
 (38 15)  (800 351)  (800 351)  LC_7 Logic Functioning bit
 (40 15)  (802 351)  (802 351)  LC_7 Logic Functioning bit
 (42 15)  (804 351)  (804 351)  LC_7 Logic Functioning bit


LogicTile_16_21

 (8 0)  (824 336)  (824 336)  routing T_16_21.sp4_h_l_40 <X> T_16_21.sp4_h_r_1
 (10 0)  (826 336)  (826 336)  routing T_16_21.sp4_h_l_40 <X> T_16_21.sp4_h_r_1
 (21 0)  (837 336)  (837 336)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g0_3
 (22 0)  (838 336)  (838 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (844 336)  (844 336)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 336)  (846 336)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 336)  (847 336)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 336)  (850 336)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 336)  (851 336)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.input_2_0
 (37 0)  (853 336)  (853 336)  LC_0 Logic Functioning bit
 (38 0)  (854 336)  (854 336)  LC_0 Logic Functioning bit
 (39 0)  (855 336)  (855 336)  LC_0 Logic Functioning bit
 (41 0)  (857 336)  (857 336)  LC_0 Logic Functioning bit
 (45 0)  (861 336)  (861 336)  LC_0 Logic Functioning bit
 (47 0)  (863 336)  (863 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (833 337)  (833 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (27 1)  (843 337)  (843 337)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 337)  (844 337)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 337)  (847 337)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 337)  (848 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (853 337)  (853 337)  LC_0 Logic Functioning bit
 (39 1)  (855 337)  (855 337)  LC_0 Logic Functioning bit
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (844 338)  (844 338)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 338)  (847 338)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 338)  (849 338)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 338)  (852 338)  LC_1 Logic Functioning bit
 (38 2)  (854 338)  (854 338)  LC_1 Logic Functioning bit
 (41 2)  (857 338)  (857 338)  LC_1 Logic Functioning bit
 (43 2)  (859 338)  (859 338)  LC_1 Logic Functioning bit
 (14 3)  (830 339)  (830 339)  routing T_16_21.sp4_h_r_4 <X> T_16_21.lc_trk_g0_4
 (15 3)  (831 339)  (831 339)  routing T_16_21.sp4_h_r_4 <X> T_16_21.lc_trk_g0_4
 (16 3)  (832 339)  (832 339)  routing T_16_21.sp4_h_r_4 <X> T_16_21.lc_trk_g0_4
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (838 339)  (838 339)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 339)  (840 339)  routing T_16_21.bot_op_6 <X> T_16_21.lc_trk_g0_6
 (26 3)  (842 339)  (842 339)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 339)  (844 339)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 339)  (852 339)  LC_1 Logic Functioning bit
 (38 3)  (854 339)  (854 339)  LC_1 Logic Functioning bit
 (40 3)  (856 339)  (856 339)  LC_1 Logic Functioning bit
 (42 3)  (858 339)  (858 339)  LC_1 Logic Functioning bit
 (21 4)  (837 340)  (837 340)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g1_3
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (842 340)  (842 340)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 340)  (844 340)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 340)  (845 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 340)  (846 340)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 340)  (847 340)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 340)  (850 340)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 340)  (853 340)  LC_2 Logic Functioning bit
 (39 4)  (855 340)  (855 340)  LC_2 Logic Functioning bit
 (46 4)  (862 340)  (862 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (864 340)  (864 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (866 340)  (866 340)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (821 341)  (821 341)  routing T_16_21.sp4_h_r_3 <X> T_16_21.sp4_v_b_3
 (15 5)  (831 341)  (831 341)  routing T_16_21.sp4_v_t_5 <X> T_16_21.lc_trk_g1_0
 (16 5)  (832 341)  (832 341)  routing T_16_21.sp4_v_t_5 <X> T_16_21.lc_trk_g1_0
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (838 341)  (838 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (840 341)  (840 341)  routing T_16_21.top_op_2 <X> T_16_21.lc_trk_g1_2
 (25 5)  (841 341)  (841 341)  routing T_16_21.top_op_2 <X> T_16_21.lc_trk_g1_2
 (29 5)  (845 341)  (845 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 341)  (847 341)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 341)  (852 341)  LC_2 Logic Functioning bit
 (37 5)  (853 341)  (853 341)  LC_2 Logic Functioning bit
 (39 5)  (855 341)  (855 341)  LC_2 Logic Functioning bit
 (43 5)  (859 341)  (859 341)  LC_2 Logic Functioning bit
 (4 6)  (820 342)  (820 342)  routing T_16_21.sp4_h_r_3 <X> T_16_21.sp4_v_t_38
 (11 6)  (827 342)  (827 342)  routing T_16_21.sp4_v_b_9 <X> T_16_21.sp4_v_t_40
 (13 6)  (829 342)  (829 342)  routing T_16_21.sp4_v_b_9 <X> T_16_21.sp4_v_t_40
 (22 6)  (838 342)  (838 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (839 342)  (839 342)  routing T_16_21.sp4_h_r_7 <X> T_16_21.lc_trk_g1_7
 (24 6)  (840 342)  (840 342)  routing T_16_21.sp4_h_r_7 <X> T_16_21.lc_trk_g1_7
 (27 6)  (843 342)  (843 342)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 342)  (847 342)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (41 6)  (857 342)  (857 342)  LC_3 Logic Functioning bit
 (43 6)  (859 342)  (859 342)  LC_3 Logic Functioning bit
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (46 6)  (862 342)  (862 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (821 343)  (821 343)  routing T_16_21.sp4_h_r_3 <X> T_16_21.sp4_v_t_38
 (6 7)  (822 343)  (822 343)  routing T_16_21.sp4_h_r_3 <X> T_16_21.sp4_h_l_38
 (21 7)  (837 343)  (837 343)  routing T_16_21.sp4_h_r_7 <X> T_16_21.lc_trk_g1_7
 (22 7)  (838 343)  (838 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (839 343)  (839 343)  routing T_16_21.sp4_h_r_6 <X> T_16_21.lc_trk_g1_6
 (24 7)  (840 343)  (840 343)  routing T_16_21.sp4_h_r_6 <X> T_16_21.lc_trk_g1_6
 (25 7)  (841 343)  (841 343)  routing T_16_21.sp4_h_r_6 <X> T_16_21.lc_trk_g1_6
 (26 7)  (842 343)  (842 343)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 343)  (844 343)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 343)  (846 343)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 343)  (848 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (850 343)  (850 343)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.input_2_3
 (38 7)  (854 343)  (854 343)  LC_3 Logic Functioning bit
 (41 7)  (857 343)  (857 343)  LC_3 Logic Functioning bit
 (42 7)  (858 343)  (858 343)  LC_3 Logic Functioning bit
 (12 8)  (828 344)  (828 344)  routing T_16_21.sp4_v_b_8 <X> T_16_21.sp4_h_r_8
 (14 8)  (830 344)  (830 344)  routing T_16_21.wire_logic_cluster/lc_0/out <X> T_16_21.lc_trk_g2_0
 (15 8)  (831 344)  (831 344)  routing T_16_21.rgt_op_1 <X> T_16_21.lc_trk_g2_1
 (17 8)  (833 344)  (833 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (834 344)  (834 344)  routing T_16_21.rgt_op_1 <X> T_16_21.lc_trk_g2_1
 (21 8)  (837 344)  (837 344)  routing T_16_21.sp12_v_t_0 <X> T_16_21.lc_trk_g2_3
 (22 8)  (838 344)  (838 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (840 344)  (840 344)  routing T_16_21.sp12_v_t_0 <X> T_16_21.lc_trk_g2_3
 (26 8)  (842 344)  (842 344)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 344)  (845 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 344)  (847 344)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 344)  (849 344)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 344)  (853 344)  LC_4 Logic Functioning bit
 (38 8)  (854 344)  (854 344)  LC_4 Logic Functioning bit
 (39 8)  (855 344)  (855 344)  LC_4 Logic Functioning bit
 (41 8)  (857 344)  (857 344)  LC_4 Logic Functioning bit
 (42 8)  (858 344)  (858 344)  LC_4 Logic Functioning bit
 (43 8)  (859 344)  (859 344)  LC_4 Logic Functioning bit
 (11 9)  (827 345)  (827 345)  routing T_16_21.sp4_v_b_8 <X> T_16_21.sp4_h_r_8
 (17 9)  (833 345)  (833 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (837 345)  (837 345)  routing T_16_21.sp12_v_t_0 <X> T_16_21.lc_trk_g2_3
 (22 9)  (838 345)  (838 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 345)  (839 345)  routing T_16_21.sp4_v_b_42 <X> T_16_21.lc_trk_g2_2
 (24 9)  (840 345)  (840 345)  routing T_16_21.sp4_v_b_42 <X> T_16_21.lc_trk_g2_2
 (26 9)  (842 345)  (842 345)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 345)  (843 345)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 345)  (844 345)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 345)  (845 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 345)  (846 345)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 345)  (847 345)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 345)  (848 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (852 345)  (852 345)  LC_4 Logic Functioning bit
 (37 9)  (853 345)  (853 345)  LC_4 Logic Functioning bit
 (38 9)  (854 345)  (854 345)  LC_4 Logic Functioning bit
 (40 9)  (856 345)  (856 345)  LC_4 Logic Functioning bit
 (41 9)  (857 345)  (857 345)  LC_4 Logic Functioning bit
 (42 9)  (858 345)  (858 345)  LC_4 Logic Functioning bit
 (4 10)  (820 346)  (820 346)  routing T_16_21.sp4_h_r_0 <X> T_16_21.sp4_v_t_43
 (6 10)  (822 346)  (822 346)  routing T_16_21.sp4_h_r_0 <X> T_16_21.sp4_v_t_43
 (16 10)  (832 346)  (832 346)  routing T_16_21.sp4_v_b_37 <X> T_16_21.lc_trk_g2_5
 (17 10)  (833 346)  (833 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 346)  (834 346)  routing T_16_21.sp4_v_b_37 <X> T_16_21.lc_trk_g2_5
 (21 10)  (837 346)  (837 346)  routing T_16_21.wire_logic_cluster/lc_7/out <X> T_16_21.lc_trk_g2_7
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (843 346)  (843 346)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 346)  (844 346)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 346)  (846 346)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 346)  (847 346)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 346)  (850 346)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (37 10)  (853 346)  (853 346)  LC_5 Logic Functioning bit
 (38 10)  (854 346)  (854 346)  LC_5 Logic Functioning bit
 (39 10)  (855 346)  (855 346)  LC_5 Logic Functioning bit
 (41 10)  (857 346)  (857 346)  LC_5 Logic Functioning bit
 (42 10)  (858 346)  (858 346)  LC_5 Logic Functioning bit
 (43 10)  (859 346)  (859 346)  LC_5 Logic Functioning bit
 (50 10)  (866 346)  (866 346)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (821 347)  (821 347)  routing T_16_21.sp4_h_r_0 <X> T_16_21.sp4_v_t_43
 (14 11)  (830 347)  (830 347)  routing T_16_21.tnl_op_4 <X> T_16_21.lc_trk_g2_4
 (15 11)  (831 347)  (831 347)  routing T_16_21.tnl_op_4 <X> T_16_21.lc_trk_g2_4
 (17 11)  (833 347)  (833 347)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (834 347)  (834 347)  routing T_16_21.sp4_v_b_37 <X> T_16_21.lc_trk_g2_5
 (27 11)  (843 347)  (843 347)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 347)  (844 347)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 347)  (847 347)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 347)  (852 347)  LC_5 Logic Functioning bit
 (37 11)  (853 347)  (853 347)  LC_5 Logic Functioning bit
 (38 11)  (854 347)  (854 347)  LC_5 Logic Functioning bit
 (39 11)  (855 347)  (855 347)  LC_5 Logic Functioning bit
 (40 11)  (856 347)  (856 347)  LC_5 Logic Functioning bit
 (41 11)  (857 347)  (857 347)  LC_5 Logic Functioning bit
 (42 11)  (858 347)  (858 347)  LC_5 Logic Functioning bit
 (43 11)  (859 347)  (859 347)  LC_5 Logic Functioning bit
 (3 12)  (819 348)  (819 348)  routing T_16_21.sp12_v_t_22 <X> T_16_21.sp12_h_r_1
 (17 12)  (833 348)  (833 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 348)  (834 348)  routing T_16_21.wire_logic_cluster/lc_1/out <X> T_16_21.lc_trk_g3_1
 (26 12)  (842 348)  (842 348)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 348)  (844 348)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 348)  (850 348)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 348)  (852 348)  LC_6 Logic Functioning bit
 (37 12)  (853 348)  (853 348)  LC_6 Logic Functioning bit
 (38 12)  (854 348)  (854 348)  LC_6 Logic Functioning bit
 (39 12)  (855 348)  (855 348)  LC_6 Logic Functioning bit
 (41 12)  (857 348)  (857 348)  LC_6 Logic Functioning bit
 (42 12)  (858 348)  (858 348)  LC_6 Logic Functioning bit
 (43 12)  (859 348)  (859 348)  LC_6 Logic Functioning bit
 (46 12)  (862 348)  (862 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (866 348)  (866 348)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (820 349)  (820 349)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_h_r_9
 (14 13)  (830 349)  (830 349)  routing T_16_21.tnl_op_0 <X> T_16_21.lc_trk_g3_0
 (15 13)  (831 349)  (831 349)  routing T_16_21.tnl_op_0 <X> T_16_21.lc_trk_g3_0
 (17 13)  (833 349)  (833 349)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (26 13)  (842 349)  (842 349)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 349)  (845 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 349)  (847 349)  routing T_16_21.lc_trk_g1_2 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 349)  (852 349)  LC_6 Logic Functioning bit
 (37 13)  (853 349)  (853 349)  LC_6 Logic Functioning bit
 (38 13)  (854 349)  (854 349)  LC_6 Logic Functioning bit
 (39 13)  (855 349)  (855 349)  LC_6 Logic Functioning bit
 (40 13)  (856 349)  (856 349)  LC_6 Logic Functioning bit
 (41 13)  (857 349)  (857 349)  LC_6 Logic Functioning bit
 (42 13)  (858 349)  (858 349)  LC_6 Logic Functioning bit
 (43 13)  (859 349)  (859 349)  LC_6 Logic Functioning bit
 (48 13)  (864 349)  (864 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (13 14)  (829 350)  (829 350)  routing T_16_21.sp4_h_r_11 <X> T_16_21.sp4_v_t_46
 (15 14)  (831 350)  (831 350)  routing T_16_21.sp12_v_t_2 <X> T_16_21.lc_trk_g3_5
 (17 14)  (833 350)  (833 350)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (834 350)  (834 350)  routing T_16_21.sp12_v_t_2 <X> T_16_21.lc_trk_g3_5
 (21 14)  (837 350)  (837 350)  routing T_16_21.sp4_h_r_39 <X> T_16_21.lc_trk_g3_7
 (22 14)  (838 350)  (838 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (839 350)  (839 350)  routing T_16_21.sp4_h_r_39 <X> T_16_21.lc_trk_g3_7
 (24 14)  (840 350)  (840 350)  routing T_16_21.sp4_h_r_39 <X> T_16_21.lc_trk_g3_7
 (26 14)  (842 350)  (842 350)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 350)  (849 350)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 350)  (852 350)  LC_7 Logic Functioning bit
 (37 14)  (853 350)  (853 350)  LC_7 Logic Functioning bit
 (38 14)  (854 350)  (854 350)  LC_7 Logic Functioning bit
 (41 14)  (857 350)  (857 350)  LC_7 Logic Functioning bit
 (45 14)  (861 350)  (861 350)  LC_7 Logic Functioning bit
 (8 15)  (824 351)  (824 351)  routing T_16_21.sp4_h_r_4 <X> T_16_21.sp4_v_t_47
 (9 15)  (825 351)  (825 351)  routing T_16_21.sp4_h_r_4 <X> T_16_21.sp4_v_t_47
 (10 15)  (826 351)  (826 351)  routing T_16_21.sp4_h_r_4 <X> T_16_21.sp4_v_t_47
 (12 15)  (828 351)  (828 351)  routing T_16_21.sp4_h_r_11 <X> T_16_21.sp4_v_t_46
 (18 15)  (834 351)  (834 351)  routing T_16_21.sp12_v_t_2 <X> T_16_21.lc_trk_g3_5
 (26 15)  (842 351)  (842 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 351)  (844 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 351)  (845 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 351)  (847 351)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 351)  (848 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (850 351)  (850 351)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.input_2_7
 (36 15)  (852 351)  (852 351)  LC_7 Logic Functioning bit
 (37 15)  (853 351)  (853 351)  LC_7 Logic Functioning bit
 (39 15)  (855 351)  (855 351)  LC_7 Logic Functioning bit
 (40 15)  (856 351)  (856 351)  LC_7 Logic Functioning bit
 (48 15)  (864 351)  (864 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_21

 (5 0)  (879 336)  (879 336)  routing T_17_21.sp4_v_b_6 <X> T_17_21.sp4_h_r_0
 (11 0)  (885 336)  (885 336)  routing T_17_21.sp4_h_r_9 <X> T_17_21.sp4_v_b_2
 (15 0)  (889 336)  (889 336)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g0_1
 (16 0)  (890 336)  (890 336)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g0_1
 (17 0)  (891 336)  (891 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (892 336)  (892 336)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g0_1
 (19 0)  (893 336)  (893 336)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (25 0)  (899 336)  (899 336)  routing T_17_21.wire_logic_cluster/lc_2/out <X> T_17_21.lc_trk_g0_2
 (26 0)  (900 336)  (900 336)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 336)  (903 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 336)  (905 336)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 336)  (906 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 336)  (907 336)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 336)  (909 336)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.input_2_0
 (37 0)  (911 336)  (911 336)  LC_0 Logic Functioning bit
 (42 0)  (916 336)  (916 336)  LC_0 Logic Functioning bit
 (47 0)  (921 336)  (921 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (878 337)  (878 337)  routing T_17_21.sp4_v_b_6 <X> T_17_21.sp4_h_r_0
 (6 1)  (880 337)  (880 337)  routing T_17_21.sp4_v_b_6 <X> T_17_21.sp4_h_r_0
 (17 1)  (891 337)  (891 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (892 337)  (892 337)  routing T_17_21.sp4_h_l_4 <X> T_17_21.lc_trk_g0_1
 (22 1)  (896 337)  (896 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (901 337)  (901 337)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 337)  (902 337)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 337)  (903 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 337)  (906 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (907 337)  (907 337)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.input_2_0
 (36 1)  (910 337)  (910 337)  LC_0 Logic Functioning bit
 (37 1)  (911 337)  (911 337)  LC_0 Logic Functioning bit
 (39 1)  (913 337)  (913 337)  LC_0 Logic Functioning bit
 (43 1)  (917 337)  (917 337)  LC_0 Logic Functioning bit
 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (1 2)  (875 338)  (875 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (886 338)  (886 338)  routing T_17_21.sp4_v_t_39 <X> T_17_21.sp4_h_l_39
 (14 2)  (888 338)  (888 338)  routing T_17_21.sp4_v_t_1 <X> T_17_21.lc_trk_g0_4
 (15 2)  (889 338)  (889 338)  routing T_17_21.sp12_h_r_5 <X> T_17_21.lc_trk_g0_5
 (17 2)  (891 338)  (891 338)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (892 338)  (892 338)  routing T_17_21.sp12_h_r_5 <X> T_17_21.lc_trk_g0_5
 (27 2)  (901 338)  (901 338)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 338)  (902 338)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 338)  (903 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 338)  (904 338)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 338)  (907 338)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 338)  (908 338)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 338)  (911 338)  LC_1 Logic Functioning bit
 (38 2)  (912 338)  (912 338)  LC_1 Logic Functioning bit
 (39 2)  (913 338)  (913 338)  LC_1 Logic Functioning bit
 (41 2)  (915 338)  (915 338)  LC_1 Logic Functioning bit
 (42 2)  (916 338)  (916 338)  LC_1 Logic Functioning bit
 (43 2)  (917 338)  (917 338)  LC_1 Logic Functioning bit
 (8 3)  (882 339)  (882 339)  routing T_17_21.sp4_v_b_10 <X> T_17_21.sp4_v_t_36
 (10 3)  (884 339)  (884 339)  routing T_17_21.sp4_v_b_10 <X> T_17_21.sp4_v_t_36
 (11 3)  (885 339)  (885 339)  routing T_17_21.sp4_v_t_39 <X> T_17_21.sp4_h_l_39
 (14 3)  (888 339)  (888 339)  routing T_17_21.sp4_v_t_1 <X> T_17_21.lc_trk_g0_4
 (16 3)  (890 339)  (890 339)  routing T_17_21.sp4_v_t_1 <X> T_17_21.lc_trk_g0_4
 (17 3)  (891 339)  (891 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (892 339)  (892 339)  routing T_17_21.sp12_h_r_5 <X> T_17_21.lc_trk_g0_5
 (22 3)  (896 339)  (896 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (897 339)  (897 339)  routing T_17_21.sp12_h_l_21 <X> T_17_21.lc_trk_g0_6
 (25 3)  (899 339)  (899 339)  routing T_17_21.sp12_h_l_21 <X> T_17_21.lc_trk_g0_6
 (27 3)  (901 339)  (901 339)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 339)  (902 339)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 339)  (904 339)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 339)  (905 339)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 339)  (906 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (907 339)  (907 339)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.input_2_1
 (34 3)  (908 339)  (908 339)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.input_2_1
 (35 3)  (909 339)  (909 339)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.input_2_1
 (36 3)  (910 339)  (910 339)  LC_1 Logic Functioning bit
 (37 3)  (911 339)  (911 339)  LC_1 Logic Functioning bit
 (38 3)  (912 339)  (912 339)  LC_1 Logic Functioning bit
 (40 3)  (914 339)  (914 339)  LC_1 Logic Functioning bit
 (41 3)  (915 339)  (915 339)  LC_1 Logic Functioning bit
 (42 3)  (916 339)  (916 339)  LC_1 Logic Functioning bit
 (17 4)  (891 340)  (891 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (29 4)  (903 340)  (903 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 340)  (908 340)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (42 4)  (916 340)  (916 340)  LC_2 Logic Functioning bit
 (43 4)  (917 340)  (917 340)  LC_2 Logic Functioning bit
 (45 4)  (919 340)  (919 340)  LC_2 Logic Functioning bit
 (12 5)  (886 341)  (886 341)  routing T_17_21.sp4_h_r_5 <X> T_17_21.sp4_v_b_5
 (22 5)  (896 341)  (896 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (898 341)  (898 341)  routing T_17_21.bot_op_2 <X> T_17_21.lc_trk_g1_2
 (29 5)  (903 341)  (903 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 341)  (905 341)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 341)  (906 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 341)  (909 341)  routing T_17_21.lc_trk_g0_2 <X> T_17_21.input_2_2
 (37 5)  (911 341)  (911 341)  LC_2 Logic Functioning bit
 (39 5)  (913 341)  (913 341)  LC_2 Logic Functioning bit
 (42 5)  (916 341)  (916 341)  LC_2 Logic Functioning bit
 (43 5)  (917 341)  (917 341)  LC_2 Logic Functioning bit
 (48 5)  (922 341)  (922 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (878 342)  (878 342)  routing T_17_21.sp4_v_b_7 <X> T_17_21.sp4_v_t_38
 (6 6)  (880 342)  (880 342)  routing T_17_21.sp4_v_b_7 <X> T_17_21.sp4_v_t_38
 (26 6)  (900 342)  (900 342)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 342)  (904 342)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 342)  (905 342)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 342)  (907 342)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 342)  (908 342)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 342)  (910 342)  LC_3 Logic Functioning bit
 (37 6)  (911 342)  (911 342)  LC_3 Logic Functioning bit
 (38 6)  (912 342)  (912 342)  LC_3 Logic Functioning bit
 (39 6)  (913 342)  (913 342)  LC_3 Logic Functioning bit
 (40 6)  (914 342)  (914 342)  LC_3 Logic Functioning bit
 (41 6)  (915 342)  (915 342)  LC_3 Logic Functioning bit
 (26 7)  (900 343)  (900 343)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 343)  (902 343)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 343)  (906 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (911 343)  (911 343)  LC_3 Logic Functioning bit
 (39 7)  (913 343)  (913 343)  LC_3 Logic Functioning bit
 (40 7)  (914 343)  (914 343)  LC_3 Logic Functioning bit
 (47 7)  (921 343)  (921 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (12 8)  (886 344)  (886 344)  routing T_17_21.sp4_v_b_2 <X> T_17_21.sp4_h_r_8
 (21 8)  (895 344)  (895 344)  routing T_17_21.rgt_op_3 <X> T_17_21.lc_trk_g2_3
 (22 8)  (896 344)  (896 344)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (898 344)  (898 344)  routing T_17_21.rgt_op_3 <X> T_17_21.lc_trk_g2_3
 (26 8)  (900 344)  (900 344)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 344)  (903 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 344)  (907 344)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 344)  (911 344)  LC_4 Logic Functioning bit
 (39 8)  (913 344)  (913 344)  LC_4 Logic Functioning bit
 (52 8)  (926 344)  (926 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (11 9)  (885 345)  (885 345)  routing T_17_21.sp4_v_b_2 <X> T_17_21.sp4_h_r_8
 (13 9)  (887 345)  (887 345)  routing T_17_21.sp4_v_b_2 <X> T_17_21.sp4_h_r_8
 (14 9)  (888 345)  (888 345)  routing T_17_21.sp4_h_r_24 <X> T_17_21.lc_trk_g2_0
 (15 9)  (889 345)  (889 345)  routing T_17_21.sp4_h_r_24 <X> T_17_21.lc_trk_g2_0
 (16 9)  (890 345)  (890 345)  routing T_17_21.sp4_h_r_24 <X> T_17_21.lc_trk_g2_0
 (17 9)  (891 345)  (891 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (27 9)  (901 345)  (901 345)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 345)  (902 345)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 345)  (903 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 345)  (905 345)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 345)  (906 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (907 345)  (907 345)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.input_2_4
 (34 9)  (908 345)  (908 345)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.input_2_4
 (36 9)  (910 345)  (910 345)  LC_4 Logic Functioning bit
 (37 9)  (911 345)  (911 345)  LC_4 Logic Functioning bit
 (38 9)  (912 345)  (912 345)  LC_4 Logic Functioning bit
 (42 9)  (916 345)  (916 345)  LC_4 Logic Functioning bit
 (5 10)  (879 346)  (879 346)  routing T_17_21.sp4_v_t_37 <X> T_17_21.sp4_h_l_43
 (12 10)  (886 346)  (886 346)  routing T_17_21.sp4_h_r_5 <X> T_17_21.sp4_h_l_45
 (15 10)  (889 346)  (889 346)  routing T_17_21.tnl_op_5 <X> T_17_21.lc_trk_g2_5
 (17 10)  (891 346)  (891 346)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (896 346)  (896 346)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (897 346)  (897 346)  routing T_17_21.sp12_v_t_12 <X> T_17_21.lc_trk_g2_7
 (25 10)  (899 346)  (899 346)  routing T_17_21.wire_logic_cluster/lc_6/out <X> T_17_21.lc_trk_g2_6
 (26 10)  (900 346)  (900 346)  routing T_17_21.lc_trk_g0_5 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 346)  (901 346)  routing T_17_21.lc_trk_g1_1 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 346)  (903 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 346)  (905 346)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (914 346)  (914 346)  LC_5 Logic Functioning bit
 (42 10)  (916 346)  (916 346)  LC_5 Logic Functioning bit
 (4 11)  (878 347)  (878 347)  routing T_17_21.sp4_v_t_37 <X> T_17_21.sp4_h_l_43
 (6 11)  (880 347)  (880 347)  routing T_17_21.sp4_v_t_37 <X> T_17_21.sp4_h_l_43
 (13 11)  (887 347)  (887 347)  routing T_17_21.sp4_h_r_5 <X> T_17_21.sp4_h_l_45
 (17 11)  (891 347)  (891 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (892 347)  (892 347)  routing T_17_21.tnl_op_5 <X> T_17_21.lc_trk_g2_5
 (19 11)  (893 347)  (893 347)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (896 347)  (896 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (903 347)  (903 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 347)  (905 347)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (48 11)  (922 347)  (922 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (889 348)  (889 348)  routing T_17_21.sp4_v_t_28 <X> T_17_21.lc_trk_g3_1
 (16 12)  (890 348)  (890 348)  routing T_17_21.sp4_v_t_28 <X> T_17_21.lc_trk_g3_1
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (895 348)  (895 348)  routing T_17_21.bnl_op_3 <X> T_17_21.lc_trk_g3_3
 (22 12)  (896 348)  (896 348)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (900 348)  (900 348)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 348)  (903 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 348)  (906 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 348)  (908 348)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 348)  (911 348)  LC_6 Logic Functioning bit
 (41 12)  (915 348)  (915 348)  LC_6 Logic Functioning bit
 (43 12)  (917 348)  (917 348)  LC_6 Logic Functioning bit
 (45 12)  (919 348)  (919 348)  LC_6 Logic Functioning bit
 (47 12)  (921 348)  (921 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (889 349)  (889 349)  routing T_17_21.sp4_v_t_29 <X> T_17_21.lc_trk_g3_0
 (16 13)  (890 349)  (890 349)  routing T_17_21.sp4_v_t_29 <X> T_17_21.lc_trk_g3_0
 (17 13)  (891 349)  (891 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (895 349)  (895 349)  routing T_17_21.bnl_op_3 <X> T_17_21.lc_trk_g3_3
 (22 13)  (896 349)  (896 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (897 349)  (897 349)  routing T_17_21.sp12_v_b_18 <X> T_17_21.lc_trk_g3_2
 (25 13)  (899 349)  (899 349)  routing T_17_21.sp12_v_b_18 <X> T_17_21.lc_trk_g3_2
 (26 13)  (900 349)  (900 349)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 349)  (902 349)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 349)  (903 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 349)  (905 349)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 349)  (906 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (907 349)  (907 349)  routing T_17_21.lc_trk_g2_0 <X> T_17_21.input_2_6
 (37 13)  (911 349)  (911 349)  LC_6 Logic Functioning bit
 (40 13)  (914 349)  (914 349)  LC_6 Logic Functioning bit
 (42 13)  (916 349)  (916 349)  LC_6 Logic Functioning bit
 (53 13)  (927 349)  (927 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (12 14)  (886 350)  (886 350)  routing T_17_21.sp4_v_b_11 <X> T_17_21.sp4_h_l_46
 (13 14)  (887 350)  (887 350)  routing T_17_21.sp4_v_b_11 <X> T_17_21.sp4_v_t_46
 (17 14)  (891 350)  (891 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (895 350)  (895 350)  routing T_17_21.bnl_op_7 <X> T_17_21.lc_trk_g3_7
 (22 14)  (896 350)  (896 350)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (29 14)  (903 350)  (903 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 350)  (904 350)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 350)  (905 350)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 350)  (906 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 350)  (907 350)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 350)  (908 350)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 350)  (910 350)  LC_7 Logic Functioning bit
 (37 14)  (911 350)  (911 350)  LC_7 Logic Functioning bit
 (38 14)  (912 350)  (912 350)  LC_7 Logic Functioning bit
 (39 14)  (913 350)  (913 350)  LC_7 Logic Functioning bit
 (51 14)  (925 350)  (925 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (895 351)  (895 351)  routing T_17_21.bnl_op_7 <X> T_17_21.lc_trk_g3_7
 (29 15)  (903 351)  (903 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 351)  (911 351)  LC_7 Logic Functioning bit
 (39 15)  (913 351)  (913 351)  LC_7 Logic Functioning bit
 (46 15)  (920 351)  (920 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (922 351)  (922 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (925 351)  (925 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_18_21

 (5 0)  (933 336)  (933 336)  routing T_18_21.sp4_v_b_6 <X> T_18_21.sp4_h_r_0
 (8 0)  (936 336)  (936 336)  routing T_18_21.sp4_h_l_36 <X> T_18_21.sp4_h_r_1
 (15 0)  (943 336)  (943 336)  routing T_18_21.sp4_h_r_1 <X> T_18_21.lc_trk_g0_1
 (16 0)  (944 336)  (944 336)  routing T_18_21.sp4_h_r_1 <X> T_18_21.lc_trk_g0_1
 (17 0)  (945 336)  (945 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (953 336)  (953 336)  routing T_18_21.sp4_h_r_10 <X> T_18_21.lc_trk_g0_2
 (27 0)  (955 336)  (955 336)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 336)  (956 336)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (963 336)  (963 336)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.input_2_0
 (36 0)  (964 336)  (964 336)  LC_0 Logic Functioning bit
 (39 0)  (967 336)  (967 336)  LC_0 Logic Functioning bit
 (41 0)  (969 336)  (969 336)  LC_0 Logic Functioning bit
 (43 0)  (971 336)  (971 336)  LC_0 Logic Functioning bit
 (44 0)  (972 336)  (972 336)  LC_0 Logic Functioning bit
 (4 1)  (932 337)  (932 337)  routing T_18_21.sp4_v_b_6 <X> T_18_21.sp4_h_r_0
 (6 1)  (934 337)  (934 337)  routing T_18_21.sp4_v_b_6 <X> T_18_21.sp4_h_r_0
 (18 1)  (946 337)  (946 337)  routing T_18_21.sp4_h_r_1 <X> T_18_21.lc_trk_g0_1
 (22 1)  (950 337)  (950 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (951 337)  (951 337)  routing T_18_21.sp4_h_r_10 <X> T_18_21.lc_trk_g0_2
 (24 1)  (952 337)  (952 337)  routing T_18_21.sp4_h_r_10 <X> T_18_21.lc_trk_g0_2
 (28 1)  (956 337)  (956 337)  routing T_18_21.lc_trk_g2_0 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 337)  (960 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (961 337)  (961 337)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.input_2_0
 (37 1)  (965 337)  (965 337)  LC_0 Logic Functioning bit
 (39 1)  (967 337)  (967 337)  LC_0 Logic Functioning bit
 (41 1)  (969 337)  (969 337)  LC_0 Logic Functioning bit
 (42 1)  (970 337)  (970 337)  LC_0 Logic Functioning bit
 (50 1)  (978 337)  (978 337)  Carry_In_Mux bit 

 (17 2)  (945 338)  (945 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (955 338)  (955 338)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 338)  (956 338)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 338)  (957 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (963 338)  (963 338)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_1
 (36 2)  (964 338)  (964 338)  LC_1 Logic Functioning bit
 (39 2)  (967 338)  (967 338)  LC_1 Logic Functioning bit
 (41 2)  (969 338)  (969 338)  LC_1 Logic Functioning bit
 (43 2)  (971 338)  (971 338)  LC_1 Logic Functioning bit
 (44 2)  (972 338)  (972 338)  LC_1 Logic Functioning bit
 (52 2)  (980 338)  (980 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (16 3)  (944 339)  (944 339)  routing T_18_21.sp12_h_r_12 <X> T_18_21.lc_trk_g0_4
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (946 339)  (946 339)  routing T_18_21.sp4_r_v_b_29 <X> T_18_21.lc_trk_g0_5
 (26 3)  (954 339)  (954 339)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 339)  (956 339)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 339)  (957 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 339)  (958 339)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 339)  (960 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (961 339)  (961 339)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_1
 (34 3)  (962 339)  (962 339)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_1
 (37 3)  (965 339)  (965 339)  LC_1 Logic Functioning bit
 (39 3)  (967 339)  (967 339)  LC_1 Logic Functioning bit
 (41 3)  (969 339)  (969 339)  LC_1 Logic Functioning bit
 (42 3)  (970 339)  (970 339)  LC_1 Logic Functioning bit
 (8 4)  (936 340)  (936 340)  routing T_18_21.sp4_v_b_10 <X> T_18_21.sp4_h_r_4
 (9 4)  (937 340)  (937 340)  routing T_18_21.sp4_v_b_10 <X> T_18_21.sp4_h_r_4
 (10 4)  (938 340)  (938 340)  routing T_18_21.sp4_v_b_10 <X> T_18_21.sp4_h_r_4
 (15 4)  (943 340)  (943 340)  routing T_18_21.sp4_h_r_1 <X> T_18_21.lc_trk_g1_1
 (16 4)  (944 340)  (944 340)  routing T_18_21.sp4_h_r_1 <X> T_18_21.lc_trk_g1_1
 (17 4)  (945 340)  (945 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (953 340)  (953 340)  routing T_18_21.sp4_h_r_10 <X> T_18_21.lc_trk_g1_2
 (27 4)  (955 340)  (955 340)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 340)  (957 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 340)  (960 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (963 340)  (963 340)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.input_2_2
 (36 4)  (964 340)  (964 340)  LC_2 Logic Functioning bit
 (39 4)  (967 340)  (967 340)  LC_2 Logic Functioning bit
 (41 4)  (969 340)  (969 340)  LC_2 Logic Functioning bit
 (43 4)  (971 340)  (971 340)  LC_2 Logic Functioning bit
 (44 4)  (972 340)  (972 340)  LC_2 Logic Functioning bit
 (52 4)  (980 340)  (980 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (9 5)  (937 341)  (937 341)  routing T_18_21.sp4_v_t_45 <X> T_18_21.sp4_v_b_4
 (10 5)  (938 341)  (938 341)  routing T_18_21.sp4_v_t_45 <X> T_18_21.sp4_v_b_4
 (18 5)  (946 341)  (946 341)  routing T_18_21.sp4_h_r_1 <X> T_18_21.lc_trk_g1_1
 (22 5)  (950 341)  (950 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (951 341)  (951 341)  routing T_18_21.sp4_h_r_10 <X> T_18_21.lc_trk_g1_2
 (24 5)  (952 341)  (952 341)  routing T_18_21.sp4_h_r_10 <X> T_18_21.lc_trk_g1_2
 (26 5)  (954 341)  (954 341)  routing T_18_21.lc_trk_g0_2 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 341)  (957 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 341)  (958 341)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 341)  (960 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (961 341)  (961 341)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.input_2_2
 (37 5)  (965 341)  (965 341)  LC_2 Logic Functioning bit
 (39 5)  (967 341)  (967 341)  LC_2 Logic Functioning bit
 (41 5)  (969 341)  (969 341)  LC_2 Logic Functioning bit
 (42 5)  (970 341)  (970 341)  LC_2 Logic Functioning bit
 (3 6)  (931 342)  (931 342)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_t_23
 (12 6)  (940 342)  (940 342)  routing T_18_21.sp4_v_b_5 <X> T_18_21.sp4_h_l_40
 (17 6)  (945 342)  (945 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (954 342)  (954 342)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 342)  (955 342)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 342)  (956 342)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 342)  (957 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 342)  (958 342)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 342)  (960 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (963 342)  (963 342)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_3
 (36 6)  (964 342)  (964 342)  LC_3 Logic Functioning bit
 (39 6)  (967 342)  (967 342)  LC_3 Logic Functioning bit
 (41 6)  (969 342)  (969 342)  LC_3 Logic Functioning bit
 (43 6)  (971 342)  (971 342)  LC_3 Logic Functioning bit
 (44 6)  (972 342)  (972 342)  LC_3 Logic Functioning bit
 (3 7)  (931 343)  (931 343)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_t_23
 (5 7)  (933 343)  (933 343)  routing T_18_21.sp4_h_l_38 <X> T_18_21.sp4_v_t_38
 (16 7)  (944 343)  (944 343)  routing T_18_21.sp12_h_r_12 <X> T_18_21.lc_trk_g1_4
 (17 7)  (945 343)  (945 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (946 343)  (946 343)  routing T_18_21.sp4_r_v_b_29 <X> T_18_21.lc_trk_g1_5
 (26 7)  (954 343)  (954 343)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 343)  (956 343)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 343)  (957 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 343)  (958 343)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 343)  (960 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (961 343)  (961 343)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_3
 (34 7)  (962 343)  (962 343)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_3
 (37 7)  (965 343)  (965 343)  LC_3 Logic Functioning bit
 (39 7)  (967 343)  (967 343)  LC_3 Logic Functioning bit
 (41 7)  (969 343)  (969 343)  LC_3 Logic Functioning bit
 (42 7)  (970 343)  (970 343)  LC_3 Logic Functioning bit
 (12 8)  (940 344)  (940 344)  routing T_18_21.sp4_v_b_8 <X> T_18_21.sp4_h_r_8
 (14 8)  (942 344)  (942 344)  routing T_18_21.rgt_op_0 <X> T_18_21.lc_trk_g2_0
 (22 8)  (950 344)  (950 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (951 344)  (951 344)  routing T_18_21.sp4_v_t_30 <X> T_18_21.lc_trk_g2_3
 (24 8)  (952 344)  (952 344)  routing T_18_21.sp4_v_t_30 <X> T_18_21.lc_trk_g2_3
 (26 8)  (954 344)  (954 344)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 344)  (957 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 344)  (958 344)  routing T_18_21.lc_trk_g0_5 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (963 344)  (963 344)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.input_2_4
 (36 8)  (964 344)  (964 344)  LC_4 Logic Functioning bit
 (39 8)  (967 344)  (967 344)  LC_4 Logic Functioning bit
 (41 8)  (969 344)  (969 344)  LC_4 Logic Functioning bit
 (43 8)  (971 344)  (971 344)  LC_4 Logic Functioning bit
 (44 8)  (972 344)  (972 344)  LC_4 Logic Functioning bit
 (51 8)  (979 344)  (979 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (11 9)  (939 345)  (939 345)  routing T_18_21.sp4_v_b_8 <X> T_18_21.sp4_h_r_8
 (15 9)  (943 345)  (943 345)  routing T_18_21.rgt_op_0 <X> T_18_21.lc_trk_g2_0
 (17 9)  (945 345)  (945 345)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (955 345)  (955 345)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 345)  (960 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (961 345)  (961 345)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.input_2_4
 (37 9)  (965 345)  (965 345)  LC_4 Logic Functioning bit
 (39 9)  (967 345)  (967 345)  LC_4 Logic Functioning bit
 (41 9)  (969 345)  (969 345)  LC_4 Logic Functioning bit
 (42 9)  (970 345)  (970 345)  LC_4 Logic Functioning bit
 (14 10)  (942 346)  (942 346)  routing T_18_21.bnl_op_4 <X> T_18_21.lc_trk_g2_4
 (22 10)  (950 346)  (950 346)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (952 346)  (952 346)  routing T_18_21.tnl_op_7 <X> T_18_21.lc_trk_g2_7
 (25 10)  (953 346)  (953 346)  routing T_18_21.sp4_v_b_38 <X> T_18_21.lc_trk_g2_6
 (26 10)  (954 346)  (954 346)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 346)  (956 346)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 346)  (957 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 346)  (958 346)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 346)  (960 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (963 346)  (963 346)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_5
 (36 10)  (964 346)  (964 346)  LC_5 Logic Functioning bit
 (39 10)  (967 346)  (967 346)  LC_5 Logic Functioning bit
 (41 10)  (969 346)  (969 346)  LC_5 Logic Functioning bit
 (43 10)  (971 346)  (971 346)  LC_5 Logic Functioning bit
 (44 10)  (972 346)  (972 346)  LC_5 Logic Functioning bit
 (51 10)  (979 346)  (979 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (942 347)  (942 347)  routing T_18_21.bnl_op_4 <X> T_18_21.lc_trk_g2_4
 (17 11)  (945 347)  (945 347)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (949 347)  (949 347)  routing T_18_21.tnl_op_7 <X> T_18_21.lc_trk_g2_7
 (22 11)  (950 347)  (950 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (951 347)  (951 347)  routing T_18_21.sp4_v_b_38 <X> T_18_21.lc_trk_g2_6
 (25 11)  (953 347)  (953 347)  routing T_18_21.sp4_v_b_38 <X> T_18_21.lc_trk_g2_6
 (26 11)  (954 347)  (954 347)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 347)  (955 347)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 347)  (956 347)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 347)  (957 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 347)  (958 347)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 347)  (960 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (961 347)  (961 347)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_5
 (34 11)  (962 347)  (962 347)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_5
 (37 11)  (965 347)  (965 347)  LC_5 Logic Functioning bit
 (39 11)  (967 347)  (967 347)  LC_5 Logic Functioning bit
 (41 11)  (969 347)  (969 347)  LC_5 Logic Functioning bit
 (42 11)  (970 347)  (970 347)  LC_5 Logic Functioning bit
 (3 12)  (931 348)  (931 348)  routing T_18_21.sp12_v_t_22 <X> T_18_21.sp12_h_r_1
 (9 12)  (937 348)  (937 348)  routing T_18_21.sp4_v_t_47 <X> T_18_21.sp4_h_r_10
 (14 12)  (942 348)  (942 348)  routing T_18_21.rgt_op_0 <X> T_18_21.lc_trk_g3_0
 (22 12)  (950 348)  (950 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 348)  (951 348)  routing T_18_21.sp4_v_t_30 <X> T_18_21.lc_trk_g3_3
 (24 12)  (952 348)  (952 348)  routing T_18_21.sp4_v_t_30 <X> T_18_21.lc_trk_g3_3
 (29 12)  (957 348)  (957 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 348)  (960 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (963 348)  (963 348)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.input_2_6
 (36 12)  (964 348)  (964 348)  LC_6 Logic Functioning bit
 (39 12)  (967 348)  (967 348)  LC_6 Logic Functioning bit
 (41 12)  (969 348)  (969 348)  LC_6 Logic Functioning bit
 (43 12)  (971 348)  (971 348)  LC_6 Logic Functioning bit
 (44 12)  (972 348)  (972 348)  LC_6 Logic Functioning bit
 (48 12)  (976 348)  (976 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (15 13)  (943 349)  (943 349)  routing T_18_21.rgt_op_0 <X> T_18_21.lc_trk_g3_0
 (17 13)  (945 349)  (945 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (27 13)  (955 349)  (955 349)  routing T_18_21.lc_trk_g1_1 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 349)  (957 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 349)  (960 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (961 349)  (961 349)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.input_2_6
 (37 13)  (965 349)  (965 349)  LC_6 Logic Functioning bit
 (39 13)  (967 349)  (967 349)  LC_6 Logic Functioning bit
 (41 13)  (969 349)  (969 349)  LC_6 Logic Functioning bit
 (42 13)  (970 349)  (970 349)  LC_6 Logic Functioning bit
 (48 13)  (976 349)  (976 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (942 350)  (942 350)  routing T_18_21.bnl_op_4 <X> T_18_21.lc_trk_g3_4
 (22 14)  (950 350)  (950 350)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (952 350)  (952 350)  routing T_18_21.tnl_op_7 <X> T_18_21.lc_trk_g3_7
 (25 14)  (953 350)  (953 350)  routing T_18_21.sp4_v_b_38 <X> T_18_21.lc_trk_g3_6
 (26 14)  (954 350)  (954 350)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 350)  (957 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 350)  (958 350)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 350)  (960 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (963 350)  (963 350)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_7
 (36 14)  (964 350)  (964 350)  LC_7 Logic Functioning bit
 (39 14)  (967 350)  (967 350)  LC_7 Logic Functioning bit
 (41 14)  (969 350)  (969 350)  LC_7 Logic Functioning bit
 (43 14)  (971 350)  (971 350)  LC_7 Logic Functioning bit
 (44 14)  (972 350)  (972 350)  LC_7 Logic Functioning bit
 (46 14)  (974 350)  (974 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (12 15)  (940 351)  (940 351)  routing T_18_21.sp4_h_l_46 <X> T_18_21.sp4_v_t_46
 (14 15)  (942 351)  (942 351)  routing T_18_21.bnl_op_4 <X> T_18_21.lc_trk_g3_4
 (17 15)  (945 351)  (945 351)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (949 351)  (949 351)  routing T_18_21.tnl_op_7 <X> T_18_21.lc_trk_g3_7
 (22 15)  (950 351)  (950 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 351)  (951 351)  routing T_18_21.sp4_v_b_38 <X> T_18_21.lc_trk_g3_6
 (25 15)  (953 351)  (953 351)  routing T_18_21.sp4_v_b_38 <X> T_18_21.lc_trk_g3_6
 (27 15)  (955 351)  (955 351)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 351)  (957 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 351)  (960 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (961 351)  (961 351)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_7
 (34 15)  (962 351)  (962 351)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.input_2_7
 (37 15)  (965 351)  (965 351)  LC_7 Logic Functioning bit
 (39 15)  (967 351)  (967 351)  LC_7 Logic Functioning bit
 (41 15)  (969 351)  (969 351)  LC_7 Logic Functioning bit
 (42 15)  (970 351)  (970 351)  LC_7 Logic Functioning bit


LogicTile_19_21

 (8 0)  (990 336)  (990 336)  routing T_19_21.sp4_v_b_7 <X> T_19_21.sp4_h_r_1
 (9 0)  (991 336)  (991 336)  routing T_19_21.sp4_v_b_7 <X> T_19_21.sp4_h_r_1
 (10 0)  (992 336)  (992 336)  routing T_19_21.sp4_v_b_7 <X> T_19_21.sp4_h_r_1
 (13 0)  (995 336)  (995 336)  routing T_19_21.sp4_h_l_39 <X> T_19_21.sp4_v_b_2
 (14 0)  (996 336)  (996 336)  routing T_19_21.wire_logic_cluster/lc_0/out <X> T_19_21.lc_trk_g0_0
 (16 0)  (998 336)  (998 336)  routing T_19_21.sp12_h_l_14 <X> T_19_21.lc_trk_g0_1
 (17 0)  (999 336)  (999 336)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (27 0)  (1009 336)  (1009 336)  routing T_19_21.lc_trk_g1_0 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 336)  (1011 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 336)  (1015 336)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 336)  (1016 336)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 336)  (1017 336)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.input_2_0
 (38 0)  (1020 336)  (1020 336)  LC_0 Logic Functioning bit
 (41 0)  (1023 336)  (1023 336)  LC_0 Logic Functioning bit
 (43 0)  (1025 336)  (1025 336)  LC_0 Logic Functioning bit
 (45 0)  (1027 336)  (1027 336)  LC_0 Logic Functioning bit
 (12 1)  (994 337)  (994 337)  routing T_19_21.sp4_h_l_39 <X> T_19_21.sp4_v_b_2
 (17 1)  (999 337)  (999 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (1000 337)  (1000 337)  routing T_19_21.sp12_h_l_14 <X> T_19_21.lc_trk_g0_1
 (27 1)  (1009 337)  (1009 337)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 337)  (1010 337)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 337)  (1011 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 337)  (1013 337)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 337)  (1014 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1016 337)  (1016 337)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.input_2_0
 (39 1)  (1021 337)  (1021 337)  LC_0 Logic Functioning bit
 (41 1)  (1023 337)  (1023 337)  LC_0 Logic Functioning bit
 (43 1)  (1025 337)  (1025 337)  LC_0 Logic Functioning bit
 (0 2)  (982 338)  (982 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (1 2)  (983 338)  (983 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (987 338)  (987 338)  routing T_19_21.sp4_h_r_9 <X> T_19_21.sp4_h_l_37
 (6 2)  (988 338)  (988 338)  routing T_19_21.sp4_h_l_42 <X> T_19_21.sp4_v_t_37
 (8 2)  (990 338)  (990 338)  routing T_19_21.sp4_v_t_42 <X> T_19_21.sp4_h_l_36
 (9 2)  (991 338)  (991 338)  routing T_19_21.sp4_v_t_42 <X> T_19_21.sp4_h_l_36
 (10 2)  (992 338)  (992 338)  routing T_19_21.sp4_v_t_42 <X> T_19_21.sp4_h_l_36
 (11 2)  (993 338)  (993 338)  routing T_19_21.sp4_v_b_11 <X> T_19_21.sp4_v_t_39
 (14 2)  (996 338)  (996 338)  routing T_19_21.wire_logic_cluster/lc_4/out <X> T_19_21.lc_trk_g0_4
 (15 2)  (997 338)  (997 338)  routing T_19_21.sp4_h_r_21 <X> T_19_21.lc_trk_g0_5
 (16 2)  (998 338)  (998 338)  routing T_19_21.sp4_h_r_21 <X> T_19_21.lc_trk_g0_5
 (17 2)  (999 338)  (999 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1000 338)  (1000 338)  routing T_19_21.sp4_h_r_21 <X> T_19_21.lc_trk_g0_5
 (26 2)  (1008 338)  (1008 338)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 338)  (1011 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 338)  (1013 338)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 338)  (1014 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 338)  (1016 338)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 338)  (1018 338)  LC_1 Logic Functioning bit
 (38 2)  (1020 338)  (1020 338)  LC_1 Logic Functioning bit
 (41 2)  (1023 338)  (1023 338)  LC_1 Logic Functioning bit
 (43 2)  (1025 338)  (1025 338)  LC_1 Logic Functioning bit
 (4 3)  (986 339)  (986 339)  routing T_19_21.sp4_h_r_9 <X> T_19_21.sp4_h_l_37
 (12 3)  (994 339)  (994 339)  routing T_19_21.sp4_v_b_11 <X> T_19_21.sp4_v_t_39
 (17 3)  (999 339)  (999 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1000 339)  (1000 339)  routing T_19_21.sp4_h_r_21 <X> T_19_21.lc_trk_g0_5
 (27 3)  (1009 339)  (1009 339)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 339)  (1011 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 339)  (1013 339)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 339)  (1018 339)  LC_1 Logic Functioning bit
 (38 3)  (1020 339)  (1020 339)  LC_1 Logic Functioning bit
 (40 3)  (1022 339)  (1022 339)  LC_1 Logic Functioning bit
 (42 3)  (1024 339)  (1024 339)  LC_1 Logic Functioning bit
 (13 4)  (995 340)  (995 340)  routing T_19_21.sp4_v_t_40 <X> T_19_21.sp4_v_b_5
 (14 4)  (996 340)  (996 340)  routing T_19_21.lft_op_0 <X> T_19_21.lc_trk_g1_0
 (26 4)  (1008 340)  (1008 340)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 340)  (1009 340)  routing T_19_21.lc_trk_g1_0 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 340)  (1011 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 340)  (1014 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 340)  (1015 340)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 340)  (1016 340)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 340)  (1019 340)  LC_2 Logic Functioning bit
 (41 4)  (1023 340)  (1023 340)  LC_2 Logic Functioning bit
 (43 4)  (1025 340)  (1025 340)  LC_2 Logic Functioning bit
 (48 4)  (1030 340)  (1030 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (1032 340)  (1032 340)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (997 341)  (997 341)  routing T_19_21.lft_op_0 <X> T_19_21.lc_trk_g1_0
 (17 5)  (999 341)  (999 341)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (1004 341)  (1004 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1007 341)  (1007 341)  routing T_19_21.sp4_r_v_b_26 <X> T_19_21.lc_trk_g1_2
 (27 5)  (1009 341)  (1009 341)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 341)  (1011 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 341)  (1013 341)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 341)  (1018 341)  LC_2 Logic Functioning bit
 (41 5)  (1023 341)  (1023 341)  LC_2 Logic Functioning bit
 (43 5)  (1025 341)  (1025 341)  LC_2 Logic Functioning bit
 (46 5)  (1028 341)  (1028 341)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (12 6)  (994 342)  (994 342)  routing T_19_21.sp4_v_t_40 <X> T_19_21.sp4_h_l_40
 (14 6)  (996 342)  (996 342)  routing T_19_21.bnr_op_4 <X> T_19_21.lc_trk_g1_4
 (16 6)  (998 342)  (998 342)  routing T_19_21.sp4_v_b_5 <X> T_19_21.lc_trk_g1_5
 (17 6)  (999 342)  (999 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1000 342)  (1000 342)  routing T_19_21.sp4_v_b_5 <X> T_19_21.lc_trk_g1_5
 (21 6)  (1003 342)  (1003 342)  routing T_19_21.sp4_v_b_15 <X> T_19_21.lc_trk_g1_7
 (22 6)  (1004 342)  (1004 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1005 342)  (1005 342)  routing T_19_21.sp4_v_b_15 <X> T_19_21.lc_trk_g1_7
 (26 6)  (1008 342)  (1008 342)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 342)  (1009 342)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 342)  (1011 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 342)  (1012 342)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 342)  (1015 342)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 342)  (1016 342)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 342)  (1017 342)  routing T_19_21.lc_trk_g0_5 <X> T_19_21.input_2_3
 (38 6)  (1020 342)  (1020 342)  LC_3 Logic Functioning bit
 (39 6)  (1021 342)  (1021 342)  LC_3 Logic Functioning bit
 (45 6)  (1027 342)  (1027 342)  LC_3 Logic Functioning bit
 (52 6)  (1034 342)  (1034 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (11 7)  (993 343)  (993 343)  routing T_19_21.sp4_v_t_40 <X> T_19_21.sp4_h_l_40
 (14 7)  (996 343)  (996 343)  routing T_19_21.bnr_op_4 <X> T_19_21.lc_trk_g1_4
 (17 7)  (999 343)  (999 343)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (1003 343)  (1003 343)  routing T_19_21.sp4_v_b_15 <X> T_19_21.lc_trk_g1_7
 (27 7)  (1009 343)  (1009 343)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 343)  (1010 343)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 343)  (1011 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 343)  (1013 343)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 343)  (1014 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (1019 343)  (1019 343)  LC_3 Logic Functioning bit
 (38 7)  (1020 343)  (1020 343)  LC_3 Logic Functioning bit
 (39 7)  (1021 343)  (1021 343)  LC_3 Logic Functioning bit
 (42 7)  (1024 343)  (1024 343)  LC_3 Logic Functioning bit
 (8 8)  (990 344)  (990 344)  routing T_19_21.sp4_h_l_46 <X> T_19_21.sp4_h_r_7
 (10 8)  (992 344)  (992 344)  routing T_19_21.sp4_h_l_46 <X> T_19_21.sp4_h_r_7
 (14 8)  (996 344)  (996 344)  routing T_19_21.sp4_h_l_21 <X> T_19_21.lc_trk_g2_0
 (16 8)  (998 344)  (998 344)  routing T_19_21.sp12_v_t_14 <X> T_19_21.lc_trk_g2_1
 (17 8)  (999 344)  (999 344)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (26 8)  (1008 344)  (1008 344)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 344)  (1009 344)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 344)  (1011 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 344)  (1012 344)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 344)  (1013 344)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 344)  (1014 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 344)  (1015 344)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 344)  (1018 344)  LC_4 Logic Functioning bit
 (38 8)  (1020 344)  (1020 344)  LC_4 Logic Functioning bit
 (45 8)  (1027 344)  (1027 344)  LC_4 Logic Functioning bit
 (51 8)  (1033 344)  (1033 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (997 345)  (997 345)  routing T_19_21.sp4_h_l_21 <X> T_19_21.lc_trk_g2_0
 (16 9)  (998 345)  (998 345)  routing T_19_21.sp4_h_l_21 <X> T_19_21.lc_trk_g2_0
 (17 9)  (999 345)  (999 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1000 345)  (1000 345)  routing T_19_21.sp12_v_t_14 <X> T_19_21.lc_trk_g2_1
 (29 9)  (1011 345)  (1011 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 345)  (1014 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1015 345)  (1015 345)  routing T_19_21.lc_trk_g2_0 <X> T_19_21.input_2_4
 (36 9)  (1018 345)  (1018 345)  LC_4 Logic Functioning bit
 (39 9)  (1021 345)  (1021 345)  LC_4 Logic Functioning bit
 (15 10)  (997 346)  (997 346)  routing T_19_21.sp4_h_l_16 <X> T_19_21.lc_trk_g2_5
 (16 10)  (998 346)  (998 346)  routing T_19_21.sp4_h_l_16 <X> T_19_21.lc_trk_g2_5
 (17 10)  (999 346)  (999 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (1004 346)  (1004 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (1007 346)  (1007 346)  routing T_19_21.sp4_h_r_38 <X> T_19_21.lc_trk_g2_6
 (27 10)  (1009 346)  (1009 346)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 346)  (1010 346)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 346)  (1011 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 346)  (1012 346)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 346)  (1013 346)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 346)  (1014 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 346)  (1018 346)  LC_5 Logic Functioning bit
 (38 10)  (1020 346)  (1020 346)  LC_5 Logic Functioning bit
 (18 11)  (1000 347)  (1000 347)  routing T_19_21.sp4_h_l_16 <X> T_19_21.lc_trk_g2_5
 (22 11)  (1004 347)  (1004 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1005 347)  (1005 347)  routing T_19_21.sp4_h_r_38 <X> T_19_21.lc_trk_g2_6
 (24 11)  (1006 347)  (1006 347)  routing T_19_21.sp4_h_r_38 <X> T_19_21.lc_trk_g2_6
 (28 11)  (1010 347)  (1010 347)  routing T_19_21.lc_trk_g2_1 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 347)  (1011 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 347)  (1012 347)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (1018 347)  (1018 347)  LC_5 Logic Functioning bit
 (37 11)  (1019 347)  (1019 347)  LC_5 Logic Functioning bit
 (38 11)  (1020 347)  (1020 347)  LC_5 Logic Functioning bit
 (39 11)  (1021 347)  (1021 347)  LC_5 Logic Functioning bit
 (41 11)  (1023 347)  (1023 347)  LC_5 Logic Functioning bit
 (43 11)  (1025 347)  (1025 347)  LC_5 Logic Functioning bit
 (5 12)  (987 348)  (987 348)  routing T_19_21.sp4_v_b_9 <X> T_19_21.sp4_h_r_9
 (17 12)  (999 348)  (999 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 348)  (1000 348)  routing T_19_21.wire_logic_cluster/lc_1/out <X> T_19_21.lc_trk_g3_1
 (21 12)  (1003 348)  (1003 348)  routing T_19_21.wire_logic_cluster/lc_3/out <X> T_19_21.lc_trk_g3_3
 (22 12)  (1004 348)  (1004 348)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (29 12)  (1011 348)  (1011 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 348)  (1016 348)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 348)  (1018 348)  LC_6 Logic Functioning bit
 (37 12)  (1019 348)  (1019 348)  LC_6 Logic Functioning bit
 (38 12)  (1020 348)  (1020 348)  LC_6 Logic Functioning bit
 (42 12)  (1024 348)  (1024 348)  LC_6 Logic Functioning bit
 (50 12)  (1032 348)  (1032 348)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (1035 348)  (1035 348)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (6 13)  (988 349)  (988 349)  routing T_19_21.sp4_v_b_9 <X> T_19_21.sp4_h_r_9
 (22 13)  (1004 349)  (1004 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1005 349)  (1005 349)  routing T_19_21.sp4_v_b_42 <X> T_19_21.lc_trk_g3_2
 (24 13)  (1006 349)  (1006 349)  routing T_19_21.sp4_v_b_42 <X> T_19_21.lc_trk_g3_2
 (31 13)  (1013 349)  (1013 349)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 349)  (1018 349)  LC_6 Logic Functioning bit
 (37 13)  (1019 349)  (1019 349)  LC_6 Logic Functioning bit
 (38 13)  (1020 349)  (1020 349)  LC_6 Logic Functioning bit
 (42 13)  (1024 349)  (1024 349)  LC_6 Logic Functioning bit
 (14 14)  (996 350)  (996 350)  routing T_19_21.sp12_v_t_3 <X> T_19_21.lc_trk_g3_4
 (21 14)  (1003 350)  (1003 350)  routing T_19_21.wire_logic_cluster/lc_7/out <X> T_19_21.lc_trk_g3_7
 (22 14)  (1004 350)  (1004 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (1008 350)  (1008 350)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 350)  (1009 350)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 350)  (1010 350)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 350)  (1011 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 350)  (1012 350)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 350)  (1013 350)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 350)  (1014 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 350)  (1015 350)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 350)  (1018 350)  LC_7 Logic Functioning bit
 (38 14)  (1020 350)  (1020 350)  LC_7 Logic Functioning bit
 (41 14)  (1023 350)  (1023 350)  LC_7 Logic Functioning bit
 (43 14)  (1025 350)  (1025 350)  LC_7 Logic Functioning bit
 (45 14)  (1027 350)  (1027 350)  LC_7 Logic Functioning bit
 (5 15)  (987 351)  (987 351)  routing T_19_21.sp4_h_l_44 <X> T_19_21.sp4_v_t_44
 (14 15)  (996 351)  (996 351)  routing T_19_21.sp12_v_t_3 <X> T_19_21.lc_trk_g3_4
 (15 15)  (997 351)  (997 351)  routing T_19_21.sp12_v_t_3 <X> T_19_21.lc_trk_g3_4
 (17 15)  (999 351)  (999 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (26 15)  (1008 351)  (1008 351)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 351)  (1010 351)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 351)  (1011 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 351)  (1012 351)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 351)  (1013 351)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 351)  (1019 351)  LC_7 Logic Functioning bit
 (39 15)  (1021 351)  (1021 351)  LC_7 Logic Functioning bit
 (41 15)  (1023 351)  (1023 351)  LC_7 Logic Functioning bit
 (43 15)  (1025 351)  (1025 351)  LC_7 Logic Functioning bit
 (47 15)  (1029 351)  (1029 351)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_20_21

 (14 0)  (1050 336)  (1050 336)  routing T_20_21.wire_logic_cluster/lc_0/out <X> T_20_21.lc_trk_g0_0
 (21 0)  (1057 336)  (1057 336)  routing T_20_21.sp4_v_b_11 <X> T_20_21.lc_trk_g0_3
 (22 0)  (1058 336)  (1058 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1059 336)  (1059 336)  routing T_20_21.sp4_v_b_11 <X> T_20_21.lc_trk_g0_3
 (26 0)  (1062 336)  (1062 336)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 336)  (1065 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 336)  (1066 336)  routing T_20_21.lc_trk_g0_5 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 336)  (1068 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 336)  (1070 336)  routing T_20_21.lc_trk_g1_0 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 336)  (1072 336)  LC_0 Logic Functioning bit
 (38 0)  (1074 336)  (1074 336)  LC_0 Logic Functioning bit
 (42 0)  (1078 336)  (1078 336)  LC_0 Logic Functioning bit
 (17 1)  (1053 337)  (1053 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (1057 337)  (1057 337)  routing T_20_21.sp4_v_b_11 <X> T_20_21.lc_trk_g0_3
 (27 1)  (1063 337)  (1063 337)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 337)  (1065 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 337)  (1068 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1070 337)  (1070 337)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.input_2_0
 (35 1)  (1071 337)  (1071 337)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.input_2_0
 (36 1)  (1072 337)  (1072 337)  LC_0 Logic Functioning bit
 (37 1)  (1073 337)  (1073 337)  LC_0 Logic Functioning bit
 (38 1)  (1074 337)  (1074 337)  LC_0 Logic Functioning bit
 (39 1)  (1075 337)  (1075 337)  LC_0 Logic Functioning bit
 (43 1)  (1079 337)  (1079 337)  LC_0 Logic Functioning bit
 (0 2)  (1036 338)  (1036 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 338)  (1037 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 338)  (1041 338)  routing T_20_21.sp4_v_t_37 <X> T_20_21.sp4_h_l_37
 (14 2)  (1050 338)  (1050 338)  routing T_20_21.sp4_v_t_1 <X> T_20_21.lc_trk_g0_4
 (15 2)  (1051 338)  (1051 338)  routing T_20_21.sp4_h_r_5 <X> T_20_21.lc_trk_g0_5
 (16 2)  (1052 338)  (1052 338)  routing T_20_21.sp4_h_r_5 <X> T_20_21.lc_trk_g0_5
 (17 2)  (1053 338)  (1053 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (25 2)  (1061 338)  (1061 338)  routing T_20_21.sp4_v_b_6 <X> T_20_21.lc_trk_g0_6
 (6 3)  (1042 339)  (1042 339)  routing T_20_21.sp4_v_t_37 <X> T_20_21.sp4_h_l_37
 (14 3)  (1050 339)  (1050 339)  routing T_20_21.sp4_v_t_1 <X> T_20_21.lc_trk_g0_4
 (16 3)  (1052 339)  (1052 339)  routing T_20_21.sp4_v_t_1 <X> T_20_21.lc_trk_g0_4
 (17 3)  (1053 339)  (1053 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (1054 339)  (1054 339)  routing T_20_21.sp4_h_r_5 <X> T_20_21.lc_trk_g0_5
 (22 3)  (1058 339)  (1058 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1059 339)  (1059 339)  routing T_20_21.sp4_v_b_6 <X> T_20_21.lc_trk_g0_6
 (0 4)  (1036 340)  (1036 340)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 340)  (1037 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1050 340)  (1050 340)  routing T_20_21.sp4_v_b_0 <X> T_20_21.lc_trk_g1_0
 (15 4)  (1051 340)  (1051 340)  routing T_20_21.sp4_h_r_1 <X> T_20_21.lc_trk_g1_1
 (16 4)  (1052 340)  (1052 340)  routing T_20_21.sp4_h_r_1 <X> T_20_21.lc_trk_g1_1
 (17 4)  (1053 340)  (1053 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (1058 340)  (1058 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1059 340)  (1059 340)  routing T_20_21.sp12_h_l_16 <X> T_20_21.lc_trk_g1_3
 (27 4)  (1063 340)  (1063 340)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 340)  (1065 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 340)  (1067 340)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 340)  (1068 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 340)  (1069 340)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 340)  (1070 340)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 340)  (1072 340)  LC_2 Logic Functioning bit
 (37 4)  (1073 340)  (1073 340)  LC_2 Logic Functioning bit
 (38 4)  (1074 340)  (1074 340)  LC_2 Logic Functioning bit
 (39 4)  (1075 340)  (1075 340)  LC_2 Logic Functioning bit
 (41 4)  (1077 340)  (1077 340)  LC_2 Logic Functioning bit
 (43 4)  (1079 340)  (1079 340)  LC_2 Logic Functioning bit
 (0 5)  (1036 341)  (1036 341)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 341)  (1037 341)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_7/cen
 (11 5)  (1047 341)  (1047 341)  routing T_20_21.sp4_h_l_44 <X> T_20_21.sp4_h_r_5
 (13 5)  (1049 341)  (1049 341)  routing T_20_21.sp4_h_l_44 <X> T_20_21.sp4_h_r_5
 (16 5)  (1052 341)  (1052 341)  routing T_20_21.sp4_v_b_0 <X> T_20_21.lc_trk_g1_0
 (17 5)  (1053 341)  (1053 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (18 5)  (1054 341)  (1054 341)  routing T_20_21.sp4_h_r_1 <X> T_20_21.lc_trk_g1_1
 (21 5)  (1057 341)  (1057 341)  routing T_20_21.sp12_h_l_16 <X> T_20_21.lc_trk_g1_3
 (22 5)  (1058 341)  (1058 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (1063 341)  (1063 341)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 341)  (1064 341)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 341)  (1065 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 341)  (1066 341)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (37 5)  (1073 341)  (1073 341)  LC_2 Logic Functioning bit
 (39 5)  (1075 341)  (1075 341)  LC_2 Logic Functioning bit
 (8 6)  (1044 342)  (1044 342)  routing T_20_21.sp4_v_t_41 <X> T_20_21.sp4_h_l_41
 (9 6)  (1045 342)  (1045 342)  routing T_20_21.sp4_v_t_41 <X> T_20_21.sp4_h_l_41
 (14 6)  (1050 342)  (1050 342)  routing T_20_21.sp4_h_l_1 <X> T_20_21.lc_trk_g1_4
 (15 6)  (1051 342)  (1051 342)  routing T_20_21.sp4_v_b_21 <X> T_20_21.lc_trk_g1_5
 (16 6)  (1052 342)  (1052 342)  routing T_20_21.sp4_v_b_21 <X> T_20_21.lc_trk_g1_5
 (17 6)  (1053 342)  (1053 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (1063 342)  (1063 342)  routing T_20_21.lc_trk_g1_1 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 342)  (1065 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 342)  (1067 342)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 342)  (1070 342)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 342)  (1072 342)  LC_3 Logic Functioning bit
 (37 6)  (1073 342)  (1073 342)  LC_3 Logic Functioning bit
 (38 6)  (1074 342)  (1074 342)  LC_3 Logic Functioning bit
 (41 6)  (1077 342)  (1077 342)  LC_3 Logic Functioning bit
 (43 6)  (1079 342)  (1079 342)  LC_3 Logic Functioning bit
 (50 6)  (1086 342)  (1086 342)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (1051 343)  (1051 343)  routing T_20_21.sp4_h_l_1 <X> T_20_21.lc_trk_g1_4
 (16 7)  (1052 343)  (1052 343)  routing T_20_21.sp4_h_l_1 <X> T_20_21.lc_trk_g1_4
 (17 7)  (1053 343)  (1053 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (1062 343)  (1062 343)  routing T_20_21.lc_trk_g2_3 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 343)  (1064 343)  routing T_20_21.lc_trk_g2_3 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 343)  (1065 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (1072 343)  (1072 343)  LC_3 Logic Functioning bit
 (40 7)  (1076 343)  (1076 343)  LC_3 Logic Functioning bit
 (42 7)  (1078 343)  (1078 343)  LC_3 Logic Functioning bit
 (21 8)  (1057 344)  (1057 344)  routing T_20_21.sp4_v_t_14 <X> T_20_21.lc_trk_g2_3
 (22 8)  (1058 344)  (1058 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1059 344)  (1059 344)  routing T_20_21.sp4_v_t_14 <X> T_20_21.lc_trk_g2_3
 (26 8)  (1062 344)  (1062 344)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (1064 344)  (1064 344)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 344)  (1065 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 344)  (1066 344)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 344)  (1067 344)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 344)  (1069 344)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 344)  (1072 344)  LC_4 Logic Functioning bit
 (37 8)  (1073 344)  (1073 344)  LC_4 Logic Functioning bit
 (43 8)  (1079 344)  (1079 344)  LC_4 Logic Functioning bit
 (50 8)  (1086 344)  (1086 344)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (1044 345)  (1044 345)  routing T_20_21.sp4_h_l_36 <X> T_20_21.sp4_v_b_7
 (9 9)  (1045 345)  (1045 345)  routing T_20_21.sp4_h_l_36 <X> T_20_21.sp4_v_b_7
 (10 9)  (1046 345)  (1046 345)  routing T_20_21.sp4_h_l_36 <X> T_20_21.sp4_v_b_7
 (27 9)  (1063 345)  (1063 345)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 345)  (1065 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 345)  (1066 345)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (1072 345)  (1072 345)  LC_4 Logic Functioning bit
 (37 9)  (1073 345)  (1073 345)  LC_4 Logic Functioning bit
 (38 9)  (1074 345)  (1074 345)  LC_4 Logic Functioning bit
 (41 9)  (1077 345)  (1077 345)  LC_4 Logic Functioning bit
 (42 9)  (1078 345)  (1078 345)  LC_4 Logic Functioning bit
 (9 10)  (1045 346)  (1045 346)  routing T_20_21.sp4_h_r_4 <X> T_20_21.sp4_h_l_42
 (10 10)  (1046 346)  (1046 346)  routing T_20_21.sp4_h_r_4 <X> T_20_21.sp4_h_l_42
 (15 10)  (1051 346)  (1051 346)  routing T_20_21.sp4_h_l_24 <X> T_20_21.lc_trk_g2_5
 (16 10)  (1052 346)  (1052 346)  routing T_20_21.sp4_h_l_24 <X> T_20_21.lc_trk_g2_5
 (17 10)  (1053 346)  (1053 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1054 346)  (1054 346)  routing T_20_21.sp4_h_l_24 <X> T_20_21.lc_trk_g2_5
 (22 10)  (1058 346)  (1058 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1059 346)  (1059 346)  routing T_20_21.sp4_v_b_47 <X> T_20_21.lc_trk_g2_7
 (24 10)  (1060 346)  (1060 346)  routing T_20_21.sp4_v_b_47 <X> T_20_21.lc_trk_g2_7
 (29 10)  (1065 346)  (1065 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 346)  (1067 346)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 346)  (1072 346)  LC_5 Logic Functioning bit
 (37 10)  (1073 346)  (1073 346)  LC_5 Logic Functioning bit
 (41 10)  (1077 346)  (1077 346)  LC_5 Logic Functioning bit
 (43 10)  (1079 346)  (1079 346)  LC_5 Logic Functioning bit
 (50 10)  (1086 346)  (1086 346)  Cascade bit: LH_LC05_inmux02_5

 (31 11)  (1067 347)  (1067 347)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 347)  (1072 347)  LC_5 Logic Functioning bit
 (37 11)  (1073 347)  (1073 347)  LC_5 Logic Functioning bit
 (41 11)  (1077 347)  (1077 347)  LC_5 Logic Functioning bit
 (43 11)  (1079 347)  (1079 347)  LC_5 Logic Functioning bit
 (12 12)  (1048 348)  (1048 348)  routing T_20_21.sp4_h_l_45 <X> T_20_21.sp4_h_r_11
 (16 12)  (1052 348)  (1052 348)  routing T_20_21.sp12_v_t_14 <X> T_20_21.lc_trk_g3_1
 (17 12)  (1053 348)  (1053 348)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (1058 348)  (1058 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1059 348)  (1059 348)  routing T_20_21.sp4_v_t_30 <X> T_20_21.lc_trk_g3_3
 (24 12)  (1060 348)  (1060 348)  routing T_20_21.sp4_v_t_30 <X> T_20_21.lc_trk_g3_3
 (27 12)  (1063 348)  (1063 348)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 348)  (1064 348)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 348)  (1065 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 348)  (1066 348)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 348)  (1067 348)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 348)  (1068 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 348)  (1070 348)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 348)  (1072 348)  LC_6 Logic Functioning bit
 (37 12)  (1073 348)  (1073 348)  LC_6 Logic Functioning bit
 (38 12)  (1074 348)  (1074 348)  LC_6 Logic Functioning bit
 (42 12)  (1078 348)  (1078 348)  LC_6 Logic Functioning bit
 (45 12)  (1081 348)  (1081 348)  LC_6 Logic Functioning bit
 (47 12)  (1083 348)  (1083 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (1086 348)  (1086 348)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (1089 348)  (1089 348)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (13 13)  (1049 349)  (1049 349)  routing T_20_21.sp4_h_l_45 <X> T_20_21.sp4_h_r_11
 (18 13)  (1054 349)  (1054 349)  routing T_20_21.sp12_v_t_14 <X> T_20_21.lc_trk_g3_1
 (30 13)  (1066 349)  (1066 349)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (1072 349)  (1072 349)  LC_6 Logic Functioning bit
 (37 13)  (1073 349)  (1073 349)  LC_6 Logic Functioning bit
 (38 13)  (1074 349)  (1074 349)  LC_6 Logic Functioning bit
 (42 13)  (1078 349)  (1078 349)  LC_6 Logic Functioning bit
 (1 14)  (1037 350)  (1037 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (1065 350)  (1065 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 350)  (1066 350)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 350)  (1067 350)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 350)  (1068 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 350)  (1070 350)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 350)  (1072 350)  LC_7 Logic Functioning bit
 (37 14)  (1073 350)  (1073 350)  LC_7 Logic Functioning bit
 (38 14)  (1074 350)  (1074 350)  LC_7 Logic Functioning bit
 (39 14)  (1075 350)  (1075 350)  LC_7 Logic Functioning bit
 (41 14)  (1077 350)  (1077 350)  LC_7 Logic Functioning bit
 (42 14)  (1078 350)  (1078 350)  LC_7 Logic Functioning bit
 (43 14)  (1079 350)  (1079 350)  LC_7 Logic Functioning bit
 (1 15)  (1037 351)  (1037 351)  routing T_20_21.lc_trk_g0_4 <X> T_20_21.wire_logic_cluster/lc_7/s_r
 (14 15)  (1050 351)  (1050 351)  routing T_20_21.sp4_h_l_17 <X> T_20_21.lc_trk_g3_4
 (15 15)  (1051 351)  (1051 351)  routing T_20_21.sp4_h_l_17 <X> T_20_21.lc_trk_g3_4
 (16 15)  (1052 351)  (1052 351)  routing T_20_21.sp4_h_l_17 <X> T_20_21.lc_trk_g3_4
 (17 15)  (1053 351)  (1053 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (1058 351)  (1058 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1062 351)  (1062 351)  routing T_20_21.lc_trk_g2_3 <X> T_20_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 351)  (1064 351)  routing T_20_21.lc_trk_g2_3 <X> T_20_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 351)  (1065 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 351)  (1066 351)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 351)  (1068 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (1071 351)  (1071 351)  routing T_20_21.lc_trk_g0_3 <X> T_20_21.input_2_7
 (36 15)  (1072 351)  (1072 351)  LC_7 Logic Functioning bit
 (37 15)  (1073 351)  (1073 351)  LC_7 Logic Functioning bit
 (38 15)  (1074 351)  (1074 351)  LC_7 Logic Functioning bit
 (39 15)  (1075 351)  (1075 351)  LC_7 Logic Functioning bit
 (40 15)  (1076 351)  (1076 351)  LC_7 Logic Functioning bit
 (41 15)  (1077 351)  (1077 351)  LC_7 Logic Functioning bit
 (42 15)  (1078 351)  (1078 351)  LC_7 Logic Functioning bit
 (43 15)  (1079 351)  (1079 351)  LC_7 Logic Functioning bit
 (48 15)  (1084 351)  (1084 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_21

 (0 2)  (1090 338)  (1090 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 338)  (1091 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (1106 338)  (1106 338)  routing T_21_21.sp12_h_l_18 <X> T_21_21.lc_trk_g0_5
 (17 2)  (1107 338)  (1107 338)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (21 2)  (1111 338)  (1111 338)  routing T_21_21.sp4_v_b_7 <X> T_21_21.lc_trk_g0_7
 (22 2)  (1112 338)  (1112 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1113 338)  (1113 338)  routing T_21_21.sp4_v_b_7 <X> T_21_21.lc_trk_g0_7
 (25 2)  (1115 338)  (1115 338)  routing T_21_21.sp4_h_l_11 <X> T_21_21.lc_trk_g0_6
 (26 2)  (1116 338)  (1116 338)  routing T_21_21.lc_trk_g0_5 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 338)  (1117 338)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 338)  (1118 338)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 338)  (1119 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 338)  (1120 338)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 338)  (1122 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 338)  (1124 338)  routing T_21_21.lc_trk_g1_1 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 338)  (1126 338)  LC_1 Logic Functioning bit
 (38 2)  (1128 338)  (1128 338)  LC_1 Logic Functioning bit
 (11 3)  (1101 339)  (1101 339)  routing T_21_21.sp4_h_r_2 <X> T_21_21.sp4_h_l_39
 (18 3)  (1108 339)  (1108 339)  routing T_21_21.sp12_h_l_18 <X> T_21_21.lc_trk_g0_5
 (22 3)  (1112 339)  (1112 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1113 339)  (1113 339)  routing T_21_21.sp4_h_l_11 <X> T_21_21.lc_trk_g0_6
 (24 3)  (1114 339)  (1114 339)  routing T_21_21.sp4_h_l_11 <X> T_21_21.lc_trk_g0_6
 (25 3)  (1115 339)  (1115 339)  routing T_21_21.sp4_h_l_11 <X> T_21_21.lc_trk_g0_6
 (29 3)  (1119 339)  (1119 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 339)  (1120 339)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (36 3)  (1126 339)  (1126 339)  LC_1 Logic Functioning bit
 (37 3)  (1127 339)  (1127 339)  LC_1 Logic Functioning bit
 (38 3)  (1128 339)  (1128 339)  LC_1 Logic Functioning bit
 (39 3)  (1129 339)  (1129 339)  LC_1 Logic Functioning bit
 (41 3)  (1131 339)  (1131 339)  LC_1 Logic Functioning bit
 (43 3)  (1133 339)  (1133 339)  LC_1 Logic Functioning bit
 (0 4)  (1090 340)  (1090 340)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 340)  (1091 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (1105 340)  (1105 340)  routing T_21_21.sp4_v_b_17 <X> T_21_21.lc_trk_g1_1
 (16 4)  (1106 340)  (1106 340)  routing T_21_21.sp4_v_b_17 <X> T_21_21.lc_trk_g1_1
 (17 4)  (1107 340)  (1107 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (1115 340)  (1115 340)  routing T_21_21.sp4_h_r_10 <X> T_21_21.lc_trk_g1_2
 (26 4)  (1116 340)  (1116 340)  routing T_21_21.lc_trk_g0_6 <X> T_21_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (1119 340)  (1119 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 340)  (1120 340)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 340)  (1121 340)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 340)  (1122 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 340)  (1123 340)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 340)  (1126 340)  LC_2 Logic Functioning bit
 (37 4)  (1127 340)  (1127 340)  LC_2 Logic Functioning bit
 (38 4)  (1128 340)  (1128 340)  LC_2 Logic Functioning bit
 (39 4)  (1129 340)  (1129 340)  LC_2 Logic Functioning bit
 (41 4)  (1131 340)  (1131 340)  LC_2 Logic Functioning bit
 (43 4)  (1133 340)  (1133 340)  LC_2 Logic Functioning bit
 (1 5)  (1091 341)  (1091 341)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (22 5)  (1112 341)  (1112 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1113 341)  (1113 341)  routing T_21_21.sp4_h_r_10 <X> T_21_21.lc_trk_g1_2
 (24 5)  (1114 341)  (1114 341)  routing T_21_21.sp4_h_r_10 <X> T_21_21.lc_trk_g1_2
 (26 5)  (1116 341)  (1116 341)  routing T_21_21.lc_trk_g0_6 <X> T_21_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 341)  (1119 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 341)  (1120 341)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_2/in_1
 (37 5)  (1127 341)  (1127 341)  LC_2 Logic Functioning bit
 (39 5)  (1129 341)  (1129 341)  LC_2 Logic Functioning bit
 (4 6)  (1094 342)  (1094 342)  routing T_21_21.sp4_h_r_3 <X> T_21_21.sp4_v_t_38
 (12 6)  (1102 342)  (1102 342)  routing T_21_21.sp4_v_t_46 <X> T_21_21.sp4_h_l_40
 (16 6)  (1106 342)  (1106 342)  routing T_21_21.sp12_h_l_18 <X> T_21_21.lc_trk_g1_5
 (17 6)  (1107 342)  (1107 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (22 6)  (1112 342)  (1112 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (1116 342)  (1116 342)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 342)  (1117 342)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 342)  (1119 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 342)  (1120 342)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 342)  (1121 342)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 342)  (1122 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 342)  (1124 342)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (42 6)  (1132 342)  (1132 342)  LC_3 Logic Functioning bit
 (43 6)  (1133 342)  (1133 342)  LC_3 Logic Functioning bit
 (50 6)  (1140 342)  (1140 342)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (1095 343)  (1095 343)  routing T_21_21.sp4_h_r_3 <X> T_21_21.sp4_v_t_38
 (11 7)  (1101 343)  (1101 343)  routing T_21_21.sp4_v_t_46 <X> T_21_21.sp4_h_l_40
 (13 7)  (1103 343)  (1103 343)  routing T_21_21.sp4_v_t_46 <X> T_21_21.sp4_h_l_40
 (18 7)  (1108 343)  (1108 343)  routing T_21_21.sp12_h_l_18 <X> T_21_21.lc_trk_g1_5
 (21 7)  (1111 343)  (1111 343)  routing T_21_21.sp4_r_v_b_31 <X> T_21_21.lc_trk_g1_7
 (22 7)  (1112 343)  (1112 343)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (1113 343)  (1113 343)  routing T_21_21.sp12_h_l_21 <X> T_21_21.lc_trk_g1_6
 (25 7)  (1115 343)  (1115 343)  routing T_21_21.sp12_h_l_21 <X> T_21_21.lc_trk_g1_6
 (26 7)  (1116 343)  (1116 343)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 343)  (1119 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 343)  (1120 343)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (1126 343)  (1126 343)  LC_3 Logic Functioning bit
 (38 7)  (1128 343)  (1128 343)  LC_3 Logic Functioning bit
 (42 7)  (1132 343)  (1132 343)  LC_3 Logic Functioning bit
 (43 7)  (1133 343)  (1133 343)  LC_3 Logic Functioning bit
 (13 8)  (1103 344)  (1103 344)  routing T_21_21.sp4_v_t_45 <X> T_21_21.sp4_v_b_8
 (25 8)  (1115 344)  (1115 344)  routing T_21_21.sp4_v_t_23 <X> T_21_21.lc_trk_g2_2
 (26 8)  (1116 344)  (1116 344)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 344)  (1117 344)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 344)  (1119 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 344)  (1120 344)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 344)  (1121 344)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 344)  (1122 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (1127 344)  (1127 344)  LC_4 Logic Functioning bit
 (38 8)  (1128 344)  (1128 344)  LC_4 Logic Functioning bit
 (42 8)  (1132 344)  (1132 344)  LC_4 Logic Functioning bit
 (45 8)  (1135 344)  (1135 344)  LC_4 Logic Functioning bit
 (22 9)  (1112 345)  (1112 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1113 345)  (1113 345)  routing T_21_21.sp4_v_t_23 <X> T_21_21.lc_trk_g2_2
 (25 9)  (1115 345)  (1115 345)  routing T_21_21.sp4_v_t_23 <X> T_21_21.lc_trk_g2_2
 (27 9)  (1117 345)  (1117 345)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 345)  (1119 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 345)  (1120 345)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 345)  (1121 345)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 345)  (1122 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1123 345)  (1123 345)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.input_2_4
 (34 9)  (1124 345)  (1124 345)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.input_2_4
 (39 9)  (1129 345)  (1129 345)  LC_4 Logic Functioning bit
 (40 9)  (1130 345)  (1130 345)  LC_4 Logic Functioning bit
 (41 9)  (1131 345)  (1131 345)  LC_4 Logic Functioning bit
 (42 9)  (1132 345)  (1132 345)  LC_4 Logic Functioning bit
 (52 9)  (1142 345)  (1142 345)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (1105 346)  (1105 346)  routing T_21_21.sp4_h_l_24 <X> T_21_21.lc_trk_g2_5
 (16 10)  (1106 346)  (1106 346)  routing T_21_21.sp4_h_l_24 <X> T_21_21.lc_trk_g2_5
 (17 10)  (1107 346)  (1107 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1108 346)  (1108 346)  routing T_21_21.sp4_h_l_24 <X> T_21_21.lc_trk_g2_5
 (26 10)  (1116 346)  (1116 346)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 346)  (1117 346)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 346)  (1118 346)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 346)  (1119 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 346)  (1121 346)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 346)  (1122 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 346)  (1124 346)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 346)  (1125 346)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.input_2_5
 (36 10)  (1126 346)  (1126 346)  LC_5 Logic Functioning bit
 (37 10)  (1127 346)  (1127 346)  LC_5 Logic Functioning bit
 (38 10)  (1128 346)  (1128 346)  LC_5 Logic Functioning bit
 (40 10)  (1130 346)  (1130 346)  LC_5 Logic Functioning bit
 (41 10)  (1131 346)  (1131 346)  LC_5 Logic Functioning bit
 (42 10)  (1132 346)  (1132 346)  LC_5 Logic Functioning bit
 (43 10)  (1133 346)  (1133 346)  LC_5 Logic Functioning bit
 (45 10)  (1135 346)  (1135 346)  LC_5 Logic Functioning bit
 (10 11)  (1100 347)  (1100 347)  routing T_21_21.sp4_h_l_39 <X> T_21_21.sp4_v_t_42
 (22 11)  (1112 347)  (1112 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1113 347)  (1113 347)  routing T_21_21.sp4_v_b_46 <X> T_21_21.lc_trk_g2_6
 (24 11)  (1114 347)  (1114 347)  routing T_21_21.sp4_v_b_46 <X> T_21_21.lc_trk_g2_6
 (26 11)  (1116 347)  (1116 347)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 347)  (1117 347)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 347)  (1119 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (1122 347)  (1122 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1125 347)  (1125 347)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.input_2_5
 (36 11)  (1126 347)  (1126 347)  LC_5 Logic Functioning bit
 (39 11)  (1129 347)  (1129 347)  LC_5 Logic Functioning bit
 (41 11)  (1131 347)  (1131 347)  LC_5 Logic Functioning bit
 (42 11)  (1132 347)  (1132 347)  LC_5 Logic Functioning bit
 (43 11)  (1133 347)  (1133 347)  LC_5 Logic Functioning bit
 (46 11)  (1136 347)  (1136 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (16 12)  (1106 348)  (1106 348)  routing T_21_21.sp12_v_t_14 <X> T_21_21.lc_trk_g3_1
 (17 12)  (1107 348)  (1107 348)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (1112 348)  (1112 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (18 13)  (1108 349)  (1108 349)  routing T_21_21.sp12_v_t_14 <X> T_21_21.lc_trk_g3_1
 (0 14)  (1090 350)  (1090 350)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 350)  (1091 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (1095 350)  (1095 350)  routing T_21_21.sp4_v_t_44 <X> T_21_21.sp4_h_l_44
 (15 14)  (1105 350)  (1105 350)  routing T_21_21.sp4_v_t_32 <X> T_21_21.lc_trk_g3_5
 (16 14)  (1106 350)  (1106 350)  routing T_21_21.sp4_v_t_32 <X> T_21_21.lc_trk_g3_5
 (17 14)  (1107 350)  (1107 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (1112 350)  (1112 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1113 350)  (1113 350)  routing T_21_21.sp4_h_r_31 <X> T_21_21.lc_trk_g3_7
 (24 14)  (1114 350)  (1114 350)  routing T_21_21.sp4_h_r_31 <X> T_21_21.lc_trk_g3_7
 (28 14)  (1118 350)  (1118 350)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 350)  (1119 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 350)  (1120 350)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 350)  (1122 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 350)  (1123 350)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 350)  (1124 350)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 350)  (1126 350)  LC_7 Logic Functioning bit
 (37 14)  (1127 350)  (1127 350)  LC_7 Logic Functioning bit
 (38 14)  (1128 350)  (1128 350)  LC_7 Logic Functioning bit
 (39 14)  (1129 350)  (1129 350)  LC_7 Logic Functioning bit
 (52 14)  (1142 350)  (1142 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (1090 351)  (1090 351)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 351)  (1091 351)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (6 15)  (1096 351)  (1096 351)  routing T_21_21.sp4_v_t_44 <X> T_21_21.sp4_h_l_44
 (21 15)  (1111 351)  (1111 351)  routing T_21_21.sp4_h_r_31 <X> T_21_21.lc_trk_g3_7
 (26 15)  (1116 351)  (1116 351)  routing T_21_21.lc_trk_g1_2 <X> T_21_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 351)  (1117 351)  routing T_21_21.lc_trk_g1_2 <X> T_21_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 351)  (1119 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 351)  (1120 351)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 351)  (1121 351)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 351)  (1126 351)  LC_7 Logic Functioning bit
 (37 15)  (1127 351)  (1127 351)  LC_7 Logic Functioning bit
 (38 15)  (1128 351)  (1128 351)  LC_7 Logic Functioning bit
 (39 15)  (1129 351)  (1129 351)  LC_7 Logic Functioning bit
 (40 15)  (1130 351)  (1130 351)  LC_7 Logic Functioning bit
 (41 15)  (1131 351)  (1131 351)  LC_7 Logic Functioning bit
 (42 15)  (1132 351)  (1132 351)  LC_7 Logic Functioning bit
 (43 15)  (1133 351)  (1133 351)  LC_7 Logic Functioning bit
 (48 15)  (1138 351)  (1138 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_22_21

 (0 0)  (1144 336)  (1144 336)  Negative Clock bit

 (22 0)  (1166 336)  (1166 336)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1168 336)  (1168 336)  routing T_22_21.top_op_3 <X> T_22_21.lc_trk_g0_3
 (29 0)  (1173 336)  (1173 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 336)  (1174 336)  routing T_22_21.lc_trk_g0_7 <X> T_22_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 336)  (1176 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 336)  (1178 336)  routing T_22_21.lc_trk_g1_2 <X> T_22_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 336)  (1180 336)  LC_0 Logic Functioning bit
 (37 0)  (1181 336)  (1181 336)  LC_0 Logic Functioning bit
 (38 0)  (1182 336)  (1182 336)  LC_0 Logic Functioning bit
 (39 0)  (1183 336)  (1183 336)  LC_0 Logic Functioning bit
 (41 0)  (1185 336)  (1185 336)  LC_0 Logic Functioning bit
 (42 0)  (1186 336)  (1186 336)  LC_0 Logic Functioning bit
 (43 0)  (1187 336)  (1187 336)  LC_0 Logic Functioning bit
 (14 1)  (1158 337)  (1158 337)  routing T_22_21.top_op_0 <X> T_22_21.lc_trk_g0_0
 (15 1)  (1159 337)  (1159 337)  routing T_22_21.top_op_0 <X> T_22_21.lc_trk_g0_0
 (17 1)  (1161 337)  (1161 337)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (1165 337)  (1165 337)  routing T_22_21.top_op_3 <X> T_22_21.lc_trk_g0_3
 (22 1)  (1166 337)  (1166 337)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1168 337)  (1168 337)  routing T_22_21.top_op_2 <X> T_22_21.lc_trk_g0_2
 (25 1)  (1169 337)  (1169 337)  routing T_22_21.top_op_2 <X> T_22_21.lc_trk_g0_2
 (29 1)  (1173 337)  (1173 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 337)  (1174 337)  routing T_22_21.lc_trk_g0_7 <X> T_22_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 337)  (1175 337)  routing T_22_21.lc_trk_g1_2 <X> T_22_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 337)  (1176 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1179 337)  (1179 337)  routing T_22_21.lc_trk_g0_2 <X> T_22_21.input_2_0
 (36 1)  (1180 337)  (1180 337)  LC_0 Logic Functioning bit
 (37 1)  (1181 337)  (1181 337)  LC_0 Logic Functioning bit
 (38 1)  (1182 337)  (1182 337)  LC_0 Logic Functioning bit
 (39 1)  (1183 337)  (1183 337)  LC_0 Logic Functioning bit
 (40 1)  (1184 337)  (1184 337)  LC_0 Logic Functioning bit
 (41 1)  (1185 337)  (1185 337)  LC_0 Logic Functioning bit
 (42 1)  (1186 337)  (1186 337)  LC_0 Logic Functioning bit
 (43 1)  (1187 337)  (1187 337)  LC_0 Logic Functioning bit
 (0 2)  (1144 338)  (1144 338)  routing T_22_21.glb_netwk_3 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 338)  (1146 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (1159 338)  (1159 338)  routing T_22_21.top_op_5 <X> T_22_21.lc_trk_g0_5
 (17 2)  (1161 338)  (1161 338)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (1166 338)  (1166 338)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1168 338)  (1168 338)  routing T_22_21.top_op_7 <X> T_22_21.lc_trk_g0_7
 (26 2)  (1170 338)  (1170 338)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (36 2)  (1180 338)  (1180 338)  LC_1 Logic Functioning bit
 (43 2)  (1187 338)  (1187 338)  LC_1 Logic Functioning bit
 (50 2)  (1194 338)  (1194 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1144 339)  (1144 339)  routing T_22_21.glb_netwk_3 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (14 3)  (1158 339)  (1158 339)  routing T_22_21.top_op_4 <X> T_22_21.lc_trk_g0_4
 (15 3)  (1159 339)  (1159 339)  routing T_22_21.top_op_4 <X> T_22_21.lc_trk_g0_4
 (17 3)  (1161 339)  (1161 339)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (1162 339)  (1162 339)  routing T_22_21.top_op_5 <X> T_22_21.lc_trk_g0_5
 (21 3)  (1165 339)  (1165 339)  routing T_22_21.top_op_7 <X> T_22_21.lc_trk_g0_7
 (22 3)  (1166 339)  (1166 339)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (1170 339)  (1170 339)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 339)  (1171 339)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 339)  (1173 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (1181 339)  (1181 339)  LC_1 Logic Functioning bit
 (42 3)  (1186 339)  (1186 339)  LC_1 Logic Functioning bit
 (15 4)  (1159 340)  (1159 340)  routing T_22_21.top_op_1 <X> T_22_21.lc_trk_g1_1
 (17 4)  (1161 340)  (1161 340)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (1165 340)  (1165 340)  routing T_22_21.sp4_v_b_11 <X> T_22_21.lc_trk_g1_3
 (22 4)  (1166 340)  (1166 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1167 340)  (1167 340)  routing T_22_21.sp4_v_b_11 <X> T_22_21.lc_trk_g1_3
 (25 4)  (1169 340)  (1169 340)  routing T_22_21.wire_logic_cluster/lc_2/out <X> T_22_21.lc_trk_g1_2
 (26 4)  (1170 340)  (1170 340)  routing T_22_21.lc_trk_g0_4 <X> T_22_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (1173 340)  (1173 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 340)  (1175 340)  routing T_22_21.lc_trk_g0_5 <X> T_22_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 340)  (1176 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 340)  (1180 340)  LC_2 Logic Functioning bit
 (37 4)  (1181 340)  (1181 340)  LC_2 Logic Functioning bit
 (38 4)  (1182 340)  (1182 340)  LC_2 Logic Functioning bit
 (39 4)  (1183 340)  (1183 340)  LC_2 Logic Functioning bit
 (41 4)  (1185 340)  (1185 340)  LC_2 Logic Functioning bit
 (42 4)  (1186 340)  (1186 340)  LC_2 Logic Functioning bit
 (43 4)  (1187 340)  (1187 340)  LC_2 Logic Functioning bit
 (18 5)  (1162 341)  (1162 341)  routing T_22_21.top_op_1 <X> T_22_21.lc_trk_g1_1
 (21 5)  (1165 341)  (1165 341)  routing T_22_21.sp4_v_b_11 <X> T_22_21.lc_trk_g1_3
 (22 5)  (1166 341)  (1166 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (1173 341)  (1173 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 341)  (1174 341)  routing T_22_21.lc_trk_g0_3 <X> T_22_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (1176 341)  (1176 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1178 341)  (1178 341)  routing T_22_21.lc_trk_g1_1 <X> T_22_21.input_2_2
 (36 5)  (1180 341)  (1180 341)  LC_2 Logic Functioning bit
 (37 5)  (1181 341)  (1181 341)  LC_2 Logic Functioning bit
 (38 5)  (1182 341)  (1182 341)  LC_2 Logic Functioning bit
 (39 5)  (1183 341)  (1183 341)  LC_2 Logic Functioning bit
 (40 5)  (1184 341)  (1184 341)  LC_2 Logic Functioning bit
 (41 5)  (1185 341)  (1185 341)  LC_2 Logic Functioning bit
 (42 5)  (1186 341)  (1186 341)  LC_2 Logic Functioning bit
 (43 5)  (1187 341)  (1187 341)  LC_2 Logic Functioning bit
 (15 6)  (1159 342)  (1159 342)  routing T_22_21.sp4_v_b_21 <X> T_22_21.lc_trk_g1_5
 (16 6)  (1160 342)  (1160 342)  routing T_22_21.sp4_v_b_21 <X> T_22_21.lc_trk_g1_5
 (17 6)  (1161 342)  (1161 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (32 6)  (1176 342)  (1176 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 342)  (1177 342)  routing T_22_21.lc_trk_g2_0 <X> T_22_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 342)  (1179 342)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.input_2_3
 (36 6)  (1180 342)  (1180 342)  LC_3 Logic Functioning bit
 (38 6)  (1182 342)  (1182 342)  LC_3 Logic Functioning bit
 (41 6)  (1185 342)  (1185 342)  LC_3 Logic Functioning bit
 (42 6)  (1186 342)  (1186 342)  LC_3 Logic Functioning bit
 (45 6)  (1189 342)  (1189 342)  LC_3 Logic Functioning bit
 (8 7)  (1152 343)  (1152 343)  routing T_22_21.sp4_v_b_1 <X> T_22_21.sp4_v_t_41
 (10 7)  (1154 343)  (1154 343)  routing T_22_21.sp4_v_b_1 <X> T_22_21.sp4_v_t_41
 (15 7)  (1159 343)  (1159 343)  routing T_22_21.sp4_v_t_9 <X> T_22_21.lc_trk_g1_4
 (16 7)  (1160 343)  (1160 343)  routing T_22_21.sp4_v_t_9 <X> T_22_21.lc_trk_g1_4
 (17 7)  (1161 343)  (1161 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (1166 343)  (1166 343)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1168 343)  (1168 343)  routing T_22_21.top_op_6 <X> T_22_21.lc_trk_g1_6
 (25 7)  (1169 343)  (1169 343)  routing T_22_21.top_op_6 <X> T_22_21.lc_trk_g1_6
 (26 7)  (1170 343)  (1170 343)  routing T_22_21.lc_trk_g2_3 <X> T_22_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 343)  (1172 343)  routing T_22_21.lc_trk_g2_3 <X> T_22_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 343)  (1173 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1176 343)  (1176 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1178 343)  (1178 343)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.input_2_3
 (35 7)  (1179 343)  (1179 343)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.input_2_3
 (37 7)  (1181 343)  (1181 343)  LC_3 Logic Functioning bit
 (39 7)  (1183 343)  (1183 343)  LC_3 Logic Functioning bit
 (40 7)  (1184 343)  (1184 343)  LC_3 Logic Functioning bit
 (43 7)  (1187 343)  (1187 343)  LC_3 Logic Functioning bit
 (14 8)  (1158 344)  (1158 344)  routing T_22_21.wire_logic_cluster/lc_0/out <X> T_22_21.lc_trk_g2_0
 (15 8)  (1159 344)  (1159 344)  routing T_22_21.sp12_v_b_1 <X> T_22_21.lc_trk_g2_1
 (17 8)  (1161 344)  (1161 344)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (1162 344)  (1162 344)  routing T_22_21.sp12_v_b_1 <X> T_22_21.lc_trk_g2_1
 (21 8)  (1165 344)  (1165 344)  routing T_22_21.wire_logic_cluster/lc_3/out <X> T_22_21.lc_trk_g2_3
 (22 8)  (1166 344)  (1166 344)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (1170 344)  (1170 344)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (1172 344)  (1172 344)  routing T_22_21.lc_trk_g2_3 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 344)  (1173 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 344)  (1175 344)  routing T_22_21.lc_trk_g1_4 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 344)  (1176 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 344)  (1178 344)  routing T_22_21.lc_trk_g1_4 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 344)  (1180 344)  LC_4 Logic Functioning bit
 (38 8)  (1182 344)  (1182 344)  LC_4 Logic Functioning bit
 (41 8)  (1185 344)  (1185 344)  LC_4 Logic Functioning bit
 (43 8)  (1187 344)  (1187 344)  LC_4 Logic Functioning bit
 (17 9)  (1161 345)  (1161 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (1162 345)  (1162 345)  routing T_22_21.sp12_v_b_1 <X> T_22_21.lc_trk_g2_1
 (22 9)  (1166 345)  (1166 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (1167 345)  (1167 345)  routing T_22_21.sp12_v_t_9 <X> T_22_21.lc_trk_g2_2
 (26 9)  (1170 345)  (1170 345)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 345)  (1173 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 345)  (1174 345)  routing T_22_21.lc_trk_g2_3 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (37 9)  (1181 345)  (1181 345)  LC_4 Logic Functioning bit
 (39 9)  (1183 345)  (1183 345)  LC_4 Logic Functioning bit
 (41 9)  (1185 345)  (1185 345)  LC_4 Logic Functioning bit
 (43 9)  (1187 345)  (1187 345)  LC_4 Logic Functioning bit
 (46 9)  (1190 345)  (1190 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (0 10)  (1144 346)  (1144 346)  routing T_22_21.glb_netwk_3 <X> T_22_21.glb2local_2
 (1 10)  (1145 346)  (1145 346)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_3 glb2local_2
 (0 11)  (1144 347)  (1144 347)  routing T_22_21.glb_netwk_3 <X> T_22_21.glb2local_2
 (22 11)  (1166 347)  (1166 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1167 347)  (1167 347)  routing T_22_21.sp4_v_b_46 <X> T_22_21.lc_trk_g2_6
 (24 11)  (1168 347)  (1168 347)  routing T_22_21.sp4_v_b_46 <X> T_22_21.lc_trk_g2_6
 (25 12)  (1169 348)  (1169 348)  routing T_22_21.bnl_op_2 <X> T_22_21.lc_trk_g3_2
 (26 12)  (1170 348)  (1170 348)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 348)  (1171 348)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 348)  (1172 348)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 348)  (1173 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 348)  (1176 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 348)  (1177 348)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 348)  (1178 348)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (1181 348)  (1181 348)  LC_6 Logic Functioning bit
 (38 12)  (1182 348)  (1182 348)  LC_6 Logic Functioning bit
 (39 12)  (1183 348)  (1183 348)  LC_6 Logic Functioning bit
 (41 12)  (1185 348)  (1185 348)  LC_6 Logic Functioning bit
 (42 12)  (1186 348)  (1186 348)  LC_6 Logic Functioning bit
 (43 12)  (1187 348)  (1187 348)  LC_6 Logic Functioning bit
 (46 12)  (1190 348)  (1190 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (1158 349)  (1158 349)  routing T_22_21.tnl_op_0 <X> T_22_21.lc_trk_g3_0
 (15 13)  (1159 349)  (1159 349)  routing T_22_21.tnl_op_0 <X> T_22_21.lc_trk_g3_0
 (17 13)  (1161 349)  (1161 349)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (1166 349)  (1166 349)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1169 349)  (1169 349)  routing T_22_21.bnl_op_2 <X> T_22_21.lc_trk_g3_2
 (26 13)  (1170 349)  (1170 349)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 349)  (1172 349)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 349)  (1173 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 349)  (1175 349)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 349)  (1176 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1177 349)  (1177 349)  routing T_22_21.lc_trk_g2_2 <X> T_22_21.input_2_6
 (35 13)  (1179 349)  (1179 349)  routing T_22_21.lc_trk_g2_2 <X> T_22_21.input_2_6
 (36 13)  (1180 349)  (1180 349)  LC_6 Logic Functioning bit
 (37 13)  (1181 349)  (1181 349)  LC_6 Logic Functioning bit
 (38 13)  (1182 349)  (1182 349)  LC_6 Logic Functioning bit
 (40 13)  (1184 349)  (1184 349)  LC_6 Logic Functioning bit
 (41 13)  (1185 349)  (1185 349)  LC_6 Logic Functioning bit
 (42 13)  (1186 349)  (1186 349)  LC_6 Logic Functioning bit
 (27 14)  (1171 350)  (1171 350)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 350)  (1173 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 350)  (1174 350)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 350)  (1176 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 350)  (1178 350)  routing T_22_21.lc_trk_g1_3 <X> T_22_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 350)  (1180 350)  LC_7 Logic Functioning bit
 (37 14)  (1181 350)  (1181 350)  LC_7 Logic Functioning bit
 (38 14)  (1182 350)  (1182 350)  LC_7 Logic Functioning bit
 (39 14)  (1183 350)  (1183 350)  LC_7 Logic Functioning bit
 (40 14)  (1184 350)  (1184 350)  LC_7 Logic Functioning bit
 (41 14)  (1185 350)  (1185 350)  LC_7 Logic Functioning bit
 (42 14)  (1186 350)  (1186 350)  LC_7 Logic Functioning bit
 (43 14)  (1187 350)  (1187 350)  LC_7 Logic Functioning bit
 (28 15)  (1172 351)  (1172 351)  routing T_22_21.lc_trk_g2_1 <X> T_22_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 351)  (1173 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 351)  (1175 351)  routing T_22_21.lc_trk_g1_3 <X> T_22_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 351)  (1180 351)  LC_7 Logic Functioning bit
 (37 15)  (1181 351)  (1181 351)  LC_7 Logic Functioning bit
 (38 15)  (1182 351)  (1182 351)  LC_7 Logic Functioning bit
 (39 15)  (1183 351)  (1183 351)  LC_7 Logic Functioning bit
 (40 15)  (1184 351)  (1184 351)  LC_7 Logic Functioning bit
 (42 15)  (1186 351)  (1186 351)  LC_7 Logic Functioning bit
 (46 15)  (1190 351)  (1190 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_23_21

 (22 0)  (1220 336)  (1220 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1221 336)  (1221 336)  routing T_23_21.sp4_v_b_19 <X> T_23_21.lc_trk_g0_3
 (24 0)  (1222 336)  (1222 336)  routing T_23_21.sp4_v_b_19 <X> T_23_21.lc_trk_g0_3
 (25 0)  (1223 336)  (1223 336)  routing T_23_21.sp4_v_b_10 <X> T_23_21.lc_trk_g0_2
 (26 0)  (1224 336)  (1224 336)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 336)  (1225 336)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 336)  (1226 336)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 336)  (1227 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 336)  (1230 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 336)  (1231 336)  routing T_23_21.lc_trk_g3_0 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 336)  (1232 336)  routing T_23_21.lc_trk_g3_0 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (39 0)  (1237 336)  (1237 336)  LC_0 Logic Functioning bit
 (42 0)  (1240 336)  (1240 336)  LC_0 Logic Functioning bit
 (45 0)  (1243 336)  (1243 336)  LC_0 Logic Functioning bit
 (52 0)  (1250 336)  (1250 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (1220 337)  (1220 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1221 337)  (1221 337)  routing T_23_21.sp4_v_b_10 <X> T_23_21.lc_trk_g0_2
 (25 1)  (1223 337)  (1223 337)  routing T_23_21.sp4_v_b_10 <X> T_23_21.lc_trk_g0_2
 (26 1)  (1224 337)  (1224 337)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 337)  (1225 337)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 337)  (1227 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 337)  (1228 337)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 337)  (1230 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1233 337)  (1233 337)  routing T_23_21.lc_trk_g0_2 <X> T_23_21.input_2_0
 (39 1)  (1237 337)  (1237 337)  LC_0 Logic Functioning bit
 (43 1)  (1241 337)  (1241 337)  LC_0 Logic Functioning bit
 (0 2)  (1198 338)  (1198 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 338)  (1199 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 338)  (1200 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1199 340)  (1199 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1220 340)  (1220 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (1198 341)  (1198 341)  routing T_23_21.lc_trk_g1_3 <X> T_23_21.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 341)  (1199 341)  routing T_23_21.lc_trk_g1_3 <X> T_23_21.wire_logic_cluster/lc_7/cen
 (21 5)  (1219 341)  (1219 341)  routing T_23_21.sp4_r_v_b_27 <X> T_23_21.lc_trk_g1_3
 (22 6)  (1220 342)  (1220 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (29 6)  (1227 342)  (1227 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 342)  (1229 342)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 342)  (1230 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 342)  (1232 342)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (1235 342)  (1235 342)  LC_3 Logic Functioning bit
 (39 6)  (1237 342)  (1237 342)  LC_3 Logic Functioning bit
 (41 6)  (1239 342)  (1239 342)  LC_3 Logic Functioning bit
 (43 6)  (1241 342)  (1241 342)  LC_3 Logic Functioning bit
 (8 7)  (1206 343)  (1206 343)  routing T_23_21.sp4_h_l_41 <X> T_23_21.sp4_v_t_41
 (21 7)  (1219 343)  (1219 343)  routing T_23_21.sp4_r_v_b_31 <X> T_23_21.lc_trk_g1_7
 (26 7)  (1224 343)  (1224 343)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 343)  (1225 343)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 343)  (1226 343)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 343)  (1227 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 343)  (1228 343)  routing T_23_21.lc_trk_g0_2 <X> T_23_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (1229 343)  (1229 343)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_3/in_3
 (29 8)  (1227 344)  (1227 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 344)  (1230 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 344)  (1231 344)  routing T_23_21.lc_trk_g3_0 <X> T_23_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 344)  (1232 344)  routing T_23_21.lc_trk_g3_0 <X> T_23_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 344)  (1234 344)  LC_4 Logic Functioning bit
 (38 8)  (1236 344)  (1236 344)  LC_4 Logic Functioning bit
 (43 8)  (1241 344)  (1241 344)  LC_4 Logic Functioning bit
 (50 8)  (1248 344)  (1248 344)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (1250 344)  (1250 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (30 9)  (1228 345)  (1228 345)  routing T_23_21.lc_trk_g0_3 <X> T_23_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (1234 345)  (1234 345)  LC_4 Logic Functioning bit
 (38 9)  (1236 345)  (1236 345)  LC_4 Logic Functioning bit
 (43 9)  (1241 345)  (1241 345)  LC_4 Logic Functioning bit
 (29 10)  (1227 346)  (1227 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 346)  (1229 346)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 346)  (1230 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 346)  (1232 346)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 346)  (1234 346)  LC_5 Logic Functioning bit
 (37 10)  (1235 346)  (1235 346)  LC_5 Logic Functioning bit
 (38 10)  (1236 346)  (1236 346)  LC_5 Logic Functioning bit
 (39 10)  (1237 346)  (1237 346)  LC_5 Logic Functioning bit
 (41 10)  (1239 346)  (1239 346)  LC_5 Logic Functioning bit
 (43 10)  (1241 346)  (1241 346)  LC_5 Logic Functioning bit
 (46 10)  (1244 346)  (1244 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (1224 347)  (1224 347)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (1225 347)  (1225 347)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 347)  (1226 347)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 347)  (1227 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 347)  (1228 347)  routing T_23_21.lc_trk_g0_2 <X> T_23_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (1229 347)  (1229 347)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (1234 347)  (1234 347)  LC_5 Logic Functioning bit
 (37 11)  (1235 347)  (1235 347)  LC_5 Logic Functioning bit
 (38 11)  (1236 347)  (1236 347)  LC_5 Logic Functioning bit
 (39 11)  (1237 347)  (1237 347)  LC_5 Logic Functioning bit
 (40 11)  (1238 347)  (1238 347)  LC_5 Logic Functioning bit
 (41 11)  (1239 347)  (1239 347)  LC_5 Logic Functioning bit
 (42 11)  (1240 347)  (1240 347)  LC_5 Logic Functioning bit
 (43 11)  (1241 347)  (1241 347)  LC_5 Logic Functioning bit
 (11 12)  (1209 348)  (1209 348)  routing T_23_21.sp4_v_t_45 <X> T_23_21.sp4_v_b_11
 (14 12)  (1212 348)  (1212 348)  routing T_23_21.sp4_v_b_24 <X> T_23_21.lc_trk_g3_0
 (25 12)  (1223 348)  (1223 348)  routing T_23_21.sp4_v_b_26 <X> T_23_21.lc_trk_g3_2
 (12 13)  (1210 349)  (1210 349)  routing T_23_21.sp4_v_t_45 <X> T_23_21.sp4_v_b_11
 (16 13)  (1214 349)  (1214 349)  routing T_23_21.sp4_v_b_24 <X> T_23_21.lc_trk_g3_0
 (17 13)  (1215 349)  (1215 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (1220 349)  (1220 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1221 349)  (1221 349)  routing T_23_21.sp4_v_b_26 <X> T_23_21.lc_trk_g3_2
 (9 15)  (1207 351)  (1207 351)  routing T_23_21.sp4_v_b_10 <X> T_23_21.sp4_v_t_47


LogicTile_24_21

 (27 0)  (1279 336)  (1279 336)  routing T_24_21.lc_trk_g3_2 <X> T_24_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 336)  (1280 336)  routing T_24_21.lc_trk_g3_2 <X> T_24_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 336)  (1281 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 336)  (1284 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 336)  (1285 336)  routing T_24_21.lc_trk_g2_3 <X> T_24_21.wire_logic_cluster/lc_0/in_3
 (41 0)  (1293 336)  (1293 336)  LC_0 Logic Functioning bit
 (43 0)  (1295 336)  (1295 336)  LC_0 Logic Functioning bit
 (30 1)  (1282 337)  (1282 337)  routing T_24_21.lc_trk_g3_2 <X> T_24_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 337)  (1283 337)  routing T_24_21.lc_trk_g2_3 <X> T_24_21.wire_logic_cluster/lc_0/in_3
 (41 1)  (1293 337)  (1293 337)  LC_0 Logic Functioning bit
 (43 1)  (1295 337)  (1295 337)  LC_0 Logic Functioning bit
 (48 1)  (1300 337)  (1300 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (8 2)  (1260 338)  (1260 338)  routing T_24_21.sp4_v_t_36 <X> T_24_21.sp4_h_l_36
 (9 2)  (1261 338)  (1261 338)  routing T_24_21.sp4_v_t_36 <X> T_24_21.sp4_h_l_36
 (12 7)  (1264 343)  (1264 343)  routing T_24_21.sp4_h_l_40 <X> T_24_21.sp4_v_t_40
 (22 8)  (1274 344)  (1274 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1275 344)  (1275 344)  routing T_24_21.sp4_v_t_30 <X> T_24_21.lc_trk_g2_3
 (24 8)  (1276 344)  (1276 344)  routing T_24_21.sp4_v_t_30 <X> T_24_21.lc_trk_g2_3
 (22 13)  (1274 349)  (1274 349)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1276 349)  (1276 349)  routing T_24_21.tnr_op_2 <X> T_24_21.lc_trk_g3_2


RAM_Tile_25_21

 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (27 4)  (1333 340)  (1333 340)  routing T_25_21.lc_trk_g1_2 <X> T_25_21.wire_bram/ram/WDATA_13
 (29 4)  (1335 340)  (1335 340)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_2 wire_bram/ram/WDATA_13
 (22 5)  (1328 341)  (1328 341)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1329 341)  (1329 341)  routing T_25_21.sp12_h_l_17 <X> T_25_21.lc_trk_g1_2
 (25 5)  (1331 341)  (1331 341)  routing T_25_21.sp12_h_l_17 <X> T_25_21.lc_trk_g1_2
 (30 5)  (1336 341)  (1336 341)  routing T_25_21.lc_trk_g1_2 <X> T_25_21.wire_bram/ram/WDATA_13
 (3 7)  (1309 343)  (1309 343)  routing T_25_21.sp12_h_l_23 <X> T_25_21.sp12_v_t_23
 (19 10)  (1325 346)  (1325 346)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (27 12)  (1333 348)  (1333 348)  routing T_25_21.lc_trk_g3_0 <X> T_25_21.wire_bram/ram/WDATA_9
 (28 12)  (1334 348)  (1334 348)  routing T_25_21.lc_trk_g3_0 <X> T_25_21.wire_bram/ram/WDATA_9
 (29 12)  (1335 348)  (1335 348)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_9
 (17 13)  (1323 349)  (1323 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (39 13)  (1345 349)  (1345 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_9 sp4_v_b_12
 (0 14)  (1306 350)  (1306 350)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.wire_bram/ram/RE
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 350)  (1323 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 351)  (1306 351)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.wire_bram/ram/RE
 (3 15)  (1309 351)  (1309 351)  routing T_25_21.sp12_h_l_22 <X> T_25_21.sp12_v_t_22


LogicTile_26_21

 (3 1)  (1351 337)  (1351 337)  routing T_26_21.sp12_h_l_23 <X> T_26_21.sp12_v_b_0
 (19 5)  (1367 341)  (1367 341)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (12 11)  (1360 347)  (1360 347)  routing T_26_21.sp4_h_l_45 <X> T_26_21.sp4_v_t_45


LogicTile_27_21

 (3 7)  (1405 343)  (1405 343)  routing T_27_21.sp12_h_l_23 <X> T_27_21.sp12_v_t_23


LogicTile_30_21

 (3 15)  (1567 351)  (1567 351)  routing T_30_21.sp12_h_l_22 <X> T_30_21.sp12_v_t_22


IO_Tile_33_21

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_6_20

 (2 4)  (290 324)  (290 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (290 328)  (290 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_20

 (3 4)  (345 324)  (345 324)  routing T_7_20.sp12_v_b_0 <X> T_7_20.sp12_h_r_0
 (3 5)  (345 325)  (345 325)  routing T_7_20.sp12_v_b_0 <X> T_7_20.sp12_h_r_0
 (3 8)  (345 328)  (345 328)  routing T_7_20.sp12_h_r_1 <X> T_7_20.sp12_v_b_1
 (3 9)  (345 329)  (345 329)  routing T_7_20.sp12_h_r_1 <X> T_7_20.sp12_v_b_1


RAM_Tile_8_20

 (2 8)  (398 328)  (398 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_9_20

 (27 0)  (465 320)  (465 320)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 320)  (466 320)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 320)  (474 320)  LC_0 Logic Functioning bit
 (39 0)  (477 320)  (477 320)  LC_0 Logic Functioning bit
 (41 0)  (479 320)  (479 320)  LC_0 Logic Functioning bit
 (42 0)  (480 320)  (480 320)  LC_0 Logic Functioning bit
 (44 0)  (482 320)  (482 320)  LC_0 Logic Functioning bit
 (45 0)  (483 320)  (483 320)  LC_0 Logic Functioning bit
 (36 1)  (474 321)  (474 321)  LC_0 Logic Functioning bit
 (39 1)  (477 321)  (477 321)  LC_0 Logic Functioning bit
 (41 1)  (479 321)  (479 321)  LC_0 Logic Functioning bit
 (42 1)  (480 321)  (480 321)  LC_0 Logic Functioning bit
 (50 1)  (488 321)  (488 321)  Carry_In_Mux bit 

 (0 2)  (438 322)  (438 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (1 2)  (439 322)  (439 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (444 322)  (444 322)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_t_37
 (27 2)  (465 322)  (465 322)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 322)  (466 322)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 322)  (467 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 322)  (474 322)  LC_1 Logic Functioning bit
 (39 2)  (477 322)  (477 322)  LC_1 Logic Functioning bit
 (41 2)  (479 322)  (479 322)  LC_1 Logic Functioning bit
 (42 2)  (480 322)  (480 322)  LC_1 Logic Functioning bit
 (44 2)  (482 322)  (482 322)  LC_1 Logic Functioning bit
 (45 2)  (483 322)  (483 322)  LC_1 Logic Functioning bit
 (36 3)  (474 323)  (474 323)  LC_1 Logic Functioning bit
 (39 3)  (477 323)  (477 323)  LC_1 Logic Functioning bit
 (41 3)  (479 323)  (479 323)  LC_1 Logic Functioning bit
 (42 3)  (480 323)  (480 323)  LC_1 Logic Functioning bit
 (0 4)  (438 324)  (438 324)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_7/cen
 (1 4)  (439 324)  (439 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (459 324)  (459 324)  routing T_9_20.wire_logic_cluster/lc_3/out <X> T_9_20.lc_trk_g1_3
 (22 4)  (460 324)  (460 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 324)  (463 324)  routing T_9_20.wire_logic_cluster/lc_2/out <X> T_9_20.lc_trk_g1_2
 (27 4)  (465 324)  (465 324)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 324)  (474 324)  LC_2 Logic Functioning bit
 (39 4)  (477 324)  (477 324)  LC_2 Logic Functioning bit
 (41 4)  (479 324)  (479 324)  LC_2 Logic Functioning bit
 (42 4)  (480 324)  (480 324)  LC_2 Logic Functioning bit
 (44 4)  (482 324)  (482 324)  LC_2 Logic Functioning bit
 (45 4)  (483 324)  (483 324)  LC_2 Logic Functioning bit
 (1 5)  (439 325)  (439 325)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_7/cen
 (22 5)  (460 325)  (460 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 325)  (468 325)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 325)  (474 325)  LC_2 Logic Functioning bit
 (39 5)  (477 325)  (477 325)  LC_2 Logic Functioning bit
 (41 5)  (479 325)  (479 325)  LC_2 Logic Functioning bit
 (42 5)  (480 325)  (480 325)  LC_2 Logic Functioning bit
 (17 6)  (455 326)  (455 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 326)  (456 326)  routing T_9_20.wire_logic_cluster/lc_5/out <X> T_9_20.lc_trk_g1_5
 (21 6)  (459 326)  (459 326)  routing T_9_20.wire_logic_cluster/lc_7/out <X> T_9_20.lc_trk_g1_7
 (22 6)  (460 326)  (460 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (463 326)  (463 326)  routing T_9_20.wire_logic_cluster/lc_6/out <X> T_9_20.lc_trk_g1_6
 (27 6)  (465 326)  (465 326)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 326)  (467 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 326)  (474 326)  LC_3 Logic Functioning bit
 (39 6)  (477 326)  (477 326)  LC_3 Logic Functioning bit
 (41 6)  (479 326)  (479 326)  LC_3 Logic Functioning bit
 (42 6)  (480 326)  (480 326)  LC_3 Logic Functioning bit
 (44 6)  (482 326)  (482 326)  LC_3 Logic Functioning bit
 (45 6)  (483 326)  (483 326)  LC_3 Logic Functioning bit
 (22 7)  (460 327)  (460 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 327)  (468 327)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (474 327)  (474 327)  LC_3 Logic Functioning bit
 (39 7)  (477 327)  (477 327)  LC_3 Logic Functioning bit
 (41 7)  (479 327)  (479 327)  LC_3 Logic Functioning bit
 (42 7)  (480 327)  (480 327)  LC_3 Logic Functioning bit
 (27 8)  (465 328)  (465 328)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 328)  (466 328)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 328)  (467 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 328)  (468 328)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 328)  (474 328)  LC_4 Logic Functioning bit
 (39 8)  (477 328)  (477 328)  LC_4 Logic Functioning bit
 (41 8)  (479 328)  (479 328)  LC_4 Logic Functioning bit
 (42 8)  (480 328)  (480 328)  LC_4 Logic Functioning bit
 (44 8)  (482 328)  (482 328)  LC_4 Logic Functioning bit
 (45 8)  (483 328)  (483 328)  LC_4 Logic Functioning bit
 (8 9)  (446 329)  (446 329)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_b_7
 (9 9)  (447 329)  (447 329)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_b_7
 (22 9)  (460 329)  (460 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 329)  (461 329)  routing T_9_20.sp4_v_b_42 <X> T_9_20.lc_trk_g2_2
 (24 9)  (462 329)  (462 329)  routing T_9_20.sp4_v_b_42 <X> T_9_20.lc_trk_g2_2
 (36 9)  (474 329)  (474 329)  LC_4 Logic Functioning bit
 (39 9)  (477 329)  (477 329)  LC_4 Logic Functioning bit
 (41 9)  (479 329)  (479 329)  LC_4 Logic Functioning bit
 (42 9)  (480 329)  (480 329)  LC_4 Logic Functioning bit
 (27 10)  (465 330)  (465 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 330)  (468 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 330)  (474 330)  LC_5 Logic Functioning bit
 (39 10)  (477 330)  (477 330)  LC_5 Logic Functioning bit
 (41 10)  (479 330)  (479 330)  LC_5 Logic Functioning bit
 (42 10)  (480 330)  (480 330)  LC_5 Logic Functioning bit
 (44 10)  (482 330)  (482 330)  LC_5 Logic Functioning bit
 (45 10)  (483 330)  (483 330)  LC_5 Logic Functioning bit
 (36 11)  (474 331)  (474 331)  LC_5 Logic Functioning bit
 (39 11)  (477 331)  (477 331)  LC_5 Logic Functioning bit
 (41 11)  (479 331)  (479 331)  LC_5 Logic Functioning bit
 (42 11)  (480 331)  (480 331)  LC_5 Logic Functioning bit
 (4 12)  (442 332)  (442 332)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_9
 (5 12)  (443 332)  (443 332)  routing T_9_20.sp4_v_b_3 <X> T_9_20.sp4_h_r_9
 (14 12)  (452 332)  (452 332)  routing T_9_20.wire_logic_cluster/lc_0/out <X> T_9_20.lc_trk_g3_0
 (17 12)  (455 332)  (455 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 332)  (456 332)  routing T_9_20.wire_logic_cluster/lc_1/out <X> T_9_20.lc_trk_g3_1
 (27 12)  (465 332)  (465 332)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 332)  (468 332)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (474 332)  (474 332)  LC_6 Logic Functioning bit
 (39 12)  (477 332)  (477 332)  LC_6 Logic Functioning bit
 (41 12)  (479 332)  (479 332)  LC_6 Logic Functioning bit
 (42 12)  (480 332)  (480 332)  LC_6 Logic Functioning bit
 (44 12)  (482 332)  (482 332)  LC_6 Logic Functioning bit
 (45 12)  (483 332)  (483 332)  LC_6 Logic Functioning bit
 (4 13)  (442 333)  (442 333)  routing T_9_20.sp4_v_b_3 <X> T_9_20.sp4_h_r_9
 (5 13)  (443 333)  (443 333)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_9
 (6 13)  (444 333)  (444 333)  routing T_9_20.sp4_v_b_3 <X> T_9_20.sp4_h_r_9
 (17 13)  (455 333)  (455 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (468 333)  (468 333)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (474 333)  (474 333)  LC_6 Logic Functioning bit
 (39 13)  (477 333)  (477 333)  LC_6 Logic Functioning bit
 (41 13)  (479 333)  (479 333)  LC_6 Logic Functioning bit
 (42 13)  (480 333)  (480 333)  LC_6 Logic Functioning bit
 (51 13)  (489 333)  (489 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (438 334)  (438 334)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 334)  (439 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (452 334)  (452 334)  routing T_9_20.wire_logic_cluster/lc_4/out <X> T_9_20.lc_trk_g3_4
 (15 14)  (453 334)  (453 334)  routing T_9_20.sp4_h_r_45 <X> T_9_20.lc_trk_g3_5
 (16 14)  (454 334)  (454 334)  routing T_9_20.sp4_h_r_45 <X> T_9_20.lc_trk_g3_5
 (17 14)  (455 334)  (455 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (456 334)  (456 334)  routing T_9_20.sp4_h_r_45 <X> T_9_20.lc_trk_g3_5
 (27 14)  (465 334)  (465 334)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 334)  (467 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 334)  (468 334)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 334)  (474 334)  LC_7 Logic Functioning bit
 (39 14)  (477 334)  (477 334)  LC_7 Logic Functioning bit
 (41 14)  (479 334)  (479 334)  LC_7 Logic Functioning bit
 (42 14)  (480 334)  (480 334)  LC_7 Logic Functioning bit
 (45 14)  (483 334)  (483 334)  LC_7 Logic Functioning bit
 (0 15)  (438 335)  (438 335)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 335)  (439 335)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (17 15)  (455 335)  (455 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (456 335)  (456 335)  routing T_9_20.sp4_h_r_45 <X> T_9_20.lc_trk_g3_5
 (30 15)  (468 335)  (468 335)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 335)  (474 335)  LC_7 Logic Functioning bit
 (39 15)  (477 335)  (477 335)  LC_7 Logic Functioning bit
 (41 15)  (479 335)  (479 335)  LC_7 Logic Functioning bit
 (42 15)  (480 335)  (480 335)  LC_7 Logic Functioning bit


LogicTile_10_20

 (14 0)  (506 320)  (506 320)  routing T_10_20.wire_logic_cluster/lc_0/out <X> T_10_20.lc_trk_g0_0
 (17 0)  (509 320)  (509 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 320)  (510 320)  routing T_10_20.wire_logic_cluster/lc_1/out <X> T_10_20.lc_trk_g0_1
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 320)  (522 320)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 320)  (523 320)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 320)  (525 320)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 320)  (528 320)  LC_0 Logic Functioning bit
 (45 0)  (537 320)  (537 320)  LC_0 Logic Functioning bit
 (46 0)  (538 320)  (538 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (509 321)  (509 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 321)  (522 321)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 321)  (524 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (525 321)  (525 321)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.input_2_0
 (34 1)  (526 321)  (526 321)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.input_2_0
 (36 1)  (528 321)  (528 321)  LC_0 Logic Functioning bit
 (37 1)  (529 321)  (529 321)  LC_0 Logic Functioning bit
 (39 1)  (531 321)  (531 321)  LC_0 Logic Functioning bit
 (53 1)  (545 321)  (545 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (492 322)  (492 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (1 2)  (493 322)  (493 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 322)  (506 322)  routing T_10_20.sp12_h_l_3 <X> T_10_20.lc_trk_g0_4
 (21 2)  (513 322)  (513 322)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g0_7
 (22 2)  (514 322)  (514 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (515 322)  (515 322)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g0_7
 (24 2)  (516 322)  (516 322)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g0_7
 (25 2)  (517 322)  (517 322)  routing T_10_20.sp4_h_l_11 <X> T_10_20.lc_trk_g0_6
 (26 2)  (518 322)  (518 322)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 322)  (519 322)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 322)  (523 322)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 322)  (525 322)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 322)  (526 322)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 322)  (528 322)  LC_1 Logic Functioning bit
 (37 2)  (529 322)  (529 322)  LC_1 Logic Functioning bit
 (38 2)  (530 322)  (530 322)  LC_1 Logic Functioning bit
 (42 2)  (534 322)  (534 322)  LC_1 Logic Functioning bit
 (45 2)  (537 322)  (537 322)  LC_1 Logic Functioning bit
 (47 2)  (539 322)  (539 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (543 322)  (543 322)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (544 322)  (544 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (506 323)  (506 323)  routing T_10_20.sp12_h_l_3 <X> T_10_20.lc_trk_g0_4
 (15 3)  (507 323)  (507 323)  routing T_10_20.sp12_h_l_3 <X> T_10_20.lc_trk_g0_4
 (17 3)  (509 323)  (509 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (513 323)  (513 323)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g0_7
 (22 3)  (514 323)  (514 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (515 323)  (515 323)  routing T_10_20.sp4_h_l_11 <X> T_10_20.lc_trk_g0_6
 (24 3)  (516 323)  (516 323)  routing T_10_20.sp4_h_l_11 <X> T_10_20.lc_trk_g0_6
 (25 3)  (517 323)  (517 323)  routing T_10_20.sp4_h_l_11 <X> T_10_20.lc_trk_g0_6
 (26 3)  (518 323)  (518 323)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 323)  (520 323)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 323)  (522 323)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 323)  (524 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (529 323)  (529 323)  LC_1 Logic Functioning bit
 (42 3)  (534 323)  (534 323)  LC_1 Logic Functioning bit
 (51 3)  (543 323)  (543 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (544 323)  (544 323)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (515 324)  (515 324)  routing T_10_20.sp4_v_b_19 <X> T_10_20.lc_trk_g1_3
 (24 4)  (516 324)  (516 324)  routing T_10_20.sp4_v_b_19 <X> T_10_20.lc_trk_g1_3
 (26 4)  (518 324)  (518 324)  routing T_10_20.lc_trk_g0_4 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 324)  (519 324)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 324)  (520 324)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 324)  (523 324)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 324)  (525 324)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 324)  (526 324)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 324)  (527 324)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.input_2_2
 (36 4)  (528 324)  (528 324)  LC_2 Logic Functioning bit
 (37 4)  (529 324)  (529 324)  LC_2 Logic Functioning bit
 (38 4)  (530 324)  (530 324)  LC_2 Logic Functioning bit
 (40 4)  (532 324)  (532 324)  LC_2 Logic Functioning bit
 (42 4)  (534 324)  (534 324)  LC_2 Logic Functioning bit
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 325)  (522 325)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 325)  (524 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (525 325)  (525 325)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.input_2_2
 (37 5)  (529 325)  (529 325)  LC_2 Logic Functioning bit
 (21 6)  (513 326)  (513 326)  routing T_10_20.wire_logic_cluster/lc_7/out <X> T_10_20.lc_trk_g1_7
 (22 6)  (514 326)  (514 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (16 8)  (508 328)  (508 328)  routing T_10_20.sp4_v_t_12 <X> T_10_20.lc_trk_g2_1
 (17 8)  (509 328)  (509 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (510 328)  (510 328)  routing T_10_20.sp4_v_t_12 <X> T_10_20.lc_trk_g2_1
 (25 8)  (517 328)  (517 328)  routing T_10_20.sp4_v_b_26 <X> T_10_20.lc_trk_g2_2
 (27 8)  (519 328)  (519 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 328)  (520 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 328)  (522 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 328)  (525 328)  routing T_10_20.lc_trk_g2_1 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 328)  (528 328)  LC_4 Logic Functioning bit
 (38 8)  (530 328)  (530 328)  LC_4 Logic Functioning bit
 (41 8)  (533 328)  (533 328)  LC_4 Logic Functioning bit
 (43 8)  (535 328)  (535 328)  LC_4 Logic Functioning bit
 (45 8)  (537 328)  (537 328)  LC_4 Logic Functioning bit
 (46 8)  (538 328)  (538 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (506 329)  (506 329)  routing T_10_20.sp4_h_r_24 <X> T_10_20.lc_trk_g2_0
 (15 9)  (507 329)  (507 329)  routing T_10_20.sp4_h_r_24 <X> T_10_20.lc_trk_g2_0
 (16 9)  (508 329)  (508 329)  routing T_10_20.sp4_h_r_24 <X> T_10_20.lc_trk_g2_0
 (17 9)  (509 329)  (509 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (19 9)  (511 329)  (511 329)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (514 329)  (514 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (515 329)  (515 329)  routing T_10_20.sp4_v_b_26 <X> T_10_20.lc_trk_g2_2
 (28 9)  (520 329)  (520 329)  routing T_10_20.lc_trk_g2_0 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 329)  (524 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (525 329)  (525 329)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.input_2_4
 (35 9)  (527 329)  (527 329)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.input_2_4
 (37 9)  (529 329)  (529 329)  LC_4 Logic Functioning bit
 (39 9)  (531 329)  (531 329)  LC_4 Logic Functioning bit
 (42 9)  (534 329)  (534 329)  LC_4 Logic Functioning bit
 (43 9)  (535 329)  (535 329)  LC_4 Logic Functioning bit
 (46 9)  (538 329)  (538 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 10)  (504 330)  (504 330)  routing T_10_20.sp4_v_t_39 <X> T_10_20.sp4_h_l_45
 (14 10)  (506 330)  (506 330)  routing T_10_20.sp4_h_r_44 <X> T_10_20.lc_trk_g2_4
 (15 10)  (507 330)  (507 330)  routing T_10_20.sp12_v_t_2 <X> T_10_20.lc_trk_g2_5
 (17 10)  (509 330)  (509 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (510 330)  (510 330)  routing T_10_20.sp12_v_t_2 <X> T_10_20.lc_trk_g2_5
 (21 10)  (513 330)  (513 330)  routing T_10_20.sp4_v_t_26 <X> T_10_20.lc_trk_g2_7
 (22 10)  (514 330)  (514 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (515 330)  (515 330)  routing T_10_20.sp4_v_t_26 <X> T_10_20.lc_trk_g2_7
 (11 11)  (503 331)  (503 331)  routing T_10_20.sp4_v_t_39 <X> T_10_20.sp4_h_l_45
 (13 11)  (505 331)  (505 331)  routing T_10_20.sp4_v_t_39 <X> T_10_20.sp4_h_l_45
 (14 11)  (506 331)  (506 331)  routing T_10_20.sp4_h_r_44 <X> T_10_20.lc_trk_g2_4
 (15 11)  (507 331)  (507 331)  routing T_10_20.sp4_h_r_44 <X> T_10_20.lc_trk_g2_4
 (16 11)  (508 331)  (508 331)  routing T_10_20.sp4_h_r_44 <X> T_10_20.lc_trk_g2_4
 (17 11)  (509 331)  (509 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (510 331)  (510 331)  routing T_10_20.sp12_v_t_2 <X> T_10_20.lc_trk_g2_5
 (21 11)  (513 331)  (513 331)  routing T_10_20.sp4_v_t_26 <X> T_10_20.lc_trk_g2_7
 (15 12)  (507 332)  (507 332)  routing T_10_20.sp4_h_r_25 <X> T_10_20.lc_trk_g3_1
 (16 12)  (508 332)  (508 332)  routing T_10_20.sp4_h_r_25 <X> T_10_20.lc_trk_g3_1
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (517 332)  (517 332)  routing T_10_20.sp4_v_b_26 <X> T_10_20.lc_trk_g3_2
 (18 13)  (510 333)  (510 333)  routing T_10_20.sp4_h_r_25 <X> T_10_20.lc_trk_g3_1
 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (515 333)  (515 333)  routing T_10_20.sp4_v_b_26 <X> T_10_20.lc_trk_g3_2
 (14 14)  (506 334)  (506 334)  routing T_10_20.sp4_v_t_17 <X> T_10_20.lc_trk_g3_4
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (517 334)  (517 334)  routing T_10_20.sp4_v_b_38 <X> T_10_20.lc_trk_g3_6
 (29 14)  (521 334)  (521 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 334)  (522 334)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 334)  (523 334)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 334)  (526 334)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 334)  (527 334)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.input_2_7
 (36 14)  (528 334)  (528 334)  LC_7 Logic Functioning bit
 (37 14)  (529 334)  (529 334)  LC_7 Logic Functioning bit
 (38 14)  (530 334)  (530 334)  LC_7 Logic Functioning bit
 (39 14)  (531 334)  (531 334)  LC_7 Logic Functioning bit
 (43 14)  (535 334)  (535 334)  LC_7 Logic Functioning bit
 (45 14)  (537 334)  (537 334)  LC_7 Logic Functioning bit
 (16 15)  (508 335)  (508 335)  routing T_10_20.sp4_v_t_17 <X> T_10_20.lc_trk_g3_4
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (514 335)  (514 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (515 335)  (515 335)  routing T_10_20.sp4_v_b_38 <X> T_10_20.lc_trk_g3_6
 (25 15)  (517 335)  (517 335)  routing T_10_20.sp4_v_b_38 <X> T_10_20.lc_trk_g3_6
 (28 15)  (520 335)  (520 335)  routing T_10_20.lc_trk_g2_1 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 335)  (521 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 335)  (522 335)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 335)  (523 335)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 335)  (524 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (525 335)  (525 335)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.input_2_7
 (34 15)  (526 335)  (526 335)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.input_2_7
 (35 15)  (527 335)  (527 335)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.input_2_7
 (36 15)  (528 335)  (528 335)  LC_7 Logic Functioning bit
 (38 15)  (530 335)  (530 335)  LC_7 Logic Functioning bit
 (39 15)  (531 335)  (531 335)  LC_7 Logic Functioning bit
 (46 15)  (538 335)  (538 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_20

 (2 0)  (548 320)  (548 320)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (21 0)  (567 320)  (567 320)  routing T_11_20.sp4_h_r_11 <X> T_11_20.lc_trk_g0_3
 (22 0)  (568 320)  (568 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (569 320)  (569 320)  routing T_11_20.sp4_h_r_11 <X> T_11_20.lc_trk_g0_3
 (24 0)  (570 320)  (570 320)  routing T_11_20.sp4_h_r_11 <X> T_11_20.lc_trk_g0_3
 (28 0)  (574 320)  (574 320)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 320)  (581 320)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_0
 (37 0)  (583 320)  (583 320)  LC_0 Logic Functioning bit
 (39 0)  (585 320)  (585 320)  LC_0 Logic Functioning bit
 (45 0)  (591 320)  (591 320)  LC_0 Logic Functioning bit
 (22 1)  (568 321)  (568 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (571 321)  (571 321)  routing T_11_20.sp4_r_v_b_33 <X> T_11_20.lc_trk_g0_2
 (27 1)  (573 321)  (573 321)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 321)  (576 321)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 321)  (577 321)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 321)  (578 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (579 321)  (579 321)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_0
 (35 1)  (581 321)  (581 321)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_0
 (36 1)  (582 321)  (582 321)  LC_0 Logic Functioning bit
 (37 1)  (583 321)  (583 321)  LC_0 Logic Functioning bit
 (38 1)  (584 321)  (584 321)  LC_0 Logic Functioning bit
 (42 1)  (588 321)  (588 321)  LC_0 Logic Functioning bit
 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (1 2)  (547 322)  (547 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (557 322)  (557 322)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_t_39
 (14 2)  (560 322)  (560 322)  routing T_11_20.sp4_h_l_9 <X> T_11_20.lc_trk_g0_4
 (16 2)  (562 322)  (562 322)  routing T_11_20.sp12_h_l_18 <X> T_11_20.lc_trk_g0_5
 (17 2)  (563 322)  (563 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (27 2)  (573 322)  (573 322)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (583 322)  (583 322)  LC_1 Logic Functioning bit
 (39 2)  (585 322)  (585 322)  LC_1 Logic Functioning bit
 (45 2)  (591 322)  (591 322)  LC_1 Logic Functioning bit
 (8 3)  (554 323)  (554 323)  routing T_11_20.sp4_h_r_1 <X> T_11_20.sp4_v_t_36
 (9 3)  (555 323)  (555 323)  routing T_11_20.sp4_h_r_1 <X> T_11_20.sp4_v_t_36
 (14 3)  (560 323)  (560 323)  routing T_11_20.sp4_h_l_9 <X> T_11_20.lc_trk_g0_4
 (15 3)  (561 323)  (561 323)  routing T_11_20.sp4_h_l_9 <X> T_11_20.lc_trk_g0_4
 (16 3)  (562 323)  (562 323)  routing T_11_20.sp4_h_l_9 <X> T_11_20.lc_trk_g0_4
 (17 3)  (563 323)  (563 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (564 323)  (564 323)  routing T_11_20.sp12_h_l_18 <X> T_11_20.lc_trk_g0_5
 (22 3)  (568 323)  (568 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (569 323)  (569 323)  routing T_11_20.sp4_h_r_6 <X> T_11_20.lc_trk_g0_6
 (24 3)  (570 323)  (570 323)  routing T_11_20.sp4_h_r_6 <X> T_11_20.lc_trk_g0_6
 (25 3)  (571 323)  (571 323)  routing T_11_20.sp4_h_r_6 <X> T_11_20.lc_trk_g0_6
 (26 3)  (572 323)  (572 323)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 323)  (574 323)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 323)  (577 323)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 323)  (578 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (580 323)  (580 323)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.input_2_1
 (36 3)  (582 323)  (582 323)  LC_1 Logic Functioning bit
 (37 3)  (583 323)  (583 323)  LC_1 Logic Functioning bit
 (39 3)  (585 323)  (585 323)  LC_1 Logic Functioning bit
 (43 3)  (589 323)  (589 323)  LC_1 Logic Functioning bit
 (0 4)  (546 324)  (546 324)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_7/cen
 (1 4)  (547 324)  (547 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (560 324)  (560 324)  routing T_11_20.wire_logic_cluster/lc_0/out <X> T_11_20.lc_trk_g1_0
 (15 4)  (561 324)  (561 324)  routing T_11_20.sp4_v_b_17 <X> T_11_20.lc_trk_g1_1
 (16 4)  (562 324)  (562 324)  routing T_11_20.sp4_v_b_17 <X> T_11_20.lc_trk_g1_1
 (17 4)  (563 324)  (563 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (569 324)  (569 324)  routing T_11_20.sp4_h_r_3 <X> T_11_20.lc_trk_g1_3
 (24 4)  (570 324)  (570 324)  routing T_11_20.sp4_h_r_3 <X> T_11_20.lc_trk_g1_3
 (25 4)  (571 324)  (571 324)  routing T_11_20.bnr_op_2 <X> T_11_20.lc_trk_g1_2
 (28 4)  (574 324)  (574 324)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 324)  (577 324)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 324)  (580 324)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 324)  (583 324)  LC_2 Logic Functioning bit
 (39 4)  (585 324)  (585 324)  LC_2 Logic Functioning bit
 (45 4)  (591 324)  (591 324)  LC_2 Logic Functioning bit
 (46 4)  (592 324)  (592 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (547 325)  (547 325)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_7/cen
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (567 325)  (567 325)  routing T_11_20.sp4_h_r_3 <X> T_11_20.lc_trk_g1_3
 (22 5)  (568 325)  (568 325)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (571 325)  (571 325)  routing T_11_20.bnr_op_2 <X> T_11_20.lc_trk_g1_2
 (27 5)  (573 325)  (573 325)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 325)  (576 325)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 325)  (578 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (579 325)  (579 325)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.input_2_2
 (34 5)  (580 325)  (580 325)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.input_2_2
 (36 5)  (582 325)  (582 325)  LC_2 Logic Functioning bit
 (37 5)  (583 325)  (583 325)  LC_2 Logic Functioning bit
 (38 5)  (584 325)  (584 325)  LC_2 Logic Functioning bit
 (42 5)  (588 325)  (588 325)  LC_2 Logic Functioning bit
 (21 6)  (567 326)  (567 326)  routing T_11_20.wire_logic_cluster/lc_7/out <X> T_11_20.lc_trk_g1_7
 (22 6)  (568 326)  (568 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 326)  (576 326)  routing T_11_20.lc_trk_g0_4 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 326)  (580 326)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (38 6)  (584 326)  (584 326)  LC_3 Logic Functioning bit
 (41 6)  (587 326)  (587 326)  LC_3 Logic Functioning bit
 (43 6)  (589 326)  (589 326)  LC_3 Logic Functioning bit
 (45 6)  (591 326)  (591 326)  LC_3 Logic Functioning bit
 (14 7)  (560 327)  (560 327)  routing T_11_20.sp4_r_v_b_28 <X> T_11_20.lc_trk_g1_4
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (572 327)  (572 327)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 327)  (573 327)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 327)  (578 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (579 327)  (579 327)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.input_2_3
 (35 7)  (581 327)  (581 327)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.input_2_3
 (38 7)  (584 327)  (584 327)  LC_3 Logic Functioning bit
 (40 7)  (586 327)  (586 327)  LC_3 Logic Functioning bit
 (42 7)  (588 327)  (588 327)  LC_3 Logic Functioning bit
 (46 7)  (592 327)  (592 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (21 8)  (567 328)  (567 328)  routing T_11_20.sp4_v_t_14 <X> T_11_20.lc_trk_g2_3
 (22 8)  (568 328)  (568 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (569 328)  (569 328)  routing T_11_20.sp4_v_t_14 <X> T_11_20.lc_trk_g2_3
 (25 8)  (571 328)  (571 328)  routing T_11_20.sp4_h_r_42 <X> T_11_20.lc_trk_g2_2
 (28 8)  (574 328)  (574 328)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 328)  (577 328)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 328)  (579 328)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 328)  (581 328)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.input_2_4
 (37 8)  (583 328)  (583 328)  LC_4 Logic Functioning bit
 (39 8)  (585 328)  (585 328)  LC_4 Logic Functioning bit
 (45 8)  (591 328)  (591 328)  LC_4 Logic Functioning bit
 (19 9)  (565 329)  (565 329)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (568 329)  (568 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (569 329)  (569 329)  routing T_11_20.sp4_h_r_42 <X> T_11_20.lc_trk_g2_2
 (24 9)  (570 329)  (570 329)  routing T_11_20.sp4_h_r_42 <X> T_11_20.lc_trk_g2_2
 (25 9)  (571 329)  (571 329)  routing T_11_20.sp4_h_r_42 <X> T_11_20.lc_trk_g2_2
 (27 9)  (573 329)  (573 329)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 329)  (576 329)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 329)  (577 329)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 329)  (578 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (581 329)  (581 329)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.input_2_4
 (36 9)  (582 329)  (582 329)  LC_4 Logic Functioning bit
 (37 9)  (583 329)  (583 329)  LC_4 Logic Functioning bit
 (38 9)  (584 329)  (584 329)  LC_4 Logic Functioning bit
 (42 9)  (588 329)  (588 329)  LC_4 Logic Functioning bit
 (22 10)  (568 330)  (568 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 330)  (569 330)  routing T_11_20.sp4_h_r_31 <X> T_11_20.lc_trk_g2_7
 (24 10)  (570 330)  (570 330)  routing T_11_20.sp4_h_r_31 <X> T_11_20.lc_trk_g2_7
 (25 10)  (571 330)  (571 330)  routing T_11_20.wire_logic_cluster/lc_6/out <X> T_11_20.lc_trk_g2_6
 (27 10)  (573 330)  (573 330)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 330)  (580 330)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 330)  (581 330)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.input_2_5
 (37 10)  (583 330)  (583 330)  LC_5 Logic Functioning bit
 (39 10)  (585 330)  (585 330)  LC_5 Logic Functioning bit
 (45 10)  (591 330)  (591 330)  LC_5 Logic Functioning bit
 (52 10)  (598 330)  (598 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (8 11)  (554 331)  (554 331)  routing T_11_20.sp4_h_r_7 <X> T_11_20.sp4_v_t_42
 (9 11)  (555 331)  (555 331)  routing T_11_20.sp4_h_r_7 <X> T_11_20.sp4_v_t_42
 (21 11)  (567 331)  (567 331)  routing T_11_20.sp4_h_r_31 <X> T_11_20.lc_trk_g2_7
 (22 11)  (568 331)  (568 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (572 331)  (572 331)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 331)  (574 331)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 331)  (577 331)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 331)  (578 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (579 331)  (579 331)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.input_2_5
 (34 11)  (580 331)  (580 331)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.input_2_5
 (36 11)  (582 331)  (582 331)  LC_5 Logic Functioning bit
 (37 11)  (583 331)  (583 331)  LC_5 Logic Functioning bit
 (39 11)  (585 331)  (585 331)  LC_5 Logic Functioning bit
 (43 11)  (589 331)  (589 331)  LC_5 Logic Functioning bit
 (17 12)  (563 332)  (563 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 332)  (564 332)  routing T_11_20.wire_logic_cluster/lc_1/out <X> T_11_20.lc_trk_g3_1
 (22 12)  (568 332)  (568 332)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 332)  (570 332)  routing T_11_20.tnr_op_3 <X> T_11_20.lc_trk_g3_3
 (28 12)  (574 332)  (574 332)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 332)  (575 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 332)  (577 332)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 332)  (579 332)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 332)  (580 332)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 332)  (581 332)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.input_2_6
 (37 12)  (583 332)  (583 332)  LC_6 Logic Functioning bit
 (39 12)  (585 332)  (585 332)  LC_6 Logic Functioning bit
 (45 12)  (591 332)  (591 332)  LC_6 Logic Functioning bit
 (10 13)  (556 333)  (556 333)  routing T_11_20.sp4_h_r_5 <X> T_11_20.sp4_v_b_10
 (27 13)  (573 333)  (573 333)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 333)  (575 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 333)  (576 333)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 333)  (577 333)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 333)  (578 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (580 333)  (580 333)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.input_2_6
 (35 13)  (581 333)  (581 333)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.input_2_6
 (36 13)  (582 333)  (582 333)  LC_6 Logic Functioning bit
 (37 13)  (583 333)  (583 333)  LC_6 Logic Functioning bit
 (38 13)  (584 333)  (584 333)  LC_6 Logic Functioning bit
 (42 13)  (588 333)  (588 333)  LC_6 Logic Functioning bit
 (14 14)  (560 334)  (560 334)  routing T_11_20.wire_logic_cluster/lc_4/out <X> T_11_20.lc_trk_g3_4
 (27 14)  (573 334)  (573 334)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 334)  (575 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 334)  (579 334)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 334)  (580 334)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 334)  (581 334)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.input_2_7
 (37 14)  (583 334)  (583 334)  LC_7 Logic Functioning bit
 (39 14)  (585 334)  (585 334)  LC_7 Logic Functioning bit
 (45 14)  (591 334)  (591 334)  LC_7 Logic Functioning bit
 (5 15)  (551 335)  (551 335)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_t_44
 (17 15)  (563 335)  (563 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (568 335)  (568 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (569 335)  (569 335)  routing T_11_20.sp4_v_b_46 <X> T_11_20.lc_trk_g3_6
 (24 15)  (570 335)  (570 335)  routing T_11_20.sp4_v_b_46 <X> T_11_20.lc_trk_g3_6
 (26 15)  (572 335)  (572 335)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 335)  (574 335)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 335)  (575 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 335)  (577 335)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 335)  (578 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (582 335)  (582 335)  LC_7 Logic Functioning bit
 (37 15)  (583 335)  (583 335)  LC_7 Logic Functioning bit
 (39 15)  (585 335)  (585 335)  LC_7 Logic Functioning bit
 (43 15)  (589 335)  (589 335)  LC_7 Logic Functioning bit


LogicTile_12_20

 (17 0)  (617 320)  (617 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 320)  (618 320)  routing T_12_20.wire_logic_cluster/lc_1/out <X> T_12_20.lc_trk_g0_1
 (25 0)  (625 320)  (625 320)  routing T_12_20.sp4_v_b_2 <X> T_12_20.lc_trk_g0_2
 (27 0)  (627 320)  (627 320)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 320)  (631 320)  routing T_12_20.lc_trk_g0_5 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (635 320)  (635 320)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.input_2_0
 (37 0)  (637 320)  (637 320)  LC_0 Logic Functioning bit
 (42 0)  (642 320)  (642 320)  LC_0 Logic Functioning bit
 (45 0)  (645 320)  (645 320)  LC_0 Logic Functioning bit
 (14 1)  (614 321)  (614 321)  routing T_12_20.sp4_r_v_b_35 <X> T_12_20.lc_trk_g0_0
 (17 1)  (617 321)  (617 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (622 321)  (622 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (623 321)  (623 321)  routing T_12_20.sp4_v_b_2 <X> T_12_20.lc_trk_g0_2
 (27 1)  (627 321)  (627 321)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 321)  (628 321)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 321)  (630 321)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 321)  (632 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (634 321)  (634 321)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.input_2_0
 (35 1)  (635 321)  (635 321)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.input_2_0
 (36 1)  (636 321)  (636 321)  LC_0 Logic Functioning bit
 (37 1)  (637 321)  (637 321)  LC_0 Logic Functioning bit
 (38 1)  (638 321)  (638 321)  LC_0 Logic Functioning bit
 (42 1)  (642 321)  (642 321)  LC_0 Logic Functioning bit
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (604 322)  (604 322)  routing T_12_20.sp4_v_b_0 <X> T_12_20.sp4_v_t_37
 (8 2)  (608 322)  (608 322)  routing T_12_20.sp4_h_r_1 <X> T_12_20.sp4_h_l_36
 (14 2)  (614 322)  (614 322)  routing T_12_20.sp12_h_l_3 <X> T_12_20.lc_trk_g0_4
 (15 2)  (615 322)  (615 322)  routing T_12_20.lft_op_5 <X> T_12_20.lc_trk_g0_5
 (17 2)  (617 322)  (617 322)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 322)  (618 322)  routing T_12_20.lft_op_5 <X> T_12_20.lc_trk_g0_5
 (27 2)  (627 322)  (627 322)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 322)  (628 322)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 322)  (631 322)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 322)  (633 322)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 322)  (634 322)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (45 2)  (645 322)  (645 322)  LC_1 Logic Functioning bit
 (14 3)  (614 323)  (614 323)  routing T_12_20.sp12_h_l_3 <X> T_12_20.lc_trk_g0_4
 (15 3)  (615 323)  (615 323)  routing T_12_20.sp12_h_l_3 <X> T_12_20.lc_trk_g0_4
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 3)  (626 323)  (626 323)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 323)  (627 323)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 323)  (631 323)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 323)  (632 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (634 323)  (634 323)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.input_2_1
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (37 3)  (637 323)  (637 323)  LC_1 Logic Functioning bit
 (38 3)  (638 323)  (638 323)  LC_1 Logic Functioning bit
 (42 3)  (642 323)  (642 323)  LC_1 Logic Functioning bit
 (1 4)  (601 324)  (601 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (12 4)  (612 324)  (612 324)  routing T_12_20.sp4_v_b_11 <X> T_12_20.sp4_h_r_5
 (14 4)  (614 324)  (614 324)  routing T_12_20.wire_logic_cluster/lc_0/out <X> T_12_20.lc_trk_g1_0
 (17 4)  (617 324)  (617 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 324)  (624 324)  routing T_12_20.bot_op_3 <X> T_12_20.lc_trk_g1_3
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 324)  (633 324)  routing T_12_20.lc_trk_g2_1 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (38 4)  (638 324)  (638 324)  LC_2 Logic Functioning bit
 (39 4)  (639 324)  (639 324)  LC_2 Logic Functioning bit
 (45 4)  (645 324)  (645 324)  LC_2 Logic Functioning bit
 (1 5)  (601 325)  (601 325)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_7/cen
 (11 5)  (611 325)  (611 325)  routing T_12_20.sp4_v_b_11 <X> T_12_20.sp4_h_r_5
 (13 5)  (613 325)  (613 325)  routing T_12_20.sp4_v_b_11 <X> T_12_20.sp4_h_r_5
 (17 5)  (617 325)  (617 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (618 325)  (618 325)  routing T_12_20.sp4_r_v_b_25 <X> T_12_20.lc_trk_g1_1
 (22 5)  (622 325)  (622 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (625 325)  (625 325)  routing T_12_20.sp4_r_v_b_26 <X> T_12_20.lc_trk_g1_2
 (27 5)  (627 325)  (627 325)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 325)  (628 325)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 325)  (632 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (636 325)  (636 325)  LC_2 Logic Functioning bit
 (38 5)  (638 325)  (638 325)  LC_2 Logic Functioning bit
 (39 5)  (639 325)  (639 325)  LC_2 Logic Functioning bit
 (43 5)  (643 325)  (643 325)  LC_2 Logic Functioning bit
 (17 6)  (617 326)  (617 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 326)  (618 326)  routing T_12_20.wire_logic_cluster/lc_5/out <X> T_12_20.lc_trk_g1_5
 (21 6)  (621 326)  (621 326)  routing T_12_20.sp4_h_l_2 <X> T_12_20.lc_trk_g1_7
 (22 6)  (622 326)  (622 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (623 326)  (623 326)  routing T_12_20.sp4_h_l_2 <X> T_12_20.lc_trk_g1_7
 (24 6)  (624 326)  (624 326)  routing T_12_20.sp4_h_l_2 <X> T_12_20.lc_trk_g1_7
 (25 6)  (625 326)  (625 326)  routing T_12_20.wire_logic_cluster/lc_6/out <X> T_12_20.lc_trk_g1_6
 (27 6)  (627 326)  (627 326)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 326)  (628 326)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 326)  (631 326)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (637 326)  (637 326)  LC_3 Logic Functioning bit
 (39 6)  (639 326)  (639 326)  LC_3 Logic Functioning bit
 (45 6)  (645 326)  (645 326)  LC_3 Logic Functioning bit
 (22 7)  (622 327)  (622 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (626 327)  (626 327)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 327)  (627 327)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 327)  (632 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (633 327)  (633 327)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.input_2_3
 (34 7)  (634 327)  (634 327)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.input_2_3
 (35 7)  (635 327)  (635 327)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.input_2_3
 (36 7)  (636 327)  (636 327)  LC_3 Logic Functioning bit
 (37 7)  (637 327)  (637 327)  LC_3 Logic Functioning bit
 (38 7)  (638 327)  (638 327)  LC_3 Logic Functioning bit
 (42 7)  (642 327)  (642 327)  LC_3 Logic Functioning bit
 (15 8)  (615 328)  (615 328)  routing T_12_20.rgt_op_1 <X> T_12_20.lc_trk_g2_1
 (17 8)  (617 328)  (617 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 328)  (618 328)  routing T_12_20.rgt_op_1 <X> T_12_20.lc_trk_g2_1
 (27 8)  (627 328)  (627 328)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 328)  (633 328)  routing T_12_20.lc_trk_g3_0 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 328)  (634 328)  routing T_12_20.lc_trk_g3_0 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 328)  (637 328)  LC_4 Logic Functioning bit
 (39 8)  (639 328)  (639 328)  LC_4 Logic Functioning bit
 (45 8)  (645 328)  (645 328)  LC_4 Logic Functioning bit
 (27 9)  (627 329)  (627 329)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 329)  (628 329)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 329)  (630 329)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 329)  (632 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (633 329)  (633 329)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.input_2_4
 (34 9)  (634 329)  (634 329)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.input_2_4
 (35 9)  (635 329)  (635 329)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.input_2_4
 (36 9)  (636 329)  (636 329)  LC_4 Logic Functioning bit
 (37 9)  (637 329)  (637 329)  LC_4 Logic Functioning bit
 (39 9)  (639 329)  (639 329)  LC_4 Logic Functioning bit
 (43 9)  (643 329)  (643 329)  LC_4 Logic Functioning bit
 (10 10)  (610 330)  (610 330)  routing T_12_20.sp4_v_b_2 <X> T_12_20.sp4_h_l_42
 (27 10)  (627 330)  (627 330)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 330)  (628 330)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 330)  (634 330)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 330)  (635 330)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_5
 (37 10)  (637 330)  (637 330)  LC_5 Logic Functioning bit
 (39 10)  (639 330)  (639 330)  LC_5 Logic Functioning bit
 (45 10)  (645 330)  (645 330)  LC_5 Logic Functioning bit
 (26 11)  (626 331)  (626 331)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 331)  (627 331)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 331)  (631 331)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 331)  (632 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (633 331)  (633 331)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_5
 (34 11)  (634 331)  (634 331)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_5
 (36 11)  (636 331)  (636 331)  LC_5 Logic Functioning bit
 (37 11)  (637 331)  (637 331)  LC_5 Logic Functioning bit
 (38 11)  (638 331)  (638 331)  LC_5 Logic Functioning bit
 (42 11)  (642 331)  (642 331)  LC_5 Logic Functioning bit
 (14 12)  (614 332)  (614 332)  routing T_12_20.sp4_h_r_40 <X> T_12_20.lc_trk_g3_0
 (15 12)  (615 332)  (615 332)  routing T_12_20.sp4_h_r_25 <X> T_12_20.lc_trk_g3_1
 (16 12)  (616 332)  (616 332)  routing T_12_20.sp4_h_r_25 <X> T_12_20.lc_trk_g3_1
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (621 332)  (621 332)  routing T_12_20.wire_logic_cluster/lc_3/out <X> T_12_20.lc_trk_g3_3
 (22 12)  (622 332)  (622 332)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (625 332)  (625 332)  routing T_12_20.wire_logic_cluster/lc_2/out <X> T_12_20.lc_trk_g3_2
 (27 12)  (627 332)  (627 332)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 332)  (629 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 332)  (631 332)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 332)  (633 332)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 332)  (634 332)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 332)  (635 332)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.input_2_6
 (37 12)  (637 332)  (637 332)  LC_6 Logic Functioning bit
 (39 12)  (639 332)  (639 332)  LC_6 Logic Functioning bit
 (45 12)  (645 332)  (645 332)  LC_6 Logic Functioning bit
 (14 13)  (614 333)  (614 333)  routing T_12_20.sp4_h_r_40 <X> T_12_20.lc_trk_g3_0
 (15 13)  (615 333)  (615 333)  routing T_12_20.sp4_h_r_40 <X> T_12_20.lc_trk_g3_0
 (16 13)  (616 333)  (616 333)  routing T_12_20.sp4_h_r_40 <X> T_12_20.lc_trk_g3_0
 (17 13)  (617 333)  (617 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (618 333)  (618 333)  routing T_12_20.sp4_h_r_25 <X> T_12_20.lc_trk_g3_1
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (627 333)  (627 333)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 333)  (628 333)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 333)  (629 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 333)  (630 333)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 333)  (631 333)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 333)  (632 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (634 333)  (634 333)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.input_2_6
 (36 13)  (636 333)  (636 333)  LC_6 Logic Functioning bit
 (37 13)  (637 333)  (637 333)  LC_6 Logic Functioning bit
 (39 13)  (639 333)  (639 333)  LC_6 Logic Functioning bit
 (43 13)  (643 333)  (643 333)  LC_6 Logic Functioning bit
 (14 14)  (614 334)  (614 334)  routing T_12_20.wire_logic_cluster/lc_4/out <X> T_12_20.lc_trk_g3_4
 (22 14)  (622 334)  (622 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 334)  (623 334)  routing T_12_20.sp4_v_b_47 <X> T_12_20.lc_trk_g3_7
 (24 14)  (624 334)  (624 334)  routing T_12_20.sp4_v_b_47 <X> T_12_20.lc_trk_g3_7
 (25 14)  (625 334)  (625 334)  routing T_12_20.sp4_v_b_30 <X> T_12_20.lc_trk_g3_6
 (27 14)  (627 334)  (627 334)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 334)  (628 334)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 334)  (629 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 334)  (634 334)  routing T_12_20.lc_trk_g1_1 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 334)  (635 334)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.input_2_7
 (37 14)  (637 334)  (637 334)  LC_7 Logic Functioning bit
 (39 14)  (639 334)  (639 334)  LC_7 Logic Functioning bit
 (45 14)  (645 334)  (645 334)  LC_7 Logic Functioning bit
 (48 14)  (648 334)  (648 334)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (17 15)  (617 335)  (617 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (622 335)  (622 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (623 335)  (623 335)  routing T_12_20.sp4_v_b_30 <X> T_12_20.lc_trk_g3_6
 (26 15)  (626 335)  (626 335)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 335)  (627 335)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 335)  (629 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 335)  (632 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (634 335)  (634 335)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.input_2_7
 (35 15)  (635 335)  (635 335)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.input_2_7
 (36 15)  (636 335)  (636 335)  LC_7 Logic Functioning bit
 (37 15)  (637 335)  (637 335)  LC_7 Logic Functioning bit
 (38 15)  (638 335)  (638 335)  LC_7 Logic Functioning bit
 (42 15)  (642 335)  (642 335)  LC_7 Logic Functioning bit


LogicTile_13_20

 (5 0)  (659 320)  (659 320)  routing T_13_20.sp4_v_t_37 <X> T_13_20.sp4_h_r_0
 (12 0)  (666 320)  (666 320)  routing T_13_20.sp4_v_t_39 <X> T_13_20.sp4_h_r_2
 (14 0)  (668 320)  (668 320)  routing T_13_20.sp4_h_l_5 <X> T_13_20.lc_trk_g0_0
 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 320)  (672 320)  routing T_13_20.wire_logic_cluster/lc_1/out <X> T_13_20.lc_trk_g0_1
 (21 0)  (675 320)  (675 320)  routing T_13_20.sp4_h_r_11 <X> T_13_20.lc_trk_g0_3
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (677 320)  (677 320)  routing T_13_20.sp4_h_r_11 <X> T_13_20.lc_trk_g0_3
 (24 0)  (678 320)  (678 320)  routing T_13_20.sp4_h_r_11 <X> T_13_20.lc_trk_g0_3
 (28 0)  (682 320)  (682 320)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 320)  (684 320)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 320)  (687 320)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 320)  (688 320)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (37 0)  (691 320)  (691 320)  LC_0 Logic Functioning bit
 (38 0)  (692 320)  (692 320)  LC_0 Logic Functioning bit
 (39 0)  (693 320)  (693 320)  LC_0 Logic Functioning bit
 (41 0)  (695 320)  (695 320)  LC_0 Logic Functioning bit
 (43 0)  (697 320)  (697 320)  LC_0 Logic Functioning bit
 (14 1)  (668 321)  (668 321)  routing T_13_20.sp4_h_l_5 <X> T_13_20.lc_trk_g0_0
 (15 1)  (669 321)  (669 321)  routing T_13_20.sp4_h_l_5 <X> T_13_20.lc_trk_g0_0
 (16 1)  (670 321)  (670 321)  routing T_13_20.sp4_h_l_5 <X> T_13_20.lc_trk_g0_0
 (17 1)  (671 321)  (671 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (36 1)  (690 321)  (690 321)  LC_0 Logic Functioning bit
 (37 1)  (691 321)  (691 321)  LC_0 Logic Functioning bit
 (38 1)  (692 321)  (692 321)  LC_0 Logic Functioning bit
 (39 1)  (693 321)  (693 321)  LC_0 Logic Functioning bit
 (41 1)  (695 321)  (695 321)  LC_0 Logic Functioning bit
 (43 1)  (697 321)  (697 321)  LC_0 Logic Functioning bit
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 322)  (669 322)  routing T_13_20.sp12_h_r_5 <X> T_13_20.lc_trk_g0_5
 (17 2)  (671 322)  (671 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (672 322)  (672 322)  routing T_13_20.sp12_h_r_5 <X> T_13_20.lc_trk_g0_5
 (21 2)  (675 322)  (675 322)  routing T_13_20.sp4_h_l_2 <X> T_13_20.lc_trk_g0_7
 (22 2)  (676 322)  (676 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (677 322)  (677 322)  routing T_13_20.sp4_h_l_2 <X> T_13_20.lc_trk_g0_7
 (24 2)  (678 322)  (678 322)  routing T_13_20.sp4_h_l_2 <X> T_13_20.lc_trk_g0_7
 (27 2)  (681 322)  (681 322)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 322)  (684 322)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 322)  (685 322)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 322)  (688 322)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (45 2)  (699 322)  (699 322)  LC_1 Logic Functioning bit
 (14 3)  (668 323)  (668 323)  routing T_13_20.sp4_r_v_b_28 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (672 323)  (672 323)  routing T_13_20.sp12_h_r_5 <X> T_13_20.lc_trk_g0_5
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 323)  (684 323)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 323)  (686 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (688 323)  (688 323)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.input_2_1
 (36 3)  (690 323)  (690 323)  LC_1 Logic Functioning bit
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (2 4)  (656 324)  (656 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 4)  (658 324)  (658 324)  routing T_13_20.sp4_h_l_38 <X> T_13_20.sp4_v_b_3
 (14 4)  (668 324)  (668 324)  routing T_13_20.sp4_h_r_8 <X> T_13_20.lc_trk_g1_0
 (16 4)  (670 324)  (670 324)  routing T_13_20.sp4_v_b_1 <X> T_13_20.lc_trk_g1_1
 (17 4)  (671 324)  (671 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (672 324)  (672 324)  routing T_13_20.sp4_v_b_1 <X> T_13_20.lc_trk_g1_1
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (681 324)  (681 324)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 324)  (684 324)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 324)  (685 324)  routing T_13_20.lc_trk_g0_5 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (41 4)  (695 324)  (695 324)  LC_2 Logic Functioning bit
 (43 4)  (697 324)  (697 324)  LC_2 Logic Functioning bit
 (5 5)  (659 325)  (659 325)  routing T_13_20.sp4_h_l_38 <X> T_13_20.sp4_v_b_3
 (6 5)  (660 325)  (660 325)  routing T_13_20.sp4_h_l_38 <X> T_13_20.sp4_h_r_3
 (11 5)  (665 325)  (665 325)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_h_r_5
 (13 5)  (667 325)  (667 325)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_h_r_5
 (15 5)  (669 325)  (669 325)  routing T_13_20.sp4_h_r_8 <X> T_13_20.lc_trk_g1_0
 (16 5)  (670 325)  (670 325)  routing T_13_20.sp4_h_r_8 <X> T_13_20.lc_trk_g1_0
 (17 5)  (671 325)  (671 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (26 5)  (680 325)  (680 325)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 325)  (681 325)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 325)  (684 325)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (14 6)  (668 326)  (668 326)  routing T_13_20.wire_logic_cluster/lc_4/out <X> T_13_20.lc_trk_g1_4
 (15 6)  (669 326)  (669 326)  routing T_13_20.sp4_v_b_21 <X> T_13_20.lc_trk_g1_5
 (16 6)  (670 326)  (670 326)  routing T_13_20.sp4_v_b_21 <X> T_13_20.lc_trk_g1_5
 (17 6)  (671 326)  (671 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (676 326)  (676 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 326)  (677 326)  routing T_13_20.sp4_h_r_7 <X> T_13_20.lc_trk_g1_7
 (24 6)  (678 326)  (678 326)  routing T_13_20.sp4_h_r_7 <X> T_13_20.lc_trk_g1_7
 (25 6)  (679 326)  (679 326)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g1_6
 (26 6)  (680 326)  (680 326)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 326)  (685 326)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 326)  (690 326)  LC_3 Logic Functioning bit
 (37 6)  (691 326)  (691 326)  LC_3 Logic Functioning bit
 (38 6)  (692 326)  (692 326)  LC_3 Logic Functioning bit
 (39 6)  (693 326)  (693 326)  LC_3 Logic Functioning bit
 (43 6)  (697 326)  (697 326)  LC_3 Logic Functioning bit
 (50 6)  (704 326)  (704 326)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (675 327)  (675 327)  routing T_13_20.sp4_h_r_7 <X> T_13_20.lc_trk_g1_7
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 327)  (677 327)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g1_6
 (25 7)  (679 327)  (679 327)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g1_6
 (26 7)  (680 327)  (680 327)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 327)  (691 327)  LC_3 Logic Functioning bit
 (39 7)  (693 327)  (693 327)  LC_3 Logic Functioning bit
 (43 7)  (697 327)  (697 327)  LC_3 Logic Functioning bit
 (14 8)  (668 328)  (668 328)  routing T_13_20.sp4_h_r_40 <X> T_13_20.lc_trk_g2_0
 (22 8)  (676 328)  (676 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (677 328)  (677 328)  routing T_13_20.sp12_v_b_19 <X> T_13_20.lc_trk_g2_3
 (27 8)  (681 328)  (681 328)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 328)  (684 328)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (38 8)  (692 328)  (692 328)  LC_4 Logic Functioning bit
 (41 8)  (695 328)  (695 328)  LC_4 Logic Functioning bit
 (43 8)  (697 328)  (697 328)  LC_4 Logic Functioning bit
 (45 8)  (699 328)  (699 328)  LC_4 Logic Functioning bit
 (46 8)  (700 328)  (700 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (659 329)  (659 329)  routing T_13_20.sp4_h_r_6 <X> T_13_20.sp4_v_b_6
 (14 9)  (668 329)  (668 329)  routing T_13_20.sp4_h_r_40 <X> T_13_20.lc_trk_g2_0
 (15 9)  (669 329)  (669 329)  routing T_13_20.sp4_h_r_40 <X> T_13_20.lc_trk_g2_0
 (16 9)  (670 329)  (670 329)  routing T_13_20.sp4_h_r_40 <X> T_13_20.lc_trk_g2_0
 (17 9)  (671 329)  (671 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (675 329)  (675 329)  routing T_13_20.sp12_v_b_19 <X> T_13_20.lc_trk_g2_3
 (28 9)  (682 329)  (682 329)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 329)  (685 329)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (41 9)  (695 329)  (695 329)  LC_4 Logic Functioning bit
 (43 9)  (697 329)  (697 329)  LC_4 Logic Functioning bit
 (9 10)  (663 330)  (663 330)  routing T_13_20.sp4_h_r_4 <X> T_13_20.sp4_h_l_42
 (10 10)  (664 330)  (664 330)  routing T_13_20.sp4_h_r_4 <X> T_13_20.sp4_h_l_42
 (15 10)  (669 330)  (669 330)  routing T_13_20.sp4_h_r_45 <X> T_13_20.lc_trk_g2_5
 (16 10)  (670 330)  (670 330)  routing T_13_20.sp4_h_r_45 <X> T_13_20.lc_trk_g2_5
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (672 330)  (672 330)  routing T_13_20.sp4_h_r_45 <X> T_13_20.lc_trk_g2_5
 (18 11)  (672 331)  (672 331)  routing T_13_20.sp4_h_r_45 <X> T_13_20.lc_trk_g2_5
 (3 12)  (657 332)  (657 332)  routing T_13_20.sp12_v_t_22 <X> T_13_20.sp12_h_r_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 332)  (685 332)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 332)  (688 332)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 332)  (690 332)  LC_6 Logic Functioning bit
 (37 12)  (691 332)  (691 332)  LC_6 Logic Functioning bit
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (39 12)  (693 332)  (693 332)  LC_6 Logic Functioning bit
 (41 12)  (695 332)  (695 332)  LC_6 Logic Functioning bit
 (43 12)  (697 332)  (697 332)  LC_6 Logic Functioning bit
 (53 12)  (707 332)  (707 332)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (15 13)  (669 333)  (669 333)  routing T_13_20.sp4_v_t_29 <X> T_13_20.lc_trk_g3_0
 (16 13)  (670 333)  (670 333)  routing T_13_20.sp4_v_t_29 <X> T_13_20.lc_trk_g3_0
 (17 13)  (671 333)  (671 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (680 333)  (680 333)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 333)  (681 333)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 333)  (690 333)  LC_6 Logic Functioning bit
 (38 13)  (692 333)  (692 333)  LC_6 Logic Functioning bit
 (9 14)  (663 334)  (663 334)  routing T_13_20.sp4_h_r_7 <X> T_13_20.sp4_h_l_47
 (10 14)  (664 334)  (664 334)  routing T_13_20.sp4_h_r_7 <X> T_13_20.sp4_h_l_47
 (12 14)  (666 334)  (666 334)  routing T_13_20.sp4_v_t_40 <X> T_13_20.sp4_h_l_46
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 334)  (688 334)  routing T_13_20.lc_trk_g1_1 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (38 14)  (692 334)  (692 334)  LC_7 Logic Functioning bit
 (11 15)  (665 335)  (665 335)  routing T_13_20.sp4_v_t_40 <X> T_13_20.sp4_h_l_46
 (13 15)  (667 335)  (667 335)  routing T_13_20.sp4_v_t_40 <X> T_13_20.sp4_h_l_46
 (26 15)  (680 335)  (680 335)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 335)  (682 335)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 335)  (683 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 335)  (690 335)  LC_7 Logic Functioning bit
 (37 15)  (691 335)  (691 335)  LC_7 Logic Functioning bit
 (38 15)  (692 335)  (692 335)  LC_7 Logic Functioning bit
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit
 (40 15)  (694 335)  (694 335)  LC_7 Logic Functioning bit
 (42 15)  (696 335)  (696 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (0 0)  (708 320)  (708 320)  Negative Clock bit

 (8 0)  (716 320)  (716 320)  routing T_14_20.sp4_v_b_7 <X> T_14_20.sp4_h_r_1
 (9 0)  (717 320)  (717 320)  routing T_14_20.sp4_v_b_7 <X> T_14_20.sp4_h_r_1
 (10 0)  (718 320)  (718 320)  routing T_14_20.sp4_v_b_7 <X> T_14_20.sp4_h_r_1
 (12 0)  (720 320)  (720 320)  routing T_14_20.sp4_v_b_2 <X> T_14_20.sp4_h_r_2
 (14 0)  (722 320)  (722 320)  routing T_14_20.lft_op_0 <X> T_14_20.lc_trk_g0_0
 (16 0)  (724 320)  (724 320)  routing T_14_20.sp12_h_l_14 <X> T_14_20.lc_trk_g0_1
 (17 0)  (725 320)  (725 320)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (21 0)  (729 320)  (729 320)  routing T_14_20.wire_logic_cluster/lc_3/out <X> T_14_20.lc_trk_g0_3
 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (733 320)  (733 320)  routing T_14_20.sp12_h_r_2 <X> T_14_20.lc_trk_g0_2
 (27 0)  (735 320)  (735 320)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 320)  (739 320)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 320)  (741 320)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 320)  (742 320)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 320)  (744 320)  LC_0 Logic Functioning bit
 (38 0)  (746 320)  (746 320)  LC_0 Logic Functioning bit
 (41 0)  (749 320)  (749 320)  LC_0 Logic Functioning bit
 (42 0)  (750 320)  (750 320)  LC_0 Logic Functioning bit
 (43 0)  (751 320)  (751 320)  LC_0 Logic Functioning bit
 (11 1)  (719 321)  (719 321)  routing T_14_20.sp4_v_b_2 <X> T_14_20.sp4_h_r_2
 (15 1)  (723 321)  (723 321)  routing T_14_20.lft_op_0 <X> T_14_20.lc_trk_g0_0
 (17 1)  (725 321)  (725 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (726 321)  (726 321)  routing T_14_20.sp12_h_l_14 <X> T_14_20.lc_trk_g0_1
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.sp12_h_r_2 <X> T_14_20.lc_trk_g0_2
 (25 1)  (733 321)  (733 321)  routing T_14_20.sp12_h_r_2 <X> T_14_20.lc_trk_g0_2
 (26 1)  (734 321)  (734 321)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 321)  (735 321)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 321)  (736 321)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 321)  (740 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (741 321)  (741 321)  routing T_14_20.lc_trk_g2_0 <X> T_14_20.input_2_0
 (36 1)  (744 321)  (744 321)  LC_0 Logic Functioning bit
 (38 1)  (746 321)  (746 321)  LC_0 Logic Functioning bit
 (42 1)  (750 321)  (750 321)  LC_0 Logic Functioning bit
 (52 1)  (760 321)  (760 321)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (718 322)  (718 322)  routing T_14_20.sp4_v_b_8 <X> T_14_20.sp4_h_l_36
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 322)  (732 322)  routing T_14_20.top_op_7 <X> T_14_20.lc_trk_g0_7
 (26 2)  (734 322)  (734 322)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 322)  (736 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 322)  (738 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 322)  (741 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 322)  (742 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (38 2)  (746 322)  (746 322)  LC_1 Logic Functioning bit
 (8 3)  (716 323)  (716 323)  routing T_14_20.sp4_h_r_7 <X> T_14_20.sp4_v_t_36
 (9 3)  (717 323)  (717 323)  routing T_14_20.sp4_h_r_7 <X> T_14_20.sp4_v_t_36
 (10 3)  (718 323)  (718 323)  routing T_14_20.sp4_h_r_7 <X> T_14_20.sp4_v_t_36
 (21 3)  (729 323)  (729 323)  routing T_14_20.top_op_7 <X> T_14_20.lc_trk_g0_7
 (26 3)  (734 323)  (734 323)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (37 3)  (745 323)  (745 323)  LC_1 Logic Functioning bit
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (39 3)  (747 323)  (747 323)  LC_1 Logic Functioning bit
 (41 3)  (749 323)  (749 323)  LC_1 Logic Functioning bit
 (43 3)  (751 323)  (751 323)  LC_1 Logic Functioning bit
 (8 4)  (716 324)  (716 324)  routing T_14_20.sp4_h_l_45 <X> T_14_20.sp4_h_r_4
 (10 4)  (718 324)  (718 324)  routing T_14_20.sp4_h_l_45 <X> T_14_20.sp4_h_r_4
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 324)  (741 324)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 324)  (742 324)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (37 4)  (745 324)  (745 324)  LC_2 Logic Functioning bit
 (38 4)  (746 324)  (746 324)  LC_2 Logic Functioning bit
 (45 4)  (753 324)  (753 324)  LC_2 Logic Functioning bit
 (47 4)  (755 324)  (755 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (758 324)  (758 324)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (723 325)  (723 325)  routing T_14_20.bot_op_0 <X> T_14_20.lc_trk_g1_0
 (17 5)  (725 325)  (725 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (734 325)  (734 325)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 325)  (738 325)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 325)  (739 325)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 325)  (744 325)  LC_2 Logic Functioning bit
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (38 5)  (746 325)  (746 325)  LC_2 Logic Functioning bit
 (39 5)  (747 325)  (747 325)  LC_2 Logic Functioning bit
 (41 5)  (749 325)  (749 325)  LC_2 Logic Functioning bit
 (47 5)  (755 325)  (755 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (759 325)  (759 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (712 326)  (712 326)  routing T_14_20.sp4_v_b_3 <X> T_14_20.sp4_v_t_38
 (22 6)  (730 326)  (730 326)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 326)  (732 326)  routing T_14_20.top_op_7 <X> T_14_20.lc_trk_g1_7
 (27 6)  (735 326)  (735 326)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 326)  (738 326)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 326)  (741 326)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 326)  (742 326)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (41 6)  (749 326)  (749 326)  LC_3 Logic Functioning bit
 (43 6)  (751 326)  (751 326)  LC_3 Logic Functioning bit
 (14 7)  (722 327)  (722 327)  routing T_14_20.sp4_h_r_4 <X> T_14_20.lc_trk_g1_4
 (15 7)  (723 327)  (723 327)  routing T_14_20.sp4_h_r_4 <X> T_14_20.lc_trk_g1_4
 (16 7)  (724 327)  (724 327)  routing T_14_20.sp4_h_r_4 <X> T_14_20.lc_trk_g1_4
 (17 7)  (725 327)  (725 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (729 327)  (729 327)  routing T_14_20.top_op_7 <X> T_14_20.lc_trk_g1_7
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (41 7)  (749 327)  (749 327)  LC_3 Logic Functioning bit
 (43 7)  (751 327)  (751 327)  LC_3 Logic Functioning bit
 (19 8)  (727 328)  (727 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (27 8)  (735 328)  (735 328)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 328)  (739 328)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (41 8)  (749 328)  (749 328)  LC_4 Logic Functioning bit
 (43 8)  (751 328)  (751 328)  LC_4 Logic Functioning bit
 (14 9)  (722 329)  (722 329)  routing T_14_20.sp4_h_r_24 <X> T_14_20.lc_trk_g2_0
 (15 9)  (723 329)  (723 329)  routing T_14_20.sp4_h_r_24 <X> T_14_20.lc_trk_g2_0
 (16 9)  (724 329)  (724 329)  routing T_14_20.sp4_h_r_24 <X> T_14_20.lc_trk_g2_0
 (17 9)  (725 329)  (725 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (27 9)  (735 329)  (735 329)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 329)  (736 329)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (39 9)  (747 329)  (747 329)  LC_4 Logic Functioning bit
 (40 9)  (748 329)  (748 329)  LC_4 Logic Functioning bit
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (4 10)  (712 330)  (712 330)  routing T_14_20.sp4_h_r_6 <X> T_14_20.sp4_v_t_43
 (17 10)  (725 330)  (725 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (729 330)  (729 330)  routing T_14_20.wire_logic_cluster/lc_7/out <X> T_14_20.lc_trk_g2_7
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 330)  (733 330)  routing T_14_20.rgt_op_6 <X> T_14_20.lc_trk_g2_6
 (26 10)  (734 330)  (734 330)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 330)  (739 330)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 330)  (741 330)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (5 11)  (713 331)  (713 331)  routing T_14_20.sp4_h_r_6 <X> T_14_20.sp4_v_t_43
 (12 11)  (720 331)  (720 331)  routing T_14_20.sp4_h_l_45 <X> T_14_20.sp4_v_t_45
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 331)  (732 331)  routing T_14_20.rgt_op_6 <X> T_14_20.lc_trk_g2_6
 (26 11)  (734 331)  (734 331)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 331)  (739 331)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 331)  (745 331)  LC_5 Logic Functioning bit
 (39 11)  (747 331)  (747 331)  LC_5 Logic Functioning bit
 (3 12)  (711 332)  (711 332)  routing T_14_20.sp12_v_b_1 <X> T_14_20.sp12_h_r_1
 (4 12)  (712 332)  (712 332)  routing T_14_20.sp4_v_t_44 <X> T_14_20.sp4_v_b_9
 (5 12)  (713 332)  (713 332)  routing T_14_20.sp4_v_b_3 <X> T_14_20.sp4_h_r_9
 (10 12)  (718 332)  (718 332)  routing T_14_20.sp4_v_t_40 <X> T_14_20.sp4_h_r_10
 (15 12)  (723 332)  (723 332)  routing T_14_20.rgt_op_1 <X> T_14_20.lc_trk_g3_1
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 332)  (726 332)  routing T_14_20.rgt_op_1 <X> T_14_20.lc_trk_g3_1
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (732 332)  (732 332)  routing T_14_20.tnr_op_3 <X> T_14_20.lc_trk_g3_3
 (25 12)  (733 332)  (733 332)  routing T_14_20.wire_logic_cluster/lc_2/out <X> T_14_20.lc_trk_g3_2
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 332)  (739 332)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 332)  (744 332)  LC_6 Logic Functioning bit
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (39 12)  (747 332)  (747 332)  LC_6 Logic Functioning bit
 (40 12)  (748 332)  (748 332)  LC_6 Logic Functioning bit
 (42 12)  (750 332)  (750 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (50 12)  (758 332)  (758 332)  Cascade bit: LH_LC06_inmux02_5

 (3 13)  (711 333)  (711 333)  routing T_14_20.sp12_v_b_1 <X> T_14_20.sp12_h_r_1
 (4 13)  (712 333)  (712 333)  routing T_14_20.sp4_v_b_3 <X> T_14_20.sp4_h_r_9
 (6 13)  (714 333)  (714 333)  routing T_14_20.sp4_v_b_3 <X> T_14_20.sp4_h_r_9
 (12 13)  (720 333)  (720 333)  routing T_14_20.sp4_h_r_11 <X> T_14_20.sp4_v_b_11
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (735 333)  (735 333)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 333)  (736 333)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 333)  (739 333)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 333)  (744 333)  LC_6 Logic Functioning bit
 (40 13)  (748 333)  (748 333)  LC_6 Logic Functioning bit
 (42 13)  (750 333)  (750 333)  LC_6 Logic Functioning bit
 (43 13)  (751 333)  (751 333)  LC_6 Logic Functioning bit
 (14 14)  (722 334)  (722 334)  routing T_14_20.sp4_v_t_17 <X> T_14_20.lc_trk_g3_4
 (15 14)  (723 334)  (723 334)  routing T_14_20.rgt_op_5 <X> T_14_20.lc_trk_g3_5
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 334)  (726 334)  routing T_14_20.rgt_op_5 <X> T_14_20.lc_trk_g3_5
 (26 14)  (734 334)  (734 334)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 334)  (739 334)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 334)  (741 334)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 334)  (742 334)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 334)  (744 334)  LC_7 Logic Functioning bit
 (37 14)  (745 334)  (745 334)  LC_7 Logic Functioning bit
 (38 14)  (746 334)  (746 334)  LC_7 Logic Functioning bit
 (41 14)  (749 334)  (749 334)  LC_7 Logic Functioning bit
 (43 14)  (751 334)  (751 334)  LC_7 Logic Functioning bit
 (45 14)  (753 334)  (753 334)  LC_7 Logic Functioning bit
 (50 14)  (758 334)  (758 334)  Cascade bit: LH_LC07_inmux02_5

 (16 15)  (724 335)  (724 335)  routing T_14_20.sp4_v_t_17 <X> T_14_20.lc_trk_g3_4
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (26 15)  (734 335)  (734 335)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 335)  (736 335)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 335)  (738 335)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 335)  (745 335)  LC_7 Logic Functioning bit
 (39 15)  (747 335)  (747 335)  LC_7 Logic Functioning bit
 (40 15)  (748 335)  (748 335)  LC_7 Logic Functioning bit


LogicTile_15_20

 (0 0)  (762 320)  (762 320)  Negative Clock bit

 (17 0)  (779 320)  (779 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 320)  (795 320)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (39 0)  (801 320)  (801 320)  LC_0 Logic Functioning bit
 (40 0)  (802 320)  (802 320)  LC_0 Logic Functioning bit
 (42 0)  (804 320)  (804 320)  LC_0 Logic Functioning bit
 (43 0)  (805 320)  (805 320)  LC_0 Logic Functioning bit
 (4 1)  (766 321)  (766 321)  routing T_15_20.sp4_v_t_42 <X> T_15_20.sp4_h_r_0
 (28 1)  (790 321)  (790 321)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (795 321)  (795 321)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_0
 (34 1)  (796 321)  (796 321)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_0
 (38 1)  (800 321)  (800 321)  LC_0 Logic Functioning bit
 (39 1)  (801 321)  (801 321)  LC_0 Logic Functioning bit
 (40 1)  (802 321)  (802 321)  LC_0 Logic Functioning bit
 (41 1)  (803 321)  (803 321)  LC_0 Logic Functioning bit
 (42 1)  (804 321)  (804 321)  LC_0 Logic Functioning bit
 (43 1)  (805 321)  (805 321)  LC_0 Logic Functioning bit
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (774 322)  (774 322)  routing T_15_20.sp4_h_r_11 <X> T_15_20.sp4_h_l_39
 (14 2)  (776 322)  (776 322)  routing T_15_20.lft_op_4 <X> T_15_20.lc_trk_g0_4
 (17 2)  (779 322)  (779 322)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 322)  (780 322)  routing T_15_20.wire_logic_cluster/lc_5/out <X> T_15_20.lc_trk_g0_5
 (26 2)  (788 322)  (788 322)  routing T_15_20.lc_trk_g0_5 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 322)  (790 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 322)  (796 322)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (37 2)  (799 322)  (799 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (40 2)  (802 322)  (802 322)  LC_1 Logic Functioning bit
 (42 2)  (804 322)  (804 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (50 2)  (812 322)  (812 322)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (767 323)  (767 323)  routing T_15_20.sp4_h_l_37 <X> T_15_20.sp4_v_t_37
 (13 3)  (775 323)  (775 323)  routing T_15_20.sp4_h_r_11 <X> T_15_20.sp4_h_l_39
 (15 3)  (777 323)  (777 323)  routing T_15_20.lft_op_4 <X> T_15_20.lc_trk_g0_4
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 323)  (793 323)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (45 3)  (807 323)  (807 323)  LC_1 Logic Functioning bit
 (0 4)  (762 324)  (762 324)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 4)  (763 324)  (763 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (783 324)  (783 324)  routing T_15_20.wire_logic_cluster/lc_3/out <X> T_15_20.lc_trk_g1_3
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (788 324)  (788 324)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 324)  (789 324)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 324)  (792 324)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 324)  (795 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 324)  (798 324)  LC_2 Logic Functioning bit
 (37 4)  (799 324)  (799 324)  LC_2 Logic Functioning bit
 (38 4)  (800 324)  (800 324)  LC_2 Logic Functioning bit
 (40 4)  (802 324)  (802 324)  LC_2 Logic Functioning bit
 (41 4)  (803 324)  (803 324)  LC_2 Logic Functioning bit
 (42 4)  (804 324)  (804 324)  LC_2 Logic Functioning bit
 (43 4)  (805 324)  (805 324)  LC_2 Logic Functioning bit
 (0 5)  (762 325)  (762 325)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 5)  (763 325)  (763 325)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (27 5)  (789 325)  (789 325)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 325)  (790 325)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 325)  (792 325)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 325)  (793 325)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 325)  (794 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 325)  (795 325)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_2
 (34 5)  (796 325)  (796 325)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_2
 (36 5)  (798 325)  (798 325)  LC_2 Logic Functioning bit
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (39 5)  (801 325)  (801 325)  LC_2 Logic Functioning bit
 (40 5)  (802 325)  (802 325)  LC_2 Logic Functioning bit
 (42 5)  (804 325)  (804 325)  LC_2 Logic Functioning bit
 (43 5)  (805 325)  (805 325)  LC_2 Logic Functioning bit
 (5 6)  (767 326)  (767 326)  routing T_15_20.sp4_v_t_38 <X> T_15_20.sp4_h_l_38
 (15 6)  (777 326)  (777 326)  routing T_15_20.sp12_h_r_5 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (780 326)  (780 326)  routing T_15_20.sp12_h_r_5 <X> T_15_20.lc_trk_g1_5
 (25 6)  (787 326)  (787 326)  routing T_15_20.bnr_op_6 <X> T_15_20.lc_trk_g1_6
 (26 6)  (788 326)  (788 326)  routing T_15_20.lc_trk_g0_5 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 326)  (789 326)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 326)  (790 326)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 326)  (792 326)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 326)  (793 326)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 326)  (798 326)  LC_3 Logic Functioning bit
 (43 6)  (805 326)  (805 326)  LC_3 Logic Functioning bit
 (50 6)  (812 326)  (812 326)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (768 327)  (768 327)  routing T_15_20.sp4_v_t_38 <X> T_15_20.sp4_h_l_38
 (13 7)  (775 327)  (775 327)  routing T_15_20.sp4_v_b_0 <X> T_15_20.sp4_h_l_40
 (18 7)  (780 327)  (780 327)  routing T_15_20.sp12_h_r_5 <X> T_15_20.lc_trk_g1_5
 (22 7)  (784 327)  (784 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (787 327)  (787 327)  routing T_15_20.bnr_op_6 <X> T_15_20.lc_trk_g1_6
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 327)  (792 327)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 327)  (798 327)  LC_3 Logic Functioning bit
 (37 7)  (799 327)  (799 327)  LC_3 Logic Functioning bit
 (38 7)  (800 327)  (800 327)  LC_3 Logic Functioning bit
 (39 7)  (801 327)  (801 327)  LC_3 Logic Functioning bit
 (41 7)  (803 327)  (803 327)  LC_3 Logic Functioning bit
 (43 7)  (805 327)  (805 327)  LC_3 Logic Functioning bit
 (4 8)  (766 328)  (766 328)  routing T_15_20.sp4_v_t_47 <X> T_15_20.sp4_v_b_6
 (6 8)  (768 328)  (768 328)  routing T_15_20.sp4_v_t_47 <X> T_15_20.sp4_v_b_6
 (15 8)  (777 328)  (777 328)  routing T_15_20.sp4_v_t_28 <X> T_15_20.lc_trk_g2_1
 (16 8)  (778 328)  (778 328)  routing T_15_20.sp4_v_t_28 <X> T_15_20.lc_trk_g2_1
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 328)  (795 328)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 328)  (798 328)  LC_4 Logic Functioning bit
 (37 8)  (799 328)  (799 328)  LC_4 Logic Functioning bit
 (38 8)  (800 328)  (800 328)  LC_4 Logic Functioning bit
 (39 8)  (801 328)  (801 328)  LC_4 Logic Functioning bit
 (40 8)  (802 328)  (802 328)  LC_4 Logic Functioning bit
 (41 8)  (803 328)  (803 328)  LC_4 Logic Functioning bit
 (15 9)  (777 329)  (777 329)  routing T_15_20.sp4_v_t_29 <X> T_15_20.lc_trk_g2_0
 (16 9)  (778 329)  (778 329)  routing T_15_20.sp4_v_t_29 <X> T_15_20.lc_trk_g2_0
 (17 9)  (779 329)  (779 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (28 9)  (790 329)  (790 329)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 329)  (794 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (795 329)  (795 329)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_4
 (34 9)  (796 329)  (796 329)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_4
 (36 9)  (798 329)  (798 329)  LC_4 Logic Functioning bit
 (37 9)  (799 329)  (799 329)  LC_4 Logic Functioning bit
 (38 9)  (800 329)  (800 329)  LC_4 Logic Functioning bit
 (41 9)  (803 329)  (803 329)  LC_4 Logic Functioning bit
 (8 10)  (770 330)  (770 330)  routing T_15_20.sp4_v_t_36 <X> T_15_20.sp4_h_l_42
 (9 10)  (771 330)  (771 330)  routing T_15_20.sp4_v_t_36 <X> T_15_20.sp4_h_l_42
 (10 10)  (772 330)  (772 330)  routing T_15_20.sp4_v_t_36 <X> T_15_20.sp4_h_l_42
 (11 10)  (773 330)  (773 330)  routing T_15_20.sp4_v_b_0 <X> T_15_20.sp4_v_t_45
 (13 10)  (775 330)  (775 330)  routing T_15_20.sp4_v_b_0 <X> T_15_20.sp4_v_t_45
 (15 10)  (777 330)  (777 330)  routing T_15_20.sp4_v_t_32 <X> T_15_20.lc_trk_g2_5
 (16 10)  (778 330)  (778 330)  routing T_15_20.sp4_v_t_32 <X> T_15_20.lc_trk_g2_5
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (787 330)  (787 330)  routing T_15_20.wire_logic_cluster/lc_6/out <X> T_15_20.lc_trk_g2_6
 (26 10)  (788 330)  (788 330)  routing T_15_20.lc_trk_g0_5 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 330)  (789 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 330)  (790 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 330)  (792 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 330)  (793 330)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 330)  (795 330)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (45 10)  (807 330)  (807 330)  LC_5 Logic Functioning bit
 (48 10)  (810 330)  (810 330)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (812 330)  (812 330)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (784 331)  (784 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 331)  (792 331)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (39 11)  (801 331)  (801 331)  LC_5 Logic Functioning bit
 (40 11)  (802 331)  (802 331)  LC_5 Logic Functioning bit
 (42 11)  (804 331)  (804 331)  LC_5 Logic Functioning bit
 (43 11)  (805 331)  (805 331)  LC_5 Logic Functioning bit
 (45 11)  (807 331)  (807 331)  LC_5 Logic Functioning bit
 (5 12)  (767 332)  (767 332)  routing T_15_20.sp4_v_b_3 <X> T_15_20.sp4_h_r_9
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 332)  (780 332)  routing T_15_20.wire_logic_cluster/lc_1/out <X> T_15_20.lc_trk_g3_1
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 332)  (786 332)  routing T_15_20.tnl_op_3 <X> T_15_20.lc_trk_g3_3
 (28 12)  (790 332)  (790 332)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 332)  (792 332)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 332)  (793 332)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 332)  (796 332)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 332)  (797 332)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.input_2_6
 (40 12)  (802 332)  (802 332)  LC_6 Logic Functioning bit
 (4 13)  (766 333)  (766 333)  routing T_15_20.sp4_v_b_3 <X> T_15_20.sp4_h_r_9
 (6 13)  (768 333)  (768 333)  routing T_15_20.sp4_v_b_3 <X> T_15_20.sp4_h_r_9
 (21 13)  (783 333)  (783 333)  routing T_15_20.tnl_op_3 <X> T_15_20.lc_trk_g3_3
 (27 13)  (789 333)  (789 333)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 333)  (790 333)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 333)  (793 333)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 333)  (794 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 333)  (795 333)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.input_2_6
 (36 13)  (798 333)  (798 333)  LC_6 Logic Functioning bit
 (38 13)  (800 333)  (800 333)  LC_6 Logic Functioning bit
 (41 13)  (803 333)  (803 333)  LC_6 Logic Functioning bit
 (43 13)  (805 333)  (805 333)  LC_6 Logic Functioning bit
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (774 334)  (774 334)  routing T_15_20.sp4_v_t_40 <X> T_15_20.sp4_h_l_46
 (15 14)  (777 334)  (777 334)  routing T_15_20.sp4_v_t_32 <X> T_15_20.lc_trk_g3_5
 (16 14)  (778 334)  (778 334)  routing T_15_20.sp4_v_t_32 <X> T_15_20.lc_trk_g3_5
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 334)  (786 334)  routing T_15_20.tnl_op_7 <X> T_15_20.lc_trk_g3_7
 (0 15)  (762 335)  (762 335)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 335)  (763 335)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (11 15)  (773 335)  (773 335)  routing T_15_20.sp4_v_t_40 <X> T_15_20.sp4_h_l_46
 (13 15)  (775 335)  (775 335)  routing T_15_20.sp4_v_t_40 <X> T_15_20.sp4_h_l_46
 (21 15)  (783 335)  (783 335)  routing T_15_20.tnl_op_7 <X> T_15_20.lc_trk_g3_7
 (22 15)  (784 335)  (784 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_16_20

 (3 0)  (819 320)  (819 320)  routing T_16_20.sp12_h_r_0 <X> T_16_20.sp12_v_b_0
 (15 0)  (831 320)  (831 320)  routing T_16_20.sp4_h_r_1 <X> T_16_20.lc_trk_g0_1
 (16 0)  (832 320)  (832 320)  routing T_16_20.sp4_h_r_1 <X> T_16_20.lc_trk_g0_1
 (17 0)  (833 320)  (833 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (837 320)  (837 320)  routing T_16_20.sp4_h_r_19 <X> T_16_20.lc_trk_g0_3
 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (839 320)  (839 320)  routing T_16_20.sp4_h_r_19 <X> T_16_20.lc_trk_g0_3
 (24 0)  (840 320)  (840 320)  routing T_16_20.sp4_h_r_19 <X> T_16_20.lc_trk_g0_3
 (26 0)  (842 320)  (842 320)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 320)  (843 320)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 320)  (844 320)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 320)  (847 320)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 320)  (849 320)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 320)  (850 320)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (38 0)  (854 320)  (854 320)  LC_0 Logic Functioning bit
 (41 0)  (857 320)  (857 320)  LC_0 Logic Functioning bit
 (43 0)  (859 320)  (859 320)  LC_0 Logic Functioning bit
 (47 0)  (863 320)  (863 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (819 321)  (819 321)  routing T_16_20.sp12_h_r_0 <X> T_16_20.sp12_v_b_0
 (17 1)  (833 321)  (833 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (834 321)  (834 321)  routing T_16_20.sp4_h_r_1 <X> T_16_20.lc_trk_g0_1
 (21 1)  (837 321)  (837 321)  routing T_16_20.sp4_h_r_19 <X> T_16_20.lc_trk_g0_3
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (842 321)  (842 321)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 321)  (843 321)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 321)  (844 321)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 321)  (846 321)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 321)  (847 321)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 321)  (852 321)  LC_0 Logic Functioning bit
 (38 1)  (854 321)  (854 321)  LC_0 Logic Functioning bit
 (40 1)  (856 321)  (856 321)  LC_0 Logic Functioning bit
 (42 1)  (858 321)  (858 321)  LC_0 Logic Functioning bit
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (820 322)  (820 322)  routing T_16_20.sp4_h_r_6 <X> T_16_20.sp4_v_t_37
 (5 2)  (821 322)  (821 322)  routing T_16_20.sp4_v_b_0 <X> T_16_20.sp4_h_l_37
 (6 2)  (822 322)  (822 322)  routing T_16_20.sp4_h_r_6 <X> T_16_20.sp4_v_t_37
 (9 2)  (825 322)  (825 322)  routing T_16_20.sp4_v_b_1 <X> T_16_20.sp4_h_l_36
 (12 2)  (828 322)  (828 322)  routing T_16_20.sp4_h_r_11 <X> T_16_20.sp4_h_l_39
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 322)  (849 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 322)  (850 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 322)  (851 322)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.input_2_1
 (37 2)  (853 322)  (853 322)  LC_1 Logic Functioning bit
 (39 2)  (855 322)  (855 322)  LC_1 Logic Functioning bit
 (45 2)  (861 322)  (861 322)  LC_1 Logic Functioning bit
 (5 3)  (821 323)  (821 323)  routing T_16_20.sp4_h_r_6 <X> T_16_20.sp4_v_t_37
 (13 3)  (829 323)  (829 323)  routing T_16_20.sp4_h_r_11 <X> T_16_20.sp4_h_l_39
 (22 3)  (838 323)  (838 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (839 323)  (839 323)  routing T_16_20.sp4_h_r_6 <X> T_16_20.lc_trk_g0_6
 (24 3)  (840 323)  (840 323)  routing T_16_20.sp4_h_r_6 <X> T_16_20.lc_trk_g0_6
 (25 3)  (841 323)  (841 323)  routing T_16_20.sp4_h_r_6 <X> T_16_20.lc_trk_g0_6
 (26 3)  (842 323)  (842 323)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 323)  (848 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (849 323)  (849 323)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.input_2_1
 (34 3)  (850 323)  (850 323)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.input_2_1
 (36 3)  (852 323)  (852 323)  LC_1 Logic Functioning bit
 (37 3)  (853 323)  (853 323)  LC_1 Logic Functioning bit
 (39 3)  (855 323)  (855 323)  LC_1 Logic Functioning bit
 (43 3)  (859 323)  (859 323)  LC_1 Logic Functioning bit
 (46 3)  (862 323)  (862 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (9 4)  (825 324)  (825 324)  routing T_16_20.sp4_h_l_36 <X> T_16_20.sp4_h_r_4
 (10 4)  (826 324)  (826 324)  routing T_16_20.sp4_h_l_36 <X> T_16_20.sp4_h_r_4
 (21 4)  (837 324)  (837 324)  routing T_16_20.wire_logic_cluster/lc_3/out <X> T_16_20.lc_trk_g1_3
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (844 324)  (844 324)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 324)  (849 324)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 324)  (851 324)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.input_2_2
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (38 4)  (854 324)  (854 324)  LC_2 Logic Functioning bit
 (41 4)  (857 324)  (857 324)  LC_2 Logic Functioning bit
 (45 4)  (861 324)  (861 324)  LC_2 Logic Functioning bit
 (47 4)  (863 324)  (863 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (11 5)  (827 325)  (827 325)  routing T_16_20.sp4_h_l_40 <X> T_16_20.sp4_h_r_5
 (26 5)  (842 325)  (842 325)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 325)  (844 325)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 325)  (847 325)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 325)  (848 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (851 325)  (851 325)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.input_2_2
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (37 5)  (853 325)  (853 325)  LC_2 Logic Functioning bit
 (38 5)  (854 325)  (854 325)  LC_2 Logic Functioning bit
 (39 5)  (855 325)  (855 325)  LC_2 Logic Functioning bit
 (40 5)  (856 325)  (856 325)  LC_2 Logic Functioning bit
 (41 5)  (857 325)  (857 325)  LC_2 Logic Functioning bit
 (42 5)  (858 325)  (858 325)  LC_2 Logic Functioning bit
 (14 6)  (830 326)  (830 326)  routing T_16_20.wire_logic_cluster/lc_4/out <X> T_16_20.lc_trk_g1_4
 (21 6)  (837 326)  (837 326)  routing T_16_20.wire_logic_cluster/lc_7/out <X> T_16_20.lc_trk_g1_7
 (22 6)  (838 326)  (838 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (843 326)  (843 326)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 326)  (844 326)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 326)  (845 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 326)  (846 326)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 326)  (850 326)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 326)  (852 326)  LC_3 Logic Functioning bit
 (37 6)  (853 326)  (853 326)  LC_3 Logic Functioning bit
 (38 6)  (854 326)  (854 326)  LC_3 Logic Functioning bit
 (39 6)  (855 326)  (855 326)  LC_3 Logic Functioning bit
 (41 6)  (857 326)  (857 326)  LC_3 Logic Functioning bit
 (43 6)  (859 326)  (859 326)  LC_3 Logic Functioning bit
 (45 6)  (861 326)  (861 326)  LC_3 Logic Functioning bit
 (47 6)  (863 326)  (863 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (10 7)  (826 327)  (826 327)  routing T_16_20.sp4_h_l_46 <X> T_16_20.sp4_v_t_41
 (17 7)  (833 327)  (833 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (843 327)  (843 327)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 327)  (844 327)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 327)  (847 327)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 327)  (853 327)  LC_3 Logic Functioning bit
 (39 7)  (855 327)  (855 327)  LC_3 Logic Functioning bit
 (16 8)  (832 328)  (832 328)  routing T_16_20.sp4_v_b_33 <X> T_16_20.lc_trk_g2_1
 (17 8)  (833 328)  (833 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (834 328)  (834 328)  routing T_16_20.sp4_v_b_33 <X> T_16_20.lc_trk_g2_1
 (21 8)  (837 328)  (837 328)  routing T_16_20.sp4_h_r_43 <X> T_16_20.lc_trk_g2_3
 (22 8)  (838 328)  (838 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (839 328)  (839 328)  routing T_16_20.sp4_h_r_43 <X> T_16_20.lc_trk_g2_3
 (24 8)  (840 328)  (840 328)  routing T_16_20.sp4_h_r_43 <X> T_16_20.lc_trk_g2_3
 (25 8)  (841 328)  (841 328)  routing T_16_20.wire_logic_cluster/lc_2/out <X> T_16_20.lc_trk_g2_2
 (26 8)  (842 328)  (842 328)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (31 8)  (847 328)  (847 328)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 328)  (850 328)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 328)  (851 328)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.input_2_4
 (36 8)  (852 328)  (852 328)  LC_4 Logic Functioning bit
 (37 8)  (853 328)  (853 328)  LC_4 Logic Functioning bit
 (39 8)  (855 328)  (855 328)  LC_4 Logic Functioning bit
 (43 8)  (859 328)  (859 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (12 9)  (828 329)  (828 329)  routing T_16_20.sp4_h_r_8 <X> T_16_20.sp4_v_b_8
 (18 9)  (834 329)  (834 329)  routing T_16_20.sp4_v_b_33 <X> T_16_20.lc_trk_g2_1
 (21 9)  (837 329)  (837 329)  routing T_16_20.sp4_h_r_43 <X> T_16_20.lc_trk_g2_3
 (22 9)  (838 329)  (838 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (843 329)  (843 329)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 329)  (844 329)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 329)  (848 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (849 329)  (849 329)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.input_2_4
 (35 9)  (851 329)  (851 329)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.input_2_4
 (36 9)  (852 329)  (852 329)  LC_4 Logic Functioning bit
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (38 9)  (854 329)  (854 329)  LC_4 Logic Functioning bit
 (42 9)  (858 329)  (858 329)  LC_4 Logic Functioning bit
 (51 9)  (867 329)  (867 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 330)  (834 330)  routing T_16_20.wire_logic_cluster/lc_5/out <X> T_16_20.lc_trk_g2_5
 (25 10)  (841 330)  (841 330)  routing T_16_20.rgt_op_6 <X> T_16_20.lc_trk_g2_6
 (26 10)  (842 330)  (842 330)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 330)  (843 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 330)  (844 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 330)  (847 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 330)  (849 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 330)  (850 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (41 10)  (857 330)  (857 330)  LC_5 Logic Functioning bit
 (43 10)  (859 330)  (859 330)  LC_5 Logic Functioning bit
 (45 10)  (861 330)  (861 330)  LC_5 Logic Functioning bit
 (8 11)  (824 331)  (824 331)  routing T_16_20.sp4_h_l_42 <X> T_16_20.sp4_v_t_42
 (14 11)  (830 331)  (830 331)  routing T_16_20.sp4_r_v_b_36 <X> T_16_20.lc_trk_g2_4
 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 331)  (840 331)  routing T_16_20.rgt_op_6 <X> T_16_20.lc_trk_g2_6
 (28 11)  (844 331)  (844 331)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 331)  (846 331)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 331)  (852 331)  LC_5 Logic Functioning bit
 (38 11)  (854 331)  (854 331)  LC_5 Logic Functioning bit
 (40 11)  (856 331)  (856 331)  LC_5 Logic Functioning bit
 (42 11)  (858 331)  (858 331)  LC_5 Logic Functioning bit
 (46 11)  (862 331)  (862 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (821 332)  (821 332)  routing T_16_20.sp4_v_t_44 <X> T_16_20.sp4_h_r_9
 (14 12)  (830 332)  (830 332)  routing T_16_20.sp4_v_t_21 <X> T_16_20.lc_trk_g3_0
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 332)  (834 332)  routing T_16_20.wire_logic_cluster/lc_1/out <X> T_16_20.lc_trk_g3_1
 (21 12)  (837 332)  (837 332)  routing T_16_20.sp4_h_r_35 <X> T_16_20.lc_trk_g3_3
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 332)  (839 332)  routing T_16_20.sp4_h_r_35 <X> T_16_20.lc_trk_g3_3
 (24 12)  (840 332)  (840 332)  routing T_16_20.sp4_h_r_35 <X> T_16_20.lc_trk_g3_3
 (25 12)  (841 332)  (841 332)  routing T_16_20.wire_logic_cluster/lc_2/out <X> T_16_20.lc_trk_g3_2
 (26 12)  (842 332)  (842 332)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 332)  (843 332)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 332)  (846 332)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 332)  (847 332)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 332)  (849 332)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 332)  (853 332)  LC_6 Logic Functioning bit
 (38 12)  (854 332)  (854 332)  LC_6 Logic Functioning bit
 (39 12)  (855 332)  (855 332)  LC_6 Logic Functioning bit
 (41 12)  (857 332)  (857 332)  LC_6 Logic Functioning bit
 (42 12)  (858 332)  (858 332)  LC_6 Logic Functioning bit
 (43 12)  (859 332)  (859 332)  LC_6 Logic Functioning bit
 (14 13)  (830 333)  (830 333)  routing T_16_20.sp4_v_t_21 <X> T_16_20.lc_trk_g3_0
 (16 13)  (832 333)  (832 333)  routing T_16_20.sp4_v_t_21 <X> T_16_20.lc_trk_g3_0
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (844 333)  (844 333)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 333)  (848 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (851 333)  (851 333)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.input_2_6
 (36 13)  (852 333)  (852 333)  LC_6 Logic Functioning bit
 (37 13)  (853 333)  (853 333)  LC_6 Logic Functioning bit
 (38 13)  (854 333)  (854 333)  LC_6 Logic Functioning bit
 (40 13)  (856 333)  (856 333)  LC_6 Logic Functioning bit
 (41 13)  (857 333)  (857 333)  LC_6 Logic Functioning bit
 (42 13)  (858 333)  (858 333)  LC_6 Logic Functioning bit
 (16 14)  (832 334)  (832 334)  routing T_16_20.sp4_v_t_16 <X> T_16_20.lc_trk_g3_5
 (17 14)  (833 334)  (833 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (834 334)  (834 334)  routing T_16_20.sp4_v_t_16 <X> T_16_20.lc_trk_g3_5
 (21 14)  (837 334)  (837 334)  routing T_16_20.sp4_v_t_26 <X> T_16_20.lc_trk_g3_7
 (22 14)  (838 334)  (838 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (839 334)  (839 334)  routing T_16_20.sp4_v_t_26 <X> T_16_20.lc_trk_g3_7
 (27 14)  (843 334)  (843 334)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 334)  (844 334)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 334)  (846 334)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 334)  (847 334)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 334)  (850 334)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (39 14)  (855 334)  (855 334)  LC_7 Logic Functioning bit
 (45 14)  (861 334)  (861 334)  LC_7 Logic Functioning bit
 (10 15)  (826 335)  (826 335)  routing T_16_20.sp4_h_l_40 <X> T_16_20.sp4_v_t_47
 (11 15)  (827 335)  (827 335)  routing T_16_20.sp4_h_r_3 <X> T_16_20.sp4_h_l_46
 (13 15)  (829 335)  (829 335)  routing T_16_20.sp4_h_r_3 <X> T_16_20.sp4_h_l_46
 (15 15)  (831 335)  (831 335)  routing T_16_20.sp4_v_t_33 <X> T_16_20.lc_trk_g3_4
 (16 15)  (832 335)  (832 335)  routing T_16_20.sp4_v_t_33 <X> T_16_20.lc_trk_g3_4
 (17 15)  (833 335)  (833 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (837 335)  (837 335)  routing T_16_20.sp4_v_t_26 <X> T_16_20.lc_trk_g3_7
 (22 15)  (838 335)  (838 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (842 335)  (842 335)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 335)  (847 335)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 335)  (848 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (39 15)  (855 335)  (855 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit
 (53 15)  (869 335)  (869 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_17_20

 (8 0)  (882 320)  (882 320)  routing T_17_20.sp4_h_l_40 <X> T_17_20.sp4_h_r_1
 (10 0)  (884 320)  (884 320)  routing T_17_20.sp4_h_l_40 <X> T_17_20.sp4_h_r_1
 (12 0)  (886 320)  (886 320)  routing T_17_20.sp4_v_b_8 <X> T_17_20.sp4_h_r_2
 (14 0)  (888 320)  (888 320)  routing T_17_20.sp4_h_l_5 <X> T_17_20.lc_trk_g0_0
 (15 0)  (889 320)  (889 320)  routing T_17_20.sp4_h_l_4 <X> T_17_20.lc_trk_g0_1
 (16 0)  (890 320)  (890 320)  routing T_17_20.sp4_h_l_4 <X> T_17_20.lc_trk_g0_1
 (17 0)  (891 320)  (891 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (892 320)  (892 320)  routing T_17_20.sp4_h_l_4 <X> T_17_20.lc_trk_g0_1
 (22 0)  (896 320)  (896 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (900 320)  (900 320)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 320)  (901 320)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 320)  (902 320)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 320)  (903 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 320)  (907 320)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 320)  (908 320)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 320)  (909 320)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.input_2_0
 (37 0)  (911 320)  (911 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (39 0)  (913 320)  (913 320)  LC_0 Logic Functioning bit
 (41 0)  (915 320)  (915 320)  LC_0 Logic Functioning bit
 (45 0)  (919 320)  (919 320)  LC_0 Logic Functioning bit
 (51 0)  (925 320)  (925 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (4 1)  (878 321)  (878 321)  routing T_17_20.sp4_v_t_42 <X> T_17_20.sp4_h_r_0
 (11 1)  (885 321)  (885 321)  routing T_17_20.sp4_v_b_8 <X> T_17_20.sp4_h_r_2
 (13 1)  (887 321)  (887 321)  routing T_17_20.sp4_v_b_8 <X> T_17_20.sp4_h_r_2
 (14 1)  (888 321)  (888 321)  routing T_17_20.sp4_h_l_5 <X> T_17_20.lc_trk_g0_0
 (15 1)  (889 321)  (889 321)  routing T_17_20.sp4_h_l_5 <X> T_17_20.lc_trk_g0_0
 (16 1)  (890 321)  (890 321)  routing T_17_20.sp4_h_l_5 <X> T_17_20.lc_trk_g0_0
 (17 1)  (891 321)  (891 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (892 321)  (892 321)  routing T_17_20.sp4_h_l_4 <X> T_17_20.lc_trk_g0_1
 (21 1)  (895 321)  (895 321)  routing T_17_20.sp4_r_v_b_32 <X> T_17_20.lc_trk_g0_3
 (22 1)  (896 321)  (896 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 321)  (897 321)  routing T_17_20.sp4_h_r_2 <X> T_17_20.lc_trk_g0_2
 (24 1)  (898 321)  (898 321)  routing T_17_20.sp4_h_r_2 <X> T_17_20.lc_trk_g0_2
 (25 1)  (899 321)  (899 321)  routing T_17_20.sp4_h_r_2 <X> T_17_20.lc_trk_g0_2
 (26 1)  (900 321)  (900 321)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 321)  (904 321)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 321)  (906 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (907 321)  (907 321)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.input_2_0
 (35 1)  (909 321)  (909 321)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.input_2_0
 (37 1)  (911 321)  (911 321)  LC_0 Logic Functioning bit
 (39 1)  (913 321)  (913 321)  LC_0 Logic Functioning bit
 (51 1)  (925 321)  (925 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (899 322)  (899 322)  routing T_17_20.sp4_v_t_3 <X> T_17_20.lc_trk_g0_6
 (5 3)  (879 323)  (879 323)  routing T_17_20.sp4_h_l_37 <X> T_17_20.sp4_v_t_37
 (15 3)  (889 323)  (889 323)  routing T_17_20.sp4_v_t_9 <X> T_17_20.lc_trk_g0_4
 (16 3)  (890 323)  (890 323)  routing T_17_20.sp4_v_t_9 <X> T_17_20.lc_trk_g0_4
 (17 3)  (891 323)  (891 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (896 323)  (896 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 323)  (897 323)  routing T_17_20.sp4_v_t_3 <X> T_17_20.lc_trk_g0_6
 (25 3)  (899 323)  (899 323)  routing T_17_20.sp4_v_t_3 <X> T_17_20.lc_trk_g0_6
 (3 4)  (877 324)  (877 324)  routing T_17_20.sp12_v_b_0 <X> T_17_20.sp12_h_r_0
 (12 4)  (886 324)  (886 324)  routing T_17_20.sp4_h_l_39 <X> T_17_20.sp4_h_r_5
 (17 4)  (891 324)  (891 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (899 324)  (899 324)  routing T_17_20.sp4_v_b_10 <X> T_17_20.lc_trk_g1_2
 (27 4)  (901 324)  (901 324)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 324)  (902 324)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 324)  (903 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 324)  (904 324)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 324)  (910 324)  LC_2 Logic Functioning bit
 (37 4)  (911 324)  (911 324)  LC_2 Logic Functioning bit
 (38 4)  (912 324)  (912 324)  LC_2 Logic Functioning bit
 (51 4)  (925 324)  (925 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (926 324)  (926 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (927 324)  (927 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (3 5)  (877 325)  (877 325)  routing T_17_20.sp12_v_b_0 <X> T_17_20.sp12_h_r_0
 (6 5)  (880 325)  (880 325)  routing T_17_20.sp4_h_l_38 <X> T_17_20.sp4_h_r_3
 (13 5)  (887 325)  (887 325)  routing T_17_20.sp4_h_l_39 <X> T_17_20.sp4_h_r_5
 (14 5)  (888 325)  (888 325)  routing T_17_20.sp4_r_v_b_24 <X> T_17_20.lc_trk_g1_0
 (17 5)  (891 325)  (891 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (896 325)  (896 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (897 325)  (897 325)  routing T_17_20.sp4_v_b_10 <X> T_17_20.lc_trk_g1_2
 (25 5)  (899 325)  (899 325)  routing T_17_20.sp4_v_b_10 <X> T_17_20.lc_trk_g1_2
 (26 5)  (900 325)  (900 325)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 325)  (904 325)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 325)  (905 325)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 325)  (906 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (907 325)  (907 325)  routing T_17_20.lc_trk_g2_0 <X> T_17_20.input_2_2
 (36 5)  (910 325)  (910 325)  LC_2 Logic Functioning bit
 (38 5)  (912 325)  (912 325)  LC_2 Logic Functioning bit
 (10 6)  (884 326)  (884 326)  routing T_17_20.sp4_v_b_11 <X> T_17_20.sp4_h_l_41
 (17 6)  (891 326)  (891 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 326)  (892 326)  routing T_17_20.wire_logic_cluster/lc_5/out <X> T_17_20.lc_trk_g1_5
 (29 6)  (903 326)  (903 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 326)  (905 326)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (909 326)  (909 326)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.input_2_3
 (36 6)  (910 326)  (910 326)  LC_3 Logic Functioning bit
 (37 6)  (911 326)  (911 326)  LC_3 Logic Functioning bit
 (38 6)  (912 326)  (912 326)  LC_3 Logic Functioning bit
 (39 6)  (913 326)  (913 326)  LC_3 Logic Functioning bit
 (40 6)  (914 326)  (914 326)  LC_3 Logic Functioning bit
 (42 6)  (916 326)  (916 326)  LC_3 Logic Functioning bit
 (43 6)  (917 326)  (917 326)  LC_3 Logic Functioning bit
 (47 6)  (921 326)  (921 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (896 327)  (896 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (901 327)  (901 327)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 327)  (903 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 327)  (906 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (907 327)  (907 327)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.input_2_3
 (34 7)  (908 327)  (908 327)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.input_2_3
 (36 7)  (910 327)  (910 327)  LC_3 Logic Functioning bit
 (37 7)  (911 327)  (911 327)  LC_3 Logic Functioning bit
 (38 7)  (912 327)  (912 327)  LC_3 Logic Functioning bit
 (39 7)  (913 327)  (913 327)  LC_3 Logic Functioning bit
 (40 7)  (914 327)  (914 327)  LC_3 Logic Functioning bit
 (41 7)  (915 327)  (915 327)  LC_3 Logic Functioning bit
 (42 7)  (916 327)  (916 327)  LC_3 Logic Functioning bit
 (43 7)  (917 327)  (917 327)  LC_3 Logic Functioning bit
 (27 8)  (901 328)  (901 328)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 328)  (904 328)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 328)  (908 328)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 328)  (910 328)  LC_4 Logic Functioning bit
 (37 8)  (911 328)  (911 328)  LC_4 Logic Functioning bit
 (38 8)  (912 328)  (912 328)  LC_4 Logic Functioning bit
 (39 8)  (913 328)  (913 328)  LC_4 Logic Functioning bit
 (40 8)  (914 328)  (914 328)  LC_4 Logic Functioning bit
 (41 8)  (915 328)  (915 328)  LC_4 Logic Functioning bit
 (42 8)  (916 328)  (916 328)  LC_4 Logic Functioning bit
 (43 8)  (917 328)  (917 328)  LC_4 Logic Functioning bit
 (50 8)  (924 328)  (924 328)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (925 328)  (925 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (888 329)  (888 329)  routing T_17_20.sp4_h_r_24 <X> T_17_20.lc_trk_g2_0
 (15 9)  (889 329)  (889 329)  routing T_17_20.sp4_h_r_24 <X> T_17_20.lc_trk_g2_0
 (16 9)  (890 329)  (890 329)  routing T_17_20.sp4_h_r_24 <X> T_17_20.lc_trk_g2_0
 (17 9)  (891 329)  (891 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (900 329)  (900 329)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 329)  (902 329)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 329)  (903 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 329)  (904 329)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 329)  (905 329)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 329)  (910 329)  LC_4 Logic Functioning bit
 (37 9)  (911 329)  (911 329)  LC_4 Logic Functioning bit
 (38 9)  (912 329)  (912 329)  LC_4 Logic Functioning bit
 (39 9)  (913 329)  (913 329)  LC_4 Logic Functioning bit
 (41 9)  (915 329)  (915 329)  LC_4 Logic Functioning bit
 (42 9)  (916 329)  (916 329)  LC_4 Logic Functioning bit
 (43 9)  (917 329)  (917 329)  LC_4 Logic Functioning bit
 (53 9)  (927 329)  (927 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (9 10)  (883 330)  (883 330)  routing T_17_20.sp4_h_r_4 <X> T_17_20.sp4_h_l_42
 (10 10)  (884 330)  (884 330)  routing T_17_20.sp4_h_r_4 <X> T_17_20.sp4_h_l_42
 (27 10)  (901 330)  (901 330)  routing T_17_20.lc_trk_g1_1 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 330)  (903 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 330)  (905 330)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 330)  (908 330)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 330)  (909 330)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.input_2_5
 (37 10)  (911 330)  (911 330)  LC_5 Logic Functioning bit
 (38 10)  (912 330)  (912 330)  LC_5 Logic Functioning bit
 (39 10)  (913 330)  (913 330)  LC_5 Logic Functioning bit
 (41 10)  (915 330)  (915 330)  LC_5 Logic Functioning bit
 (45 10)  (919 330)  (919 330)  LC_5 Logic Functioning bit
 (48 10)  (922 330)  (922 330)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (4 11)  (878 331)  (878 331)  routing T_17_20.sp4_h_r_10 <X> T_17_20.sp4_h_l_43
 (6 11)  (880 331)  (880 331)  routing T_17_20.sp4_h_r_10 <X> T_17_20.sp4_h_l_43
 (8 11)  (882 331)  (882 331)  routing T_17_20.sp4_v_b_4 <X> T_17_20.sp4_v_t_42
 (10 11)  (884 331)  (884 331)  routing T_17_20.sp4_v_b_4 <X> T_17_20.sp4_v_t_42
 (11 11)  (885 331)  (885 331)  routing T_17_20.sp4_h_r_0 <X> T_17_20.sp4_h_l_45
 (13 11)  (887 331)  (887 331)  routing T_17_20.sp4_h_r_0 <X> T_17_20.sp4_h_l_45
 (22 11)  (896 331)  (896 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 331)  (897 331)  routing T_17_20.sp4_h_r_30 <X> T_17_20.lc_trk_g2_6
 (24 11)  (898 331)  (898 331)  routing T_17_20.sp4_h_r_30 <X> T_17_20.lc_trk_g2_6
 (25 11)  (899 331)  (899 331)  routing T_17_20.sp4_h_r_30 <X> T_17_20.lc_trk_g2_6
 (26 11)  (900 331)  (900 331)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 331)  (901 331)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 331)  (902 331)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 331)  (903 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 331)  (906 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (907 331)  (907 331)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.input_2_5
 (34 11)  (908 331)  (908 331)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.input_2_5
 (35 11)  (909 331)  (909 331)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.input_2_5
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (38 11)  (912 331)  (912 331)  LC_5 Logic Functioning bit
 (9 12)  (883 332)  (883 332)  routing T_17_20.sp4_v_t_47 <X> T_17_20.sp4_h_r_10
 (14 12)  (888 332)  (888 332)  routing T_17_20.wire_logic_cluster/lc_0/out <X> T_17_20.lc_trk_g3_0
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (899 332)  (899 332)  routing T_17_20.wire_logic_cluster/lc_2/out <X> T_17_20.lc_trk_g3_2
 (29 12)  (903 332)  (903 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 332)  (905 332)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 332)  (908 332)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (3 13)  (877 333)  (877 333)  routing T_17_20.sp12_h_l_22 <X> T_17_20.sp12_h_r_1
 (5 13)  (879 333)  (879 333)  routing T_17_20.sp4_h_r_9 <X> T_17_20.sp4_v_b_9
 (17 13)  (891 333)  (891 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (896 333)  (896 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (900 333)  (900 333)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 333)  (902 333)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 333)  (903 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 333)  (905 333)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (41 13)  (915 333)  (915 333)  LC_6 Logic Functioning bit
 (43 13)  (917 333)  (917 333)  LC_6 Logic Functioning bit
 (48 13)  (922 333)  (922 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (886 334)  (886 334)  routing T_17_20.sp4_v_t_46 <X> T_17_20.sp4_h_l_46
 (14 14)  (888 334)  (888 334)  routing T_17_20.sp4_h_r_44 <X> T_17_20.lc_trk_g3_4
 (26 14)  (900 334)  (900 334)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 334)  (901 334)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 334)  (902 334)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 334)  (903 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 334)  (907 334)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (11 15)  (885 335)  (885 335)  routing T_17_20.sp4_v_t_46 <X> T_17_20.sp4_h_l_46
 (14 15)  (888 335)  (888 335)  routing T_17_20.sp4_h_r_44 <X> T_17_20.lc_trk_g3_4
 (15 15)  (889 335)  (889 335)  routing T_17_20.sp4_h_r_44 <X> T_17_20.lc_trk_g3_4
 (16 15)  (890 335)  (890 335)  routing T_17_20.sp4_h_r_44 <X> T_17_20.lc_trk_g3_4
 (17 15)  (891 335)  (891 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (896 335)  (896 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (897 335)  (897 335)  routing T_17_20.sp4_h_r_30 <X> T_17_20.lc_trk_g3_6
 (24 15)  (898 335)  (898 335)  routing T_17_20.sp4_h_r_30 <X> T_17_20.lc_trk_g3_6
 (25 15)  (899 335)  (899 335)  routing T_17_20.sp4_h_r_30 <X> T_17_20.lc_trk_g3_6
 (26 15)  (900 335)  (900 335)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 335)  (901 335)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 335)  (905 335)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (41 15)  (915 335)  (915 335)  LC_7 Logic Functioning bit
 (43 15)  (917 335)  (917 335)  LC_7 Logic Functioning bit
 (46 15)  (920 335)  (920 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (47 15)  (921 335)  (921 335)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_18_20

 (0 0)  (928 320)  (928 320)  Negative Clock bit

 (8 0)  (936 320)  (936 320)  routing T_18_20.sp4_h_l_36 <X> T_18_20.sp4_h_r_1
 (25 0)  (953 320)  (953 320)  routing T_18_20.sp4_h_r_10 <X> T_18_20.lc_trk_g0_2
 (27 0)  (955 320)  (955 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 320)  (956 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 320)  (964 320)  LC_0 Logic Functioning bit
 (39 0)  (967 320)  (967 320)  LC_0 Logic Functioning bit
 (41 0)  (969 320)  (969 320)  LC_0 Logic Functioning bit
 (42 0)  (970 320)  (970 320)  LC_0 Logic Functioning bit
 (44 0)  (972 320)  (972 320)  LC_0 Logic Functioning bit
 (45 0)  (973 320)  (973 320)  LC_0 Logic Functioning bit
 (11 1)  (939 321)  (939 321)  routing T_18_20.sp4_h_l_39 <X> T_18_20.sp4_h_r_2
 (19 1)  (947 321)  (947 321)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (950 321)  (950 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (951 321)  (951 321)  routing T_18_20.sp4_h_r_10 <X> T_18_20.lc_trk_g0_2
 (24 1)  (952 321)  (952 321)  routing T_18_20.sp4_h_r_10 <X> T_18_20.lc_trk_g0_2
 (36 1)  (964 321)  (964 321)  LC_0 Logic Functioning bit
 (39 1)  (967 321)  (967 321)  LC_0 Logic Functioning bit
 (41 1)  (969 321)  (969 321)  LC_0 Logic Functioning bit
 (42 1)  (970 321)  (970 321)  LC_0 Logic Functioning bit
 (47 1)  (975 321)  (975 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (977 321)  (977 321)  Carry_In_Mux bit 

 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (932 322)  (932 322)  routing T_18_20.sp4_h_r_0 <X> T_18_20.sp4_v_t_37
 (11 2)  (939 322)  (939 322)  routing T_18_20.sp4_h_l_44 <X> T_18_20.sp4_v_t_39
 (27 2)  (955 322)  (955 322)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 322)  (956 322)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 322)  (964 322)  LC_1 Logic Functioning bit
 (39 2)  (967 322)  (967 322)  LC_1 Logic Functioning bit
 (41 2)  (969 322)  (969 322)  LC_1 Logic Functioning bit
 (42 2)  (970 322)  (970 322)  LC_1 Logic Functioning bit
 (44 2)  (972 322)  (972 322)  LC_1 Logic Functioning bit
 (45 2)  (973 322)  (973 322)  LC_1 Logic Functioning bit
 (5 3)  (933 323)  (933 323)  routing T_18_20.sp4_h_r_0 <X> T_18_20.sp4_v_t_37
 (14 3)  (942 323)  (942 323)  routing T_18_20.sp4_r_v_b_28 <X> T_18_20.lc_trk_g0_4
 (17 3)  (945 323)  (945 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (36 3)  (964 323)  (964 323)  LC_1 Logic Functioning bit
 (39 3)  (967 323)  (967 323)  LC_1 Logic Functioning bit
 (41 3)  (969 323)  (969 323)  LC_1 Logic Functioning bit
 (42 3)  (970 323)  (970 323)  LC_1 Logic Functioning bit
 (48 3)  (976 323)  (976 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (929 324)  (929 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (12 4)  (940 324)  (940 324)  routing T_18_20.sp4_v_b_5 <X> T_18_20.sp4_h_r_5
 (21 4)  (949 324)  (949 324)  routing T_18_20.wire_logic_cluster/lc_3/out <X> T_18_20.lc_trk_g1_3
 (22 4)  (950 324)  (950 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 324)  (953 324)  routing T_18_20.wire_logic_cluster/lc_2/out <X> T_18_20.lc_trk_g1_2
 (27 4)  (955 324)  (955 324)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 324)  (964 324)  LC_2 Logic Functioning bit
 (39 4)  (967 324)  (967 324)  LC_2 Logic Functioning bit
 (41 4)  (969 324)  (969 324)  LC_2 Logic Functioning bit
 (42 4)  (970 324)  (970 324)  LC_2 Logic Functioning bit
 (44 4)  (972 324)  (972 324)  LC_2 Logic Functioning bit
 (45 4)  (973 324)  (973 324)  LC_2 Logic Functioning bit
 (48 4)  (976 324)  (976 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (53 4)  (981 324)  (981 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (929 325)  (929 325)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.wire_logic_cluster/lc_7/cen
 (11 5)  (939 325)  (939 325)  routing T_18_20.sp4_v_b_5 <X> T_18_20.sp4_h_r_5
 (22 5)  (950 325)  (950 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 325)  (958 325)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 325)  (964 325)  LC_2 Logic Functioning bit
 (39 5)  (967 325)  (967 325)  LC_2 Logic Functioning bit
 (41 5)  (969 325)  (969 325)  LC_2 Logic Functioning bit
 (42 5)  (970 325)  (970 325)  LC_2 Logic Functioning bit
 (17 6)  (945 326)  (945 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 326)  (946 326)  routing T_18_20.wire_logic_cluster/lc_5/out <X> T_18_20.lc_trk_g1_5
 (21 6)  (949 326)  (949 326)  routing T_18_20.wire_logic_cluster/lc_7/out <X> T_18_20.lc_trk_g1_7
 (22 6)  (950 326)  (950 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (953 326)  (953 326)  routing T_18_20.wire_logic_cluster/lc_6/out <X> T_18_20.lc_trk_g1_6
 (27 6)  (955 326)  (955 326)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 326)  (964 326)  LC_3 Logic Functioning bit
 (39 6)  (967 326)  (967 326)  LC_3 Logic Functioning bit
 (41 6)  (969 326)  (969 326)  LC_3 Logic Functioning bit
 (42 6)  (970 326)  (970 326)  LC_3 Logic Functioning bit
 (44 6)  (972 326)  (972 326)  LC_3 Logic Functioning bit
 (45 6)  (973 326)  (973 326)  LC_3 Logic Functioning bit
 (47 6)  (975 326)  (975 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (950 327)  (950 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (958 327)  (958 327)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 327)  (964 327)  LC_3 Logic Functioning bit
 (39 7)  (967 327)  (967 327)  LC_3 Logic Functioning bit
 (41 7)  (969 327)  (969 327)  LC_3 Logic Functioning bit
 (42 7)  (970 327)  (970 327)  LC_3 Logic Functioning bit
 (51 7)  (979 327)  (979 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (940 328)  (940 328)  routing T_18_20.sp4_v_t_45 <X> T_18_20.sp4_h_r_8
 (27 8)  (955 328)  (955 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 328)  (956 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 328)  (958 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 328)  (964 328)  LC_4 Logic Functioning bit
 (39 8)  (967 328)  (967 328)  LC_4 Logic Functioning bit
 (41 8)  (969 328)  (969 328)  LC_4 Logic Functioning bit
 (42 8)  (970 328)  (970 328)  LC_4 Logic Functioning bit
 (44 8)  (972 328)  (972 328)  LC_4 Logic Functioning bit
 (45 8)  (973 328)  (973 328)  LC_4 Logic Functioning bit
 (3 9)  (931 329)  (931 329)  routing T_18_20.sp12_h_l_22 <X> T_18_20.sp12_v_b_1
 (36 9)  (964 329)  (964 329)  LC_4 Logic Functioning bit
 (39 9)  (967 329)  (967 329)  LC_4 Logic Functioning bit
 (41 9)  (969 329)  (969 329)  LC_4 Logic Functioning bit
 (42 9)  (970 329)  (970 329)  LC_4 Logic Functioning bit
 (48 9)  (976 329)  (976 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (10 10)  (938 330)  (938 330)  routing T_18_20.sp4_v_b_2 <X> T_18_20.sp4_h_l_42
 (27 10)  (955 330)  (955 330)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 330)  (958 330)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 330)  (964 330)  LC_5 Logic Functioning bit
 (39 10)  (967 330)  (967 330)  LC_5 Logic Functioning bit
 (41 10)  (969 330)  (969 330)  LC_5 Logic Functioning bit
 (42 10)  (970 330)  (970 330)  LC_5 Logic Functioning bit
 (44 10)  (972 330)  (972 330)  LC_5 Logic Functioning bit
 (45 10)  (973 330)  (973 330)  LC_5 Logic Functioning bit
 (51 10)  (979 330)  (979 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (932 331)  (932 331)  routing T_18_20.sp4_v_b_1 <X> T_18_20.sp4_h_l_43
 (36 11)  (964 331)  (964 331)  LC_5 Logic Functioning bit
 (39 11)  (967 331)  (967 331)  LC_5 Logic Functioning bit
 (41 11)  (969 331)  (969 331)  LC_5 Logic Functioning bit
 (42 11)  (970 331)  (970 331)  LC_5 Logic Functioning bit
 (8 12)  (936 332)  (936 332)  routing T_18_20.sp4_h_l_47 <X> T_18_20.sp4_h_r_10
 (12 12)  (940 332)  (940 332)  routing T_18_20.sp4_v_b_11 <X> T_18_20.sp4_h_r_11
 (14 12)  (942 332)  (942 332)  routing T_18_20.wire_logic_cluster/lc_0/out <X> T_18_20.lc_trk_g3_0
 (17 12)  (945 332)  (945 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 332)  (946 332)  routing T_18_20.wire_logic_cluster/lc_1/out <X> T_18_20.lc_trk_g3_1
 (27 12)  (955 332)  (955 332)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 332)  (957 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 332)  (958 332)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 332)  (960 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 332)  (964 332)  LC_6 Logic Functioning bit
 (39 12)  (967 332)  (967 332)  LC_6 Logic Functioning bit
 (41 12)  (969 332)  (969 332)  LC_6 Logic Functioning bit
 (42 12)  (970 332)  (970 332)  LC_6 Logic Functioning bit
 (44 12)  (972 332)  (972 332)  LC_6 Logic Functioning bit
 (45 12)  (973 332)  (973 332)  LC_6 Logic Functioning bit
 (47 12)  (975 332)  (975 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (6 13)  (934 333)  (934 333)  routing T_18_20.sp4_h_l_44 <X> T_18_20.sp4_h_r_9
 (11 13)  (939 333)  (939 333)  routing T_18_20.sp4_v_b_11 <X> T_18_20.sp4_h_r_11
 (17 13)  (945 333)  (945 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (958 333)  (958 333)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 333)  (964 333)  LC_6 Logic Functioning bit
 (39 13)  (967 333)  (967 333)  LC_6 Logic Functioning bit
 (41 13)  (969 333)  (969 333)  LC_6 Logic Functioning bit
 (42 13)  (970 333)  (970 333)  LC_6 Logic Functioning bit
 (1 14)  (929 334)  (929 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (934 334)  (934 334)  routing T_18_20.sp4_v_b_6 <X> T_18_20.sp4_v_t_44
 (14 14)  (942 334)  (942 334)  routing T_18_20.wire_logic_cluster/lc_4/out <X> T_18_20.lc_trk_g3_4
 (27 14)  (955 334)  (955 334)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 334)  (957 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 334)  (958 334)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 334)  (960 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 334)  (964 334)  LC_7 Logic Functioning bit
 (39 14)  (967 334)  (967 334)  LC_7 Logic Functioning bit
 (41 14)  (969 334)  (969 334)  LC_7 Logic Functioning bit
 (42 14)  (970 334)  (970 334)  LC_7 Logic Functioning bit
 (45 14)  (973 334)  (973 334)  LC_7 Logic Functioning bit
 (1 15)  (929 335)  (929 335)  routing T_18_20.lc_trk_g0_4 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (5 15)  (933 335)  (933 335)  routing T_18_20.sp4_v_b_6 <X> T_18_20.sp4_v_t_44
 (9 15)  (937 335)  (937 335)  routing T_18_20.sp4_v_b_10 <X> T_18_20.sp4_v_t_47
 (17 15)  (945 335)  (945 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (958 335)  (958 335)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 335)  (964 335)  LC_7 Logic Functioning bit
 (39 15)  (967 335)  (967 335)  LC_7 Logic Functioning bit
 (41 15)  (969 335)  (969 335)  LC_7 Logic Functioning bit
 (42 15)  (970 335)  (970 335)  LC_7 Logic Functioning bit
 (48 15)  (976 335)  (976 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_20

 (21 0)  (1003 320)  (1003 320)  routing T_19_20.wire_logic_cluster/lc_3/out <X> T_19_20.lc_trk_g0_3
 (22 0)  (1004 320)  (1004 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1008 320)  (1008 320)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 320)  (1011 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 320)  (1012 320)  routing T_19_20.lc_trk_g0_5 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 320)  (1018 320)  LC_0 Logic Functioning bit
 (37 0)  (1019 320)  (1019 320)  LC_0 Logic Functioning bit
 (38 0)  (1020 320)  (1020 320)  LC_0 Logic Functioning bit
 (39 0)  (1021 320)  (1021 320)  LC_0 Logic Functioning bit
 (41 0)  (1023 320)  (1023 320)  LC_0 Logic Functioning bit
 (43 0)  (1025 320)  (1025 320)  LC_0 Logic Functioning bit
 (45 0)  (1027 320)  (1027 320)  LC_0 Logic Functioning bit
 (48 0)  (1030 320)  (1030 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (996 321)  (996 321)  routing T_19_20.sp4_r_v_b_35 <X> T_19_20.lc_trk_g0_0
 (17 1)  (999 321)  (999 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (1008 321)  (1008 321)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 321)  (1011 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 321)  (1013 321)  routing T_19_20.lc_trk_g0_3 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 321)  (1018 321)  LC_0 Logic Functioning bit
 (38 1)  (1020 321)  (1020 321)  LC_0 Logic Functioning bit
 (53 1)  (1035 321)  (1035 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (998 322)  (998 322)  routing T_19_20.sp4_v_b_13 <X> T_19_20.lc_trk_g0_5
 (17 2)  (999 322)  (999 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1000 322)  (1000 322)  routing T_19_20.sp4_v_b_13 <X> T_19_20.lc_trk_g0_5
 (22 2)  (1004 322)  (1004 322)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1005 322)  (1005 322)  routing T_19_20.sp12_h_l_12 <X> T_19_20.lc_trk_g0_7
 (25 2)  (1007 322)  (1007 322)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g0_6
 (27 2)  (1009 322)  (1009 322)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 322)  (1010 322)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 322)  (1011 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 322)  (1013 322)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 322)  (1014 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 322)  (1015 322)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 322)  (1016 322)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 322)  (1017 322)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.input_2_1
 (36 2)  (1018 322)  (1018 322)  LC_1 Logic Functioning bit
 (37 2)  (1019 322)  (1019 322)  LC_1 Logic Functioning bit
 (38 2)  (1020 322)  (1020 322)  LC_1 Logic Functioning bit
 (39 2)  (1021 322)  (1021 322)  LC_1 Logic Functioning bit
 (43 2)  (1025 322)  (1025 322)  LC_1 Logic Functioning bit
 (14 3)  (996 323)  (996 323)  routing T_19_20.sp4_r_v_b_28 <X> T_19_20.lc_trk_g0_4
 (17 3)  (999 323)  (999 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (1000 323)  (1000 323)  routing T_19_20.sp4_v_b_13 <X> T_19_20.lc_trk_g0_5
 (22 3)  (1004 323)  (1004 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 323)  (1005 323)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g0_6
 (25 3)  (1007 323)  (1007 323)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g0_6
 (27 3)  (1009 323)  (1009 323)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 323)  (1010 323)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 323)  (1011 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 323)  (1013 323)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 323)  (1014 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1016 323)  (1016 323)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.input_2_1
 (36 3)  (1018 323)  (1018 323)  LC_1 Logic Functioning bit
 (38 3)  (1020 323)  (1020 323)  LC_1 Logic Functioning bit
 (42 3)  (1024 323)  (1024 323)  LC_1 Logic Functioning bit
 (1 4)  (983 324)  (983 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1004 324)  (1004 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (1008 324)  (1008 324)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 324)  (1011 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 324)  (1012 324)  routing T_19_20.lc_trk_g0_7 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 324)  (1014 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 324)  (1015 324)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 324)  (1016 324)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 324)  (1018 324)  LC_2 Logic Functioning bit
 (37 4)  (1019 324)  (1019 324)  LC_2 Logic Functioning bit
 (41 4)  (1023 324)  (1023 324)  LC_2 Logic Functioning bit
 (43 4)  (1025 324)  (1025 324)  LC_2 Logic Functioning bit
 (50 4)  (1032 324)  (1032 324)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (982 325)  (982 325)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_7/cen
 (1 5)  (983 325)  (983 325)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_7/cen
 (9 5)  (991 325)  (991 325)  routing T_19_20.sp4_v_t_45 <X> T_19_20.sp4_v_b_4
 (10 5)  (992 325)  (992 325)  routing T_19_20.sp4_v_t_45 <X> T_19_20.sp4_v_b_4
 (22 5)  (1004 325)  (1004 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1005 325)  (1005 325)  routing T_19_20.sp12_h_r_10 <X> T_19_20.lc_trk_g1_2
 (27 5)  (1009 325)  (1009 325)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 325)  (1010 325)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 325)  (1011 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 325)  (1012 325)  routing T_19_20.lc_trk_g0_7 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 325)  (1018 325)  LC_2 Logic Functioning bit
 (37 5)  (1019 325)  (1019 325)  LC_2 Logic Functioning bit
 (41 5)  (1023 325)  (1023 325)  LC_2 Logic Functioning bit
 (42 5)  (1024 325)  (1024 325)  LC_2 Logic Functioning bit
 (21 6)  (1003 326)  (1003 326)  routing T_19_20.sp4_h_l_2 <X> T_19_20.lc_trk_g1_7
 (22 6)  (1004 326)  (1004 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1005 326)  (1005 326)  routing T_19_20.sp4_h_l_2 <X> T_19_20.lc_trk_g1_7
 (24 6)  (1006 326)  (1006 326)  routing T_19_20.sp4_h_l_2 <X> T_19_20.lc_trk_g1_7
 (27 6)  (1009 326)  (1009 326)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 326)  (1010 326)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 326)  (1011 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 326)  (1013 326)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 326)  (1014 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 326)  (1015 326)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 326)  (1018 326)  LC_3 Logic Functioning bit
 (37 6)  (1019 326)  (1019 326)  LC_3 Logic Functioning bit
 (38 6)  (1020 326)  (1020 326)  LC_3 Logic Functioning bit
 (42 6)  (1024 326)  (1024 326)  LC_3 Logic Functioning bit
 (50 6)  (1032 326)  (1032 326)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (999 327)  (999 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (30 7)  (1012 327)  (1012 327)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 327)  (1013 327)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 327)  (1018 327)  LC_3 Logic Functioning bit
 (37 7)  (1019 327)  (1019 327)  LC_3 Logic Functioning bit
 (38 7)  (1020 327)  (1020 327)  LC_3 Logic Functioning bit
 (42 7)  (1024 327)  (1024 327)  LC_3 Logic Functioning bit
 (4 8)  (986 328)  (986 328)  routing T_19_20.sp4_h_l_43 <X> T_19_20.sp4_v_b_6
 (11 8)  (993 328)  (993 328)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_v_b_8
 (13 8)  (995 328)  (995 328)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_v_b_8
 (21 8)  (1003 328)  (1003 328)  routing T_19_20.bnl_op_3 <X> T_19_20.lc_trk_g2_3
 (22 8)  (1004 328)  (1004 328)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (1008 328)  (1008 328)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 328)  (1009 328)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 328)  (1011 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 328)  (1014 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 328)  (1015 328)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 328)  (1018 328)  LC_4 Logic Functioning bit
 (37 8)  (1019 328)  (1019 328)  LC_4 Logic Functioning bit
 (38 8)  (1020 328)  (1020 328)  LC_4 Logic Functioning bit
 (39 8)  (1021 328)  (1021 328)  LC_4 Logic Functioning bit
 (41 8)  (1023 328)  (1023 328)  LC_4 Logic Functioning bit
 (43 8)  (1025 328)  (1025 328)  LC_4 Logic Functioning bit
 (5 9)  (987 329)  (987 329)  routing T_19_20.sp4_h_l_43 <X> T_19_20.sp4_v_b_6
 (17 9)  (999 329)  (999 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (1003 329)  (1003 329)  routing T_19_20.bnl_op_3 <X> T_19_20.lc_trk_g2_3
 (26 9)  (1008 329)  (1008 329)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 329)  (1009 329)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 329)  (1011 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 329)  (1012 329)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 329)  (1013 329)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (37 9)  (1019 329)  (1019 329)  LC_4 Logic Functioning bit
 (39 9)  (1021 329)  (1021 329)  LC_4 Logic Functioning bit
 (3 10)  (985 330)  (985 330)  routing T_19_20.sp12_v_t_22 <X> T_19_20.sp12_h_l_22
 (5 10)  (987 330)  (987 330)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_h_l_43
 (25 10)  (1007 330)  (1007 330)  routing T_19_20.wire_logic_cluster/lc_6/out <X> T_19_20.lc_trk_g2_6
 (29 10)  (1011 330)  (1011 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 330)  (1013 330)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 330)  (1014 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 330)  (1015 330)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 330)  (1016 330)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 330)  (1018 330)  LC_5 Logic Functioning bit
 (37 10)  (1019 330)  (1019 330)  LC_5 Logic Functioning bit
 (38 10)  (1020 330)  (1020 330)  LC_5 Logic Functioning bit
 (39 10)  (1021 330)  (1021 330)  LC_5 Logic Functioning bit
 (43 10)  (1025 330)  (1025 330)  LC_5 Logic Functioning bit
 (50 10)  (1032 330)  (1032 330)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (986 331)  (986 331)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_h_l_43
 (6 11)  (988 331)  (988 331)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_h_l_43
 (9 11)  (991 331)  (991 331)  routing T_19_20.sp4_v_b_11 <X> T_19_20.sp4_v_t_42
 (10 11)  (992 331)  (992 331)  routing T_19_20.sp4_v_b_11 <X> T_19_20.sp4_v_t_42
 (19 11)  (1001 331)  (1001 331)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (1004 331)  (1004 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1009 331)  (1009 331)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 331)  (1010 331)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 331)  (1011 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 331)  (1013 331)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 331)  (1018 331)  LC_5 Logic Functioning bit
 (38 11)  (1020 331)  (1020 331)  LC_5 Logic Functioning bit
 (42 11)  (1024 331)  (1024 331)  LC_5 Logic Functioning bit
 (14 12)  (996 332)  (996 332)  routing T_19_20.sp4_h_r_40 <X> T_19_20.lc_trk_g3_0
 (15 12)  (997 332)  (997 332)  routing T_19_20.sp4_h_r_25 <X> T_19_20.lc_trk_g3_1
 (16 12)  (998 332)  (998 332)  routing T_19_20.sp4_h_r_25 <X> T_19_20.lc_trk_g3_1
 (17 12)  (999 332)  (999 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (1004 332)  (1004 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (1009 332)  (1009 332)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 332)  (1010 332)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 332)  (1011 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 332)  (1013 332)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 332)  (1014 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 332)  (1015 332)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 332)  (1016 332)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 332)  (1018 332)  LC_6 Logic Functioning bit
 (39 12)  (1021 332)  (1021 332)  LC_6 Logic Functioning bit
 (43 12)  (1025 332)  (1025 332)  LC_6 Logic Functioning bit
 (50 12)  (1032 332)  (1032 332)  Cascade bit: LH_LC06_inmux02_5

 (6 13)  (988 333)  (988 333)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_h_r_9
 (14 13)  (996 333)  (996 333)  routing T_19_20.sp4_h_r_40 <X> T_19_20.lc_trk_g3_0
 (15 13)  (997 333)  (997 333)  routing T_19_20.sp4_h_r_40 <X> T_19_20.lc_trk_g3_0
 (16 13)  (998 333)  (998 333)  routing T_19_20.sp4_h_r_40 <X> T_19_20.lc_trk_g3_0
 (17 13)  (999 333)  (999 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (1000 333)  (1000 333)  routing T_19_20.sp4_h_r_25 <X> T_19_20.lc_trk_g3_1
 (28 13)  (1010 333)  (1010 333)  routing T_19_20.lc_trk_g2_0 <X> T_19_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 333)  (1011 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (1018 333)  (1018 333)  LC_6 Logic Functioning bit
 (37 13)  (1019 333)  (1019 333)  LC_6 Logic Functioning bit
 (39 13)  (1021 333)  (1021 333)  LC_6 Logic Functioning bit
 (42 13)  (1024 333)  (1024 333)  LC_6 Logic Functioning bit
 (43 13)  (1025 333)  (1025 333)  LC_6 Logic Functioning bit
 (1 14)  (983 334)  (983 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (994 334)  (994 334)  routing T_19_20.sp4_v_t_40 <X> T_19_20.sp4_h_l_46
 (14 14)  (996 334)  (996 334)  routing T_19_20.sp4_h_r_44 <X> T_19_20.lc_trk_g3_4
 (15 14)  (997 334)  (997 334)  routing T_19_20.sp4_h_l_16 <X> T_19_20.lc_trk_g3_5
 (16 14)  (998 334)  (998 334)  routing T_19_20.sp4_h_l_16 <X> T_19_20.lc_trk_g3_5
 (17 14)  (999 334)  (999 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (1004 334)  (1004 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (1 15)  (983 335)  (983 335)  routing T_19_20.lc_trk_g0_4 <X> T_19_20.wire_logic_cluster/lc_7/s_r
 (11 15)  (993 335)  (993 335)  routing T_19_20.sp4_v_t_40 <X> T_19_20.sp4_h_l_46
 (13 15)  (995 335)  (995 335)  routing T_19_20.sp4_v_t_40 <X> T_19_20.sp4_h_l_46
 (14 15)  (996 335)  (996 335)  routing T_19_20.sp4_h_r_44 <X> T_19_20.lc_trk_g3_4
 (15 15)  (997 335)  (997 335)  routing T_19_20.sp4_h_r_44 <X> T_19_20.lc_trk_g3_4
 (16 15)  (998 335)  (998 335)  routing T_19_20.sp4_h_r_44 <X> T_19_20.lc_trk_g3_4
 (17 15)  (999 335)  (999 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (1000 335)  (1000 335)  routing T_19_20.sp4_h_l_16 <X> T_19_20.lc_trk_g3_5
 (21 15)  (1003 335)  (1003 335)  routing T_19_20.sp4_r_v_b_47 <X> T_19_20.lc_trk_g3_7


LogicTile_20_20

 (21 0)  (1057 320)  (1057 320)  routing T_20_20.sp4_v_b_11 <X> T_20_20.lc_trk_g0_3
 (22 0)  (1058 320)  (1058 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1059 320)  (1059 320)  routing T_20_20.sp4_v_b_11 <X> T_20_20.lc_trk_g0_3
 (26 0)  (1062 320)  (1062 320)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 320)  (1065 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 320)  (1066 320)  routing T_20_20.lc_trk_g0_5 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 320)  (1067 320)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 320)  (1068 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 320)  (1069 320)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 320)  (1072 320)  LC_0 Logic Functioning bit
 (37 0)  (1073 320)  (1073 320)  LC_0 Logic Functioning bit
 (38 0)  (1074 320)  (1074 320)  LC_0 Logic Functioning bit
 (39 0)  (1075 320)  (1075 320)  LC_0 Logic Functioning bit
 (41 0)  (1077 320)  (1077 320)  LC_0 Logic Functioning bit
 (43 0)  (1079 320)  (1079 320)  LC_0 Logic Functioning bit
 (21 1)  (1057 321)  (1057 321)  routing T_20_20.sp4_v_b_11 <X> T_20_20.lc_trk_g0_3
 (22 1)  (1058 321)  (1058 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1061 321)  (1061 321)  routing T_20_20.sp4_r_v_b_33 <X> T_20_20.lc_trk_g0_2
 (28 1)  (1064 321)  (1064 321)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 321)  (1065 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (1073 321)  (1073 321)  LC_0 Logic Functioning bit
 (39 1)  (1075 321)  (1075 321)  LC_0 Logic Functioning bit
 (0 2)  (1036 322)  (1036 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 322)  (1037 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (1045 322)  (1045 322)  routing T_20_20.sp4_v_b_1 <X> T_20_20.sp4_h_l_36
 (14 2)  (1050 322)  (1050 322)  routing T_20_20.sp4_h_l_9 <X> T_20_20.lc_trk_g0_4
 (16 2)  (1052 322)  (1052 322)  routing T_20_20.sp12_h_r_13 <X> T_20_20.lc_trk_g0_5
 (17 2)  (1053 322)  (1053 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (26 2)  (1062 322)  (1062 322)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 322)  (1064 322)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 322)  (1065 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 322)  (1066 322)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 322)  (1067 322)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 322)  (1068 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 322)  (1070 322)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 322)  (1073 322)  LC_1 Logic Functioning bit
 (41 2)  (1077 322)  (1077 322)  LC_1 Logic Functioning bit
 (42 2)  (1078 322)  (1078 322)  LC_1 Logic Functioning bit
 (43 2)  (1079 322)  (1079 322)  LC_1 Logic Functioning bit
 (50 2)  (1086 322)  (1086 322)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (1044 323)  (1044 323)  routing T_20_20.sp4_v_b_10 <X> T_20_20.sp4_v_t_36
 (10 3)  (1046 323)  (1046 323)  routing T_20_20.sp4_v_b_10 <X> T_20_20.sp4_v_t_36
 (12 3)  (1048 323)  (1048 323)  routing T_20_20.sp4_h_l_39 <X> T_20_20.sp4_v_t_39
 (14 3)  (1050 323)  (1050 323)  routing T_20_20.sp4_h_l_9 <X> T_20_20.lc_trk_g0_4
 (15 3)  (1051 323)  (1051 323)  routing T_20_20.sp4_h_l_9 <X> T_20_20.lc_trk_g0_4
 (16 3)  (1052 323)  (1052 323)  routing T_20_20.sp4_h_l_9 <X> T_20_20.lc_trk_g0_4
 (17 3)  (1053 323)  (1053 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (1058 323)  (1058 323)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1059 323)  (1059 323)  routing T_20_20.sp12_h_l_21 <X> T_20_20.lc_trk_g0_6
 (25 3)  (1061 323)  (1061 323)  routing T_20_20.sp12_h_l_21 <X> T_20_20.lc_trk_g0_6
 (26 3)  (1062 323)  (1062 323)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 323)  (1064 323)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 323)  (1065 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 323)  (1066 323)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (1072 323)  (1072 323)  LC_1 Logic Functioning bit
 (43 3)  (1079 323)  (1079 323)  LC_1 Logic Functioning bit
 (1 4)  (1037 324)  (1037 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (12 4)  (1048 324)  (1048 324)  routing T_20_20.sp4_v_b_5 <X> T_20_20.sp4_h_r_5
 (22 4)  (1058 324)  (1058 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1059 324)  (1059 324)  routing T_20_20.sp4_v_b_19 <X> T_20_20.lc_trk_g1_3
 (24 4)  (1060 324)  (1060 324)  routing T_20_20.sp4_v_b_19 <X> T_20_20.lc_trk_g1_3
 (26 4)  (1062 324)  (1062 324)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 324)  (1063 324)  routing T_20_20.lc_trk_g1_6 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 324)  (1065 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 324)  (1066 324)  routing T_20_20.lc_trk_g1_6 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 324)  (1072 324)  LC_2 Logic Functioning bit
 (37 4)  (1073 324)  (1073 324)  LC_2 Logic Functioning bit
 (39 4)  (1075 324)  (1075 324)  LC_2 Logic Functioning bit
 (41 4)  (1077 324)  (1077 324)  LC_2 Logic Functioning bit
 (43 4)  (1079 324)  (1079 324)  LC_2 Logic Functioning bit
 (50 4)  (1086 324)  (1086 324)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1037 325)  (1037 325)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_7/cen
 (11 5)  (1047 325)  (1047 325)  routing T_20_20.sp4_v_b_5 <X> T_20_20.sp4_h_r_5
 (22 5)  (1058 325)  (1058 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1059 325)  (1059 325)  routing T_20_20.sp4_v_b_18 <X> T_20_20.lc_trk_g1_2
 (24 5)  (1060 325)  (1060 325)  routing T_20_20.sp4_v_b_18 <X> T_20_20.lc_trk_g1_2
 (26 5)  (1062 325)  (1062 325)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 325)  (1063 325)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 325)  (1066 325)  routing T_20_20.lc_trk_g1_6 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 325)  (1067 325)  routing T_20_20.lc_trk_g0_3 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 325)  (1072 325)  LC_2 Logic Functioning bit
 (37 5)  (1073 325)  (1073 325)  LC_2 Logic Functioning bit
 (39 5)  (1075 325)  (1075 325)  LC_2 Logic Functioning bit
 (4 6)  (1040 326)  (1040 326)  routing T_20_20.sp4_v_b_3 <X> T_20_20.sp4_v_t_38
 (11 6)  (1047 326)  (1047 326)  routing T_20_20.sp4_v_b_9 <X> T_20_20.sp4_v_t_40
 (13 6)  (1049 326)  (1049 326)  routing T_20_20.sp4_v_b_9 <X> T_20_20.sp4_v_t_40
 (16 6)  (1052 326)  (1052 326)  routing T_20_20.sp12_h_r_13 <X> T_20_20.lc_trk_g1_5
 (17 6)  (1053 326)  (1053 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (1057 326)  (1057 326)  routing T_20_20.wire_logic_cluster/lc_7/out <X> T_20_20.lc_trk_g1_7
 (22 6)  (1058 326)  (1058 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1061 326)  (1061 326)  routing T_20_20.sp12_h_l_5 <X> T_20_20.lc_trk_g1_6
 (26 6)  (1062 326)  (1062 326)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 326)  (1063 326)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 326)  (1065 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 326)  (1068 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 326)  (1069 326)  routing T_20_20.lc_trk_g2_0 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 326)  (1072 326)  LC_3 Logic Functioning bit
 (39 6)  (1075 326)  (1075 326)  LC_3 Logic Functioning bit
 (43 6)  (1079 326)  (1079 326)  LC_3 Logic Functioning bit
 (50 6)  (1086 326)  (1086 326)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (1058 327)  (1058 327)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (1060 327)  (1060 327)  routing T_20_20.sp12_h_l_5 <X> T_20_20.lc_trk_g1_6
 (25 7)  (1061 327)  (1061 327)  routing T_20_20.sp12_h_l_5 <X> T_20_20.lc_trk_g1_6
 (26 7)  (1062 327)  (1062 327)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 327)  (1063 327)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 327)  (1064 327)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 327)  (1065 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 327)  (1066 327)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (1072 327)  (1072 327)  LC_3 Logic Functioning bit
 (37 7)  (1073 327)  (1073 327)  LC_3 Logic Functioning bit
 (39 7)  (1075 327)  (1075 327)  LC_3 Logic Functioning bit
 (42 7)  (1078 327)  (1078 327)  LC_3 Logic Functioning bit
 (43 7)  (1079 327)  (1079 327)  LC_3 Logic Functioning bit
 (22 8)  (1058 328)  (1058 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (1063 328)  (1063 328)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 328)  (1064 328)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 328)  (1065 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 328)  (1068 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 328)  (1069 328)  routing T_20_20.lc_trk_g2_3 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 328)  (1072 328)  LC_4 Logic Functioning bit
 (38 8)  (1074 328)  (1074 328)  LC_4 Logic Functioning bit
 (42 8)  (1078 328)  (1078 328)  LC_4 Logic Functioning bit
 (43 8)  (1079 328)  (1079 328)  LC_4 Logic Functioning bit
 (45 8)  (1081 328)  (1081 328)  LC_4 Logic Functioning bit
 (50 8)  (1086 328)  (1086 328)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (1089 328)  (1089 328)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (15 9)  (1051 329)  (1051 329)  routing T_20_20.sp4_v_t_29 <X> T_20_20.lc_trk_g2_0
 (16 9)  (1052 329)  (1052 329)  routing T_20_20.sp4_v_t_29 <X> T_20_20.lc_trk_g2_0
 (17 9)  (1053 329)  (1053 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (1057 329)  (1057 329)  routing T_20_20.sp4_r_v_b_35 <X> T_20_20.lc_trk_g2_3
 (22 9)  (1058 329)  (1058 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1059 329)  (1059 329)  routing T_20_20.sp4_v_b_42 <X> T_20_20.lc_trk_g2_2
 (24 9)  (1060 329)  (1060 329)  routing T_20_20.sp4_v_b_42 <X> T_20_20.lc_trk_g2_2
 (31 9)  (1067 329)  (1067 329)  routing T_20_20.lc_trk_g2_3 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 329)  (1072 329)  LC_4 Logic Functioning bit
 (38 9)  (1074 329)  (1074 329)  LC_4 Logic Functioning bit
 (42 9)  (1078 329)  (1078 329)  LC_4 Logic Functioning bit
 (43 9)  (1079 329)  (1079 329)  LC_4 Logic Functioning bit
 (52 9)  (1088 329)  (1088 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (5 10)  (1041 330)  (1041 330)  routing T_20_20.sp4_v_b_6 <X> T_20_20.sp4_h_l_43
 (6 10)  (1042 330)  (1042 330)  routing T_20_20.sp4_v_b_3 <X> T_20_20.sp4_v_t_43
 (11 10)  (1047 330)  (1047 330)  routing T_20_20.sp4_v_b_0 <X> T_20_20.sp4_v_t_45
 (13 10)  (1049 330)  (1049 330)  routing T_20_20.sp4_v_b_0 <X> T_20_20.sp4_v_t_45
 (15 10)  (1051 330)  (1051 330)  routing T_20_20.sp4_h_l_16 <X> T_20_20.lc_trk_g2_5
 (16 10)  (1052 330)  (1052 330)  routing T_20_20.sp4_h_l_16 <X> T_20_20.lc_trk_g2_5
 (17 10)  (1053 330)  (1053 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (1058 330)  (1058 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1059 330)  (1059 330)  routing T_20_20.sp4_v_b_47 <X> T_20_20.lc_trk_g2_7
 (24 10)  (1060 330)  (1060 330)  routing T_20_20.sp4_v_b_47 <X> T_20_20.lc_trk_g2_7
 (26 10)  (1062 330)  (1062 330)  routing T_20_20.lc_trk_g0_5 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 330)  (1064 330)  routing T_20_20.lc_trk_g2_2 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 330)  (1065 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (36 10)  (1072 330)  (1072 330)  LC_5 Logic Functioning bit
 (37 10)  (1073 330)  (1073 330)  LC_5 Logic Functioning bit
 (38 10)  (1074 330)  (1074 330)  LC_5 Logic Functioning bit
 (41 10)  (1077 330)  (1077 330)  LC_5 Logic Functioning bit
 (42 10)  (1078 330)  (1078 330)  LC_5 Logic Functioning bit
 (43 10)  (1079 330)  (1079 330)  LC_5 Logic Functioning bit
 (5 11)  (1041 331)  (1041 331)  routing T_20_20.sp4_v_b_3 <X> T_20_20.sp4_v_t_43
 (17 11)  (1053 331)  (1053 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (1054 331)  (1054 331)  routing T_20_20.sp4_h_l_16 <X> T_20_20.lc_trk_g2_5
 (22 11)  (1058 331)  (1058 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1061 331)  (1061 331)  routing T_20_20.sp4_r_v_b_38 <X> T_20_20.lc_trk_g2_6
 (29 11)  (1065 331)  (1065 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 331)  (1066 331)  routing T_20_20.lc_trk_g2_2 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 331)  (1068 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1070 331)  (1070 331)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.input_2_5
 (35 11)  (1071 331)  (1071 331)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.input_2_5
 (36 11)  (1072 331)  (1072 331)  LC_5 Logic Functioning bit
 (43 11)  (1079 331)  (1079 331)  LC_5 Logic Functioning bit
 (11 12)  (1047 332)  (1047 332)  routing T_20_20.sp4_h_l_40 <X> T_20_20.sp4_v_b_11
 (13 12)  (1049 332)  (1049 332)  routing T_20_20.sp4_h_l_40 <X> T_20_20.sp4_v_b_11
 (21 12)  (1057 332)  (1057 332)  routing T_20_20.sp4_h_r_35 <X> T_20_20.lc_trk_g3_3
 (22 12)  (1058 332)  (1058 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1059 332)  (1059 332)  routing T_20_20.sp4_h_r_35 <X> T_20_20.lc_trk_g3_3
 (24 12)  (1060 332)  (1060 332)  routing T_20_20.sp4_h_r_35 <X> T_20_20.lc_trk_g3_3
 (31 12)  (1067 332)  (1067 332)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 332)  (1068 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 332)  (1069 332)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 332)  (1072 332)  LC_6 Logic Functioning bit
 (38 12)  (1074 332)  (1074 332)  LC_6 Logic Functioning bit
 (42 12)  (1078 332)  (1078 332)  LC_6 Logic Functioning bit
 (43 12)  (1079 332)  (1079 332)  LC_6 Logic Functioning bit
 (50 12)  (1086 332)  (1086 332)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (1048 333)  (1048 333)  routing T_20_20.sp4_h_l_40 <X> T_20_20.sp4_v_b_11
 (17 13)  (1053 333)  (1053 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (1062 333)  (1062 333)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 333)  (1063 333)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 333)  (1064 333)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 333)  (1065 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 333)  (1067 333)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 333)  (1073 333)  LC_6 Logic Functioning bit
 (39 13)  (1075 333)  (1075 333)  LC_6 Logic Functioning bit
 (42 13)  (1078 333)  (1078 333)  LC_6 Logic Functioning bit
 (43 13)  (1079 333)  (1079 333)  LC_6 Logic Functioning bit
 (0 14)  (1036 334)  (1036 334)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 334)  (1037 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (1051 334)  (1051 334)  routing T_20_20.sp4_h_r_45 <X> T_20_20.lc_trk_g3_5
 (16 14)  (1052 334)  (1052 334)  routing T_20_20.sp4_h_r_45 <X> T_20_20.lc_trk_g3_5
 (17 14)  (1053 334)  (1053 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1054 334)  (1054 334)  routing T_20_20.sp4_h_r_45 <X> T_20_20.lc_trk_g3_5
 (25 14)  (1061 334)  (1061 334)  routing T_20_20.wire_logic_cluster/lc_6/out <X> T_20_20.lc_trk_g3_6
 (26 14)  (1062 334)  (1062 334)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 334)  (1065 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 334)  (1066 334)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 334)  (1067 334)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 334)  (1068 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 334)  (1072 334)  LC_7 Logic Functioning bit
 (38 14)  (1074 334)  (1074 334)  LC_7 Logic Functioning bit
 (0 15)  (1036 335)  (1036 335)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 335)  (1037 335)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_7/s_r
 (3 15)  (1039 335)  (1039 335)  routing T_20_20.sp12_h_l_22 <X> T_20_20.sp12_v_t_22
 (8 15)  (1044 335)  (1044 335)  routing T_20_20.sp4_h_l_47 <X> T_20_20.sp4_v_t_47
 (11 15)  (1047 335)  (1047 335)  routing T_20_20.sp4_h_r_11 <X> T_20_20.sp4_h_l_46
 (18 15)  (1054 335)  (1054 335)  routing T_20_20.sp4_h_r_45 <X> T_20_20.lc_trk_g3_5
 (22 15)  (1058 335)  (1058 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1062 335)  (1062 335)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 335)  (1064 335)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 335)  (1065 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 335)  (1066 335)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 335)  (1072 335)  LC_7 Logic Functioning bit
 (37 15)  (1073 335)  (1073 335)  LC_7 Logic Functioning bit
 (38 15)  (1074 335)  (1074 335)  LC_7 Logic Functioning bit
 (39 15)  (1075 335)  (1075 335)  LC_7 Logic Functioning bit
 (41 15)  (1077 335)  (1077 335)  LC_7 Logic Functioning bit
 (43 15)  (1079 335)  (1079 335)  LC_7 Logic Functioning bit


LogicTile_21_20

 (4 0)  (1094 320)  (1094 320)  routing T_21_20.sp4_h_l_37 <X> T_21_20.sp4_v_b_0
 (14 0)  (1104 320)  (1104 320)  routing T_21_20.sp4_h_l_5 <X> T_21_20.lc_trk_g0_0
 (22 0)  (1112 320)  (1112 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (5 1)  (1095 321)  (1095 321)  routing T_21_20.sp4_h_l_37 <X> T_21_20.sp4_v_b_0
 (14 1)  (1104 321)  (1104 321)  routing T_21_20.sp4_h_l_5 <X> T_21_20.lc_trk_g0_0
 (15 1)  (1105 321)  (1105 321)  routing T_21_20.sp4_h_l_5 <X> T_21_20.lc_trk_g0_0
 (16 1)  (1106 321)  (1106 321)  routing T_21_20.sp4_h_l_5 <X> T_21_20.lc_trk_g0_0
 (17 1)  (1107 321)  (1107 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (1111 321)  (1111 321)  routing T_21_20.sp4_r_v_b_32 <X> T_21_20.lc_trk_g0_3
 (22 1)  (1112 321)  (1112 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (1090 322)  (1090 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 322)  (1091 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 322)  (1092 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1111 322)  (1111 322)  routing T_21_20.bnr_op_7 <X> T_21_20.lc_trk_g0_7
 (22 2)  (1112 322)  (1112 322)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (1115 322)  (1115 322)  routing T_21_20.wire_logic_cluster/lc_6/out <X> T_21_20.lc_trk_g0_6
 (29 2)  (1119 322)  (1119 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 322)  (1122 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 322)  (1123 322)  routing T_21_20.lc_trk_g2_0 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 322)  (1126 322)  LC_1 Logic Functioning bit
 (38 2)  (1128 322)  (1128 322)  LC_1 Logic Functioning bit
 (21 3)  (1111 323)  (1111 323)  routing T_21_20.bnr_op_7 <X> T_21_20.lc_trk_g0_7
 (22 3)  (1112 323)  (1112 323)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (28 3)  (1118 323)  (1118 323)  routing T_21_20.lc_trk_g2_1 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 323)  (1119 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 323)  (1120 323)  routing T_21_20.lc_trk_g0_2 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (37 3)  (1127 323)  (1127 323)  LC_1 Logic Functioning bit
 (39 3)  (1129 323)  (1129 323)  LC_1 Logic Functioning bit
 (40 3)  (1130 323)  (1130 323)  LC_1 Logic Functioning bit
 (42 3)  (1132 323)  (1132 323)  LC_1 Logic Functioning bit
 (46 3)  (1136 323)  (1136 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (13 4)  (1103 324)  (1103 324)  routing T_21_20.sp4_v_t_40 <X> T_21_20.sp4_v_b_5
 (26 4)  (1116 324)  (1116 324)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 324)  (1117 324)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 324)  (1118 324)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 324)  (1119 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 324)  (1120 324)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 324)  (1122 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 324)  (1123 324)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 324)  (1124 324)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 324)  (1127 324)  LC_2 Logic Functioning bit
 (39 4)  (1129 324)  (1129 324)  LC_2 Logic Functioning bit
 (45 4)  (1135 324)  (1135 324)  LC_2 Logic Functioning bit
 (6 5)  (1096 325)  (1096 325)  routing T_21_20.sp4_h_l_38 <X> T_21_20.sp4_h_r_3
 (15 5)  (1105 325)  (1105 325)  routing T_21_20.sp4_v_t_5 <X> T_21_20.lc_trk_g1_0
 (16 5)  (1106 325)  (1106 325)  routing T_21_20.sp4_v_t_5 <X> T_21_20.lc_trk_g1_0
 (17 5)  (1107 325)  (1107 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (1116 325)  (1116 325)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 325)  (1118 325)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 325)  (1119 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 325)  (1121 325)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 325)  (1122 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1126 325)  (1126 325)  LC_2 Logic Functioning bit
 (37 5)  (1127 325)  (1127 325)  LC_2 Logic Functioning bit
 (39 5)  (1129 325)  (1129 325)  LC_2 Logic Functioning bit
 (43 5)  (1133 325)  (1133 325)  LC_2 Logic Functioning bit
 (2 6)  (1092 326)  (1092 326)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (8 6)  (1098 326)  (1098 326)  routing T_21_20.sp4_v_t_41 <X> T_21_20.sp4_h_l_41
 (9 6)  (1099 326)  (1099 326)  routing T_21_20.sp4_v_t_41 <X> T_21_20.sp4_h_l_41
 (21 6)  (1111 326)  (1111 326)  routing T_21_20.wire_logic_cluster/lc_7/out <X> T_21_20.lc_trk_g1_7
 (22 6)  (1112 326)  (1112 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1117 326)  (1117 326)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 326)  (1118 326)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 326)  (1119 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 326)  (1120 326)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 326)  (1121 326)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 326)  (1122 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 326)  (1123 326)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (41 6)  (1131 326)  (1131 326)  LC_3 Logic Functioning bit
 (43 6)  (1133 326)  (1133 326)  LC_3 Logic Functioning bit
 (46 6)  (1136 326)  (1136 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (1120 327)  (1120 327)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (41 7)  (1131 327)  (1131 327)  LC_3 Logic Functioning bit
 (43 7)  (1133 327)  (1133 327)  LC_3 Logic Functioning bit
 (15 8)  (1105 328)  (1105 328)  routing T_21_20.sp4_v_t_28 <X> T_21_20.lc_trk_g2_1
 (16 8)  (1106 328)  (1106 328)  routing T_21_20.sp4_v_t_28 <X> T_21_20.lc_trk_g2_1
 (17 8)  (1107 328)  (1107 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (1116 328)  (1116 328)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 328)  (1118 328)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 328)  (1119 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 328)  (1120 328)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 328)  (1122 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 328)  (1123 328)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 328)  (1124 328)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 328)  (1126 328)  LC_4 Logic Functioning bit
 (38 8)  (1128 328)  (1128 328)  LC_4 Logic Functioning bit
 (53 8)  (1143 328)  (1143 328)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (8 9)  (1098 329)  (1098 329)  routing T_21_20.sp4_h_r_7 <X> T_21_20.sp4_v_b_7
 (14 9)  (1104 329)  (1104 329)  routing T_21_20.sp4_r_v_b_32 <X> T_21_20.lc_trk_g2_0
 (17 9)  (1107 329)  (1107 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (28 9)  (1118 329)  (1118 329)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 329)  (1119 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 329)  (1121 329)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 329)  (1126 329)  LC_4 Logic Functioning bit
 (37 9)  (1127 329)  (1127 329)  LC_4 Logic Functioning bit
 (38 9)  (1128 329)  (1128 329)  LC_4 Logic Functioning bit
 (39 9)  (1129 329)  (1129 329)  LC_4 Logic Functioning bit
 (41 9)  (1131 329)  (1131 329)  LC_4 Logic Functioning bit
 (43 9)  (1133 329)  (1133 329)  LC_4 Logic Functioning bit
 (11 10)  (1101 330)  (1101 330)  routing T_21_20.sp4_h_r_2 <X> T_21_20.sp4_v_t_45
 (13 10)  (1103 330)  (1103 330)  routing T_21_20.sp4_h_r_2 <X> T_21_20.sp4_v_t_45
 (14 10)  (1104 330)  (1104 330)  routing T_21_20.sp4_h_r_44 <X> T_21_20.lc_trk_g2_4
 (15 10)  (1105 330)  (1105 330)  routing T_21_20.sp4_h_r_45 <X> T_21_20.lc_trk_g2_5
 (16 10)  (1106 330)  (1106 330)  routing T_21_20.sp4_h_r_45 <X> T_21_20.lc_trk_g2_5
 (17 10)  (1107 330)  (1107 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1108 330)  (1108 330)  routing T_21_20.sp4_h_r_45 <X> T_21_20.lc_trk_g2_5
 (25 10)  (1115 330)  (1115 330)  routing T_21_20.sp4_v_b_30 <X> T_21_20.lc_trk_g2_6
 (12 11)  (1102 331)  (1102 331)  routing T_21_20.sp4_h_r_2 <X> T_21_20.sp4_v_t_45
 (13 11)  (1103 331)  (1103 331)  routing T_21_20.sp4_v_b_3 <X> T_21_20.sp4_h_l_45
 (14 11)  (1104 331)  (1104 331)  routing T_21_20.sp4_h_r_44 <X> T_21_20.lc_trk_g2_4
 (15 11)  (1105 331)  (1105 331)  routing T_21_20.sp4_h_r_44 <X> T_21_20.lc_trk_g2_4
 (16 11)  (1106 331)  (1106 331)  routing T_21_20.sp4_h_r_44 <X> T_21_20.lc_trk_g2_4
 (17 11)  (1107 331)  (1107 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (1108 331)  (1108 331)  routing T_21_20.sp4_h_r_45 <X> T_21_20.lc_trk_g2_5
 (22 11)  (1112 331)  (1112 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1113 331)  (1113 331)  routing T_21_20.sp4_v_b_30 <X> T_21_20.lc_trk_g2_6
 (12 12)  (1102 332)  (1102 332)  routing T_21_20.sp4_v_b_5 <X> T_21_20.sp4_h_r_11
 (25 12)  (1115 332)  (1115 332)  routing T_21_20.wire_logic_cluster/lc_2/out <X> T_21_20.lc_trk_g3_2
 (27 12)  (1117 332)  (1117 332)  routing T_21_20.lc_trk_g1_0 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 332)  (1119 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 332)  (1121 332)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 332)  (1122 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 332)  (1125 332)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.input_2_6
 (42 12)  (1132 332)  (1132 332)  LC_6 Logic Functioning bit
 (43 12)  (1133 332)  (1133 332)  LC_6 Logic Functioning bit
 (45 12)  (1135 332)  (1135 332)  LC_6 Logic Functioning bit
 (8 13)  (1098 333)  (1098 333)  routing T_21_20.sp4_h_r_10 <X> T_21_20.sp4_v_b_10
 (11 13)  (1101 333)  (1101 333)  routing T_21_20.sp4_v_b_5 <X> T_21_20.sp4_h_r_11
 (13 13)  (1103 333)  (1103 333)  routing T_21_20.sp4_v_b_5 <X> T_21_20.sp4_h_r_11
 (22 13)  (1112 333)  (1112 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (1118 333)  (1118 333)  routing T_21_20.lc_trk_g2_0 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 333)  (1119 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 333)  (1121 333)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 333)  (1122 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1125 333)  (1125 333)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.input_2_6
 (36 13)  (1126 333)  (1126 333)  LC_6 Logic Functioning bit
 (38 13)  (1128 333)  (1128 333)  LC_6 Logic Functioning bit
 (42 13)  (1132 333)  (1132 333)  LC_6 Logic Functioning bit
 (43 13)  (1133 333)  (1133 333)  LC_6 Logic Functioning bit
 (52 13)  (1142 333)  (1142 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (11 14)  (1101 334)  (1101 334)  routing T_21_20.sp4_v_b_8 <X> T_21_20.sp4_v_t_46
 (14 14)  (1104 334)  (1104 334)  routing T_21_20.sp12_v_t_3 <X> T_21_20.lc_trk_g3_4
 (16 14)  (1106 334)  (1106 334)  routing T_21_20.sp4_v_b_37 <X> T_21_20.lc_trk_g3_5
 (17 14)  (1107 334)  (1107 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1108 334)  (1108 334)  routing T_21_20.sp4_v_b_37 <X> T_21_20.lc_trk_g3_5
 (21 14)  (1111 334)  (1111 334)  routing T_21_20.sp4_v_t_18 <X> T_21_20.lc_trk_g3_7
 (22 14)  (1112 334)  (1112 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1113 334)  (1113 334)  routing T_21_20.sp4_v_t_18 <X> T_21_20.lc_trk_g3_7
 (26 14)  (1116 334)  (1116 334)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 334)  (1117 334)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 334)  (1119 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 334)  (1120 334)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 334)  (1121 334)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 334)  (1122 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 334)  (1123 334)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 334)  (1124 334)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (38 14)  (1128 334)  (1128 334)  LC_7 Logic Functioning bit
 (45 14)  (1135 334)  (1135 334)  LC_7 Logic Functioning bit
 (51 14)  (1141 334)  (1141 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (6 15)  (1096 335)  (1096 335)  routing T_21_20.sp4_h_r_9 <X> T_21_20.sp4_h_l_44
 (12 15)  (1102 335)  (1102 335)  routing T_21_20.sp4_v_b_8 <X> T_21_20.sp4_v_t_46
 (14 15)  (1104 335)  (1104 335)  routing T_21_20.sp12_v_t_3 <X> T_21_20.lc_trk_g3_4
 (15 15)  (1105 335)  (1105 335)  routing T_21_20.sp12_v_t_3 <X> T_21_20.lc_trk_g3_4
 (17 15)  (1107 335)  (1107 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (1108 335)  (1108 335)  routing T_21_20.sp4_v_b_37 <X> T_21_20.lc_trk_g3_5
 (26 15)  (1116 335)  (1116 335)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 335)  (1119 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 335)  (1120 335)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (1122 335)  (1122 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (1125 335)  (1125 335)  routing T_21_20.lc_trk_g0_3 <X> T_21_20.input_2_7
 (36 15)  (1126 335)  (1126 335)  LC_7 Logic Functioning bit
 (38 15)  (1128 335)  (1128 335)  LC_7 Logic Functioning bit
 (39 15)  (1129 335)  (1129 335)  LC_7 Logic Functioning bit
 (41 15)  (1131 335)  (1131 335)  LC_7 Logic Functioning bit
 (43 15)  (1133 335)  (1133 335)  LC_7 Logic Functioning bit


LogicTile_22_20

 (14 0)  (1158 320)  (1158 320)  routing T_22_20.sp4_v_b_8 <X> T_22_20.lc_trk_g0_0
 (16 0)  (1160 320)  (1160 320)  routing T_22_20.sp4_v_b_9 <X> T_22_20.lc_trk_g0_1
 (17 0)  (1161 320)  (1161 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1162 320)  (1162 320)  routing T_22_20.sp4_v_b_9 <X> T_22_20.lc_trk_g0_1
 (25 0)  (1169 320)  (1169 320)  routing T_22_20.sp4_h_r_10 <X> T_22_20.lc_trk_g0_2
 (8 1)  (1152 321)  (1152 321)  routing T_22_20.sp4_h_l_36 <X> T_22_20.sp4_v_b_1
 (9 1)  (1153 321)  (1153 321)  routing T_22_20.sp4_h_l_36 <X> T_22_20.sp4_v_b_1
 (14 1)  (1158 321)  (1158 321)  routing T_22_20.sp4_v_b_8 <X> T_22_20.lc_trk_g0_0
 (16 1)  (1160 321)  (1160 321)  routing T_22_20.sp4_v_b_8 <X> T_22_20.lc_trk_g0_0
 (17 1)  (1161 321)  (1161 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (1162 321)  (1162 321)  routing T_22_20.sp4_v_b_9 <X> T_22_20.lc_trk_g0_1
 (22 1)  (1166 321)  (1166 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1167 321)  (1167 321)  routing T_22_20.sp4_h_r_10 <X> T_22_20.lc_trk_g0_2
 (24 1)  (1168 321)  (1168 321)  routing T_22_20.sp4_h_r_10 <X> T_22_20.lc_trk_g0_2
 (0 2)  (1144 322)  (1144 322)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 322)  (1145 322)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 322)  (1146 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1170 322)  (1170 322)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (1173 322)  (1173 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 322)  (1176 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 322)  (1177 322)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (43 2)  (1187 322)  (1187 322)  LC_1 Logic Functioning bit
 (6 3)  (1150 323)  (1150 323)  routing T_22_20.sp4_h_r_0 <X> T_22_20.sp4_h_l_37
 (8 3)  (1152 323)  (1152 323)  routing T_22_20.sp4_h_l_36 <X> T_22_20.sp4_v_t_36
 (27 3)  (1171 323)  (1171 323)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 323)  (1173 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 323)  (1175 323)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 323)  (1176 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1177 323)  (1177 323)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.input_2_1
 (34 3)  (1178 323)  (1178 323)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.input_2_1
 (36 3)  (1180 323)  (1180 323)  LC_1 Logic Functioning bit
 (38 3)  (1182 323)  (1182 323)  LC_1 Logic Functioning bit
 (41 3)  (1185 323)  (1185 323)  LC_1 Logic Functioning bit
 (42 3)  (1186 323)  (1186 323)  LC_1 Logic Functioning bit
 (43 3)  (1187 323)  (1187 323)  LC_1 Logic Functioning bit
 (1 4)  (1145 324)  (1145 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (9 4)  (1153 324)  (1153 324)  routing T_22_20.sp4_h_l_36 <X> T_22_20.sp4_h_r_4
 (10 4)  (1154 324)  (1154 324)  routing T_22_20.sp4_h_l_36 <X> T_22_20.sp4_h_r_4
 (17 4)  (1161 324)  (1161 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (1165 324)  (1165 324)  routing T_22_20.sp4_v_b_3 <X> T_22_20.lc_trk_g1_3
 (22 4)  (1166 324)  (1166 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1167 324)  (1167 324)  routing T_22_20.sp4_v_b_3 <X> T_22_20.lc_trk_g1_3
 (29 4)  (1173 324)  (1173 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 324)  (1175 324)  routing T_22_20.lc_trk_g2_5 <X> T_22_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 324)  (1176 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 324)  (1177 324)  routing T_22_20.lc_trk_g2_5 <X> T_22_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 324)  (1180 324)  LC_2 Logic Functioning bit
 (37 4)  (1181 324)  (1181 324)  LC_2 Logic Functioning bit
 (39 4)  (1183 324)  (1183 324)  LC_2 Logic Functioning bit
 (43 4)  (1187 324)  (1187 324)  LC_2 Logic Functioning bit
 (45 4)  (1189 324)  (1189 324)  LC_2 Logic Functioning bit
 (46 4)  (1190 324)  (1190 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (1194 324)  (1194 324)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1145 325)  (1145 325)  routing T_22_20.lc_trk_g0_2 <X> T_22_20.wire_logic_cluster/lc_7/cen
 (18 5)  (1162 325)  (1162 325)  routing T_22_20.sp4_r_v_b_25 <X> T_22_20.lc_trk_g1_1
 (36 5)  (1180 325)  (1180 325)  LC_2 Logic Functioning bit
 (37 5)  (1181 325)  (1181 325)  LC_2 Logic Functioning bit
 (39 5)  (1183 325)  (1183 325)  LC_2 Logic Functioning bit
 (43 5)  (1187 325)  (1187 325)  LC_2 Logic Functioning bit
 (3 6)  (1147 326)  (1147 326)  routing T_22_20.sp12_v_b_0 <X> T_22_20.sp12_v_t_23
 (27 6)  (1171 326)  (1171 326)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 326)  (1172 326)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 326)  (1173 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 326)  (1176 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 326)  (1178 326)  routing T_22_20.lc_trk_g1_1 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 326)  (1180 326)  LC_3 Logic Functioning bit
 (37 6)  (1181 326)  (1181 326)  LC_3 Logic Functioning bit
 (38 6)  (1182 326)  (1182 326)  LC_3 Logic Functioning bit
 (39 6)  (1183 326)  (1183 326)  LC_3 Logic Functioning bit
 (41 6)  (1185 326)  (1185 326)  LC_3 Logic Functioning bit
 (43 6)  (1187 326)  (1187 326)  LC_3 Logic Functioning bit
 (14 7)  (1158 327)  (1158 327)  routing T_22_20.sp4_r_v_b_28 <X> T_22_20.lc_trk_g1_4
 (17 7)  (1161 327)  (1161 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (29 7)  (1173 327)  (1173 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (1180 327)  (1180 327)  LC_3 Logic Functioning bit
 (38 7)  (1182 327)  (1182 327)  LC_3 Logic Functioning bit
 (4 8)  (1148 328)  (1148 328)  routing T_22_20.sp4_h_l_43 <X> T_22_20.sp4_v_b_6
 (29 8)  (1173 328)  (1173 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 328)  (1175 328)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 328)  (1176 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 328)  (1178 328)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (42 8)  (1186 328)  (1186 328)  LC_4 Logic Functioning bit
 (43 8)  (1187 328)  (1187 328)  LC_4 Logic Functioning bit
 (50 8)  (1194 328)  (1194 328)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (1147 329)  (1147 329)  routing T_22_20.sp12_h_l_22 <X> T_22_20.sp12_v_b_1
 (5 9)  (1149 329)  (1149 329)  routing T_22_20.sp4_h_l_43 <X> T_22_20.sp4_v_b_6
 (22 9)  (1166 329)  (1166 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1169 329)  (1169 329)  routing T_22_20.sp4_r_v_b_34 <X> T_22_20.lc_trk_g2_2
 (26 9)  (1170 329)  (1170 329)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 329)  (1171 329)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 329)  (1173 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (1181 329)  (1181 329)  LC_4 Logic Functioning bit
 (39 9)  (1183 329)  (1183 329)  LC_4 Logic Functioning bit
 (42 9)  (1186 329)  (1186 329)  LC_4 Logic Functioning bit
 (43 9)  (1187 329)  (1187 329)  LC_4 Logic Functioning bit
 (14 10)  (1158 330)  (1158 330)  routing T_22_20.sp4_v_t_17 <X> T_22_20.lc_trk_g2_4
 (17 10)  (1161 330)  (1161 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (28 10)  (1172 330)  (1172 330)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 330)  (1173 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 330)  (1174 330)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 330)  (1176 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 330)  (1177 330)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 330)  (1180 330)  LC_5 Logic Functioning bit
 (37 10)  (1181 330)  (1181 330)  LC_5 Logic Functioning bit
 (41 10)  (1185 330)  (1185 330)  LC_5 Logic Functioning bit
 (43 10)  (1187 330)  (1187 330)  LC_5 Logic Functioning bit
 (45 10)  (1189 330)  (1189 330)  LC_5 Logic Functioning bit
 (50 10)  (1194 330)  (1194 330)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (1197 330)  (1197 330)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (4 11)  (1148 331)  (1148 331)  routing T_22_20.sp4_h_r_10 <X> T_22_20.sp4_h_l_43
 (6 11)  (1150 331)  (1150 331)  routing T_22_20.sp4_h_r_10 <X> T_22_20.sp4_h_l_43
 (16 11)  (1160 331)  (1160 331)  routing T_22_20.sp4_v_t_17 <X> T_22_20.lc_trk_g2_4
 (17 11)  (1161 331)  (1161 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1166 331)  (1166 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (1174 331)  (1174 331)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 331)  (1175 331)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 331)  (1180 331)  LC_5 Logic Functioning bit
 (37 11)  (1181 331)  (1181 331)  LC_5 Logic Functioning bit
 (41 11)  (1185 331)  (1185 331)  LC_5 Logic Functioning bit
 (43 11)  (1187 331)  (1187 331)  LC_5 Logic Functioning bit
 (52 11)  (1196 331)  (1196 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (1158 332)  (1158 332)  routing T_22_20.rgt_op_0 <X> T_22_20.lc_trk_g3_0
 (16 12)  (1160 332)  (1160 332)  routing T_22_20.sp12_v_t_6 <X> T_22_20.lc_trk_g3_1
 (17 12)  (1161 332)  (1161 332)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (4 13)  (1148 333)  (1148 333)  routing T_22_20.sp4_h_l_36 <X> T_22_20.sp4_h_r_9
 (6 13)  (1150 333)  (1150 333)  routing T_22_20.sp4_h_l_36 <X> T_22_20.sp4_h_r_9
 (15 13)  (1159 333)  (1159 333)  routing T_22_20.rgt_op_0 <X> T_22_20.lc_trk_g3_0
 (17 13)  (1161 333)  (1161 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (0 14)  (1144 334)  (1144 334)  routing T_22_20.lc_trk_g2_4 <X> T_22_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 334)  (1145 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 335)  (1145 335)  routing T_22_20.lc_trk_g2_4 <X> T_22_20.wire_logic_cluster/lc_7/s_r


LogicTile_23_20

 (14 0)  (1212 320)  (1212 320)  routing T_23_20.wire_logic_cluster/lc_0/out <X> T_23_20.lc_trk_g0_0
 (28 0)  (1226 320)  (1226 320)  routing T_23_20.lc_trk_g2_5 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 320)  (1227 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 320)  (1228 320)  routing T_23_20.lc_trk_g2_5 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 320)  (1229 320)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 320)  (1230 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 320)  (1231 320)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 320)  (1233 320)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.input_2_0
 (37 0)  (1235 320)  (1235 320)  LC_0 Logic Functioning bit
 (41 0)  (1239 320)  (1239 320)  LC_0 Logic Functioning bit
 (43 0)  (1241 320)  (1241 320)  LC_0 Logic Functioning bit
 (45 0)  (1243 320)  (1243 320)  LC_0 Logic Functioning bit
 (17 1)  (1215 321)  (1215 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (1227 321)  (1227 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1229 321)  (1229 321)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 321)  (1230 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1231 321)  (1231 321)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.input_2_0
 (37 1)  (1235 321)  (1235 321)  LC_0 Logic Functioning bit
 (40 1)  (1238 321)  (1238 321)  LC_0 Logic Functioning bit
 (42 1)  (1240 321)  (1240 321)  LC_0 Logic Functioning bit
 (0 2)  (1198 322)  (1198 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 322)  (1199 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 322)  (1200 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1220 322)  (1220 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1221 322)  (1221 322)  routing T_23_20.sp4_v_b_23 <X> T_23_20.lc_trk_g0_7
 (24 2)  (1222 322)  (1222 322)  routing T_23_20.sp4_v_b_23 <X> T_23_20.lc_trk_g0_7
 (17 6)  (1215 326)  (1215 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 8)  (1219 328)  (1219 328)  routing T_23_20.sp4_h_r_35 <X> T_23_20.lc_trk_g2_3
 (22 8)  (1220 328)  (1220 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1221 328)  (1221 328)  routing T_23_20.sp4_h_r_35 <X> T_23_20.lc_trk_g2_3
 (24 8)  (1222 328)  (1222 328)  routing T_23_20.sp4_h_r_35 <X> T_23_20.lc_trk_g2_3
 (27 8)  (1225 328)  (1225 328)  routing T_23_20.lc_trk_g3_2 <X> T_23_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 328)  (1226 328)  routing T_23_20.lc_trk_g3_2 <X> T_23_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 328)  (1227 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 328)  (1229 328)  routing T_23_20.lc_trk_g0_7 <X> T_23_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 328)  (1230 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 328)  (1233 328)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.input_2_4
 (37 8)  (1235 328)  (1235 328)  LC_4 Logic Functioning bit
 (30 9)  (1228 329)  (1228 329)  routing T_23_20.lc_trk_g3_2 <X> T_23_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 329)  (1229 329)  routing T_23_20.lc_trk_g0_7 <X> T_23_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (1230 329)  (1230 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1231 329)  (1231 329)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.input_2_4
 (34 9)  (1232 329)  (1232 329)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.input_2_4
 (35 9)  (1233 329)  (1233 329)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.input_2_4
 (37 9)  (1235 329)  (1235 329)  LC_4 Logic Functioning bit
 (14 10)  (1212 330)  (1212 330)  routing T_23_20.sp4_v_b_36 <X> T_23_20.lc_trk_g2_4
 (16 10)  (1214 330)  (1214 330)  routing T_23_20.sp4_v_b_37 <X> T_23_20.lc_trk_g2_5
 (17 10)  (1215 330)  (1215 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1216 330)  (1216 330)  routing T_23_20.sp4_v_b_37 <X> T_23_20.lc_trk_g2_5
 (21 10)  (1219 330)  (1219 330)  routing T_23_20.bnl_op_7 <X> T_23_20.lc_trk_g2_7
 (22 10)  (1220 330)  (1220 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (14 11)  (1212 331)  (1212 331)  routing T_23_20.sp4_v_b_36 <X> T_23_20.lc_trk_g2_4
 (16 11)  (1214 331)  (1214 331)  routing T_23_20.sp4_v_b_36 <X> T_23_20.lc_trk_g2_4
 (17 11)  (1215 331)  (1215 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (1216 331)  (1216 331)  routing T_23_20.sp4_v_b_37 <X> T_23_20.lc_trk_g2_5
 (21 11)  (1219 331)  (1219 331)  routing T_23_20.bnl_op_7 <X> T_23_20.lc_trk_g2_7
 (26 12)  (1224 332)  (1224 332)  routing T_23_20.lc_trk_g1_5 <X> T_23_20.wire_logic_cluster/lc_6/in_0
 (32 12)  (1230 332)  (1230 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 332)  (1231 332)  routing T_23_20.lc_trk_g2_3 <X> T_23_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (1235 332)  (1235 332)  LC_6 Logic Functioning bit
 (39 12)  (1237 332)  (1237 332)  LC_6 Logic Functioning bit
 (51 12)  (1249 332)  (1249 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (1220 333)  (1220 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1221 333)  (1221 333)  routing T_23_20.sp12_v_t_9 <X> T_23_20.lc_trk_g3_2
 (27 13)  (1225 333)  (1225 333)  routing T_23_20.lc_trk_g1_5 <X> T_23_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 333)  (1227 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 333)  (1229 333)  routing T_23_20.lc_trk_g2_3 <X> T_23_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 333)  (1234 333)  LC_6 Logic Functioning bit
 (38 13)  (1236 333)  (1236 333)  LC_6 Logic Functioning bit
 (21 14)  (1219 334)  (1219 334)  routing T_23_20.sp4_v_t_26 <X> T_23_20.lc_trk_g3_7
 (22 14)  (1220 334)  (1220 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1221 334)  (1221 334)  routing T_23_20.sp4_v_t_26 <X> T_23_20.lc_trk_g3_7
 (21 15)  (1219 335)  (1219 335)  routing T_23_20.sp4_v_t_26 <X> T_23_20.lc_trk_g3_7


LogicTile_24_20

 (4 0)  (1256 320)  (1256 320)  routing T_24_20.sp4_h_l_43 <X> T_24_20.sp4_v_b_0
 (6 0)  (1258 320)  (1258 320)  routing T_24_20.sp4_h_l_43 <X> T_24_20.sp4_v_b_0
 (5 1)  (1257 321)  (1257 321)  routing T_24_20.sp4_h_l_43 <X> T_24_20.sp4_v_b_0
 (16 2)  (1268 322)  (1268 322)  routing T_24_20.sp12_h_l_18 <X> T_24_20.lc_trk_g0_5
 (17 2)  (1269 322)  (1269 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (18 3)  (1270 323)  (1270 323)  routing T_24_20.sp12_h_l_18 <X> T_24_20.lc_trk_g0_5
 (27 4)  (1279 324)  (1279 324)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 324)  (1280 324)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 324)  (1281 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 324)  (1283 324)  routing T_24_20.lc_trk_g0_5 <X> T_24_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 324)  (1284 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (1293 324)  (1293 324)  LC_2 Logic Functioning bit
 (43 4)  (1295 324)  (1295 324)  LC_2 Logic Functioning bit
 (52 4)  (1304 324)  (1304 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (30 5)  (1282 325)  (1282 325)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.wire_logic_cluster/lc_2/in_1
 (41 5)  (1293 325)  (1293 325)  LC_2 Logic Functioning bit
 (43 5)  (1295 325)  (1295 325)  LC_2 Logic Functioning bit
 (5 11)  (1257 331)  (1257 331)  routing T_24_20.sp4_h_l_43 <X> T_24_20.sp4_v_t_43
 (22 13)  (1274 333)  (1274 333)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1276 333)  (1276 333)  routing T_24_20.tnr_op_2 <X> T_24_20.lc_trk_g3_2


RAM_Tile_25_20

 (0 0)  (1306 320)  (1306 320)  Negative Clock bit

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (12 0)  (1318 320)  (1318 320)  routing T_25_20.sp4_h_l_46 <X> T_25_20.sp4_h_r_2
 (13 1)  (1319 321)  (1319 321)  routing T_25_20.sp4_h_l_46 <X> T_25_20.sp4_h_r_2
 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (27 4)  (1333 324)  (1333 324)  routing T_25_20.lc_trk_g3_0 <X> T_25_20.wire_bram/ram/WDATA_5
 (28 4)  (1334 324)  (1334 324)  routing T_25_20.lc_trk_g3_0 <X> T_25_20.wire_bram/ram/WDATA_5
 (29 4)  (1335 324)  (1335 324)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_5
 (38 4)  (1344 324)  (1344 324)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (8 10)  (1314 330)  (1314 330)  routing T_25_20.sp4_v_t_36 <X> T_25_20.sp4_h_l_42
 (9 10)  (1315 330)  (1315 330)  routing T_25_20.sp4_v_t_36 <X> T_25_20.sp4_h_l_42
 (10 10)  (1316 330)  (1316 330)  routing T_25_20.sp4_v_t_36 <X> T_25_20.sp4_h_l_42
 (14 10)  (1320 330)  (1320 330)  routing T_25_20.sp4_h_r_44 <X> T_25_20.lc_trk_g2_4
 (22 10)  (1328 330)  (1328 330)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1329 330)  (1329 330)  routing T_25_20.sp12_v_t_12 <X> T_25_20.lc_trk_g2_7
 (14 11)  (1320 331)  (1320 331)  routing T_25_20.sp4_h_r_44 <X> T_25_20.lc_trk_g2_4
 (15 11)  (1321 331)  (1321 331)  routing T_25_20.sp4_h_r_44 <X> T_25_20.lc_trk_g2_4
 (16 11)  (1322 331)  (1322 331)  routing T_25_20.sp4_h_r_44 <X> T_25_20.lc_trk_g2_4
 (17 11)  (1323 331)  (1323 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (4 12)  (1310 332)  (1310 332)  routing T_25_20.sp4_h_l_38 <X> T_25_20.sp4_v_b_9
 (6 12)  (1312 332)  (1312 332)  routing T_25_20.sp4_h_l_38 <X> T_25_20.sp4_v_b_9
 (28 12)  (1334 332)  (1334 332)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.wire_bram/ram/WDATA_1
 (29 12)  (1335 332)  (1335 332)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_1
 (30 12)  (1336 332)  (1336 332)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.wire_bram/ram/WDATA_1
 (5 13)  (1311 333)  (1311 333)  routing T_25_20.sp4_h_l_38 <X> T_25_20.sp4_v_b_9
 (15 13)  (1321 333)  (1321 333)  routing T_25_20.sp4_v_b_40 <X> T_25_20.lc_trk_g3_0
 (16 13)  (1322 333)  (1322 333)  routing T_25_20.sp4_v_b_40 <X> T_25_20.lc_trk_g3_0
 (17 13)  (1323 333)  (1323 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (30 13)  (1336 333)  (1336 333)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.wire_bram/ram/WDATA_1
 (40 13)  (1346 333)  (1346 333)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_1 sp12_v_b_12
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (8 14)  (1314 334)  (1314 334)  routing T_25_20.sp4_v_t_41 <X> T_25_20.sp4_h_l_47
 (9 14)  (1315 334)  (1315 334)  routing T_25_20.sp4_v_t_41 <X> T_25_20.sp4_h_l_47
 (10 14)  (1316 334)  (1316 334)  routing T_25_20.sp4_v_t_41 <X> T_25_20.sp4_h_l_47
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE


LogicTile_26_20

 (5 2)  (1353 322)  (1353 322)  routing T_26_20.sp4_v_b_0 <X> T_26_20.sp4_h_l_37
 (8 5)  (1356 325)  (1356 325)  routing T_26_20.sp4_h_l_41 <X> T_26_20.sp4_v_b_4
 (9 5)  (1357 325)  (1357 325)  routing T_26_20.sp4_h_l_41 <X> T_26_20.sp4_v_b_4
 (21 6)  (1369 326)  (1369 326)  routing T_26_20.sp4_h_l_2 <X> T_26_20.lc_trk_g1_7
 (22 6)  (1370 326)  (1370 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1371 326)  (1371 326)  routing T_26_20.sp4_h_l_2 <X> T_26_20.lc_trk_g1_7
 (24 6)  (1372 326)  (1372 326)  routing T_26_20.sp4_h_l_2 <X> T_26_20.lc_trk_g1_7
 (8 7)  (1356 327)  (1356 327)  routing T_26_20.sp4_h_l_41 <X> T_26_20.sp4_v_t_41
 (21 10)  (1369 330)  (1369 330)  routing T_26_20.sp4_v_t_18 <X> T_26_20.lc_trk_g2_7
 (22 10)  (1370 330)  (1370 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1371 330)  (1371 330)  routing T_26_20.sp4_v_t_18 <X> T_26_20.lc_trk_g2_7
 (26 10)  (1374 330)  (1374 330)  routing T_26_20.lc_trk_g2_7 <X> T_26_20.wire_logic_cluster/lc_5/in_0
 (31 10)  (1379 330)  (1379 330)  routing T_26_20.lc_trk_g1_7 <X> T_26_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1380 330)  (1380 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1382 330)  (1382 330)  routing T_26_20.lc_trk_g1_7 <X> T_26_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1384 330)  (1384 330)  LC_5 Logic Functioning bit
 (38 10)  (1386 330)  (1386 330)  LC_5 Logic Functioning bit
 (26 11)  (1374 331)  (1374 331)  routing T_26_20.lc_trk_g2_7 <X> T_26_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1376 331)  (1376 331)  routing T_26_20.lc_trk_g2_7 <X> T_26_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1377 331)  (1377 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1379 331)  (1379 331)  routing T_26_20.lc_trk_g1_7 <X> T_26_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (1385 331)  (1385 331)  LC_5 Logic Functioning bit
 (39 11)  (1387 331)  (1387 331)  LC_5 Logic Functioning bit
 (9 14)  (1357 334)  (1357 334)  routing T_26_20.sp4_v_b_10 <X> T_26_20.sp4_h_l_47


LogicTile_29_20

 (3 7)  (1513 327)  (1513 327)  routing T_29_20.sp12_h_l_23 <X> T_29_20.sp12_v_t_23


IO_Tile_33_20

 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


RAM_Tile_8_19

 (12 8)  (408 312)  (408 312)  routing T_8_19.sp4_v_b_2 <X> T_8_19.sp4_h_r_8
 (11 9)  (407 313)  (407 313)  routing T_8_19.sp4_v_b_2 <X> T_8_19.sp4_h_r_8
 (13 9)  (409 313)  (409 313)  routing T_8_19.sp4_v_b_2 <X> T_8_19.sp4_h_r_8


LogicTile_9_19

 (21 0)  (459 304)  (459 304)  routing T_9_19.wire_logic_cluster/lc_3/out <X> T_9_19.lc_trk_g0_3
 (22 0)  (460 304)  (460 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (464 304)  (464 304)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 304)  (468 304)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 304)  (471 304)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 304)  (472 304)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 304)  (473 304)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.input_2_0
 (36 0)  (474 304)  (474 304)  LC_0 Logic Functioning bit
 (37 0)  (475 304)  (475 304)  LC_0 Logic Functioning bit
 (39 0)  (477 304)  (477 304)  LC_0 Logic Functioning bit
 (43 0)  (481 304)  (481 304)  LC_0 Logic Functioning bit
 (45 0)  (483 304)  (483 304)  LC_0 Logic Functioning bit
 (27 1)  (465 305)  (465 305)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 305)  (466 305)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 305)  (467 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 305)  (468 305)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 305)  (470 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (471 305)  (471 305)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.input_2_0
 (36 1)  (474 305)  (474 305)  LC_0 Logic Functioning bit
 (38 1)  (476 305)  (476 305)  LC_0 Logic Functioning bit
 (47 1)  (485 305)  (485 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (438 306)  (438 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (1 2)  (439 306)  (439 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (459 306)  (459 306)  routing T_9_19.wire_logic_cluster/lc_7/out <X> T_9_19.lc_trk_g0_7
 (22 2)  (460 306)  (460 306)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (464 306)  (464 306)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 306)  (466 306)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 306)  (468 306)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 306)  (471 306)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 306)  (472 306)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (39 2)  (477 306)  (477 306)  LC_1 Logic Functioning bit
 (52 2)  (490 306)  (490 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (464 307)  (464 307)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 307)  (466 307)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 307)  (467 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (470 307)  (470 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (472 307)  (472 307)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.input_2_1
 (35 3)  (473 307)  (473 307)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.input_2_1
 (40 3)  (478 307)  (478 307)  LC_1 Logic Functioning bit
 (42 3)  (480 307)  (480 307)  LC_1 Logic Functioning bit
 (14 4)  (452 308)  (452 308)  routing T_9_19.sp4_h_l_5 <X> T_9_19.lc_trk_g1_0
 (26 4)  (464 308)  (464 308)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 308)  (471 308)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 308)  (472 308)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 308)  (473 308)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.input_2_2
 (36 4)  (474 308)  (474 308)  LC_2 Logic Functioning bit
 (37 4)  (475 308)  (475 308)  LC_2 Logic Functioning bit
 (39 4)  (477 308)  (477 308)  LC_2 Logic Functioning bit
 (43 4)  (481 308)  (481 308)  LC_2 Logic Functioning bit
 (45 4)  (483 308)  (483 308)  LC_2 Logic Functioning bit
 (53 4)  (491 308)  (491 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (452 309)  (452 309)  routing T_9_19.sp4_h_l_5 <X> T_9_19.lc_trk_g1_0
 (15 5)  (453 309)  (453 309)  routing T_9_19.sp4_h_l_5 <X> T_9_19.lc_trk_g1_0
 (16 5)  (454 309)  (454 309)  routing T_9_19.sp4_h_l_5 <X> T_9_19.lc_trk_g1_0
 (17 5)  (455 309)  (455 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (460 309)  (460 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 309)  (461 309)  routing T_9_19.sp4_v_b_18 <X> T_9_19.lc_trk_g1_2
 (24 5)  (462 309)  (462 309)  routing T_9_19.sp4_v_b_18 <X> T_9_19.lc_trk_g1_2
 (27 5)  (465 309)  (465 309)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 309)  (466 309)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 309)  (467 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 309)  (468 309)  routing T_9_19.lc_trk_g0_3 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 309)  (469 309)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 309)  (470 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (471 309)  (471 309)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.input_2_2
 (36 5)  (474 309)  (474 309)  LC_2 Logic Functioning bit
 (38 5)  (476 309)  (476 309)  LC_2 Logic Functioning bit
 (25 6)  (463 310)  (463 310)  routing T_9_19.wire_logic_cluster/lc_6/out <X> T_9_19.lc_trk_g1_6
 (28 6)  (466 310)  (466 310)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 310)  (467 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 310)  (468 310)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 310)  (469 310)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 310)  (471 310)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 310)  (472 310)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 310)  (474 310)  LC_3 Logic Functioning bit
 (41 6)  (479 310)  (479 310)  LC_3 Logic Functioning bit
 (43 6)  (481 310)  (481 310)  LC_3 Logic Functioning bit
 (45 6)  (483 310)  (483 310)  LC_3 Logic Functioning bit
 (15 7)  (453 311)  (453 311)  routing T_9_19.sp4_v_t_9 <X> T_9_19.lc_trk_g1_4
 (16 7)  (454 311)  (454 311)  routing T_9_19.sp4_v_t_9 <X> T_9_19.lc_trk_g1_4
 (17 7)  (455 311)  (455 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (460 311)  (460 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (464 311)  (464 311)  routing T_9_19.lc_trk_g0_3 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 311)  (467 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (470 311)  (470 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (472 311)  (472 311)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.input_2_3
 (36 7)  (474 311)  (474 311)  LC_3 Logic Functioning bit
 (40 7)  (478 311)  (478 311)  LC_3 Logic Functioning bit
 (42 7)  (480 311)  (480 311)  LC_3 Logic Functioning bit
 (3 8)  (441 312)  (441 312)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_b_1
 (3 9)  (441 313)  (441 313)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_b_1
 (17 10)  (455 314)  (455 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 314)  (456 314)  routing T_9_19.wire_logic_cluster/lc_5/out <X> T_9_19.lc_trk_g2_5
 (22 10)  (460 314)  (460 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (464 314)  (464 314)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 314)  (466 314)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 314)  (468 314)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 314)  (469 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 314)  (471 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 314)  (472 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 314)  (473 314)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.input_2_5
 (36 10)  (474 314)  (474 314)  LC_5 Logic Functioning bit
 (41 10)  (479 314)  (479 314)  LC_5 Logic Functioning bit
 (43 10)  (481 314)  (481 314)  LC_5 Logic Functioning bit
 (45 10)  (483 314)  (483 314)  LC_5 Logic Functioning bit
 (14 11)  (452 315)  (452 315)  routing T_9_19.sp4_r_v_b_36 <X> T_9_19.lc_trk_g2_4
 (17 11)  (455 315)  (455 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (459 315)  (459 315)  routing T_9_19.sp4_r_v_b_39 <X> T_9_19.lc_trk_g2_7
 (28 11)  (466 315)  (466 315)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 315)  (467 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 315)  (470 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (472 315)  (472 315)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.input_2_5
 (36 11)  (474 315)  (474 315)  LC_5 Logic Functioning bit
 (40 11)  (478 315)  (478 315)  LC_5 Logic Functioning bit
 (42 11)  (480 315)  (480 315)  LC_5 Logic Functioning bit
 (14 12)  (452 316)  (452 316)  routing T_9_19.wire_logic_cluster/lc_0/out <X> T_9_19.lc_trk_g3_0
 (17 12)  (455 316)  (455 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (463 316)  (463 316)  routing T_9_19.wire_logic_cluster/lc_2/out <X> T_9_19.lc_trk_g3_2
 (26 12)  (464 316)  (464 316)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 316)  (465 316)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 316)  (467 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 316)  (468 316)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 316)  (469 316)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 316)  (471 316)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 316)  (473 316)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.input_2_6
 (36 12)  (474 316)  (474 316)  LC_6 Logic Functioning bit
 (45 12)  (483 316)  (483 316)  LC_6 Logic Functioning bit
 (17 13)  (455 317)  (455 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (456 317)  (456 317)  routing T_9_19.sp4_r_v_b_41 <X> T_9_19.lc_trk_g3_1
 (22 13)  (460 317)  (460 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (465 317)  (465 317)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 317)  (466 317)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 317)  (467 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 317)  (468 317)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 317)  (470 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (471 317)  (471 317)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.input_2_6
 (36 13)  (474 317)  (474 317)  LC_6 Logic Functioning bit
 (37 13)  (475 317)  (475 317)  LC_6 Logic Functioning bit
 (38 13)  (476 317)  (476 317)  LC_6 Logic Functioning bit
 (41 13)  (479 317)  (479 317)  LC_6 Logic Functioning bit
 (43 13)  (481 317)  (481 317)  LC_6 Logic Functioning bit
 (17 14)  (455 318)  (455 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (464 318)  (464 318)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (466 318)  (466 318)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 318)  (467 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 318)  (468 318)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 318)  (469 318)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 318)  (470 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 318)  (471 318)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 318)  (472 318)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 318)  (473 318)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.input_2_7
 (36 14)  (474 318)  (474 318)  LC_7 Logic Functioning bit
 (41 14)  (479 318)  (479 318)  LC_7 Logic Functioning bit
 (43 14)  (481 318)  (481 318)  LC_7 Logic Functioning bit
 (45 14)  (483 318)  (483 318)  LC_7 Logic Functioning bit
 (18 15)  (456 319)  (456 319)  routing T_9_19.sp4_r_v_b_45 <X> T_9_19.lc_trk_g3_5
 (26 15)  (464 319)  (464 319)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 319)  (467 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (470 319)  (470 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (472 319)  (472 319)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.input_2_7
 (35 15)  (473 319)  (473 319)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.input_2_7
 (36 15)  (474 319)  (474 319)  LC_7 Logic Functioning bit
 (40 15)  (478 319)  (478 319)  LC_7 Logic Functioning bit
 (42 15)  (480 319)  (480 319)  LC_7 Logic Functioning bit


LogicTile_10_19

 (4 0)  (496 304)  (496 304)  routing T_10_19.sp4_v_t_37 <X> T_10_19.sp4_v_b_0
 (14 0)  (506 304)  (506 304)  routing T_10_19.wire_logic_cluster/lc_0/out <X> T_10_19.lc_trk_g0_0
 (25 0)  (517 304)  (517 304)  routing T_10_19.wire_logic_cluster/lc_2/out <X> T_10_19.lc_trk_g0_2
 (27 0)  (519 304)  (519 304)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 304)  (520 304)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 304)  (522 304)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 304)  (523 304)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 304)  (528 304)  LC_0 Logic Functioning bit
 (41 0)  (533 304)  (533 304)  LC_0 Logic Functioning bit
 (43 0)  (535 304)  (535 304)  LC_0 Logic Functioning bit
 (45 0)  (537 304)  (537 304)  LC_0 Logic Functioning bit
 (53 0)  (545 304)  (545 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (509 305)  (509 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (514 305)  (514 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 305)  (523 305)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (527 305)  (527 305)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.input_2_0
 (36 1)  (528 305)  (528 305)  LC_0 Logic Functioning bit
 (40 1)  (532 305)  (532 305)  LC_0 Logic Functioning bit
 (42 1)  (534 305)  (534 305)  LC_0 Logic Functioning bit
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (503 306)  (503 306)  routing T_10_19.sp4_h_r_8 <X> T_10_19.sp4_v_t_39
 (13 2)  (505 306)  (505 306)  routing T_10_19.sp4_h_r_8 <X> T_10_19.sp4_v_t_39
 (14 2)  (506 306)  (506 306)  routing T_10_19.wire_logic_cluster/lc_4/out <X> T_10_19.lc_trk_g0_4
 (21 2)  (513 306)  (513 306)  routing T_10_19.wire_logic_cluster/lc_7/out <X> T_10_19.lc_trk_g0_7
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (517 306)  (517 306)  routing T_10_19.sp4_v_t_3 <X> T_10_19.lc_trk_g0_6
 (26 2)  (518 306)  (518 306)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 306)  (519 306)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 306)  (520 306)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 306)  (523 306)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 306)  (525 306)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 306)  (526 306)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 306)  (528 306)  LC_1 Logic Functioning bit
 (45 2)  (537 306)  (537 306)  LC_1 Logic Functioning bit
 (46 2)  (538 306)  (538 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (12 3)  (504 307)  (504 307)  routing T_10_19.sp4_h_r_8 <X> T_10_19.sp4_v_t_39
 (17 3)  (509 307)  (509 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (514 307)  (514 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (515 307)  (515 307)  routing T_10_19.sp4_v_t_3 <X> T_10_19.lc_trk_g0_6
 (25 3)  (517 307)  (517 307)  routing T_10_19.sp4_v_t_3 <X> T_10_19.lc_trk_g0_6
 (28 3)  (520 307)  (520 307)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 307)  (524 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (525 307)  (525 307)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.input_2_1
 (36 3)  (528 307)  (528 307)  LC_1 Logic Functioning bit
 (37 3)  (529 307)  (529 307)  LC_1 Logic Functioning bit
 (38 3)  (530 307)  (530 307)  LC_1 Logic Functioning bit
 (41 3)  (533 307)  (533 307)  LC_1 Logic Functioning bit
 (43 3)  (535 307)  (535 307)  LC_1 Logic Functioning bit
 (53 3)  (545 307)  (545 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (497 308)  (497 308)  routing T_10_19.sp4_v_t_38 <X> T_10_19.sp4_h_r_3
 (15 4)  (507 308)  (507 308)  routing T_10_19.top_op_1 <X> T_10_19.lc_trk_g1_1
 (17 4)  (509 308)  (509 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (519 308)  (519 308)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 308)  (520 308)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 308)  (522 308)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 308)  (523 308)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 308)  (525 308)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 308)  (527 308)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.input_2_2
 (36 4)  (528 308)  (528 308)  LC_2 Logic Functioning bit
 (41 4)  (533 308)  (533 308)  LC_2 Logic Functioning bit
 (43 4)  (535 308)  (535 308)  LC_2 Logic Functioning bit
 (45 4)  (537 308)  (537 308)  LC_2 Logic Functioning bit
 (18 5)  (510 309)  (510 309)  routing T_10_19.top_op_1 <X> T_10_19.lc_trk_g1_1
 (22 5)  (514 309)  (514 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (517 309)  (517 309)  routing T_10_19.sp4_r_v_b_26 <X> T_10_19.lc_trk_g1_2
 (26 5)  (518 309)  (518 309)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 309)  (523 309)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 309)  (524 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (526 309)  (526 309)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.input_2_2
 (36 5)  (528 309)  (528 309)  LC_2 Logic Functioning bit
 (40 5)  (532 309)  (532 309)  LC_2 Logic Functioning bit
 (42 5)  (534 309)  (534 309)  LC_2 Logic Functioning bit
 (15 6)  (507 310)  (507 310)  routing T_10_19.sp4_v_b_21 <X> T_10_19.lc_trk_g1_5
 (16 6)  (508 310)  (508 310)  routing T_10_19.sp4_v_b_21 <X> T_10_19.lc_trk_g1_5
 (17 6)  (509 310)  (509 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (28 6)  (520 310)  (520 310)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 310)  (526 310)  routing T_10_19.lc_trk_g1_1 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (38 6)  (530 310)  (530 310)  LC_3 Logic Functioning bit
 (41 6)  (533 310)  (533 310)  LC_3 Logic Functioning bit
 (43 6)  (535 310)  (535 310)  LC_3 Logic Functioning bit
 (47 6)  (539 310)  (539 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (519 311)  (519 311)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 311)  (520 311)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 311)  (522 311)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (37 7)  (529 311)  (529 311)  LC_3 Logic Functioning bit
 (39 7)  (531 311)  (531 311)  LC_3 Logic Functioning bit
 (41 7)  (533 311)  (533 311)  LC_3 Logic Functioning bit
 (43 7)  (535 311)  (535 311)  LC_3 Logic Functioning bit
 (6 8)  (498 312)  (498 312)  routing T_10_19.sp4_v_t_38 <X> T_10_19.sp4_v_b_6
 (14 8)  (506 312)  (506 312)  routing T_10_19.rgt_op_0 <X> T_10_19.lc_trk_g2_0
 (15 8)  (507 312)  (507 312)  routing T_10_19.rgt_op_1 <X> T_10_19.lc_trk_g2_1
 (17 8)  (509 312)  (509 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (510 312)  (510 312)  routing T_10_19.rgt_op_1 <X> T_10_19.lc_trk_g2_1
 (25 8)  (517 312)  (517 312)  routing T_10_19.bnl_op_2 <X> T_10_19.lc_trk_g2_2
 (26 8)  (518 312)  (518 312)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 312)  (519 312)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 312)  (520 312)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 312)  (521 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 312)  (522 312)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 312)  (523 312)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 312)  (525 312)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 312)  (527 312)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.input_2_4
 (36 8)  (528 312)  (528 312)  LC_4 Logic Functioning bit
 (41 8)  (533 312)  (533 312)  LC_4 Logic Functioning bit
 (43 8)  (535 312)  (535 312)  LC_4 Logic Functioning bit
 (45 8)  (537 312)  (537 312)  LC_4 Logic Functioning bit
 (5 9)  (497 313)  (497 313)  routing T_10_19.sp4_v_t_38 <X> T_10_19.sp4_v_b_6
 (15 9)  (507 313)  (507 313)  routing T_10_19.rgt_op_0 <X> T_10_19.lc_trk_g2_0
 (17 9)  (509 313)  (509 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (514 313)  (514 313)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (517 313)  (517 313)  routing T_10_19.bnl_op_2 <X> T_10_19.lc_trk_g2_2
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 313)  (523 313)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 313)  (524 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (527 313)  (527 313)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.input_2_4
 (36 9)  (528 313)  (528 313)  LC_4 Logic Functioning bit
 (40 9)  (532 313)  (532 313)  LC_4 Logic Functioning bit
 (42 9)  (534 313)  (534 313)  LC_4 Logic Functioning bit
 (17 10)  (509 314)  (509 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (514 314)  (514 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (515 314)  (515 314)  routing T_10_19.sp12_v_t_12 <X> T_10_19.lc_trk_g2_7
 (18 11)  (510 315)  (510 315)  routing T_10_19.sp4_r_v_b_37 <X> T_10_19.lc_trk_g2_5
 (12 12)  (504 316)  (504 316)  routing T_10_19.sp4_v_b_5 <X> T_10_19.sp4_h_r_11
 (14 12)  (506 316)  (506 316)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g3_0
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 316)  (510 316)  routing T_10_19.wire_logic_cluster/lc_1/out <X> T_10_19.lc_trk_g3_1
 (26 12)  (518 316)  (518 316)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 316)  (519 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 316)  (520 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 316)  (521 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 316)  (522 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 316)  (523 316)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 316)  (525 316)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 316)  (528 316)  LC_6 Logic Functioning bit
 (41 12)  (533 316)  (533 316)  LC_6 Logic Functioning bit
 (43 12)  (535 316)  (535 316)  LC_6 Logic Functioning bit
 (45 12)  (537 316)  (537 316)  LC_6 Logic Functioning bit
 (11 13)  (503 317)  (503 317)  routing T_10_19.sp4_v_b_5 <X> T_10_19.sp4_h_r_11
 (13 13)  (505 317)  (505 317)  routing T_10_19.sp4_v_b_5 <X> T_10_19.sp4_h_r_11
 (15 13)  (507 317)  (507 317)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g3_0
 (16 13)  (508 317)  (508 317)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g3_0
 (17 13)  (509 317)  (509 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (27 13)  (519 317)  (519 317)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 317)  (520 317)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 317)  (521 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 317)  (522 317)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 317)  (524 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (525 317)  (525 317)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.input_2_6
 (37 13)  (529 317)  (529 317)  LC_6 Logic Functioning bit
 (41 13)  (533 317)  (533 317)  LC_6 Logic Functioning bit
 (43 13)  (535 317)  (535 317)  LC_6 Logic Functioning bit
 (48 13)  (540 317)  (540 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (543 317)  (543 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (506 318)  (506 318)  routing T_10_19.sp4_v_b_36 <X> T_10_19.lc_trk_g3_4
 (17 14)  (509 318)  (509 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (517 318)  (517 318)  routing T_10_19.wire_logic_cluster/lc_6/out <X> T_10_19.lc_trk_g3_6
 (27 14)  (519 318)  (519 318)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 318)  (520 318)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 318)  (522 318)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 318)  (527 318)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.input_2_7
 (36 14)  (528 318)  (528 318)  LC_7 Logic Functioning bit
 (37 14)  (529 318)  (529 318)  LC_7 Logic Functioning bit
 (38 14)  (530 318)  (530 318)  LC_7 Logic Functioning bit
 (42 14)  (534 318)  (534 318)  LC_7 Logic Functioning bit
 (45 14)  (537 318)  (537 318)  LC_7 Logic Functioning bit
 (52 14)  (544 318)  (544 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (506 319)  (506 319)  routing T_10_19.sp4_v_b_36 <X> T_10_19.lc_trk_g3_4
 (16 15)  (508 319)  (508 319)  routing T_10_19.sp4_v_b_36 <X> T_10_19.lc_trk_g3_4
 (17 15)  (509 319)  (509 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (510 319)  (510 319)  routing T_10_19.sp4_r_v_b_45 <X> T_10_19.lc_trk_g3_5
 (22 15)  (514 319)  (514 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (518 319)  (518 319)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 319)  (519 319)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (524 319)  (524 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (527 319)  (527 319)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.input_2_7
 (36 15)  (528 319)  (528 319)  LC_7 Logic Functioning bit
 (37 15)  (529 319)  (529 319)  LC_7 Logic Functioning bit
 (42 15)  (534 319)  (534 319)  LC_7 Logic Functioning bit
 (43 15)  (535 319)  (535 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (21 0)  (567 304)  (567 304)  routing T_11_19.wire_logic_cluster/lc_3/out <X> T_11_19.lc_trk_g0_3
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (572 304)  (572 304)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 304)  (573 304)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 304)  (579 304)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 304)  (581 304)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.input_2_0
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (41 0)  (587 304)  (587 304)  LC_0 Logic Functioning bit
 (43 0)  (589 304)  (589 304)  LC_0 Logic Functioning bit
 (45 0)  (591 304)  (591 304)  LC_0 Logic Functioning bit
 (15 1)  (561 305)  (561 305)  routing T_11_19.bot_op_0 <X> T_11_19.lc_trk_g0_0
 (17 1)  (563 305)  (563 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (27 1)  (573 305)  (573 305)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 305)  (574 305)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 305)  (577 305)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (580 305)  (580 305)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.input_2_0
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (41 1)  (587 305)  (587 305)  LC_0 Logic Functioning bit
 (43 1)  (589 305)  (589 305)  LC_0 Logic Functioning bit
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (563 306)  (563 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (564 306)  (564 306)  routing T_11_19.wire_logic_cluster/lc_5/out <X> T_11_19.lc_trk_g0_5
 (25 2)  (571 306)  (571 306)  routing T_11_19.sp4_h_r_14 <X> T_11_19.lc_trk_g0_6
 (27 2)  (573 306)  (573 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 306)  (577 306)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 306)  (580 306)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 306)  (581 306)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.input_2_1
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (45 2)  (591 306)  (591 306)  LC_1 Logic Functioning bit
 (10 3)  (556 307)  (556 307)  routing T_11_19.sp4_h_l_45 <X> T_11_19.sp4_v_t_36
 (22 3)  (568 307)  (568 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (569 307)  (569 307)  routing T_11_19.sp4_h_r_14 <X> T_11_19.lc_trk_g0_6
 (24 3)  (570 307)  (570 307)  routing T_11_19.sp4_h_r_14 <X> T_11_19.lc_trk_g0_6
 (26 3)  (572 307)  (572 307)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 307)  (578 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (579 307)  (579 307)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.input_2_1
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (38 3)  (584 307)  (584 307)  LC_1 Logic Functioning bit
 (41 3)  (587 307)  (587 307)  LC_1 Logic Functioning bit
 (43 3)  (589 307)  (589 307)  LC_1 Logic Functioning bit
 (53 3)  (599 307)  (599 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (551 308)  (551 308)  routing T_11_19.sp4_v_t_38 <X> T_11_19.sp4_h_r_3
 (13 4)  (559 308)  (559 308)  routing T_11_19.sp4_v_t_40 <X> T_11_19.sp4_v_b_5
 (14 4)  (560 308)  (560 308)  routing T_11_19.wire_logic_cluster/lc_0/out <X> T_11_19.lc_trk_g1_0
 (25 4)  (571 308)  (571 308)  routing T_11_19.lft_op_2 <X> T_11_19.lc_trk_g1_2
 (27 4)  (573 308)  (573 308)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 308)  (574 308)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 308)  (576 308)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 308)  (577 308)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 308)  (580 308)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 308)  (582 308)  LC_2 Logic Functioning bit
 (38 4)  (584 308)  (584 308)  LC_2 Logic Functioning bit
 (47 4)  (593 308)  (593 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (570 309)  (570 309)  routing T_11_19.lft_op_2 <X> T_11_19.lc_trk_g1_2
 (36 5)  (582 309)  (582 309)  LC_2 Logic Functioning bit
 (38 5)  (584 309)  (584 309)  LC_2 Logic Functioning bit
 (46 5)  (592 309)  (592 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (560 310)  (560 310)  routing T_11_19.wire_logic_cluster/lc_4/out <X> T_11_19.lc_trk_g1_4
 (16 6)  (562 310)  (562 310)  routing T_11_19.sp4_v_b_13 <X> T_11_19.lc_trk_g1_5
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (564 310)  (564 310)  routing T_11_19.sp4_v_b_13 <X> T_11_19.lc_trk_g1_5
 (21 6)  (567 310)  (567 310)  routing T_11_19.wire_logic_cluster/lc_7/out <X> T_11_19.lc_trk_g1_7
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (572 310)  (572 310)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 310)  (579 310)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 310)  (582 310)  LC_3 Logic Functioning bit
 (38 6)  (584 310)  (584 310)  LC_3 Logic Functioning bit
 (42 6)  (588 310)  (588 310)  LC_3 Logic Functioning bit
 (43 6)  (589 310)  (589 310)  LC_3 Logic Functioning bit
 (45 6)  (591 310)  (591 310)  LC_3 Logic Functioning bit
 (47 6)  (593 310)  (593 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (564 311)  (564 311)  routing T_11_19.sp4_v_b_13 <X> T_11_19.lc_trk_g1_5
 (26 7)  (572 311)  (572 311)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 311)  (573 311)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 311)  (574 311)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 311)  (578 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 311)  (581 311)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.input_2_3
 (42 7)  (588 311)  (588 311)  LC_3 Logic Functioning bit
 (43 7)  (589 311)  (589 311)  LC_3 Logic Functioning bit
 (6 8)  (552 312)  (552 312)  routing T_11_19.sp4_v_t_38 <X> T_11_19.sp4_v_b_6
 (15 8)  (561 312)  (561 312)  routing T_11_19.sp4_v_t_28 <X> T_11_19.lc_trk_g2_1
 (16 8)  (562 312)  (562 312)  routing T_11_19.sp4_v_t_28 <X> T_11_19.lc_trk_g2_1
 (17 8)  (563 312)  (563 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (569 312)  (569 312)  routing T_11_19.sp12_v_b_19 <X> T_11_19.lc_trk_g2_3
 (26 8)  (572 312)  (572 312)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 312)  (574 312)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 312)  (577 312)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 312)  (581 312)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_4
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (37 8)  (583 312)  (583 312)  LC_4 Logic Functioning bit
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (45 8)  (591 312)  (591 312)  LC_4 Logic Functioning bit
 (46 8)  (592 312)  (592 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (551 313)  (551 313)  routing T_11_19.sp4_v_t_38 <X> T_11_19.sp4_v_b_6
 (15 9)  (561 313)  (561 313)  routing T_11_19.sp4_v_t_29 <X> T_11_19.lc_trk_g2_0
 (16 9)  (562 313)  (562 313)  routing T_11_19.sp4_v_t_29 <X> T_11_19.lc_trk_g2_0
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (567 313)  (567 313)  routing T_11_19.sp12_v_b_19 <X> T_11_19.lc_trk_g2_3
 (27 9)  (573 313)  (573 313)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 313)  (574 313)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 313)  (578 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (579 313)  (579 313)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_4
 (34 9)  (580 313)  (580 313)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_4
 (35 9)  (581 313)  (581 313)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_4
 (36 9)  (582 313)  (582 313)  LC_4 Logic Functioning bit
 (37 9)  (583 313)  (583 313)  LC_4 Logic Functioning bit
 (38 9)  (584 313)  (584 313)  LC_4 Logic Functioning bit
 (39 9)  (585 313)  (585 313)  LC_4 Logic Functioning bit
 (43 9)  (589 313)  (589 313)  LC_4 Logic Functioning bit
 (51 9)  (597 313)  (597 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (16 10)  (562 314)  (562 314)  routing T_11_19.sp4_v_t_16 <X> T_11_19.lc_trk_g2_5
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (564 314)  (564 314)  routing T_11_19.sp4_v_t_16 <X> T_11_19.lc_trk_g2_5
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (569 314)  (569 314)  routing T_11_19.sp4_v_b_47 <X> T_11_19.lc_trk_g2_7
 (24 10)  (570 314)  (570 314)  routing T_11_19.sp4_v_b_47 <X> T_11_19.lc_trk_g2_7
 (25 10)  (571 314)  (571 314)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g2_6
 (26 10)  (572 314)  (572 314)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 314)  (574 314)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 314)  (579 314)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 314)  (581 314)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.input_2_5
 (36 10)  (582 314)  (582 314)  LC_5 Logic Functioning bit
 (38 10)  (584 314)  (584 314)  LC_5 Logic Functioning bit
 (42 10)  (588 314)  (588 314)  LC_5 Logic Functioning bit
 (43 10)  (589 314)  (589 314)  LC_5 Logic Functioning bit
 (45 10)  (591 314)  (591 314)  LC_5 Logic Functioning bit
 (53 10)  (599 314)  (599 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (572 315)  (572 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 315)  (576 315)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 315)  (578 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (42 11)  (588 315)  (588 315)  LC_5 Logic Functioning bit
 (43 11)  (589 315)  (589 315)  LC_5 Logic Functioning bit
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 316)  (564 316)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g3_1
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 316)  (574 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 316)  (576 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 316)  (579 316)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 316)  (581 316)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_6
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (37 12)  (583 316)  (583 316)  LC_6 Logic Functioning bit
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (42 12)  (588 316)  (588 316)  LC_6 Logic Functioning bit
 (45 12)  (591 316)  (591 316)  LC_6 Logic Functioning bit
 (28 13)  (574 317)  (574 317)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 317)  (576 317)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 317)  (578 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 317)  (579 317)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_6
 (35 13)  (581 317)  (581 317)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_6
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (43 13)  (589 317)  (589 317)  LC_6 Logic Functioning bit
 (13 14)  (559 318)  (559 318)  routing T_11_19.sp4_h_r_11 <X> T_11_19.sp4_v_t_46
 (15 14)  (561 318)  (561 318)  routing T_11_19.sp4_v_t_32 <X> T_11_19.lc_trk_g3_5
 (16 14)  (562 318)  (562 318)  routing T_11_19.sp4_v_t_32 <X> T_11_19.lc_trk_g3_5
 (17 14)  (563 318)  (563 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (567 318)  (567 318)  routing T_11_19.sp4_v_t_26 <X> T_11_19.lc_trk_g3_7
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 318)  (569 318)  routing T_11_19.sp4_v_t_26 <X> T_11_19.lc_trk_g3_7
 (26 14)  (572 318)  (572 318)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 318)  (576 318)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 318)  (580 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (37 14)  (583 318)  (583 318)  LC_7 Logic Functioning bit
 (39 14)  (585 318)  (585 318)  LC_7 Logic Functioning bit
 (43 14)  (589 318)  (589 318)  LC_7 Logic Functioning bit
 (45 14)  (591 318)  (591 318)  LC_7 Logic Functioning bit
 (53 14)  (599 318)  (599 318)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (12 15)  (558 319)  (558 319)  routing T_11_19.sp4_h_r_11 <X> T_11_19.sp4_v_t_46
 (14 15)  (560 319)  (560 319)  routing T_11_19.tnl_op_4 <X> T_11_19.lc_trk_g3_4
 (15 15)  (561 319)  (561 319)  routing T_11_19.tnl_op_4 <X> T_11_19.lc_trk_g3_4
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (567 319)  (567 319)  routing T_11_19.sp4_v_t_26 <X> T_11_19.lc_trk_g3_7
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (571 319)  (571 319)  routing T_11_19.sp4_r_v_b_46 <X> T_11_19.lc_trk_g3_6
 (26 15)  (572 319)  (572 319)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 319)  (573 319)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 319)  (574 319)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 319)  (576 319)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (580 319)  (580 319)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.input_2_7
 (35 15)  (581 319)  (581 319)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.input_2_7
 (36 15)  (582 319)  (582 319)  LC_7 Logic Functioning bit
 (37 15)  (583 319)  (583 319)  LC_7 Logic Functioning bit
 (38 15)  (584 319)  (584 319)  LC_7 Logic Functioning bit
 (39 15)  (585 319)  (585 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (14 0)  (614 304)  (614 304)  routing T_12_19.wire_logic_cluster/lc_0/out <X> T_12_19.lc_trk_g0_0
 (21 0)  (621 304)  (621 304)  routing T_12_19.lft_op_3 <X> T_12_19.lc_trk_g0_3
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 304)  (624 304)  routing T_12_19.lft_op_3 <X> T_12_19.lc_trk_g0_3
 (25 0)  (625 304)  (625 304)  routing T_12_19.wire_logic_cluster/lc_2/out <X> T_12_19.lc_trk_g0_2
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 304)  (630 304)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 304)  (635 304)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.input_2_0
 (37 0)  (637 304)  (637 304)  LC_0 Logic Functioning bit
 (41 0)  (641 304)  (641 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (45 0)  (645 304)  (645 304)  LC_0 Logic Functioning bit
 (47 0)  (647 304)  (647 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (622 305)  (622 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 305)  (630 305)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 305)  (633 305)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.input_2_0
 (37 1)  (637 305)  (637 305)  LC_0 Logic Functioning bit
 (40 1)  (640 305)  (640 305)  LC_0 Logic Functioning bit
 (42 1)  (642 305)  (642 305)  LC_0 Logic Functioning bit
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 306)  (614 306)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g0_4
 (21 2)  (621 306)  (621 306)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g0_7
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (623 306)  (623 306)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g0_7
 (24 2)  (624 306)  (624 306)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g0_7
 (25 2)  (625 306)  (625 306)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g0_6
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (621 307)  (621 307)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g0_7
 (22 3)  (622 307)  (622 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (623 307)  (623 307)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g0_6
 (24 3)  (624 307)  (624 307)  routing T_12_19.sp4_h_r_14 <X> T_12_19.lc_trk_g0_6
 (21 4)  (621 308)  (621 308)  routing T_12_19.wire_logic_cluster/lc_3/out <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 308)  (625 308)  routing T_12_19.sp12_h_r_2 <X> T_12_19.lc_trk_g1_2
 (28 4)  (628 308)  (628 308)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 308)  (630 308)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 308)  (631 308)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 308)  (636 308)  LC_2 Logic Functioning bit
 (37 4)  (637 308)  (637 308)  LC_2 Logic Functioning bit
 (38 4)  (638 308)  (638 308)  LC_2 Logic Functioning bit
 (41 4)  (641 308)  (641 308)  LC_2 Logic Functioning bit
 (42 4)  (642 308)  (642 308)  LC_2 Logic Functioning bit
 (43 4)  (643 308)  (643 308)  LC_2 Logic Functioning bit
 (45 4)  (645 308)  (645 308)  LC_2 Logic Functioning bit
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (624 309)  (624 309)  routing T_12_19.sp12_h_r_2 <X> T_12_19.lc_trk_g1_2
 (25 5)  (625 309)  (625 309)  routing T_12_19.sp12_h_r_2 <X> T_12_19.lc_trk_g1_2
 (26 5)  (626 309)  (626 309)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 309)  (628 309)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 309)  (630 309)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 309)  (631 309)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 309)  (632 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (635 309)  (635 309)  routing T_12_19.lc_trk_g0_2 <X> T_12_19.input_2_2
 (37 5)  (637 309)  (637 309)  LC_2 Logic Functioning bit
 (41 5)  (641 309)  (641 309)  LC_2 Logic Functioning bit
 (42 5)  (642 309)  (642 309)  LC_2 Logic Functioning bit
 (43 5)  (643 309)  (643 309)  LC_2 Logic Functioning bit
 (48 5)  (648 309)  (648 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (604 310)  (604 310)  routing T_12_19.sp4_v_b_3 <X> T_12_19.sp4_v_t_38
 (12 6)  (612 310)  (612 310)  routing T_12_19.sp4_v_t_46 <X> T_12_19.sp4_h_l_40
 (13 6)  (613 310)  (613 310)  routing T_12_19.sp4_h_r_5 <X> T_12_19.sp4_v_t_40
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.wire_logic_cluster/lc_5/out <X> T_12_19.lc_trk_g1_5
 (25 6)  (625 310)  (625 310)  routing T_12_19.lft_op_6 <X> T_12_19.lc_trk_g1_6
 (26 6)  (626 310)  (626 310)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 310)  (627 310)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (41 6)  (641 310)  (641 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (45 6)  (645 310)  (645 310)  LC_3 Logic Functioning bit
 (8 7)  (608 311)  (608 311)  routing T_12_19.sp4_h_r_10 <X> T_12_19.sp4_v_t_41
 (9 7)  (609 311)  (609 311)  routing T_12_19.sp4_h_r_10 <X> T_12_19.sp4_v_t_41
 (10 7)  (610 311)  (610 311)  routing T_12_19.sp4_h_r_10 <X> T_12_19.sp4_v_t_41
 (11 7)  (611 311)  (611 311)  routing T_12_19.sp4_v_t_46 <X> T_12_19.sp4_h_l_40
 (12 7)  (612 311)  (612 311)  routing T_12_19.sp4_h_r_5 <X> T_12_19.sp4_v_t_40
 (13 7)  (613 311)  (613 311)  routing T_12_19.sp4_v_t_46 <X> T_12_19.sp4_h_l_40
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 311)  (624 311)  routing T_12_19.lft_op_6 <X> T_12_19.lc_trk_g1_6
 (26 7)  (626 311)  (626 311)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 311)  (632 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (633 311)  (633 311)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.input_2_3
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (41 7)  (641 311)  (641 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit
 (52 7)  (652 311)  (652 311)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (6 8)  (606 312)  (606 312)  routing T_12_19.sp4_h_r_1 <X> T_12_19.sp4_v_b_6
 (15 8)  (615 312)  (615 312)  routing T_12_19.sp4_h_r_25 <X> T_12_19.lc_trk_g2_1
 (16 8)  (616 312)  (616 312)  routing T_12_19.sp4_h_r_25 <X> T_12_19.lc_trk_g2_1
 (17 8)  (617 312)  (617 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (627 312)  (627 312)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 312)  (628 312)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (635 312)  (635 312)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.input_2_4
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (37 8)  (637 312)  (637 312)  LC_4 Logic Functioning bit
 (38 8)  (638 312)  (638 312)  LC_4 Logic Functioning bit
 (42 8)  (642 312)  (642 312)  LC_4 Logic Functioning bit
 (45 8)  (645 312)  (645 312)  LC_4 Logic Functioning bit
 (47 8)  (647 312)  (647 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (53 8)  (653 312)  (653 312)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (10 9)  (610 313)  (610 313)  routing T_12_19.sp4_h_r_2 <X> T_12_19.sp4_v_b_7
 (13 9)  (613 313)  (613 313)  routing T_12_19.sp4_v_t_38 <X> T_12_19.sp4_h_r_8
 (18 9)  (618 313)  (618 313)  routing T_12_19.sp4_h_r_25 <X> T_12_19.lc_trk_g2_1
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (626 313)  (626 313)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 313)  (627 313)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 313)  (628 313)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 313)  (631 313)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 313)  (632 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (37 9)  (637 313)  (637 313)  LC_4 Logic Functioning bit
 (42 9)  (642 313)  (642 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (21 10)  (621 314)  (621 314)  routing T_12_19.sp4_v_t_26 <X> T_12_19.lc_trk_g2_7
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (623 314)  (623 314)  routing T_12_19.sp4_v_t_26 <X> T_12_19.lc_trk_g2_7
 (27 10)  (627 314)  (627 314)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 314)  (628 314)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 314)  (634 314)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 314)  (635 314)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.input_2_5
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (37 10)  (637 314)  (637 314)  LC_5 Logic Functioning bit
 (39 10)  (639 314)  (639 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (45 10)  (645 314)  (645 314)  LC_5 Logic Functioning bit
 (14 11)  (614 315)  (614 315)  routing T_12_19.sp4_h_l_17 <X> T_12_19.lc_trk_g2_4
 (15 11)  (615 315)  (615 315)  routing T_12_19.sp4_h_l_17 <X> T_12_19.lc_trk_g2_4
 (16 11)  (616 315)  (616 315)  routing T_12_19.sp4_h_l_17 <X> T_12_19.lc_trk_g2_4
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (621 315)  (621 315)  routing T_12_19.sp4_v_t_26 <X> T_12_19.lc_trk_g2_7
 (27 11)  (627 315)  (627 315)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 315)  (628 315)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 315)  (630 315)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 315)  (632 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (634 315)  (634 315)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.input_2_5
 (35 11)  (635 315)  (635 315)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.input_2_5
 (36 11)  (636 315)  (636 315)  LC_5 Logic Functioning bit
 (37 11)  (637 315)  (637 315)  LC_5 Logic Functioning bit
 (38 11)  (638 315)  (638 315)  LC_5 Logic Functioning bit
 (39 11)  (639 315)  (639 315)  LC_5 Logic Functioning bit
 (53 11)  (653 315)  (653 315)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (8 12)  (608 316)  (608 316)  routing T_12_19.sp4_v_b_10 <X> T_12_19.sp4_h_r_10
 (9 12)  (609 316)  (609 316)  routing T_12_19.sp4_v_b_10 <X> T_12_19.sp4_h_r_10
 (16 12)  (616 316)  (616 316)  routing T_12_19.sp4_v_b_33 <X> T_12_19.lc_trk_g3_1
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.sp4_v_b_33 <X> T_12_19.lc_trk_g3_1
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 316)  (623 316)  routing T_12_19.sp4_h_r_27 <X> T_12_19.lc_trk_g3_3
 (24 12)  (624 316)  (624 316)  routing T_12_19.sp4_h_r_27 <X> T_12_19.lc_trk_g3_3
 (26 12)  (626 316)  (626 316)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 316)  (627 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 316)  (628 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (41 12)  (641 316)  (641 316)  LC_6 Logic Functioning bit
 (43 12)  (643 316)  (643 316)  LC_6 Logic Functioning bit
 (45 12)  (645 316)  (645 316)  LC_6 Logic Functioning bit
 (47 12)  (647 316)  (647 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (615 317)  (615 317)  routing T_12_19.sp4_v_t_29 <X> T_12_19.lc_trk_g3_0
 (16 13)  (616 317)  (616 317)  routing T_12_19.sp4_v_t_29 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (618 317)  (618 317)  routing T_12_19.sp4_v_b_33 <X> T_12_19.lc_trk_g3_1
 (21 13)  (621 317)  (621 317)  routing T_12_19.sp4_h_r_27 <X> T_12_19.lc_trk_g3_3
 (26 13)  (626 317)  (626 317)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 317)  (630 317)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 317)  (632 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (633 317)  (633 317)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.input_2_6
 (34 13)  (634 317)  (634 317)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.input_2_6
 (36 13)  (636 317)  (636 317)  LC_6 Logic Functioning bit
 (37 13)  (637 317)  (637 317)  LC_6 Logic Functioning bit
 (38 13)  (638 317)  (638 317)  LC_6 Logic Functioning bit
 (41 13)  (641 317)  (641 317)  LC_6 Logic Functioning bit
 (43 13)  (643 317)  (643 317)  LC_6 Logic Functioning bit
 (3 14)  (603 318)  (603 318)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_v_t_22
 (4 14)  (604 318)  (604 318)  routing T_12_19.sp4_h_r_3 <X> T_12_19.sp4_v_t_44
 (6 14)  (606 318)  (606 318)  routing T_12_19.sp4_h_r_3 <X> T_12_19.sp4_v_t_44
 (21 14)  (621 318)  (621 318)  routing T_12_19.sp4_v_t_26 <X> T_12_19.lc_trk_g3_7
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 318)  (623 318)  routing T_12_19.sp4_v_t_26 <X> T_12_19.lc_trk_g3_7
 (25 14)  (625 318)  (625 318)  routing T_12_19.wire_logic_cluster/lc_6/out <X> T_12_19.lc_trk_g3_6
 (3 15)  (603 319)  (603 319)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_v_t_22
 (5 15)  (605 319)  (605 319)  routing T_12_19.sp4_h_r_3 <X> T_12_19.sp4_v_t_44
 (8 15)  (608 319)  (608 319)  routing T_12_19.sp4_h_r_4 <X> T_12_19.sp4_v_t_47
 (9 15)  (609 319)  (609 319)  routing T_12_19.sp4_h_r_4 <X> T_12_19.sp4_v_t_47
 (10 15)  (610 319)  (610 319)  routing T_12_19.sp4_h_r_4 <X> T_12_19.sp4_v_t_47
 (21 15)  (621 319)  (621 319)  routing T_12_19.sp4_v_t_26 <X> T_12_19.lc_trk_g3_7
 (22 15)  (622 319)  (622 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_19

 (4 0)  (658 304)  (658 304)  routing T_13_19.sp4_v_t_37 <X> T_13_19.sp4_v_b_0
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 304)  (678 304)  routing T_13_19.top_op_3 <X> T_13_19.lc_trk_g0_3
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 304)  (689 304)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.input_2_0
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (47 0)  (701 304)  (701 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (705 304)  (705 304)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (14 1)  (668 305)  (668 305)  routing T_13_19.sp4_r_v_b_35 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (675 305)  (675 305)  routing T_13_19.top_op_3 <X> T_13_19.lc_trk_g0_3
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (677 305)  (677 305)  routing T_13_19.sp12_h_l_17 <X> T_13_19.lc_trk_g0_2
 (25 1)  (679 305)  (679 305)  routing T_13_19.sp12_h_l_17 <X> T_13_19.lc_trk_g0_2
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 305)  (684 305)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (689 305)  (689 305)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.input_2_0
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (665 306)  (665 306)  routing T_13_19.sp4_v_b_6 <X> T_13_19.sp4_v_t_39
 (13 2)  (667 306)  (667 306)  routing T_13_19.sp4_v_b_6 <X> T_13_19.sp4_v_t_39
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (677 306)  (677 306)  routing T_13_19.sp4_v_b_23 <X> T_13_19.lc_trk_g0_7
 (24 2)  (678 306)  (678 306)  routing T_13_19.sp4_v_b_23 <X> T_13_19.lc_trk_g0_7
 (27 2)  (681 306)  (681 306)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 306)  (682 306)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 306)  (685 306)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 306)  (689 306)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_1
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (40 2)  (694 306)  (694 306)  LC_1 Logic Functioning bit
 (42 2)  (696 306)  (696 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (53 2)  (707 306)  (707 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (679 307)  (679 307)  routing T_13_19.sp4_r_v_b_30 <X> T_13_19.lc_trk_g0_6
 (27 3)  (681 307)  (681 307)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (687 307)  (687 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_1
 (34 3)  (688 307)  (688 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_1
 (35 3)  (689 307)  (689 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_1
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (40 3)  (694 307)  (694 307)  LC_1 Logic Functioning bit
 (41 3)  (695 307)  (695 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (43 3)  (697 307)  (697 307)  LC_1 Logic Functioning bit
 (14 4)  (668 308)  (668 308)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g1_0
 (15 4)  (669 308)  (669 308)  routing T_13_19.sp4_h_r_1 <X> T_13_19.lc_trk_g1_1
 (16 4)  (670 308)  (670 308)  routing T_13_19.sp4_h_r_1 <X> T_13_19.lc_trk_g1_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 308)  (685 308)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (4 5)  (658 309)  (658 309)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_h_r_3
 (6 5)  (660 309)  (660 309)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_h_r_3
 (8 5)  (662 309)  (662 309)  routing T_13_19.sp4_h_l_41 <X> T_13_19.sp4_v_b_4
 (9 5)  (663 309)  (663 309)  routing T_13_19.sp4_h_l_41 <X> T_13_19.sp4_v_b_4
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (672 309)  (672 309)  routing T_13_19.sp4_h_r_1 <X> T_13_19.lc_trk_g1_1
 (27 5)  (681 309)  (681 309)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (41 5)  (695 309)  (695 309)  LC_2 Logic Functioning bit
 (43 5)  (697 309)  (697 309)  LC_2 Logic Functioning bit
 (48 5)  (702 309)  (702 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (662 310)  (662 310)  routing T_13_19.sp4_h_r_8 <X> T_13_19.sp4_h_l_41
 (10 6)  (664 310)  (664 310)  routing T_13_19.sp4_h_r_8 <X> T_13_19.sp4_h_l_41
 (11 6)  (665 310)  (665 310)  routing T_13_19.sp4_h_l_37 <X> T_13_19.sp4_v_t_40
 (15 6)  (669 310)  (669 310)  routing T_13_19.sp4_h_r_5 <X> T_13_19.lc_trk_g1_5
 (16 6)  (670 310)  (670 310)  routing T_13_19.sp4_h_r_5 <X> T_13_19.lc_trk_g1_5
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (675 310)  (675 310)  routing T_13_19.wire_logic_cluster/lc_7/out <X> T_13_19.lc_trk_g1_7
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 310)  (679 310)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g1_6
 (18 7)  (672 311)  (672 311)  routing T_13_19.sp4_h_r_5 <X> T_13_19.lc_trk_g1_5
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (8 8)  (662 312)  (662 312)  routing T_13_19.sp4_v_b_1 <X> T_13_19.sp4_h_r_7
 (9 8)  (663 312)  (663 312)  routing T_13_19.sp4_v_b_1 <X> T_13_19.sp4_h_r_7
 (10 8)  (664 312)  (664 312)  routing T_13_19.sp4_v_b_1 <X> T_13_19.sp4_h_r_7
 (21 8)  (675 312)  (675 312)  routing T_13_19.sp4_h_r_43 <X> T_13_19.lc_trk_g2_3
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (677 312)  (677 312)  routing T_13_19.sp4_h_r_43 <X> T_13_19.lc_trk_g2_3
 (24 8)  (678 312)  (678 312)  routing T_13_19.sp4_h_r_43 <X> T_13_19.lc_trk_g2_3
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (42 8)  (696 312)  (696 312)  LC_4 Logic Functioning bit
 (14 9)  (668 313)  (668 313)  routing T_13_19.sp4_h_r_24 <X> T_13_19.lc_trk_g2_0
 (15 9)  (669 313)  (669 313)  routing T_13_19.sp4_h_r_24 <X> T_13_19.lc_trk_g2_0
 (16 9)  (670 313)  (670 313)  routing T_13_19.sp4_h_r_24 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (675 313)  (675 313)  routing T_13_19.sp4_h_r_43 <X> T_13_19.lc_trk_g2_3
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 313)  (677 313)  routing T_13_19.sp4_v_b_42 <X> T_13_19.lc_trk_g2_2
 (24 9)  (678 313)  (678 313)  routing T_13_19.sp4_v_b_42 <X> T_13_19.lc_trk_g2_2
 (26 9)  (680 313)  (680 313)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 313)  (682 313)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 313)  (684 313)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 313)  (685 313)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 313)  (686 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (688 313)  (688 313)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.input_2_4
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (42 9)  (696 313)  (696 313)  LC_4 Logic Functioning bit
 (15 10)  (669 314)  (669 314)  routing T_13_19.sp4_v_t_32 <X> T_13_19.lc_trk_g2_5
 (16 10)  (670 314)  (670 314)  routing T_13_19.sp4_v_t_32 <X> T_13_19.lc_trk_g2_5
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (679 314)  (679 314)  routing T_13_19.sp4_h_r_46 <X> T_13_19.lc_trk_g2_6
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 314)  (689 314)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_5
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (43 10)  (697 314)  (697 314)  LC_5 Logic Functioning bit
 (45 10)  (699 314)  (699 314)  LC_5 Logic Functioning bit
 (47 10)  (701 314)  (701 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (705 314)  (705 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (668 315)  (668 315)  routing T_13_19.sp4_r_v_b_36 <X> T_13_19.lc_trk_g2_4
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (677 315)  (677 315)  routing T_13_19.sp4_h_r_46 <X> T_13_19.lc_trk_g2_6
 (24 11)  (678 315)  (678 315)  routing T_13_19.sp4_h_r_46 <X> T_13_19.lc_trk_g2_6
 (25 11)  (679 315)  (679 315)  routing T_13_19.sp4_h_r_46 <X> T_13_19.lc_trk_g2_6
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 315)  (686 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (687 315)  (687 315)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_5
 (34 11)  (688 315)  (688 315)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_5
 (35 11)  (689 315)  (689 315)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_5
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (46 11)  (700 315)  (700 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (666 316)  (666 316)  routing T_13_19.sp4_v_b_5 <X> T_13_19.sp4_h_r_11
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 316)  (681 316)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 316)  (684 316)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (4 13)  (658 317)  (658 317)  routing T_13_19.sp4_v_t_41 <X> T_13_19.sp4_h_r_9
 (11 13)  (665 317)  (665 317)  routing T_13_19.sp4_v_b_5 <X> T_13_19.sp4_h_r_11
 (13 13)  (667 317)  (667 317)  routing T_13_19.sp4_v_b_5 <X> T_13_19.sp4_h_r_11
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (679 317)  (679 317)  routing T_13_19.sp4_r_v_b_42 <X> T_13_19.lc_trk_g3_2
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 317)  (684 317)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 317)  (686 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (689 317)  (689 317)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.input_2_6
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (41 13)  (695 317)  (695 317)  LC_6 Logic Functioning bit
 (43 13)  (697 317)  (697 317)  LC_6 Logic Functioning bit
 (47 13)  (701 317)  (701 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (705 317)  (705 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (16 14)  (670 318)  (670 318)  routing T_13_19.sp4_v_b_37 <X> T_13_19.lc_trk_g3_5
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 318)  (672 318)  routing T_13_19.sp4_v_b_37 <X> T_13_19.lc_trk_g3_5
 (25 14)  (679 318)  (679 318)  routing T_13_19.sp4_v_b_38 <X> T_13_19.lc_trk_g3_6
 (26 14)  (680 318)  (680 318)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 318)  (682 318)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 318)  (685 318)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 318)  (688 318)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 318)  (689 318)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_7
 (37 14)  (691 318)  (691 318)  LC_7 Logic Functioning bit
 (39 14)  (693 318)  (693 318)  LC_7 Logic Functioning bit
 (45 14)  (699 318)  (699 318)  LC_7 Logic Functioning bit
 (52 14)  (706 318)  (706 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (669 319)  (669 319)  routing T_13_19.sp4_v_t_33 <X> T_13_19.lc_trk_g3_4
 (16 15)  (670 319)  (670 319)  routing T_13_19.sp4_v_t_33 <X> T_13_19.lc_trk_g3_4
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (672 319)  (672 319)  routing T_13_19.sp4_v_b_37 <X> T_13_19.lc_trk_g3_5
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 319)  (677 319)  routing T_13_19.sp4_v_b_38 <X> T_13_19.lc_trk_g3_6
 (25 15)  (679 319)  (679 319)  routing T_13_19.sp4_v_b_38 <X> T_13_19.lc_trk_g3_6
 (26 15)  (680 319)  (680 319)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 319)  (681 319)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 319)  (682 319)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 319)  (685 319)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 319)  (686 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (687 319)  (687 319)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_7
 (34 15)  (688 319)  (688 319)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_7
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (43 15)  (697 319)  (697 319)  LC_7 Logic Functioning bit
 (46 15)  (700 319)  (700 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_19

 (3 0)  (711 304)  (711 304)  routing T_14_19.sp12_v_t_23 <X> T_14_19.sp12_v_b_0
 (13 0)  (721 304)  (721 304)  routing T_14_19.sp4_v_t_39 <X> T_14_19.sp4_v_b_2
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.top_op_3 <X> T_14_19.lc_trk_g0_3
 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 304)  (736 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 304)  (739 304)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 304)  (743 304)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.input_2_0
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (41 0)  (749 304)  (749 304)  LC_0 Logic Functioning bit
 (43 0)  (751 304)  (751 304)  LC_0 Logic Functioning bit
 (4 1)  (712 305)  (712 305)  routing T_14_19.sp4_v_t_42 <X> T_14_19.sp4_h_r_0
 (8 1)  (716 305)  (716 305)  routing T_14_19.sp4_v_t_47 <X> T_14_19.sp4_v_b_1
 (10 1)  (718 305)  (718 305)  routing T_14_19.sp4_v_t_47 <X> T_14_19.sp4_v_b_1
 (14 1)  (722 305)  (722 305)  routing T_14_19.sp4_h_r_0 <X> T_14_19.lc_trk_g0_0
 (15 1)  (723 305)  (723 305)  routing T_14_19.sp4_h_r_0 <X> T_14_19.lc_trk_g0_0
 (16 1)  (724 305)  (724 305)  routing T_14_19.sp4_h_r_0 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (729 305)  (729 305)  routing T_14_19.top_op_3 <X> T_14_19.lc_trk_g0_3
 (26 1)  (734 305)  (734 305)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 305)  (736 305)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 305)  (738 305)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (741 305)  (741 305)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.input_2_0
 (36 1)  (744 305)  (744 305)  LC_0 Logic Functioning bit
 (37 1)  (745 305)  (745 305)  LC_0 Logic Functioning bit
 (38 1)  (746 305)  (746 305)  LC_0 Logic Functioning bit
 (8 2)  (716 306)  (716 306)  routing T_14_19.sp4_h_r_5 <X> T_14_19.sp4_h_l_36
 (10 2)  (718 306)  (718 306)  routing T_14_19.sp4_h_r_5 <X> T_14_19.sp4_h_l_36
 (11 2)  (719 306)  (719 306)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_t_39
 (15 2)  (723 306)  (723 306)  routing T_14_19.sp4_h_r_13 <X> T_14_19.lc_trk_g0_5
 (16 2)  (724 306)  (724 306)  routing T_14_19.sp4_h_r_13 <X> T_14_19.lc_trk_g0_5
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (726 306)  (726 306)  routing T_14_19.sp4_h_r_13 <X> T_14_19.lc_trk_g0_5
 (21 2)  (729 306)  (729 306)  routing T_14_19.wire_logic_cluster/lc_7/out <X> T_14_19.lc_trk_g0_7
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (735 306)  (735 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 306)  (738 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (47 2)  (755 306)  (755 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (733 307)  (733 307)  routing T_14_19.sp4_r_v_b_30 <X> T_14_19.lc_trk_g0_6
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 307)  (738 307)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 307)  (740 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (743 307)  (743 307)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.input_2_1
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (48 3)  (756 307)  (756 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (6 4)  (714 308)  (714 308)  routing T_14_19.sp4_v_t_37 <X> T_14_19.sp4_v_b_3
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (734 308)  (734 308)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 308)  (736 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (5 5)  (713 309)  (713 309)  routing T_14_19.sp4_v_t_37 <X> T_14_19.sp4_v_b_3
 (21 5)  (729 309)  (729 309)  routing T_14_19.sp4_r_v_b_27 <X> T_14_19.lc_trk_g1_3
 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 309)  (736 309)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 309)  (738 309)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (38 5)  (746 309)  (746 309)  LC_2 Logic Functioning bit
 (39 5)  (747 309)  (747 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (43 5)  (751 309)  (751 309)  LC_2 Logic Functioning bit
 (46 5)  (754 309)  (754 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (9 6)  (717 310)  (717 310)  routing T_14_19.sp4_h_r_1 <X> T_14_19.sp4_h_l_41
 (10 6)  (718 310)  (718 310)  routing T_14_19.sp4_h_r_1 <X> T_14_19.sp4_h_l_41
 (14 6)  (722 310)  (722 310)  routing T_14_19.lft_op_4 <X> T_14_19.lc_trk_g1_4
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 310)  (732 310)  routing T_14_19.top_op_7 <X> T_14_19.lc_trk_g1_7
 (25 6)  (733 310)  (733 310)  routing T_14_19.sp4_v_t_3 <X> T_14_19.lc_trk_g1_6
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (39 6)  (747 310)  (747 310)  LC_3 Logic Functioning bit
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (15 7)  (723 311)  (723 311)  routing T_14_19.lft_op_4 <X> T_14_19.lc_trk_g1_4
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (729 311)  (729 311)  routing T_14_19.top_op_7 <X> T_14_19.lc_trk_g1_7
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (731 311)  (731 311)  routing T_14_19.sp4_v_t_3 <X> T_14_19.lc_trk_g1_6
 (25 7)  (733 311)  (733 311)  routing T_14_19.sp4_v_t_3 <X> T_14_19.lc_trk_g1_6
 (26 7)  (734 311)  (734 311)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 311)  (735 311)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (3 8)  (711 312)  (711 312)  routing T_14_19.sp12_v_t_22 <X> T_14_19.sp12_v_b_1
 (6 8)  (714 312)  (714 312)  routing T_14_19.sp4_v_t_38 <X> T_14_19.sp4_v_b_6
 (15 8)  (723 312)  (723 312)  routing T_14_19.tnr_op_1 <X> T_14_19.lc_trk_g2_1
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (733 312)  (733 312)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g2_2
 (28 8)  (736 312)  (736 312)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 312)  (742 312)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (41 8)  (749 312)  (749 312)  LC_4 Logic Functioning bit
 (42 8)  (750 312)  (750 312)  LC_4 Logic Functioning bit
 (43 8)  (751 312)  (751 312)  LC_4 Logic Functioning bit
 (50 8)  (758 312)  (758 312)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (713 313)  (713 313)  routing T_14_19.sp4_v_t_38 <X> T_14_19.sp4_v_b_6
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 313)  (731 313)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g2_2
 (24 9)  (732 313)  (732 313)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g2_2
 (26 9)  (734 313)  (734 313)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (15 10)  (723 314)  (723 314)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g2_5
 (16 10)  (724 314)  (724 314)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g2_5
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 314)  (726 314)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g2_5
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 314)  (732 314)  routing T_14_19.tnl_op_7 <X> T_14_19.lc_trk_g2_7
 (25 10)  (733 314)  (733 314)  routing T_14_19.sp4_v_b_38 <X> T_14_19.lc_trk_g2_6
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 314)  (736 314)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (41 10)  (749 314)  (749 314)  LC_5 Logic Functioning bit
 (43 10)  (751 314)  (751 314)  LC_5 Logic Functioning bit
 (50 10)  (758 314)  (758 314)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (712 315)  (712 315)  routing T_14_19.sp4_h_r_10 <X> T_14_19.sp4_h_l_43
 (6 11)  (714 315)  (714 315)  routing T_14_19.sp4_h_r_10 <X> T_14_19.sp4_h_l_43
 (11 11)  (719 315)  (719 315)  routing T_14_19.sp4_h_r_8 <X> T_14_19.sp4_h_l_45
 (15 11)  (723 315)  (723 315)  routing T_14_19.sp4_v_t_33 <X> T_14_19.lc_trk_g2_4
 (16 11)  (724 315)  (724 315)  routing T_14_19.sp4_v_t_33 <X> T_14_19.lc_trk_g2_4
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (726 315)  (726 315)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g2_5
 (21 11)  (729 315)  (729 315)  routing T_14_19.tnl_op_7 <X> T_14_19.lc_trk_g2_7
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 315)  (731 315)  routing T_14_19.sp4_v_b_38 <X> T_14_19.lc_trk_g2_6
 (25 11)  (733 315)  (733 315)  routing T_14_19.sp4_v_b_38 <X> T_14_19.lc_trk_g2_6
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 315)  (739 315)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (52 11)  (760 315)  (760 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 12)  (712 316)  (712 316)  routing T_14_19.sp4_h_l_38 <X> T_14_19.sp4_v_b_9
 (5 12)  (713 316)  (713 316)  routing T_14_19.sp4_v_t_44 <X> T_14_19.sp4_h_r_9
 (6 12)  (714 316)  (714 316)  routing T_14_19.sp4_h_l_38 <X> T_14_19.sp4_v_b_9
 (12 12)  (720 316)  (720 316)  routing T_14_19.sp4_v_b_5 <X> T_14_19.sp4_h_r_11
 (15 12)  (723 316)  (723 316)  routing T_14_19.sp4_h_r_41 <X> T_14_19.lc_trk_g3_1
 (16 12)  (724 316)  (724 316)  routing T_14_19.sp4_h_r_41 <X> T_14_19.lc_trk_g3_1
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (726 316)  (726 316)  routing T_14_19.sp4_h_r_41 <X> T_14_19.lc_trk_g3_1
 (25 12)  (733 316)  (733 316)  routing T_14_19.sp4_v_t_23 <X> T_14_19.lc_trk_g3_2
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 316)  (736 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (38 12)  (746 316)  (746 316)  LC_6 Logic Functioning bit
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (43 12)  (751 316)  (751 316)  LC_6 Logic Functioning bit
 (5 13)  (713 317)  (713 317)  routing T_14_19.sp4_h_l_38 <X> T_14_19.sp4_v_b_9
 (11 13)  (719 317)  (719 317)  routing T_14_19.sp4_v_b_5 <X> T_14_19.sp4_h_r_11
 (13 13)  (721 317)  (721 317)  routing T_14_19.sp4_v_b_5 <X> T_14_19.sp4_h_r_11
 (16 13)  (724 317)  (724 317)  routing T_14_19.sp12_v_b_8 <X> T_14_19.lc_trk_g3_0
 (17 13)  (725 317)  (725 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (726 317)  (726 317)  routing T_14_19.sp4_h_r_41 <X> T_14_19.lc_trk_g3_1
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (731 317)  (731 317)  routing T_14_19.sp4_v_t_23 <X> T_14_19.lc_trk_g3_2
 (25 13)  (733 317)  (733 317)  routing T_14_19.sp4_v_t_23 <X> T_14_19.lc_trk_g3_2
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (40 13)  (748 317)  (748 317)  LC_6 Logic Functioning bit
 (42 13)  (750 317)  (750 317)  LC_6 Logic Functioning bit
 (51 13)  (759 317)  (759 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 318)  (731 318)  routing T_14_19.sp4_v_b_47 <X> T_14_19.lc_trk_g3_7
 (24 14)  (732 318)  (732 318)  routing T_14_19.sp4_v_b_47 <X> T_14_19.lc_trk_g3_7
 (26 14)  (734 318)  (734 318)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 318)  (735 318)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 318)  (741 318)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (42 14)  (750 318)  (750 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 319)  (733 319)  routing T_14_19.sp4_r_v_b_46 <X> T_14_19.lc_trk_g3_6
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 319)  (738 319)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 319)  (739 319)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 319)  (740 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (741 319)  (741 319)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.input_2_7
 (34 15)  (742 319)  (742 319)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.input_2_7
 (37 15)  (745 319)  (745 319)  LC_7 Logic Functioning bit
 (39 15)  (747 319)  (747 319)  LC_7 Logic Functioning bit
 (42 15)  (750 319)  (750 319)  LC_7 Logic Functioning bit
 (43 15)  (751 319)  (751 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (27 0)  (789 304)  (789 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 304)  (792 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 304)  (793 304)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (797 304)  (797 304)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.input_2_0
 (36 0)  (798 304)  (798 304)  LC_0 Logic Functioning bit
 (43 0)  (805 304)  (805 304)  LC_0 Logic Functioning bit
 (4 1)  (766 305)  (766 305)  routing T_15_19.sp4_h_l_41 <X> T_15_19.sp4_h_r_0
 (6 1)  (768 305)  (768 305)  routing T_15_19.sp4_h_l_41 <X> T_15_19.sp4_h_r_0
 (26 1)  (788 305)  (788 305)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 305)  (789 305)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (798 305)  (798 305)  LC_0 Logic Functioning bit
 (37 1)  (799 305)  (799 305)  LC_0 Logic Functioning bit
 (38 1)  (800 305)  (800 305)  LC_0 Logic Functioning bit
 (39 1)  (801 305)  (801 305)  LC_0 Logic Functioning bit
 (40 1)  (802 305)  (802 305)  LC_0 Logic Functioning bit
 (42 1)  (804 305)  (804 305)  LC_0 Logic Functioning bit
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (767 306)  (767 306)  routing T_15_19.sp4_v_b_0 <X> T_15_19.sp4_h_l_37
 (14 2)  (776 306)  (776 306)  routing T_15_19.sp4_h_l_9 <X> T_15_19.lc_trk_g0_4
 (16 2)  (778 306)  (778 306)  routing T_15_19.sp4_v_b_5 <X> T_15_19.lc_trk_g0_5
 (17 2)  (779 306)  (779 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (780 306)  (780 306)  routing T_15_19.sp4_v_b_5 <X> T_15_19.lc_trk_g0_5
 (26 2)  (788 306)  (788 306)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (37 2)  (799 306)  (799 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (47 2)  (809 306)  (809 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (812 306)  (812 306)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (776 307)  (776 307)  routing T_15_19.sp4_h_l_9 <X> T_15_19.lc_trk_g0_4
 (15 3)  (777 307)  (777 307)  routing T_15_19.sp4_h_l_9 <X> T_15_19.lc_trk_g0_4
 (16 3)  (778 307)  (778 307)  routing T_15_19.sp4_h_l_9 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (789 307)  (789 307)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (37 3)  (799 307)  (799 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (41 3)  (803 307)  (803 307)  LC_1 Logic Functioning bit
 (42 3)  (804 307)  (804 307)  LC_1 Logic Functioning bit
 (3 4)  (765 308)  (765 308)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (4 4)  (766 308)  (766 308)  routing T_15_19.sp4_v_t_42 <X> T_15_19.sp4_v_b_3
 (6 4)  (768 308)  (768 308)  routing T_15_19.sp4_v_t_42 <X> T_15_19.sp4_v_b_3
 (25 4)  (787 308)  (787 308)  routing T_15_19.sp4_h_l_7 <X> T_15_19.lc_trk_g1_2
 (26 4)  (788 308)  (788 308)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 308)  (793 308)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 308)  (797 308)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.input_2_2
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (42 4)  (804 308)  (804 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (3 5)  (765 309)  (765 309)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (14 5)  (776 309)  (776 309)  routing T_15_19.sp4_r_v_b_24 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (784 309)  (784 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 309)  (785 309)  routing T_15_19.sp4_h_l_7 <X> T_15_19.lc_trk_g1_2
 (24 5)  (786 309)  (786 309)  routing T_15_19.sp4_h_l_7 <X> T_15_19.lc_trk_g1_2
 (25 5)  (787 309)  (787 309)  routing T_15_19.sp4_h_l_7 <X> T_15_19.lc_trk_g1_2
 (27 5)  (789 309)  (789 309)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 309)  (790 309)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 309)  (794 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (796 309)  (796 309)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.input_2_2
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (40 5)  (802 309)  (802 309)  LC_2 Logic Functioning bit
 (41 5)  (803 309)  (803 309)  LC_2 Logic Functioning bit
 (43 5)  (805 309)  (805 309)  LC_2 Logic Functioning bit
 (6 6)  (768 310)  (768 310)  routing T_15_19.sp4_v_b_0 <X> T_15_19.sp4_v_t_38
 (16 6)  (778 310)  (778 310)  routing T_15_19.sp4_v_b_5 <X> T_15_19.lc_trk_g1_5
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (780 310)  (780 310)  routing T_15_19.sp4_v_b_5 <X> T_15_19.lc_trk_g1_5
 (21 6)  (783 310)  (783 310)  routing T_15_19.wire_logic_cluster/lc_7/out <X> T_15_19.lc_trk_g1_7
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 310)  (787 310)  routing T_15_19.sp4_h_r_14 <X> T_15_19.lc_trk_g1_6
 (26 6)  (788 310)  (788 310)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 310)  (795 310)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 310)  (796 310)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (37 6)  (799 310)  (799 310)  LC_3 Logic Functioning bit
 (39 6)  (801 310)  (801 310)  LC_3 Logic Functioning bit
 (41 6)  (803 310)  (803 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (5 7)  (767 311)  (767 311)  routing T_15_19.sp4_v_b_0 <X> T_15_19.sp4_v_t_38
 (8 7)  (770 311)  (770 311)  routing T_15_19.sp4_h_l_41 <X> T_15_19.sp4_v_t_41
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (784 311)  (784 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (785 311)  (785 311)  routing T_15_19.sp4_h_r_14 <X> T_15_19.lc_trk_g1_6
 (24 7)  (786 311)  (786 311)  routing T_15_19.sp4_h_r_14 <X> T_15_19.lc_trk_g1_6
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 311)  (792 311)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 311)  (794 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (795 311)  (795 311)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.input_2_3
 (34 7)  (796 311)  (796 311)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.input_2_3
 (35 7)  (797 311)  (797 311)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.input_2_3
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (38 7)  (800 311)  (800 311)  LC_3 Logic Functioning bit
 (14 8)  (776 312)  (776 312)  routing T_15_19.sp4_v_t_21 <X> T_15_19.lc_trk_g2_0
 (16 8)  (778 312)  (778 312)  routing T_15_19.sp12_v_t_14 <X> T_15_19.lc_trk_g2_1
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (25 8)  (787 312)  (787 312)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g2_2
 (26 8)  (788 312)  (788 312)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 312)  (789 312)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 312)  (792 312)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (37 8)  (799 312)  (799 312)  LC_4 Logic Functioning bit
 (41 8)  (803 312)  (803 312)  LC_4 Logic Functioning bit
 (43 8)  (805 312)  (805 312)  LC_4 Logic Functioning bit
 (50 8)  (812 312)  (812 312)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (813 312)  (813 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (766 313)  (766 313)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_h_r_6
 (14 9)  (776 313)  (776 313)  routing T_15_19.sp4_v_t_21 <X> T_15_19.lc_trk_g2_0
 (16 9)  (778 313)  (778 313)  routing T_15_19.sp4_v_t_21 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (780 313)  (780 313)  routing T_15_19.sp12_v_t_14 <X> T_15_19.lc_trk_g2_1
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 313)  (785 313)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g2_2
 (24 9)  (786 313)  (786 313)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g2_2
 (26 9)  (788 313)  (788 313)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 313)  (789 313)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 313)  (790 313)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 313)  (792 313)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (37 9)  (799 313)  (799 313)  LC_4 Logic Functioning bit
 (40 9)  (802 313)  (802 313)  LC_4 Logic Functioning bit
 (43 9)  (805 313)  (805 313)  LC_4 Logic Functioning bit
 (12 10)  (774 314)  (774 314)  routing T_15_19.sp4_h_r_5 <X> T_15_19.sp4_h_l_45
 (13 10)  (775 314)  (775 314)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_v_t_45
 (14 10)  (776 314)  (776 314)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g2_4
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 314)  (780 314)  routing T_15_19.wire_logic_cluster/lc_5/out <X> T_15_19.lc_trk_g2_5
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (788 314)  (788 314)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 314)  (795 314)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (37 10)  (799 314)  (799 314)  LC_5 Logic Functioning bit
 (41 10)  (803 314)  (803 314)  LC_5 Logic Functioning bit
 (43 10)  (805 314)  (805 314)  LC_5 Logic Functioning bit
 (45 10)  (807 314)  (807 314)  LC_5 Logic Functioning bit
 (13 11)  (775 315)  (775 315)  routing T_15_19.sp4_h_r_5 <X> T_15_19.sp4_h_l_45
 (14 11)  (776 315)  (776 315)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g2_4
 (16 11)  (778 315)  (778 315)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (783 315)  (783 315)  routing T_15_19.sp4_r_v_b_39 <X> T_15_19.lc_trk_g2_7
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 315)  (794 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (795 315)  (795 315)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.input_2_5
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (37 11)  (799 315)  (799 315)  LC_5 Logic Functioning bit
 (40 11)  (802 315)  (802 315)  LC_5 Logic Functioning bit
 (42 11)  (804 315)  (804 315)  LC_5 Logic Functioning bit
 (48 11)  (810 315)  (810 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (5 12)  (767 316)  (767 316)  routing T_15_19.sp4_v_t_44 <X> T_15_19.sp4_h_r_9
 (8 12)  (770 316)  (770 316)  routing T_15_19.sp4_v_b_4 <X> T_15_19.sp4_h_r_10
 (9 12)  (771 316)  (771 316)  routing T_15_19.sp4_v_b_4 <X> T_15_19.sp4_h_r_10
 (10 12)  (772 316)  (772 316)  routing T_15_19.sp4_v_b_4 <X> T_15_19.sp4_h_r_10
 (15 12)  (777 316)  (777 316)  routing T_15_19.tnr_op_1 <X> T_15_19.lc_trk_g3_1
 (17 12)  (779 316)  (779 316)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (783 316)  (783 316)  routing T_15_19.sp4_v_t_14 <X> T_15_19.lc_trk_g3_3
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_v_t_14 <X> T_15_19.lc_trk_g3_3
 (27 12)  (789 316)  (789 316)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 316)  (795 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 316)  (796 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 316)  (798 316)  LC_6 Logic Functioning bit
 (37 12)  (799 316)  (799 316)  LC_6 Logic Functioning bit
 (38 12)  (800 316)  (800 316)  LC_6 Logic Functioning bit
 (39 12)  (801 316)  (801 316)  LC_6 Logic Functioning bit
 (41 12)  (803 316)  (803 316)  LC_6 Logic Functioning bit
 (43 12)  (805 316)  (805 316)  LC_6 Logic Functioning bit
 (45 12)  (807 316)  (807 316)  LC_6 Logic Functioning bit
 (47 12)  (809 316)  (809 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (3 13)  (765 317)  (765 317)  routing T_15_19.sp12_h_l_22 <X> T_15_19.sp12_h_r_1
 (22 13)  (784 317)  (784 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 317)  (785 317)  routing T_15_19.sp4_v_b_42 <X> T_15_19.lc_trk_g3_2
 (24 13)  (786 317)  (786 317)  routing T_15_19.sp4_v_b_42 <X> T_15_19.lc_trk_g3_2
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 317)  (793 317)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 317)  (798 317)  LC_6 Logic Functioning bit
 (38 13)  (800 317)  (800 317)  LC_6 Logic Functioning bit
 (9 14)  (771 318)  (771 318)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_h_l_47
 (10 14)  (772 318)  (772 318)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_h_l_47
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (783 318)  (783 318)  routing T_15_19.sp4_v_t_18 <X> T_15_19.lc_trk_g3_7
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (785 318)  (785 318)  routing T_15_19.sp4_v_t_18 <X> T_15_19.lc_trk_g3_7
 (25 14)  (787 318)  (787 318)  routing T_15_19.wire_logic_cluster/lc_6/out <X> T_15_19.lc_trk_g3_6
 (26 14)  (788 318)  (788 318)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 318)  (790 318)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 318)  (793 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (37 14)  (799 318)  (799 318)  LC_7 Logic Functioning bit
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (39 14)  (801 318)  (801 318)  LC_7 Logic Functioning bit
 (41 14)  (803 318)  (803 318)  LC_7 Logic Functioning bit
 (43 14)  (805 318)  (805 318)  LC_7 Logic Functioning bit
 (45 14)  (807 318)  (807 318)  LC_7 Logic Functioning bit
 (11 15)  (773 319)  (773 319)  routing T_15_19.sp4_h_r_11 <X> T_15_19.sp4_h_l_46
 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 319)  (788 319)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 319)  (790 319)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 319)  (793 319)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 319)  (799 319)  LC_7 Logic Functioning bit
 (39 15)  (801 319)  (801 319)  LC_7 Logic Functioning bit
 (48 15)  (810 319)  (810 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_19

 (14 0)  (830 304)  (830 304)  routing T_16_19.sp4_v_b_0 <X> T_16_19.lc_trk_g0_0
 (15 0)  (831 304)  (831 304)  routing T_16_19.sp4_v_b_17 <X> T_16_19.lc_trk_g0_1
 (16 0)  (832 304)  (832 304)  routing T_16_19.sp4_v_b_17 <X> T_16_19.lc_trk_g0_1
 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (841 304)  (841 304)  routing T_16_19.sp4_h_r_10 <X> T_16_19.lc_trk_g0_2
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 304)  (849 304)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (40 0)  (856 304)  (856 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (42 0)  (858 304)  (858 304)  LC_0 Logic Functioning bit
 (43 0)  (859 304)  (859 304)  LC_0 Logic Functioning bit
 (52 0)  (868 304)  (868 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (9 1)  (825 305)  (825 305)  routing T_16_19.sp4_v_t_40 <X> T_16_19.sp4_v_b_1
 (10 1)  (826 305)  (826 305)  routing T_16_19.sp4_v_t_40 <X> T_16_19.sp4_v_b_1
 (16 1)  (832 305)  (832 305)  routing T_16_19.sp4_v_b_0 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (839 305)  (839 305)  routing T_16_19.sp4_h_r_10 <X> T_16_19.lc_trk_g0_2
 (24 1)  (840 305)  (840 305)  routing T_16_19.sp4_h_r_10 <X> T_16_19.lc_trk_g0_2
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 305)  (852 305)  LC_0 Logic Functioning bit
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (41 1)  (857 305)  (857 305)  LC_0 Logic Functioning bit
 (43 1)  (859 305)  (859 305)  LC_0 Logic Functioning bit
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (820 306)  (820 306)  routing T_16_19.sp4_h_r_0 <X> T_16_19.sp4_v_t_37
 (8 2)  (824 306)  (824 306)  routing T_16_19.sp4_h_r_5 <X> T_16_19.sp4_h_l_36
 (10 2)  (826 306)  (826 306)  routing T_16_19.sp4_h_r_5 <X> T_16_19.sp4_h_l_36
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (837 306)  (837 306)  routing T_16_19.lft_op_7 <X> T_16_19.lc_trk_g0_7
 (22 2)  (838 306)  (838 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 306)  (840 306)  routing T_16_19.lft_op_7 <X> T_16_19.lc_trk_g0_7
 (25 2)  (841 306)  (841 306)  routing T_16_19.lft_op_6 <X> T_16_19.lc_trk_g0_6
 (27 2)  (843 306)  (843 306)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (43 2)  (859 306)  (859 306)  LC_1 Logic Functioning bit
 (5 3)  (821 307)  (821 307)  routing T_16_19.sp4_h_r_0 <X> T_16_19.sp4_v_t_37
 (8 3)  (824 307)  (824 307)  routing T_16_19.sp4_h_r_7 <X> T_16_19.sp4_v_t_36
 (9 3)  (825 307)  (825 307)  routing T_16_19.sp4_h_r_7 <X> T_16_19.sp4_v_t_36
 (10 3)  (826 307)  (826 307)  routing T_16_19.sp4_h_r_7 <X> T_16_19.sp4_v_t_36
 (11 3)  (827 307)  (827 307)  routing T_16_19.sp4_h_r_2 <X> T_16_19.sp4_h_l_39
 (18 3)  (834 307)  (834 307)  routing T_16_19.sp4_r_v_b_29 <X> T_16_19.lc_trk_g0_5
 (22 3)  (838 307)  (838 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 307)  (840 307)  routing T_16_19.lft_op_6 <X> T_16_19.lc_trk_g0_6
 (26 3)  (842 307)  (842 307)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 307)  (844 307)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 307)  (847 307)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 307)  (848 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (849 307)  (849 307)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.input_2_1
 (34 3)  (850 307)  (850 307)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.input_2_1
 (35 3)  (851 307)  (851 307)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.input_2_1
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (42 3)  (858 307)  (858 307)  LC_1 Logic Functioning bit
 (46 3)  (862 307)  (862 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (17 4)  (833 308)  (833 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (841 308)  (841 308)  routing T_16_19.lft_op_2 <X> T_16_19.lc_trk_g1_2
 (28 4)  (844 308)  (844 308)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 308)  (846 308)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (41 4)  (857 308)  (857 308)  LC_2 Logic Functioning bit
 (43 4)  (859 308)  (859 308)  LC_2 Logic Functioning bit
 (8 5)  (824 309)  (824 309)  routing T_16_19.sp4_h_l_47 <X> T_16_19.sp4_v_b_4
 (9 5)  (825 309)  (825 309)  routing T_16_19.sp4_h_l_47 <X> T_16_19.sp4_v_b_4
 (10 5)  (826 309)  (826 309)  routing T_16_19.sp4_h_l_47 <X> T_16_19.sp4_v_b_4
 (15 5)  (831 309)  (831 309)  routing T_16_19.sp4_v_t_5 <X> T_16_19.lc_trk_g1_0
 (16 5)  (832 309)  (832 309)  routing T_16_19.sp4_v_t_5 <X> T_16_19.lc_trk_g1_0
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (837 309)  (837 309)  routing T_16_19.sp4_r_v_b_27 <X> T_16_19.lc_trk_g1_3
 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 309)  (840 309)  routing T_16_19.lft_op_2 <X> T_16_19.lc_trk_g1_2
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 309)  (847 309)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 309)  (853 309)  LC_2 Logic Functioning bit
 (39 5)  (855 309)  (855 309)  LC_2 Logic Functioning bit
 (41 5)  (857 309)  (857 309)  LC_2 Logic Functioning bit
 (43 5)  (859 309)  (859 309)  LC_2 Logic Functioning bit
 (47 5)  (863 309)  (863 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (9 6)  (825 310)  (825 310)  routing T_16_19.sp4_h_r_1 <X> T_16_19.sp4_h_l_41
 (10 6)  (826 310)  (826 310)  routing T_16_19.sp4_h_r_1 <X> T_16_19.sp4_h_l_41
 (14 6)  (830 310)  (830 310)  routing T_16_19.sp12_h_l_3 <X> T_16_19.lc_trk_g1_4
 (25 6)  (841 310)  (841 310)  routing T_16_19.sp4_h_l_11 <X> T_16_19.lc_trk_g1_6
 (26 6)  (842 310)  (842 310)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 310)  (847 310)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 310)  (849 310)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 310)  (851 310)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.input_2_3
 (36 6)  (852 310)  (852 310)  LC_3 Logic Functioning bit
 (43 6)  (859 310)  (859 310)  LC_3 Logic Functioning bit
 (45 6)  (861 310)  (861 310)  LC_3 Logic Functioning bit
 (46 6)  (862 310)  (862 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (827 311)  (827 311)  routing T_16_19.sp4_h_r_9 <X> T_16_19.sp4_h_l_40
 (13 7)  (829 311)  (829 311)  routing T_16_19.sp4_h_r_9 <X> T_16_19.sp4_h_l_40
 (14 7)  (830 311)  (830 311)  routing T_16_19.sp12_h_l_3 <X> T_16_19.lc_trk_g1_4
 (15 7)  (831 311)  (831 311)  routing T_16_19.sp12_h_l_3 <X> T_16_19.lc_trk_g1_4
 (17 7)  (833 311)  (833 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (839 311)  (839 311)  routing T_16_19.sp4_h_l_11 <X> T_16_19.lc_trk_g1_6
 (24 7)  (840 311)  (840 311)  routing T_16_19.sp4_h_l_11 <X> T_16_19.lc_trk_g1_6
 (25 7)  (841 311)  (841 311)  routing T_16_19.sp4_h_l_11 <X> T_16_19.lc_trk_g1_6
 (26 7)  (842 311)  (842 311)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (3 8)  (819 312)  (819 312)  routing T_16_19.sp12_v_t_22 <X> T_16_19.sp12_v_b_1
 (14 8)  (830 312)  (830 312)  routing T_16_19.rgt_op_0 <X> T_16_19.lc_trk_g2_0
 (22 8)  (838 312)  (838 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 312)  (843 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 312)  (846 312)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 312)  (849 312)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (41 8)  (857 312)  (857 312)  LC_4 Logic Functioning bit
 (43 8)  (859 312)  (859 312)  LC_4 Logic Functioning bit
 (47 8)  (863 312)  (863 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (11 9)  (827 313)  (827 313)  routing T_16_19.sp4_h_l_45 <X> T_16_19.sp4_h_r_8
 (15 9)  (831 313)  (831 313)  routing T_16_19.rgt_op_0 <X> T_16_19.lc_trk_g2_0
 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (837 313)  (837 313)  routing T_16_19.sp4_r_v_b_35 <X> T_16_19.lc_trk_g2_3
 (26 9)  (842 313)  (842 313)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 313)  (844 313)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 313)  (847 313)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (39 9)  (855 313)  (855 313)  LC_4 Logic Functioning bit
 (41 9)  (857 313)  (857 313)  LC_4 Logic Functioning bit
 (43 9)  (859 313)  (859 313)  LC_4 Logic Functioning bit
 (15 10)  (831 314)  (831 314)  routing T_16_19.tnr_op_5 <X> T_16_19.lc_trk_g2_5
 (17 10)  (833 314)  (833 314)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (26 10)  (842 314)  (842 314)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 314)  (843 314)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 314)  (847 314)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (851 314)  (851 314)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.input_2_5
 (37 10)  (853 314)  (853 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (39 10)  (855 314)  (855 314)  LC_5 Logic Functioning bit
 (41 10)  (857 314)  (857 314)  LC_5 Logic Functioning bit
 (42 10)  (858 314)  (858 314)  LC_5 Logic Functioning bit
 (43 10)  (859 314)  (859 314)  LC_5 Logic Functioning bit
 (15 11)  (831 315)  (831 315)  routing T_16_19.sp4_v_t_33 <X> T_16_19.lc_trk_g2_4
 (16 11)  (832 315)  (832 315)  routing T_16_19.sp4_v_t_33 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 315)  (839 315)  routing T_16_19.sp4_v_b_46 <X> T_16_19.lc_trk_g2_6
 (24 11)  (840 315)  (840 315)  routing T_16_19.sp4_v_b_46 <X> T_16_19.lc_trk_g2_6
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 315)  (847 315)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (851 315)  (851 315)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.input_2_5
 (36 11)  (852 315)  (852 315)  LC_5 Logic Functioning bit
 (37 11)  (853 315)  (853 315)  LC_5 Logic Functioning bit
 (39 11)  (855 315)  (855 315)  LC_5 Logic Functioning bit
 (40 11)  (856 315)  (856 315)  LC_5 Logic Functioning bit
 (41 11)  (857 315)  (857 315)  LC_5 Logic Functioning bit
 (43 11)  (859 315)  (859 315)  LC_5 Logic Functioning bit
 (8 12)  (824 316)  (824 316)  routing T_16_19.sp4_h_l_47 <X> T_16_19.sp4_h_r_10
 (12 12)  (828 316)  (828 316)  routing T_16_19.sp4_v_b_5 <X> T_16_19.sp4_h_r_11
 (13 12)  (829 316)  (829 316)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_v_b_11
 (15 12)  (831 316)  (831 316)  routing T_16_19.sp4_h_r_41 <X> T_16_19.lc_trk_g3_1
 (16 12)  (832 316)  (832 316)  routing T_16_19.sp4_h_r_41 <X> T_16_19.lc_trk_g3_1
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (834 316)  (834 316)  routing T_16_19.sp4_h_r_41 <X> T_16_19.lc_trk_g3_1
 (25 12)  (841 316)  (841 316)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g3_2
 (27 12)  (843 316)  (843 316)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 316)  (850 316)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (39 12)  (855 316)  (855 316)  LC_6 Logic Functioning bit
 (41 12)  (857 316)  (857 316)  LC_6 Logic Functioning bit
 (42 12)  (858 316)  (858 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (50 12)  (866 316)  (866 316)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (827 317)  (827 317)  routing T_16_19.sp4_v_b_5 <X> T_16_19.sp4_h_r_11
 (13 13)  (829 317)  (829 317)  routing T_16_19.sp4_v_b_5 <X> T_16_19.sp4_h_r_11
 (18 13)  (834 317)  (834 317)  routing T_16_19.sp4_h_r_41 <X> T_16_19.lc_trk_g3_1
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (839 317)  (839 317)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g3_2
 (24 13)  (840 317)  (840 317)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g3_2
 (25 13)  (841 317)  (841 317)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g3_2
 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 317)  (847 317)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 317)  (852 317)  LC_6 Logic Functioning bit
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (38 13)  (854 317)  (854 317)  LC_6 Logic Functioning bit
 (39 13)  (855 317)  (855 317)  LC_6 Logic Functioning bit
 (40 13)  (856 317)  (856 317)  LC_6 Logic Functioning bit
 (41 13)  (857 317)  (857 317)  LC_6 Logic Functioning bit
 (42 13)  (858 317)  (858 317)  LC_6 Logic Functioning bit
 (43 13)  (859 317)  (859 317)  LC_6 Logic Functioning bit
 (4 14)  (820 318)  (820 318)  routing T_16_19.sp4_h_r_9 <X> T_16_19.sp4_v_t_44
 (14 14)  (830 318)  (830 318)  routing T_16_19.sp4_h_r_44 <X> T_16_19.lc_trk_g3_4
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (31 14)  (847 318)  (847 318)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 318)  (849 318)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 318)  (850 318)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 318)  (852 318)  LC_7 Logic Functioning bit
 (38 14)  (854 318)  (854 318)  LC_7 Logic Functioning bit
 (46 14)  (862 318)  (862 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (5 15)  (821 319)  (821 319)  routing T_16_19.sp4_h_r_9 <X> T_16_19.sp4_v_t_44
 (8 15)  (824 319)  (824 319)  routing T_16_19.sp4_h_l_47 <X> T_16_19.sp4_v_t_47
 (14 15)  (830 319)  (830 319)  routing T_16_19.sp4_h_r_44 <X> T_16_19.lc_trk_g3_4
 (15 15)  (831 319)  (831 319)  routing T_16_19.sp4_h_r_44 <X> T_16_19.lc_trk_g3_4
 (16 15)  (832 319)  (832 319)  routing T_16_19.sp4_h_r_44 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (837 319)  (837 319)  routing T_16_19.sp4_r_v_b_47 <X> T_16_19.lc_trk_g3_7
 (26 15)  (842 319)  (842 319)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 319)  (844 319)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 319)  (847 319)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 319)  (853 319)  LC_7 Logic Functioning bit
 (39 15)  (855 319)  (855 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (12 0)  (886 304)  (886 304)  routing T_17_19.sp4_h_l_46 <X> T_17_19.sp4_h_r_2
 (17 0)  (891 304)  (891 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 304)  (892 304)  routing T_17_19.wire_logic_cluster/lc_1/out <X> T_17_19.lc_trk_g0_1
 (21 0)  (895 304)  (895 304)  routing T_17_19.wire_logic_cluster/lc_3/out <X> T_17_19.lc_trk_g0_3
 (22 0)  (896 304)  (896 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (901 304)  (901 304)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 304)  (902 304)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 304)  (904 304)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 304)  (905 304)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 304)  (907 304)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 304)  (911 304)  LC_0 Logic Functioning bit
 (38 0)  (912 304)  (912 304)  LC_0 Logic Functioning bit
 (39 0)  (913 304)  (913 304)  LC_0 Logic Functioning bit
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (42 0)  (916 304)  (916 304)  LC_0 Logic Functioning bit
 (43 0)  (917 304)  (917 304)  LC_0 Logic Functioning bit
 (13 1)  (887 305)  (887 305)  routing T_17_19.sp4_h_l_46 <X> T_17_19.sp4_h_r_2
 (27 1)  (901 305)  (901 305)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 305)  (902 305)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 305)  (905 305)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (908 305)  (908 305)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.input_2_0
 (36 1)  (910 305)  (910 305)  LC_0 Logic Functioning bit
 (37 1)  (911 305)  (911 305)  LC_0 Logic Functioning bit
 (38 1)  (912 305)  (912 305)  LC_0 Logic Functioning bit
 (40 1)  (914 305)  (914 305)  LC_0 Logic Functioning bit
 (41 1)  (915 305)  (915 305)  LC_0 Logic Functioning bit
 (42 1)  (916 305)  (916 305)  LC_0 Logic Functioning bit
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (879 306)  (879 306)  routing T_17_19.sp4_v_b_0 <X> T_17_19.sp4_h_l_37
 (15 2)  (889 306)  (889 306)  routing T_17_19.sp4_v_b_21 <X> T_17_19.lc_trk_g0_5
 (16 2)  (890 306)  (890 306)  routing T_17_19.sp4_v_b_21 <X> T_17_19.lc_trk_g0_5
 (17 2)  (891 306)  (891 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (896 306)  (896 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (898 306)  (898 306)  routing T_17_19.top_op_7 <X> T_17_19.lc_trk_g0_7
 (25 2)  (899 306)  (899 306)  routing T_17_19.wire_logic_cluster/lc_6/out <X> T_17_19.lc_trk_g0_6
 (28 2)  (902 306)  (902 306)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 306)  (905 306)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 306)  (907 306)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 306)  (911 306)  LC_1 Logic Functioning bit
 (41 2)  (915 306)  (915 306)  LC_1 Logic Functioning bit
 (43 2)  (917 306)  (917 306)  LC_1 Logic Functioning bit
 (45 2)  (919 306)  (919 306)  LC_1 Logic Functioning bit
 (46 2)  (920 306)  (920 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (922 306)  (922 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (21 3)  (895 307)  (895 307)  routing T_17_19.top_op_7 <X> T_17_19.lc_trk_g0_7
 (22 3)  (896 307)  (896 307)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 307)  (905 307)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 307)  (906 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (907 307)  (907 307)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.input_2_1
 (37 3)  (911 307)  (911 307)  LC_1 Logic Functioning bit
 (40 3)  (914 307)  (914 307)  LC_1 Logic Functioning bit
 (42 3)  (916 307)  (916 307)  LC_1 Logic Functioning bit
 (4 4)  (878 308)  (878 308)  routing T_17_19.sp4_v_t_42 <X> T_17_19.sp4_v_b_3
 (6 4)  (880 308)  (880 308)  routing T_17_19.sp4_v_t_42 <X> T_17_19.sp4_v_b_3
 (8 4)  (882 308)  (882 308)  routing T_17_19.sp4_v_b_10 <X> T_17_19.sp4_h_r_4
 (9 4)  (883 308)  (883 308)  routing T_17_19.sp4_v_b_10 <X> T_17_19.sp4_h_r_4
 (10 4)  (884 308)  (884 308)  routing T_17_19.sp4_v_b_10 <X> T_17_19.sp4_h_r_4
 (16 4)  (890 308)  (890 308)  routing T_17_19.sp4_v_b_9 <X> T_17_19.lc_trk_g1_1
 (17 4)  (891 308)  (891 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (892 308)  (892 308)  routing T_17_19.sp4_v_b_9 <X> T_17_19.lc_trk_g1_1
 (26 4)  (900 308)  (900 308)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 308)  (904 308)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 308)  (907 308)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 308)  (910 308)  LC_2 Logic Functioning bit
 (37 4)  (911 308)  (911 308)  LC_2 Logic Functioning bit
 (38 4)  (912 308)  (912 308)  LC_2 Logic Functioning bit
 (39 4)  (913 308)  (913 308)  LC_2 Logic Functioning bit
 (41 4)  (915 308)  (915 308)  LC_2 Logic Functioning bit
 (43 4)  (917 308)  (917 308)  LC_2 Logic Functioning bit
 (18 5)  (892 309)  (892 309)  routing T_17_19.sp4_v_b_9 <X> T_17_19.lc_trk_g1_1
 (26 5)  (900 309)  (900 309)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 309)  (901 309)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 309)  (905 309)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 309)  (910 309)  LC_2 Logic Functioning bit
 (37 5)  (911 309)  (911 309)  LC_2 Logic Functioning bit
 (38 5)  (912 309)  (912 309)  LC_2 Logic Functioning bit
 (39 5)  (913 309)  (913 309)  LC_2 Logic Functioning bit
 (40 5)  (914 309)  (914 309)  LC_2 Logic Functioning bit
 (41 5)  (915 309)  (915 309)  LC_2 Logic Functioning bit
 (42 5)  (916 309)  (916 309)  LC_2 Logic Functioning bit
 (43 5)  (917 309)  (917 309)  LC_2 Logic Functioning bit
 (51 5)  (925 309)  (925 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (9 6)  (883 310)  (883 310)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_h_l_41
 (10 6)  (884 310)  (884 310)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_h_l_41
 (12 6)  (886 310)  (886 310)  routing T_17_19.sp4_v_t_40 <X> T_17_19.sp4_h_l_40
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 310)  (892 310)  routing T_17_19.wire_logic_cluster/lc_5/out <X> T_17_19.lc_trk_g1_5
 (22 6)  (896 310)  (896 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 310)  (898 310)  routing T_17_19.bot_op_7 <X> T_17_19.lc_trk_g1_7
 (28 6)  (902 310)  (902 310)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 310)  (905 310)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 310)  (907 310)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 310)  (908 310)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (38 6)  (912 310)  (912 310)  LC_3 Logic Functioning bit
 (45 6)  (919 310)  (919 310)  LC_3 Logic Functioning bit
 (3 7)  (877 311)  (877 311)  routing T_17_19.sp12_h_l_23 <X> T_17_19.sp12_v_t_23
 (5 7)  (879 311)  (879 311)  routing T_17_19.sp4_h_l_38 <X> T_17_19.sp4_v_t_38
 (11 7)  (885 311)  (885 311)  routing T_17_19.sp4_v_t_40 <X> T_17_19.sp4_h_l_40
 (22 7)  (896 311)  (896 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (897 311)  (897 311)  routing T_17_19.sp4_h_r_6 <X> T_17_19.lc_trk_g1_6
 (24 7)  (898 311)  (898 311)  routing T_17_19.sp4_h_r_6 <X> T_17_19.lc_trk_g1_6
 (25 7)  (899 311)  (899 311)  routing T_17_19.sp4_h_r_6 <X> T_17_19.lc_trk_g1_6
 (26 7)  (900 311)  (900 311)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 311)  (904 311)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 311)  (905 311)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 311)  (906 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (907 311)  (907 311)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_3
 (34 7)  (908 311)  (908 311)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_3
 (35 7)  (909 311)  (909 311)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_3
 (36 7)  (910 311)  (910 311)  LC_3 Logic Functioning bit
 (39 7)  (913 311)  (913 311)  LC_3 Logic Functioning bit
 (47 7)  (921 311)  (921 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (922 311)  (922 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (895 312)  (895 312)  routing T_17_19.sp4_v_t_22 <X> T_17_19.lc_trk_g2_3
 (22 8)  (896 312)  (896 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 312)  (897 312)  routing T_17_19.sp4_v_t_22 <X> T_17_19.lc_trk_g2_3
 (9 9)  (883 313)  (883 313)  routing T_17_19.sp4_v_t_46 <X> T_17_19.sp4_v_b_7
 (10 9)  (884 313)  (884 313)  routing T_17_19.sp4_v_t_46 <X> T_17_19.sp4_v_b_7
 (12 9)  (886 313)  (886 313)  routing T_17_19.sp4_h_r_8 <X> T_17_19.sp4_v_b_8
 (15 9)  (889 313)  (889 313)  routing T_17_19.sp4_v_t_29 <X> T_17_19.lc_trk_g2_0
 (16 9)  (890 313)  (890 313)  routing T_17_19.sp4_v_t_29 <X> T_17_19.lc_trk_g2_0
 (17 9)  (891 313)  (891 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (895 313)  (895 313)  routing T_17_19.sp4_v_t_22 <X> T_17_19.lc_trk_g2_3
 (22 9)  (896 313)  (896 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (14 10)  (888 314)  (888 314)  routing T_17_19.sp12_v_t_3 <X> T_17_19.lc_trk_g2_4
 (21 10)  (895 314)  (895 314)  routing T_17_19.wire_logic_cluster/lc_7/out <X> T_17_19.lc_trk_g2_7
 (22 10)  (896 314)  (896 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 314)  (899 314)  routing T_17_19.sp4_v_b_38 <X> T_17_19.lc_trk_g2_6
 (27 10)  (901 314)  (901 314)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 314)  (904 314)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 314)  (905 314)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 314)  (907 314)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 314)  (908 314)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 314)  (909 314)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.input_2_5
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (45 10)  (919 314)  (919 314)  LC_5 Logic Functioning bit
 (51 10)  (925 314)  (925 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (926 314)  (926 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (11 11)  (885 315)  (885 315)  routing T_17_19.sp4_h_r_8 <X> T_17_19.sp4_h_l_45
 (14 11)  (888 315)  (888 315)  routing T_17_19.sp12_v_t_3 <X> T_17_19.lc_trk_g2_4
 (15 11)  (889 315)  (889 315)  routing T_17_19.sp12_v_t_3 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 11)  (896 315)  (896 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (897 315)  (897 315)  routing T_17_19.sp4_v_b_38 <X> T_17_19.lc_trk_g2_6
 (25 11)  (899 315)  (899 315)  routing T_17_19.sp4_v_b_38 <X> T_17_19.lc_trk_g2_6
 (26 11)  (900 315)  (900 315)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 315)  (901 315)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 315)  (902 315)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 315)  (905 315)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 315)  (906 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (907 315)  (907 315)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.input_2_5
 (34 11)  (908 315)  (908 315)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.input_2_5
 (35 11)  (909 315)  (909 315)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.input_2_5
 (36 11)  (910 315)  (910 315)  LC_5 Logic Functioning bit
 (37 11)  (911 315)  (911 315)  LC_5 Logic Functioning bit
 (38 11)  (912 315)  (912 315)  LC_5 Logic Functioning bit
 (9 12)  (883 316)  (883 316)  routing T_17_19.sp4_v_t_47 <X> T_17_19.sp4_h_r_10
 (15 12)  (889 316)  (889 316)  routing T_17_19.rgt_op_1 <X> T_17_19.lc_trk_g3_1
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 316)  (892 316)  routing T_17_19.rgt_op_1 <X> T_17_19.lc_trk_g3_1
 (25 12)  (899 316)  (899 316)  routing T_17_19.sp4_v_b_26 <X> T_17_19.lc_trk_g3_2
 (26 12)  (900 316)  (900 316)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 316)  (901 316)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 316)  (904 316)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 316)  (907 316)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 316)  (908 316)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 316)  (909 316)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.input_2_6
 (36 12)  (910 316)  (910 316)  LC_6 Logic Functioning bit
 (38 12)  (912 316)  (912 316)  LC_6 Logic Functioning bit
 (43 12)  (917 316)  (917 316)  LC_6 Logic Functioning bit
 (45 12)  (919 316)  (919 316)  LC_6 Logic Functioning bit
 (53 12)  (927 316)  (927 316)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (4 13)  (878 317)  (878 317)  routing T_17_19.sp4_v_t_41 <X> T_17_19.sp4_h_r_9
 (12 13)  (886 317)  (886 317)  routing T_17_19.sp4_h_r_11 <X> T_17_19.sp4_v_b_11
 (22 13)  (896 317)  (896 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (897 317)  (897 317)  routing T_17_19.sp4_v_b_26 <X> T_17_19.lc_trk_g3_2
 (26 13)  (900 317)  (900 317)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 317)  (901 317)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 317)  (902 317)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 317)  (904 317)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 317)  (905 317)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 317)  (906 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (909 317)  (909 317)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.input_2_6
 (42 13)  (916 317)  (916 317)  LC_6 Logic Functioning bit
 (46 13)  (920 317)  (920 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (888 318)  (888 318)  routing T_17_19.rgt_op_4 <X> T_17_19.lc_trk_g3_4
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (900 318)  (900 318)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (31 14)  (905 318)  (905 318)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 318)  (907 318)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 318)  (909 318)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.input_2_7
 (36 14)  (910 318)  (910 318)  LC_7 Logic Functioning bit
 (37 14)  (911 318)  (911 318)  LC_7 Logic Functioning bit
 (41 14)  (915 318)  (915 318)  LC_7 Logic Functioning bit
 (43 14)  (917 318)  (917 318)  LC_7 Logic Functioning bit
 (45 14)  (919 318)  (919 318)  LC_7 Logic Functioning bit
 (15 15)  (889 319)  (889 319)  routing T_17_19.rgt_op_4 <X> T_17_19.lc_trk_g3_4
 (17 15)  (891 319)  (891 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (895 319)  (895 319)  routing T_17_19.sp4_r_v_b_47 <X> T_17_19.lc_trk_g3_7
 (22 15)  (896 319)  (896 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 319)  (899 319)  routing T_17_19.sp4_r_v_b_46 <X> T_17_19.lc_trk_g3_6
 (26 15)  (900 319)  (900 319)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 319)  (902 319)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 319)  (906 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (909 319)  (909 319)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.input_2_7
 (36 15)  (910 319)  (910 319)  LC_7 Logic Functioning bit
 (37 15)  (911 319)  (911 319)  LC_7 Logic Functioning bit
 (40 15)  (914 319)  (914 319)  LC_7 Logic Functioning bit
 (42 15)  (916 319)  (916 319)  LC_7 Logic Functioning bit
 (51 15)  (925 319)  (925 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_18_19

 (0 0)  (928 304)  (928 304)  Negative Clock bit

 (12 0)  (940 304)  (940 304)  routing T_18_19.sp4_h_l_46 <X> T_18_19.sp4_h_r_2
 (13 0)  (941 304)  (941 304)  routing T_18_19.sp4_v_t_39 <X> T_18_19.sp4_v_b_2
 (27 0)  (955 304)  (955 304)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 304)  (956 304)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (963 304)  (963 304)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.input_2_0
 (36 0)  (964 304)  (964 304)  LC_0 Logic Functioning bit
 (39 0)  (967 304)  (967 304)  LC_0 Logic Functioning bit
 (41 0)  (969 304)  (969 304)  LC_0 Logic Functioning bit
 (42 0)  (970 304)  (970 304)  LC_0 Logic Functioning bit
 (44 0)  (972 304)  (972 304)  LC_0 Logic Functioning bit
 (45 0)  (973 304)  (973 304)  LC_0 Logic Functioning bit
 (47 0)  (975 304)  (975 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (13 1)  (941 305)  (941 305)  routing T_18_19.sp4_h_l_46 <X> T_18_19.sp4_h_r_2
 (32 1)  (960 305)  (960 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (961 305)  (961 305)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.input_2_0
 (34 1)  (962 305)  (962 305)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.input_2_0
 (36 1)  (964 305)  (964 305)  LC_0 Logic Functioning bit
 (39 1)  (967 305)  (967 305)  LC_0 Logic Functioning bit
 (41 1)  (969 305)  (969 305)  LC_0 Logic Functioning bit
 (42 1)  (970 305)  (970 305)  LC_0 Logic Functioning bit
 (48 1)  (976 305)  (976 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (934 306)  (934 306)  routing T_18_19.sp4_v_b_9 <X> T_18_19.sp4_v_t_37
 (8 2)  (936 306)  (936 306)  routing T_18_19.sp4_h_r_1 <X> T_18_19.sp4_h_l_36
 (27 2)  (955 306)  (955 306)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 306)  (956 306)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 306)  (964 306)  LC_1 Logic Functioning bit
 (39 2)  (967 306)  (967 306)  LC_1 Logic Functioning bit
 (41 2)  (969 306)  (969 306)  LC_1 Logic Functioning bit
 (42 2)  (970 306)  (970 306)  LC_1 Logic Functioning bit
 (44 2)  (972 306)  (972 306)  LC_1 Logic Functioning bit
 (45 2)  (973 306)  (973 306)  LC_1 Logic Functioning bit
 (5 3)  (933 307)  (933 307)  routing T_18_19.sp4_v_b_9 <X> T_18_19.sp4_v_t_37
 (36 3)  (964 307)  (964 307)  LC_1 Logic Functioning bit
 (39 3)  (967 307)  (967 307)  LC_1 Logic Functioning bit
 (41 3)  (969 307)  (969 307)  LC_1 Logic Functioning bit
 (42 3)  (970 307)  (970 307)  LC_1 Logic Functioning bit
 (51 3)  (979 307)  (979 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (928 308)  (928 308)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_7/cen
 (1 4)  (929 308)  (929 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (932 308)  (932 308)  routing T_18_19.sp4_v_t_38 <X> T_18_19.sp4_v_b_3
 (11 4)  (939 308)  (939 308)  routing T_18_19.sp4_h_r_0 <X> T_18_19.sp4_v_b_5
 (21 4)  (949 308)  (949 308)  routing T_18_19.wire_logic_cluster/lc_3/out <X> T_18_19.lc_trk_g1_3
 (22 4)  (950 308)  (950 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 308)  (953 308)  routing T_18_19.wire_logic_cluster/lc_2/out <X> T_18_19.lc_trk_g1_2
 (27 4)  (955 308)  (955 308)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 308)  (964 308)  LC_2 Logic Functioning bit
 (39 4)  (967 308)  (967 308)  LC_2 Logic Functioning bit
 (41 4)  (969 308)  (969 308)  LC_2 Logic Functioning bit
 (42 4)  (970 308)  (970 308)  LC_2 Logic Functioning bit
 (44 4)  (972 308)  (972 308)  LC_2 Logic Functioning bit
 (45 4)  (973 308)  (973 308)  LC_2 Logic Functioning bit
 (0 5)  (928 309)  (928 309)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_7/cen
 (1 5)  (929 309)  (929 309)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_7/cen
 (8 5)  (936 309)  (936 309)  routing T_18_19.sp4_h_l_41 <X> T_18_19.sp4_v_b_4
 (9 5)  (937 309)  (937 309)  routing T_18_19.sp4_h_l_41 <X> T_18_19.sp4_v_b_4
 (22 5)  (950 309)  (950 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 309)  (958 309)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 309)  (964 309)  LC_2 Logic Functioning bit
 (39 5)  (967 309)  (967 309)  LC_2 Logic Functioning bit
 (41 5)  (969 309)  (969 309)  LC_2 Logic Functioning bit
 (42 5)  (970 309)  (970 309)  LC_2 Logic Functioning bit
 (48 5)  (976 309)  (976 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (942 310)  (942 310)  routing T_18_19.sp4_h_l_1 <X> T_18_19.lc_trk_g1_4
 (17 6)  (945 310)  (945 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 310)  (946 310)  routing T_18_19.wire_logic_cluster/lc_5/out <X> T_18_19.lc_trk_g1_5
 (27 6)  (955 310)  (955 310)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 310)  (964 310)  LC_3 Logic Functioning bit
 (39 6)  (967 310)  (967 310)  LC_3 Logic Functioning bit
 (41 6)  (969 310)  (969 310)  LC_3 Logic Functioning bit
 (42 6)  (970 310)  (970 310)  LC_3 Logic Functioning bit
 (44 6)  (972 310)  (972 310)  LC_3 Logic Functioning bit
 (45 6)  (973 310)  (973 310)  LC_3 Logic Functioning bit
 (46 6)  (974 310)  (974 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (13 7)  (941 311)  (941 311)  routing T_18_19.sp4_v_b_0 <X> T_18_19.sp4_h_l_40
 (15 7)  (943 311)  (943 311)  routing T_18_19.sp4_h_l_1 <X> T_18_19.lc_trk_g1_4
 (16 7)  (944 311)  (944 311)  routing T_18_19.sp4_h_l_1 <X> T_18_19.lc_trk_g1_4
 (17 7)  (945 311)  (945 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (19 7)  (947 311)  (947 311)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (30 7)  (958 311)  (958 311)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 311)  (964 311)  LC_3 Logic Functioning bit
 (39 7)  (967 311)  (967 311)  LC_3 Logic Functioning bit
 (41 7)  (969 311)  (969 311)  LC_3 Logic Functioning bit
 (42 7)  (970 311)  (970 311)  LC_3 Logic Functioning bit
 (4 8)  (932 312)  (932 312)  routing T_18_19.sp4_h_l_43 <X> T_18_19.sp4_v_b_6
 (8 8)  (936 312)  (936 312)  routing T_18_19.sp4_v_b_1 <X> T_18_19.sp4_h_r_7
 (9 8)  (937 312)  (937 312)  routing T_18_19.sp4_v_b_1 <X> T_18_19.sp4_h_r_7
 (10 8)  (938 312)  (938 312)  routing T_18_19.sp4_v_b_1 <X> T_18_19.sp4_h_r_7
 (27 8)  (955 312)  (955 312)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 312)  (956 312)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 312)  (958 312)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 312)  (964 312)  LC_4 Logic Functioning bit
 (39 8)  (967 312)  (967 312)  LC_4 Logic Functioning bit
 (41 8)  (969 312)  (969 312)  LC_4 Logic Functioning bit
 (42 8)  (970 312)  (970 312)  LC_4 Logic Functioning bit
 (44 8)  (972 312)  (972 312)  LC_4 Logic Functioning bit
 (45 8)  (973 312)  (973 312)  LC_4 Logic Functioning bit
 (51 8)  (979 312)  (979 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (933 313)  (933 313)  routing T_18_19.sp4_h_l_43 <X> T_18_19.sp4_v_b_6
 (11 9)  (939 313)  (939 313)  routing T_18_19.sp4_h_l_37 <X> T_18_19.sp4_h_r_8
 (13 9)  (941 313)  (941 313)  routing T_18_19.sp4_h_l_37 <X> T_18_19.sp4_h_r_8
 (36 9)  (964 313)  (964 313)  LC_4 Logic Functioning bit
 (39 9)  (967 313)  (967 313)  LC_4 Logic Functioning bit
 (41 9)  (969 313)  (969 313)  LC_4 Logic Functioning bit
 (42 9)  (970 313)  (970 313)  LC_4 Logic Functioning bit
 (8 10)  (936 314)  (936 314)  routing T_18_19.sp4_v_t_42 <X> T_18_19.sp4_h_l_42
 (9 10)  (937 314)  (937 314)  routing T_18_19.sp4_v_t_42 <X> T_18_19.sp4_h_l_42
 (14 10)  (942 314)  (942 314)  routing T_18_19.sp4_h_r_44 <X> T_18_19.lc_trk_g2_4
 (27 10)  (955 314)  (955 314)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 314)  (957 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 314)  (958 314)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 314)  (964 314)  LC_5 Logic Functioning bit
 (39 10)  (967 314)  (967 314)  LC_5 Logic Functioning bit
 (41 10)  (969 314)  (969 314)  LC_5 Logic Functioning bit
 (42 10)  (970 314)  (970 314)  LC_5 Logic Functioning bit
 (44 10)  (972 314)  (972 314)  LC_5 Logic Functioning bit
 (45 10)  (973 314)  (973 314)  LC_5 Logic Functioning bit
 (51 10)  (979 314)  (979 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (939 315)  (939 315)  routing T_18_19.sp4_h_r_0 <X> T_18_19.sp4_h_l_45
 (13 11)  (941 315)  (941 315)  routing T_18_19.sp4_h_r_0 <X> T_18_19.sp4_h_l_45
 (14 11)  (942 315)  (942 315)  routing T_18_19.sp4_h_r_44 <X> T_18_19.lc_trk_g2_4
 (15 11)  (943 315)  (943 315)  routing T_18_19.sp4_h_r_44 <X> T_18_19.lc_trk_g2_4
 (16 11)  (944 315)  (944 315)  routing T_18_19.sp4_h_r_44 <X> T_18_19.lc_trk_g2_4
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (36 11)  (964 315)  (964 315)  LC_5 Logic Functioning bit
 (39 11)  (967 315)  (967 315)  LC_5 Logic Functioning bit
 (41 11)  (969 315)  (969 315)  LC_5 Logic Functioning bit
 (42 11)  (970 315)  (970 315)  LC_5 Logic Functioning bit
 (51 11)  (979 315)  (979 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (933 316)  (933 316)  routing T_18_19.sp4_v_t_44 <X> T_18_19.sp4_h_r_9
 (9 12)  (937 316)  (937 316)  routing T_18_19.sp4_v_t_47 <X> T_18_19.sp4_h_r_10
 (14 12)  (942 316)  (942 316)  routing T_18_19.wire_logic_cluster/lc_0/out <X> T_18_19.lc_trk_g3_0
 (17 12)  (945 316)  (945 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 316)  (946 316)  routing T_18_19.wire_logic_cluster/lc_1/out <X> T_18_19.lc_trk_g3_1
 (21 12)  (949 316)  (949 316)  routing T_18_19.sp4_h_r_43 <X> T_18_19.lc_trk_g3_3
 (22 12)  (950 316)  (950 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 316)  (951 316)  routing T_18_19.sp4_h_r_43 <X> T_18_19.lc_trk_g3_3
 (24 12)  (952 316)  (952 316)  routing T_18_19.sp4_h_r_43 <X> T_18_19.lc_trk_g3_3
 (27 12)  (955 316)  (955 316)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 316)  (958 316)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 316)  (964 316)  LC_6 Logic Functioning bit
 (39 12)  (967 316)  (967 316)  LC_6 Logic Functioning bit
 (41 12)  (969 316)  (969 316)  LC_6 Logic Functioning bit
 (42 12)  (970 316)  (970 316)  LC_6 Logic Functioning bit
 (44 12)  (972 316)  (972 316)  LC_6 Logic Functioning bit
 (45 12)  (973 316)  (973 316)  LC_6 Logic Functioning bit
 (17 13)  (945 317)  (945 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (949 317)  (949 317)  routing T_18_19.sp4_h_r_43 <X> T_18_19.lc_trk_g3_3
 (36 13)  (964 317)  (964 317)  LC_6 Logic Functioning bit
 (39 13)  (967 317)  (967 317)  LC_6 Logic Functioning bit
 (41 13)  (969 317)  (969 317)  LC_6 Logic Functioning bit
 (42 13)  (970 317)  (970 317)  LC_6 Logic Functioning bit
 (46 13)  (974 317)  (974 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (928 318)  (928 318)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 318)  (929 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (937 318)  (937 318)  routing T_18_19.sp4_v_b_10 <X> T_18_19.sp4_h_l_47
 (14 14)  (942 318)  (942 318)  routing T_18_19.wire_logic_cluster/lc_4/out <X> T_18_19.lc_trk_g3_4
 (15 14)  (943 318)  (943 318)  routing T_18_19.sp4_h_l_24 <X> T_18_19.lc_trk_g3_5
 (16 14)  (944 318)  (944 318)  routing T_18_19.sp4_h_l_24 <X> T_18_19.lc_trk_g3_5
 (17 14)  (945 318)  (945 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (946 318)  (946 318)  routing T_18_19.sp4_h_l_24 <X> T_18_19.lc_trk_g3_5
 (21 14)  (949 318)  (949 318)  routing T_18_19.wire_logic_cluster/lc_7/out <X> T_18_19.lc_trk_g3_7
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (955 318)  (955 318)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 318)  (956 318)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 318)  (957 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 318)  (958 318)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 318)  (960 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 318)  (964 318)  LC_7 Logic Functioning bit
 (39 14)  (967 318)  (967 318)  LC_7 Logic Functioning bit
 (41 14)  (969 318)  (969 318)  LC_7 Logic Functioning bit
 (42 14)  (970 318)  (970 318)  LC_7 Logic Functioning bit
 (44 14)  (972 318)  (972 318)  LC_7 Logic Functioning bit
 (45 14)  (973 318)  (973 318)  LC_7 Logic Functioning bit
 (1 15)  (929 319)  (929 319)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (958 319)  (958 319)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 319)  (964 319)  LC_7 Logic Functioning bit
 (39 15)  (967 319)  (967 319)  LC_7 Logic Functioning bit
 (41 15)  (969 319)  (969 319)  LC_7 Logic Functioning bit
 (42 15)  (970 319)  (970 319)  LC_7 Logic Functioning bit
 (51 15)  (979 319)  (979 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_19

 (8 0)  (990 304)  (990 304)  routing T_19_19.sp4_v_b_7 <X> T_19_19.sp4_h_r_1
 (9 0)  (991 304)  (991 304)  routing T_19_19.sp4_v_b_7 <X> T_19_19.sp4_h_r_1
 (10 0)  (992 304)  (992 304)  routing T_19_19.sp4_v_b_7 <X> T_19_19.sp4_h_r_1
 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (1 2)  (983 306)  (983 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (993 306)  (993 306)  routing T_19_19.sp4_v_b_6 <X> T_19_19.sp4_v_t_39
 (13 2)  (995 306)  (995 306)  routing T_19_19.sp4_v_b_6 <X> T_19_19.sp4_v_t_39
 (21 2)  (1003 306)  (1003 306)  routing T_19_19.sp4_h_l_10 <X> T_19_19.lc_trk_g0_7
 (22 2)  (1004 306)  (1004 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1005 306)  (1005 306)  routing T_19_19.sp4_h_l_10 <X> T_19_19.lc_trk_g0_7
 (24 2)  (1006 306)  (1006 306)  routing T_19_19.sp4_h_l_10 <X> T_19_19.lc_trk_g0_7
 (15 3)  (997 307)  (997 307)  routing T_19_19.sp4_v_t_9 <X> T_19_19.lc_trk_g0_4
 (16 3)  (998 307)  (998 307)  routing T_19_19.sp4_v_t_9 <X> T_19_19.lc_trk_g0_4
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (1003 307)  (1003 307)  routing T_19_19.sp4_h_l_10 <X> T_19_19.lc_trk_g0_7
 (22 3)  (1004 307)  (1004 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1007 307)  (1007 307)  routing T_19_19.sp4_r_v_b_30 <X> T_19_19.lc_trk_g0_6
 (0 4)  (982 308)  (982 308)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_7/cen
 (1 4)  (983 308)  (983 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (28 4)  (1010 308)  (1010 308)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 308)  (1011 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 308)  (1012 308)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 308)  (1015 308)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 308)  (1016 308)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 308)  (1018 308)  LC_2 Logic Functioning bit
 (37 4)  (1019 308)  (1019 308)  LC_2 Logic Functioning bit
 (38 4)  (1020 308)  (1020 308)  LC_2 Logic Functioning bit
 (39 4)  (1021 308)  (1021 308)  LC_2 Logic Functioning bit
 (41 4)  (1023 308)  (1023 308)  LC_2 Logic Functioning bit
 (43 4)  (1025 308)  (1025 308)  LC_2 Logic Functioning bit
 (0 5)  (982 309)  (982 309)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_7/cen
 (1 5)  (983 309)  (983 309)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_7/cen
 (22 5)  (1004 309)  (1004 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1005 309)  (1005 309)  routing T_19_19.sp12_h_l_17 <X> T_19_19.lc_trk_g1_2
 (25 5)  (1007 309)  (1007 309)  routing T_19_19.sp12_h_l_17 <X> T_19_19.lc_trk_g1_2
 (26 5)  (1008 309)  (1008 309)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 309)  (1010 309)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 309)  (1011 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (1019 309)  (1019 309)  LC_2 Logic Functioning bit
 (39 5)  (1021 309)  (1021 309)  LC_2 Logic Functioning bit
 (22 6)  (1004 310)  (1004 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1005 310)  (1005 310)  routing T_19_19.sp4_v_b_23 <X> T_19_19.lc_trk_g1_7
 (24 6)  (1006 310)  (1006 310)  routing T_19_19.sp4_v_b_23 <X> T_19_19.lc_trk_g1_7
 (26 6)  (1008 310)  (1008 310)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 310)  (1010 310)  routing T_19_19.lc_trk_g2_0 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 310)  (1011 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 310)  (1013 310)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 310)  (1015 310)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 310)  (1016 310)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (42 6)  (1024 310)  (1024 310)  LC_3 Logic Functioning bit
 (43 6)  (1025 310)  (1025 310)  LC_3 Logic Functioning bit
 (50 6)  (1032 310)  (1032 310)  Cascade bit: LH_LC03_inmux02_5

 (13 7)  (995 311)  (995 311)  routing T_19_19.sp4_v_b_0 <X> T_19_19.sp4_h_l_40
 (28 7)  (1010 311)  (1010 311)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 311)  (1011 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 311)  (1013 311)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 311)  (1018 311)  LC_3 Logic Functioning bit
 (38 7)  (1020 311)  (1020 311)  LC_3 Logic Functioning bit
 (42 7)  (1024 311)  (1024 311)  LC_3 Logic Functioning bit
 (43 7)  (1025 311)  (1025 311)  LC_3 Logic Functioning bit
 (26 8)  (1008 312)  (1008 312)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 312)  (1009 312)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 312)  (1013 312)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 312)  (1015 312)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 312)  (1016 312)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 312)  (1018 312)  LC_4 Logic Functioning bit
 (37 8)  (1019 312)  (1019 312)  LC_4 Logic Functioning bit
 (39 8)  (1021 312)  (1021 312)  LC_4 Logic Functioning bit
 (41 8)  (1023 312)  (1023 312)  LC_4 Logic Functioning bit
 (43 8)  (1025 312)  (1025 312)  LC_4 Logic Functioning bit
 (50 8)  (1032 312)  (1032 312)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (986 313)  (986 313)  routing T_19_19.sp4_h_l_47 <X> T_19_19.sp4_h_r_6
 (6 9)  (988 313)  (988 313)  routing T_19_19.sp4_h_l_47 <X> T_19_19.sp4_h_r_6
 (14 9)  (996 313)  (996 313)  routing T_19_19.sp4_h_r_24 <X> T_19_19.lc_trk_g2_0
 (15 9)  (997 313)  (997 313)  routing T_19_19.sp4_h_r_24 <X> T_19_19.lc_trk_g2_0
 (16 9)  (998 313)  (998 313)  routing T_19_19.sp4_h_r_24 <X> T_19_19.lc_trk_g2_0
 (17 9)  (999 313)  (999 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (19 9)  (1001 313)  (1001 313)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (1004 313)  (1004 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1005 313)  (1005 313)  routing T_19_19.sp4_h_l_15 <X> T_19_19.lc_trk_g2_2
 (24 9)  (1006 313)  (1006 313)  routing T_19_19.sp4_h_l_15 <X> T_19_19.lc_trk_g2_2
 (25 9)  (1007 313)  (1007 313)  routing T_19_19.sp4_h_l_15 <X> T_19_19.lc_trk_g2_2
 (26 9)  (1008 313)  (1008 313)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 313)  (1012 313)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 313)  (1013 313)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 313)  (1018 313)  LC_4 Logic Functioning bit
 (37 9)  (1019 313)  (1019 313)  LC_4 Logic Functioning bit
 (38 9)  (1020 313)  (1020 313)  LC_4 Logic Functioning bit
 (9 10)  (991 314)  (991 314)  routing T_19_19.sp4_h_r_4 <X> T_19_19.sp4_h_l_42
 (10 10)  (992 314)  (992 314)  routing T_19_19.sp4_h_r_4 <X> T_19_19.sp4_h_l_42
 (16 10)  (998 314)  (998 314)  routing T_19_19.sp12_v_b_21 <X> T_19_19.lc_trk_g2_5
 (17 10)  (999 314)  (999 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (1003 314)  (1003 314)  routing T_19_19.sp12_v_b_7 <X> T_19_19.lc_trk_g2_7
 (22 10)  (1004 314)  (1004 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1006 314)  (1006 314)  routing T_19_19.sp12_v_b_7 <X> T_19_19.lc_trk_g2_7
 (26 10)  (1008 314)  (1008 314)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 314)  (1009 314)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 314)  (1011 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 314)  (1012 314)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 314)  (1013 314)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 314)  (1014 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 314)  (1018 314)  LC_5 Logic Functioning bit
 (37 10)  (1019 314)  (1019 314)  LC_5 Logic Functioning bit
 (41 10)  (1023 314)  (1023 314)  LC_5 Logic Functioning bit
 (43 10)  (1025 314)  (1025 314)  LC_5 Logic Functioning bit
 (50 10)  (1032 314)  (1032 314)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (1000 315)  (1000 315)  routing T_19_19.sp12_v_b_21 <X> T_19_19.lc_trk_g2_5
 (21 11)  (1003 315)  (1003 315)  routing T_19_19.sp12_v_b_7 <X> T_19_19.lc_trk_g2_7
 (22 11)  (1004 315)  (1004 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1005 315)  (1005 315)  routing T_19_19.sp12_v_b_14 <X> T_19_19.lc_trk_g2_6
 (26 11)  (1008 315)  (1008 315)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 315)  (1011 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 315)  (1012 315)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 315)  (1013 315)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 315)  (1018 315)  LC_5 Logic Functioning bit
 (37 11)  (1019 315)  (1019 315)  LC_5 Logic Functioning bit
 (40 11)  (1022 315)  (1022 315)  LC_5 Logic Functioning bit
 (43 11)  (1025 315)  (1025 315)  LC_5 Logic Functioning bit
 (2 12)  (984 316)  (984 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (5 12)  (987 316)  (987 316)  routing T_19_19.sp4_v_b_3 <X> T_19_19.sp4_h_r_9
 (22 12)  (1004 316)  (1004 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (1008 316)  (1008 316)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (1013 316)  (1013 316)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 316)  (1015 316)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 316)  (1018 316)  LC_6 Logic Functioning bit
 (37 12)  (1019 316)  (1019 316)  LC_6 Logic Functioning bit
 (38 12)  (1020 316)  (1020 316)  LC_6 Logic Functioning bit
 (42 12)  (1024 316)  (1024 316)  LC_6 Logic Functioning bit
 (45 12)  (1027 316)  (1027 316)  LC_6 Logic Functioning bit
 (50 12)  (1032 316)  (1032 316)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1033 316)  (1033 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (986 317)  (986 317)  routing T_19_19.sp4_v_b_3 <X> T_19_19.sp4_h_r_9
 (6 13)  (988 317)  (988 317)  routing T_19_19.sp4_v_b_3 <X> T_19_19.sp4_h_r_9
 (14 13)  (996 317)  (996 317)  routing T_19_19.tnl_op_0 <X> T_19_19.lc_trk_g3_0
 (15 13)  (997 317)  (997 317)  routing T_19_19.tnl_op_0 <X> T_19_19.lc_trk_g3_0
 (17 13)  (999 317)  (999 317)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (1003 317)  (1003 317)  routing T_19_19.sp4_r_v_b_43 <X> T_19_19.lc_trk_g3_3
 (26 13)  (1008 317)  (1008 317)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 317)  (1010 317)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 317)  (1013 317)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 317)  (1018 317)  LC_6 Logic Functioning bit
 (37 13)  (1019 317)  (1019 317)  LC_6 Logic Functioning bit
 (39 13)  (1021 317)  (1021 317)  LC_6 Logic Functioning bit
 (43 13)  (1025 317)  (1025 317)  LC_6 Logic Functioning bit
 (47 13)  (1029 317)  (1029 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (983 318)  (983 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1003 318)  (1003 318)  routing T_19_19.sp4_h_l_34 <X> T_19_19.lc_trk_g3_7
 (22 14)  (1004 318)  (1004 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1005 318)  (1005 318)  routing T_19_19.sp4_h_l_34 <X> T_19_19.lc_trk_g3_7
 (24 14)  (1006 318)  (1006 318)  routing T_19_19.sp4_h_l_34 <X> T_19_19.lc_trk_g3_7
 (26 14)  (1008 318)  (1008 318)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 318)  (1009 318)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 318)  (1010 318)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 318)  (1012 318)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 318)  (1013 318)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 318)  (1017 318)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.input_2_7
 (36 14)  (1018 318)  (1018 318)  LC_7 Logic Functioning bit
 (37 14)  (1019 318)  (1019 318)  LC_7 Logic Functioning bit
 (38 14)  (1020 318)  (1020 318)  LC_7 Logic Functioning bit
 (40 14)  (1022 318)  (1022 318)  LC_7 Logic Functioning bit
 (42 14)  (1024 318)  (1024 318)  LC_7 Logic Functioning bit
 (43 14)  (1025 318)  (1025 318)  LC_7 Logic Functioning bit
 (1 15)  (983 319)  (983 319)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_logic_cluster/lc_7/s_r
 (21 15)  (1003 319)  (1003 319)  routing T_19_19.sp4_h_l_34 <X> T_19_19.lc_trk_g3_7
 (22 15)  (1004 319)  (1004 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1008 319)  (1008 319)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 319)  (1009 319)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 319)  (1010 319)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 319)  (1011 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 319)  (1012 319)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 319)  (1013 319)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 319)  (1014 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1015 319)  (1015 319)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.input_2_7
 (37 15)  (1019 319)  (1019 319)  LC_7 Logic Functioning bit
 (38 15)  (1020 319)  (1020 319)  LC_7 Logic Functioning bit
 (39 15)  (1021 319)  (1021 319)  LC_7 Logic Functioning bit
 (40 15)  (1022 319)  (1022 319)  LC_7 Logic Functioning bit
 (42 15)  (1024 319)  (1024 319)  LC_7 Logic Functioning bit
 (43 15)  (1025 319)  (1025 319)  LC_7 Logic Functioning bit
 (48 15)  (1030 319)  (1030 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_19

 (8 0)  (1044 304)  (1044 304)  routing T_20_19.sp4_v_b_1 <X> T_20_19.sp4_h_r_1
 (9 0)  (1045 304)  (1045 304)  routing T_20_19.sp4_v_b_1 <X> T_20_19.sp4_h_r_1
 (12 0)  (1048 304)  (1048 304)  routing T_20_19.sp4_h_l_46 <X> T_20_19.sp4_h_r_2
 (15 0)  (1051 304)  (1051 304)  routing T_20_19.sp4_h_r_9 <X> T_20_19.lc_trk_g0_1
 (16 0)  (1052 304)  (1052 304)  routing T_20_19.sp4_h_r_9 <X> T_20_19.lc_trk_g0_1
 (17 0)  (1053 304)  (1053 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1054 304)  (1054 304)  routing T_20_19.sp4_h_r_9 <X> T_20_19.lc_trk_g0_1
 (21 0)  (1057 304)  (1057 304)  routing T_20_19.wire_logic_cluster/lc_3/out <X> T_20_19.lc_trk_g0_3
 (22 0)  (1058 304)  (1058 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1061 304)  (1061 304)  routing T_20_19.sp4_v_b_10 <X> T_20_19.lc_trk_g0_2
 (26 0)  (1062 304)  (1062 304)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 304)  (1065 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 304)  (1067 304)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 304)  (1068 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 304)  (1071 304)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.input_2_0
 (36 0)  (1072 304)  (1072 304)  LC_0 Logic Functioning bit
 (38 0)  (1074 304)  (1074 304)  LC_0 Logic Functioning bit
 (43 0)  (1079 304)  (1079 304)  LC_0 Logic Functioning bit
 (13 1)  (1049 305)  (1049 305)  routing T_20_19.sp4_h_l_46 <X> T_20_19.sp4_h_r_2
 (22 1)  (1058 305)  (1058 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1059 305)  (1059 305)  routing T_20_19.sp4_v_b_10 <X> T_20_19.lc_trk_g0_2
 (25 1)  (1061 305)  (1061 305)  routing T_20_19.sp4_v_b_10 <X> T_20_19.lc_trk_g0_2
 (26 1)  (1062 305)  (1062 305)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 305)  (1063 305)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 305)  (1064 305)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 305)  (1065 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 305)  (1066 305)  routing T_20_19.lc_trk_g0_3 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 305)  (1067 305)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 305)  (1068 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1071 305)  (1071 305)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.input_2_0
 (36 1)  (1072 305)  (1072 305)  LC_0 Logic Functioning bit
 (38 1)  (1074 305)  (1074 305)  LC_0 Logic Functioning bit
 (39 1)  (1075 305)  (1075 305)  LC_0 Logic Functioning bit
 (40 1)  (1076 305)  (1076 305)  LC_0 Logic Functioning bit
 (43 1)  (1079 305)  (1079 305)  LC_0 Logic Functioning bit
 (0 2)  (1036 306)  (1036 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 306)  (1037 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (1052 306)  (1052 306)  routing T_20_19.sp4_v_b_5 <X> T_20_19.lc_trk_g0_5
 (17 2)  (1053 306)  (1053 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1054 306)  (1054 306)  routing T_20_19.sp4_v_b_5 <X> T_20_19.lc_trk_g0_5
 (22 2)  (1058 306)  (1058 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1059 306)  (1059 306)  routing T_20_19.sp12_h_l_12 <X> T_20_19.lc_trk_g0_7
 (29 2)  (1065 306)  (1065 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 306)  (1067 306)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 306)  (1068 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 306)  (1071 306)  routing T_20_19.lc_trk_g0_5 <X> T_20_19.input_2_1
 (36 2)  (1072 306)  (1072 306)  LC_1 Logic Functioning bit
 (41 2)  (1077 306)  (1077 306)  LC_1 Logic Functioning bit
 (43 2)  (1079 306)  (1079 306)  LC_1 Logic Functioning bit
 (4 3)  (1040 307)  (1040 307)  routing T_20_19.sp4_v_b_7 <X> T_20_19.sp4_h_l_37
 (14 3)  (1050 307)  (1050 307)  routing T_20_19.sp12_h_r_20 <X> T_20_19.lc_trk_g0_4
 (16 3)  (1052 307)  (1052 307)  routing T_20_19.sp12_h_r_20 <X> T_20_19.lc_trk_g0_4
 (17 3)  (1053 307)  (1053 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (1058 307)  (1058 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1059 307)  (1059 307)  routing T_20_19.sp4_v_b_22 <X> T_20_19.lc_trk_g0_6
 (24 3)  (1060 307)  (1060 307)  routing T_20_19.sp4_v_b_22 <X> T_20_19.lc_trk_g0_6
 (27 3)  (1063 307)  (1063 307)  routing T_20_19.lc_trk_g1_0 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 307)  (1065 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 307)  (1066 307)  routing T_20_19.lc_trk_g0_2 <X> T_20_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 307)  (1067 307)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 307)  (1068 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (1072 307)  (1072 307)  LC_1 Logic Functioning bit
 (37 3)  (1073 307)  (1073 307)  LC_1 Logic Functioning bit
 (39 3)  (1075 307)  (1075 307)  LC_1 Logic Functioning bit
 (41 3)  (1077 307)  (1077 307)  LC_1 Logic Functioning bit
 (43 3)  (1079 307)  (1079 307)  LC_1 Logic Functioning bit
 (0 4)  (1036 308)  (1036 308)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 308)  (1037 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (1044 308)  (1044 308)  routing T_20_19.sp4_h_l_45 <X> T_20_19.sp4_h_r_4
 (10 4)  (1046 308)  (1046 308)  routing T_20_19.sp4_h_l_45 <X> T_20_19.sp4_h_r_4
 (27 4)  (1063 308)  (1063 308)  routing T_20_19.lc_trk_g1_2 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 308)  (1065 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 308)  (1067 308)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 308)  (1068 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 308)  (1069 308)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 308)  (1070 308)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 308)  (1072 308)  LC_2 Logic Functioning bit
 (37 4)  (1073 308)  (1073 308)  LC_2 Logic Functioning bit
 (38 4)  (1074 308)  (1074 308)  LC_2 Logic Functioning bit
 (39 4)  (1075 308)  (1075 308)  LC_2 Logic Functioning bit
 (41 4)  (1077 308)  (1077 308)  LC_2 Logic Functioning bit
 (43 4)  (1079 308)  (1079 308)  LC_2 Logic Functioning bit
 (0 5)  (1036 309)  (1036 309)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 309)  (1037 309)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_7/cen
 (3 5)  (1039 309)  (1039 309)  routing T_20_19.sp12_h_l_23 <X> T_20_19.sp12_h_r_0
 (8 5)  (1044 309)  (1044 309)  routing T_20_19.sp4_h_l_47 <X> T_20_19.sp4_v_b_4
 (9 5)  (1045 309)  (1045 309)  routing T_20_19.sp4_h_l_47 <X> T_20_19.sp4_v_b_4
 (10 5)  (1046 309)  (1046 309)  routing T_20_19.sp4_h_l_47 <X> T_20_19.sp4_v_b_4
 (16 5)  (1052 309)  (1052 309)  routing T_20_19.sp12_h_r_8 <X> T_20_19.lc_trk_g1_0
 (17 5)  (1053 309)  (1053 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (1058 309)  (1058 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1061 309)  (1061 309)  routing T_20_19.sp4_r_v_b_26 <X> T_20_19.lc_trk_g1_2
 (26 5)  (1062 309)  (1062 309)  routing T_20_19.lc_trk_g2_2 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 309)  (1064 309)  routing T_20_19.lc_trk_g2_2 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 309)  (1065 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 309)  (1066 309)  routing T_20_19.lc_trk_g1_2 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (37 5)  (1073 309)  (1073 309)  LC_2 Logic Functioning bit
 (39 5)  (1075 309)  (1075 309)  LC_2 Logic Functioning bit
 (6 6)  (1042 310)  (1042 310)  routing T_20_19.sp4_h_l_47 <X> T_20_19.sp4_v_t_38
 (12 6)  (1048 310)  (1048 310)  routing T_20_19.sp4_v_t_46 <X> T_20_19.sp4_h_l_40
 (14 6)  (1050 310)  (1050 310)  routing T_20_19.sp4_h_l_1 <X> T_20_19.lc_trk_g1_4
 (15 6)  (1051 310)  (1051 310)  routing T_20_19.bot_op_5 <X> T_20_19.lc_trk_g1_5
 (17 6)  (1053 310)  (1053 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (1065 310)  (1065 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 310)  (1067 310)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 310)  (1068 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 310)  (1072 310)  LC_3 Logic Functioning bit
 (37 6)  (1073 310)  (1073 310)  LC_3 Logic Functioning bit
 (38 6)  (1074 310)  (1074 310)  LC_3 Logic Functioning bit
 (41 6)  (1077 310)  (1077 310)  LC_3 Logic Functioning bit
 (43 6)  (1079 310)  (1079 310)  LC_3 Logic Functioning bit
 (50 6)  (1086 310)  (1086 310)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (1047 311)  (1047 311)  routing T_20_19.sp4_v_t_46 <X> T_20_19.sp4_h_l_40
 (13 7)  (1049 311)  (1049 311)  routing T_20_19.sp4_v_t_46 <X> T_20_19.sp4_h_l_40
 (15 7)  (1051 311)  (1051 311)  routing T_20_19.sp4_h_l_1 <X> T_20_19.lc_trk_g1_4
 (16 7)  (1052 311)  (1052 311)  routing T_20_19.sp4_h_l_1 <X> T_20_19.lc_trk_g1_4
 (17 7)  (1053 311)  (1053 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (1058 311)  (1058 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1059 311)  (1059 311)  routing T_20_19.sp4_h_r_6 <X> T_20_19.lc_trk_g1_6
 (24 7)  (1060 311)  (1060 311)  routing T_20_19.sp4_h_r_6 <X> T_20_19.lc_trk_g1_6
 (25 7)  (1061 311)  (1061 311)  routing T_20_19.sp4_h_r_6 <X> T_20_19.lc_trk_g1_6
 (29 7)  (1065 311)  (1065 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 311)  (1066 311)  routing T_20_19.lc_trk_g0_2 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 311)  (1067 311)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (1073 311)  (1073 311)  LC_3 Logic Functioning bit
 (41 7)  (1077 311)  (1077 311)  LC_3 Logic Functioning bit
 (43 7)  (1079 311)  (1079 311)  LC_3 Logic Functioning bit
 (5 8)  (1041 312)  (1041 312)  routing T_20_19.sp4_v_t_43 <X> T_20_19.sp4_h_r_6
 (12 8)  (1048 312)  (1048 312)  routing T_20_19.sp4_v_b_8 <X> T_20_19.sp4_h_r_8
 (14 8)  (1050 312)  (1050 312)  routing T_20_19.wire_logic_cluster/lc_0/out <X> T_20_19.lc_trk_g2_0
 (17 8)  (1053 312)  (1053 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 312)  (1054 312)  routing T_20_19.wire_logic_cluster/lc_1/out <X> T_20_19.lc_trk_g2_1
 (26 8)  (1062 312)  (1062 312)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 312)  (1063 312)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 312)  (1065 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 312)  (1066 312)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 312)  (1068 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 312)  (1069 312)  routing T_20_19.lc_trk_g2_1 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 312)  (1071 312)  routing T_20_19.lc_trk_g0_4 <X> T_20_19.input_2_4
 (36 8)  (1072 312)  (1072 312)  LC_4 Logic Functioning bit
 (37 8)  (1073 312)  (1073 312)  LC_4 Logic Functioning bit
 (38 8)  (1074 312)  (1074 312)  LC_4 Logic Functioning bit
 (11 9)  (1047 313)  (1047 313)  routing T_20_19.sp4_v_b_8 <X> T_20_19.sp4_h_r_8
 (17 9)  (1053 313)  (1053 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (1058 313)  (1058 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1059 313)  (1059 313)  routing T_20_19.sp4_h_l_15 <X> T_20_19.lc_trk_g2_2
 (24 9)  (1060 313)  (1060 313)  routing T_20_19.sp4_h_l_15 <X> T_20_19.lc_trk_g2_2
 (25 9)  (1061 313)  (1061 313)  routing T_20_19.sp4_h_l_15 <X> T_20_19.lc_trk_g2_2
 (26 9)  (1062 313)  (1062 313)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 313)  (1065 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 313)  (1066 313)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 313)  (1068 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1072 313)  (1072 313)  LC_4 Logic Functioning bit
 (37 9)  (1073 313)  (1073 313)  LC_4 Logic Functioning bit
 (39 9)  (1075 313)  (1075 313)  LC_4 Logic Functioning bit
 (41 9)  (1077 313)  (1077 313)  LC_4 Logic Functioning bit
 (43 9)  (1079 313)  (1079 313)  LC_4 Logic Functioning bit
 (25 10)  (1061 314)  (1061 314)  routing T_20_19.sp4_v_b_30 <X> T_20_19.lc_trk_g2_6
 (28 10)  (1064 314)  (1064 314)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 314)  (1065 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 314)  (1066 314)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 314)  (1068 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 314)  (1069 314)  routing T_20_19.lc_trk_g2_0 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 314)  (1072 314)  LC_5 Logic Functioning bit
 (37 10)  (1073 314)  (1073 314)  LC_5 Logic Functioning bit
 (38 10)  (1074 314)  (1074 314)  LC_5 Logic Functioning bit
 (42 10)  (1078 314)  (1078 314)  LC_5 Logic Functioning bit
 (50 10)  (1086 314)  (1086 314)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (1044 315)  (1044 315)  routing T_20_19.sp4_h_r_7 <X> T_20_19.sp4_v_t_42
 (9 11)  (1045 315)  (1045 315)  routing T_20_19.sp4_h_r_7 <X> T_20_19.sp4_v_t_42
 (22 11)  (1058 315)  (1058 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1059 315)  (1059 315)  routing T_20_19.sp4_v_b_30 <X> T_20_19.lc_trk_g2_6
 (30 11)  (1066 315)  (1066 315)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (1072 315)  (1072 315)  LC_5 Logic Functioning bit
 (37 11)  (1073 315)  (1073 315)  LC_5 Logic Functioning bit
 (38 11)  (1074 315)  (1074 315)  LC_5 Logic Functioning bit
 (42 11)  (1078 315)  (1078 315)  LC_5 Logic Functioning bit
 (22 12)  (1058 316)  (1058 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1059 316)  (1059 316)  routing T_20_19.sp4_h_r_27 <X> T_20_19.lc_trk_g3_3
 (24 12)  (1060 316)  (1060 316)  routing T_20_19.sp4_h_r_27 <X> T_20_19.lc_trk_g3_3
 (27 12)  (1063 316)  (1063 316)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 316)  (1065 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 316)  (1066 316)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 316)  (1067 316)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 316)  (1068 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 316)  (1069 316)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 316)  (1070 316)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 316)  (1072 316)  LC_6 Logic Functioning bit
 (38 12)  (1074 316)  (1074 316)  LC_6 Logic Functioning bit
 (42 12)  (1078 316)  (1078 316)  LC_6 Logic Functioning bit
 (43 12)  (1079 316)  (1079 316)  LC_6 Logic Functioning bit
 (45 12)  (1081 316)  (1081 316)  LC_6 Logic Functioning bit
 (50 12)  (1086 316)  (1086 316)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (1044 317)  (1044 317)  routing T_20_19.sp4_h_l_47 <X> T_20_19.sp4_v_b_10
 (9 13)  (1045 317)  (1045 317)  routing T_20_19.sp4_h_l_47 <X> T_20_19.sp4_v_b_10
 (21 13)  (1057 317)  (1057 317)  routing T_20_19.sp4_h_r_27 <X> T_20_19.lc_trk_g3_3
 (31 13)  (1067 317)  (1067 317)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 317)  (1072 317)  LC_6 Logic Functioning bit
 (38 13)  (1074 317)  (1074 317)  LC_6 Logic Functioning bit
 (42 13)  (1078 317)  (1078 317)  LC_6 Logic Functioning bit
 (43 13)  (1079 317)  (1079 317)  LC_6 Logic Functioning bit
 (48 13)  (1084 317)  (1084 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (1089 317)  (1089 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (1037 318)  (1037 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 318)  (1050 318)  routing T_20_19.sp4_h_r_36 <X> T_20_19.lc_trk_g3_4
 (21 14)  (1057 318)  (1057 318)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g3_7
 (22 14)  (1058 318)  (1058 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1059 318)  (1059 318)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g3_7
 (24 14)  (1060 318)  (1060 318)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g3_7
 (0 15)  (1036 319)  (1036 319)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 319)  (1037 319)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.wire_logic_cluster/lc_7/s_r
 (8 15)  (1044 319)  (1044 319)  routing T_20_19.sp4_h_l_47 <X> T_20_19.sp4_v_t_47
 (15 15)  (1051 319)  (1051 319)  routing T_20_19.sp4_h_r_36 <X> T_20_19.lc_trk_g3_4
 (16 15)  (1052 319)  (1052 319)  routing T_20_19.sp4_h_r_36 <X> T_20_19.lc_trk_g3_4
 (17 15)  (1053 319)  (1053 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (1057 319)  (1057 319)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g3_7
 (22 15)  (1058 319)  (1058 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 319)  (1061 319)  routing T_20_19.sp4_r_v_b_46 <X> T_20_19.lc_trk_g3_6


LogicTile_21_19

 (12 0)  (1102 304)  (1102 304)  routing T_21_19.sp4_v_b_2 <X> T_21_19.sp4_h_r_2
 (14 0)  (1104 304)  (1104 304)  routing T_21_19.sp4_v_b_0 <X> T_21_19.lc_trk_g0_0
 (26 0)  (1116 304)  (1116 304)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (1118 304)  (1118 304)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 304)  (1119 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 304)  (1121 304)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 304)  (1122 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 304)  (1123 304)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 304)  (1124 304)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 304)  (1126 304)  LC_0 Logic Functioning bit
 (38 0)  (1128 304)  (1128 304)  LC_0 Logic Functioning bit
 (41 0)  (1131 304)  (1131 304)  LC_0 Logic Functioning bit
 (43 0)  (1133 304)  (1133 304)  LC_0 Logic Functioning bit
 (45 0)  (1135 304)  (1135 304)  LC_0 Logic Functioning bit
 (11 1)  (1101 305)  (1101 305)  routing T_21_19.sp4_v_b_2 <X> T_21_19.sp4_h_r_2
 (16 1)  (1106 305)  (1106 305)  routing T_21_19.sp4_v_b_0 <X> T_21_19.lc_trk_g0_0
 (17 1)  (1107 305)  (1107 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (27 1)  (1117 305)  (1117 305)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 305)  (1118 305)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 305)  (1119 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 305)  (1120 305)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 305)  (1121 305)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (1127 305)  (1127 305)  LC_0 Logic Functioning bit
 (39 1)  (1129 305)  (1129 305)  LC_0 Logic Functioning bit
 (41 1)  (1131 305)  (1131 305)  LC_0 Logic Functioning bit
 (43 1)  (1133 305)  (1133 305)  LC_0 Logic Functioning bit
 (0 2)  (1090 306)  (1090 306)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 306)  (1091 306)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 306)  (1092 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1094 306)  (1094 306)  routing T_21_19.sp4_v_b_0 <X> T_21_19.sp4_v_t_37
 (5 2)  (1095 306)  (1095 306)  routing T_21_19.sp4_h_r_9 <X> T_21_19.sp4_h_l_37
 (14 2)  (1104 306)  (1104 306)  routing T_21_19.sp4_h_l_1 <X> T_21_19.lc_trk_g0_4
 (21 2)  (1111 306)  (1111 306)  routing T_21_19.sp4_h_l_2 <X> T_21_19.lc_trk_g0_7
 (22 2)  (1112 306)  (1112 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1113 306)  (1113 306)  routing T_21_19.sp4_h_l_2 <X> T_21_19.lc_trk_g0_7
 (24 2)  (1114 306)  (1114 306)  routing T_21_19.sp4_h_l_2 <X> T_21_19.lc_trk_g0_7
 (26 2)  (1116 306)  (1116 306)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 306)  (1117 306)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 306)  (1118 306)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 306)  (1119 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 306)  (1121 306)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 306)  (1122 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 306)  (1124 306)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 306)  (1126 306)  LC_1 Logic Functioning bit
 (37 2)  (1127 306)  (1127 306)  LC_1 Logic Functioning bit
 (38 2)  (1128 306)  (1128 306)  LC_1 Logic Functioning bit
 (39 2)  (1129 306)  (1129 306)  LC_1 Logic Functioning bit
 (41 2)  (1131 306)  (1131 306)  LC_1 Logic Functioning bit
 (43 2)  (1133 306)  (1133 306)  LC_1 Logic Functioning bit
 (45 2)  (1135 306)  (1135 306)  LC_1 Logic Functioning bit
 (4 3)  (1094 307)  (1094 307)  routing T_21_19.sp4_h_r_9 <X> T_21_19.sp4_h_l_37
 (15 3)  (1105 307)  (1105 307)  routing T_21_19.sp4_h_l_1 <X> T_21_19.lc_trk_g0_4
 (16 3)  (1106 307)  (1106 307)  routing T_21_19.sp4_h_l_1 <X> T_21_19.lc_trk_g0_4
 (17 3)  (1107 307)  (1107 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (1116 307)  (1116 307)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 307)  (1117 307)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 307)  (1118 307)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 307)  (1119 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 307)  (1126 307)  LC_1 Logic Functioning bit
 (38 3)  (1128 307)  (1128 307)  LC_1 Logic Functioning bit
 (0 4)  (1090 308)  (1090 308)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 308)  (1091 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (2 4)  (1092 308)  (1092 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 4)  (1098 308)  (1098 308)  routing T_21_19.sp4_h_l_41 <X> T_21_19.sp4_h_r_4
 (15 4)  (1105 308)  (1105 308)  routing T_21_19.sp4_h_l_4 <X> T_21_19.lc_trk_g1_1
 (16 4)  (1106 308)  (1106 308)  routing T_21_19.sp4_h_l_4 <X> T_21_19.lc_trk_g1_1
 (17 4)  (1107 308)  (1107 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1108 308)  (1108 308)  routing T_21_19.sp4_h_l_4 <X> T_21_19.lc_trk_g1_1
 (27 4)  (1117 308)  (1117 308)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 308)  (1118 308)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 308)  (1119 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 308)  (1120 308)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 308)  (1122 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 308)  (1123 308)  routing T_21_19.lc_trk_g2_1 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 308)  (1126 308)  LC_2 Logic Functioning bit
 (38 4)  (1128 308)  (1128 308)  LC_2 Logic Functioning bit
 (45 4)  (1135 308)  (1135 308)  LC_2 Logic Functioning bit
 (0 5)  (1090 309)  (1090 309)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 309)  (1091 309)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/cen
 (11 5)  (1101 309)  (1101 309)  routing T_21_19.sp4_h_l_44 <X> T_21_19.sp4_h_r_5
 (13 5)  (1103 309)  (1103 309)  routing T_21_19.sp4_h_l_44 <X> T_21_19.sp4_h_r_5
 (18 5)  (1108 309)  (1108 309)  routing T_21_19.sp4_h_l_4 <X> T_21_19.lc_trk_g1_1
 (22 5)  (1112 309)  (1112 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (1117 309)  (1117 309)  routing T_21_19.lc_trk_g1_1 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 309)  (1119 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 309)  (1120 309)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (1126 309)  (1126 309)  LC_2 Logic Functioning bit
 (37 5)  (1127 309)  (1127 309)  LC_2 Logic Functioning bit
 (38 5)  (1128 309)  (1128 309)  LC_2 Logic Functioning bit
 (39 5)  (1129 309)  (1129 309)  LC_2 Logic Functioning bit
 (40 5)  (1130 309)  (1130 309)  LC_2 Logic Functioning bit
 (42 5)  (1132 309)  (1132 309)  LC_2 Logic Functioning bit
 (16 6)  (1106 310)  (1106 310)  routing T_21_19.sp12_h_r_13 <X> T_21_19.lc_trk_g1_5
 (17 6)  (1107 310)  (1107 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (1112 310)  (1112 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (1116 310)  (1116 310)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_3/in_0
 (31 6)  (1121 310)  (1121 310)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 310)  (1122 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 310)  (1123 310)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 310)  (1126 310)  LC_3 Logic Functioning bit
 (37 6)  (1127 310)  (1127 310)  LC_3 Logic Functioning bit
 (39 6)  (1129 310)  (1129 310)  LC_3 Logic Functioning bit
 (43 6)  (1133 310)  (1133 310)  LC_3 Logic Functioning bit
 (45 6)  (1135 310)  (1135 310)  LC_3 Logic Functioning bit
 (52 6)  (1142 310)  (1142 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (1098 311)  (1098 311)  routing T_21_19.sp4_h_l_41 <X> T_21_19.sp4_v_t_41
 (26 7)  (1116 311)  (1116 311)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 311)  (1117 311)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 311)  (1118 311)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 311)  (1119 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 311)  (1121 311)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 311)  (1122 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (1124 311)  (1124 311)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.input_2_3
 (35 7)  (1125 311)  (1125 311)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.input_2_3
 (36 7)  (1126 311)  (1126 311)  LC_3 Logic Functioning bit
 (37 7)  (1127 311)  (1127 311)  LC_3 Logic Functioning bit
 (38 7)  (1128 311)  (1128 311)  LC_3 Logic Functioning bit
 (42 7)  (1132 311)  (1132 311)  LC_3 Logic Functioning bit
 (15 8)  (1105 312)  (1105 312)  routing T_21_19.sp4_h_r_25 <X> T_21_19.lc_trk_g2_1
 (16 8)  (1106 312)  (1106 312)  routing T_21_19.sp4_h_r_25 <X> T_21_19.lc_trk_g2_1
 (17 8)  (1107 312)  (1107 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (1111 312)  (1111 312)  routing T_21_19.bnl_op_3 <X> T_21_19.lc_trk_g2_3
 (22 8)  (1112 312)  (1112 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (1115 312)  (1115 312)  routing T_21_19.sp4_h_r_42 <X> T_21_19.lc_trk_g2_2
 (26 8)  (1116 312)  (1116 312)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (1119 312)  (1119 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 312)  (1120 312)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 312)  (1121 312)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 312)  (1122 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 312)  (1123 312)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 312)  (1124 312)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 312)  (1126 312)  LC_4 Logic Functioning bit
 (38 8)  (1128 312)  (1128 312)  LC_4 Logic Functioning bit
 (41 8)  (1131 312)  (1131 312)  LC_4 Logic Functioning bit
 (43 8)  (1133 312)  (1133 312)  LC_4 Logic Functioning bit
 (45 8)  (1135 312)  (1135 312)  LC_4 Logic Functioning bit
 (9 9)  (1099 313)  (1099 313)  routing T_21_19.sp4_v_t_46 <X> T_21_19.sp4_v_b_7
 (10 9)  (1100 313)  (1100 313)  routing T_21_19.sp4_v_t_46 <X> T_21_19.sp4_v_b_7
 (17 9)  (1107 313)  (1107 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (1108 313)  (1108 313)  routing T_21_19.sp4_h_r_25 <X> T_21_19.lc_trk_g2_1
 (21 9)  (1111 313)  (1111 313)  routing T_21_19.bnl_op_3 <X> T_21_19.lc_trk_g2_3
 (22 9)  (1112 313)  (1112 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1113 313)  (1113 313)  routing T_21_19.sp4_h_r_42 <X> T_21_19.lc_trk_g2_2
 (24 9)  (1114 313)  (1114 313)  routing T_21_19.sp4_h_r_42 <X> T_21_19.lc_trk_g2_2
 (25 9)  (1115 313)  (1115 313)  routing T_21_19.sp4_h_r_42 <X> T_21_19.lc_trk_g2_2
 (26 9)  (1116 313)  (1116 313)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 313)  (1117 313)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 313)  (1118 313)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 313)  (1119 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 313)  (1120 313)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 313)  (1121 313)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 313)  (1126 313)  LC_4 Logic Functioning bit
 (38 9)  (1128 313)  (1128 313)  LC_4 Logic Functioning bit
 (40 9)  (1130 313)  (1130 313)  LC_4 Logic Functioning bit
 (42 9)  (1132 313)  (1132 313)  LC_4 Logic Functioning bit
 (48 9)  (1138 313)  (1138 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (12 10)  (1102 314)  (1102 314)  routing T_21_19.sp4_v_t_45 <X> T_21_19.sp4_h_l_45
 (14 10)  (1104 314)  (1104 314)  routing T_21_19.sp4_h_r_44 <X> T_21_19.lc_trk_g2_4
 (26 10)  (1116 314)  (1116 314)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (1119 314)  (1119 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 314)  (1121 314)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 314)  (1122 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 314)  (1124 314)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 314)  (1126 314)  LC_5 Logic Functioning bit
 (37 10)  (1127 314)  (1127 314)  LC_5 Logic Functioning bit
 (38 10)  (1128 314)  (1128 314)  LC_5 Logic Functioning bit
 (39 10)  (1129 314)  (1129 314)  LC_5 Logic Functioning bit
 (41 10)  (1131 314)  (1131 314)  LC_5 Logic Functioning bit
 (43 10)  (1133 314)  (1133 314)  LC_5 Logic Functioning bit
 (45 10)  (1135 314)  (1135 314)  LC_5 Logic Functioning bit
 (4 11)  (1094 315)  (1094 315)  routing T_21_19.sp4_h_r_10 <X> T_21_19.sp4_h_l_43
 (6 11)  (1096 315)  (1096 315)  routing T_21_19.sp4_h_r_10 <X> T_21_19.sp4_h_l_43
 (11 11)  (1101 315)  (1101 315)  routing T_21_19.sp4_v_t_45 <X> T_21_19.sp4_h_l_45
 (14 11)  (1104 315)  (1104 315)  routing T_21_19.sp4_h_r_44 <X> T_21_19.lc_trk_g2_4
 (15 11)  (1105 315)  (1105 315)  routing T_21_19.sp4_h_r_44 <X> T_21_19.lc_trk_g2_4
 (16 11)  (1106 315)  (1106 315)  routing T_21_19.sp4_h_r_44 <X> T_21_19.lc_trk_g2_4
 (17 11)  (1107 315)  (1107 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1112 315)  (1112 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1113 315)  (1113 315)  routing T_21_19.sp4_h_r_30 <X> T_21_19.lc_trk_g2_6
 (24 11)  (1114 315)  (1114 315)  routing T_21_19.sp4_h_r_30 <X> T_21_19.lc_trk_g2_6
 (25 11)  (1115 315)  (1115 315)  routing T_21_19.sp4_h_r_30 <X> T_21_19.lc_trk_g2_6
 (26 11)  (1116 315)  (1116 315)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 315)  (1117 315)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 315)  (1118 315)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 315)  (1119 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 315)  (1121 315)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 315)  (1126 315)  LC_5 Logic Functioning bit
 (38 11)  (1128 315)  (1128 315)  LC_5 Logic Functioning bit
 (48 11)  (1138 315)  (1138 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (10 12)  (1100 316)  (1100 316)  routing T_21_19.sp4_v_t_40 <X> T_21_19.sp4_h_r_10
 (15 12)  (1105 316)  (1105 316)  routing T_21_19.sp4_h_r_33 <X> T_21_19.lc_trk_g3_1
 (16 12)  (1106 316)  (1106 316)  routing T_21_19.sp4_h_r_33 <X> T_21_19.lc_trk_g3_1
 (17 12)  (1107 316)  (1107 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1108 316)  (1108 316)  routing T_21_19.sp4_h_r_33 <X> T_21_19.lc_trk_g3_1
 (21 12)  (1111 316)  (1111 316)  routing T_21_19.sp4_v_t_22 <X> T_21_19.lc_trk_g3_3
 (22 12)  (1112 316)  (1112 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1113 316)  (1113 316)  routing T_21_19.sp4_v_t_22 <X> T_21_19.lc_trk_g3_3
 (27 12)  (1117 316)  (1117 316)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 316)  (1118 316)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 316)  (1119 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 316)  (1120 316)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 316)  (1121 316)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 316)  (1122 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 316)  (1123 316)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 316)  (1124 316)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 316)  (1126 316)  LC_6 Logic Functioning bit
 (38 12)  (1128 316)  (1128 316)  LC_6 Logic Functioning bit
 (41 12)  (1131 316)  (1131 316)  LC_6 Logic Functioning bit
 (43 12)  (1133 316)  (1133 316)  LC_6 Logic Functioning bit
 (45 12)  (1135 316)  (1135 316)  LC_6 Logic Functioning bit
 (52 12)  (1142 316)  (1142 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (1111 317)  (1111 317)  routing T_21_19.sp4_v_t_22 <X> T_21_19.lc_trk_g3_3
 (26 13)  (1116 317)  (1116 317)  routing T_21_19.lc_trk_g2_2 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 317)  (1118 317)  routing T_21_19.lc_trk_g2_2 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 317)  (1119 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 317)  (1121 317)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (1127 317)  (1127 317)  LC_6 Logic Functioning bit
 (39 13)  (1129 317)  (1129 317)  LC_6 Logic Functioning bit
 (41 13)  (1131 317)  (1131 317)  LC_6 Logic Functioning bit
 (43 13)  (1133 317)  (1133 317)  LC_6 Logic Functioning bit
 (1 14)  (1091 318)  (1091 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (1106 318)  (1106 318)  routing T_21_19.sp4_v_t_16 <X> T_21_19.lc_trk_g3_5
 (17 14)  (1107 318)  (1107 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1108 318)  (1108 318)  routing T_21_19.sp4_v_t_16 <X> T_21_19.lc_trk_g3_5
 (21 14)  (1111 318)  (1111 318)  routing T_21_19.sp4_v_t_26 <X> T_21_19.lc_trk_g3_7
 (22 14)  (1112 318)  (1112 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1113 318)  (1113 318)  routing T_21_19.sp4_v_t_26 <X> T_21_19.lc_trk_g3_7
 (26 14)  (1116 318)  (1116 318)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (1118 318)  (1118 318)  routing T_21_19.lc_trk_g2_0 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 318)  (1119 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 318)  (1121 318)  routing T_21_19.lc_trk_g2_4 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 318)  (1122 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 318)  (1123 318)  routing T_21_19.lc_trk_g2_4 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 318)  (1126 318)  LC_7 Logic Functioning bit
 (37 14)  (1127 318)  (1127 318)  LC_7 Logic Functioning bit
 (38 14)  (1128 318)  (1128 318)  LC_7 Logic Functioning bit
 (39 14)  (1129 318)  (1129 318)  LC_7 Logic Functioning bit
 (41 14)  (1131 318)  (1131 318)  LC_7 Logic Functioning bit
 (43 14)  (1133 318)  (1133 318)  LC_7 Logic Functioning bit
 (45 14)  (1135 318)  (1135 318)  LC_7 Logic Functioning bit
 (1 15)  (1091 319)  (1091 319)  routing T_21_19.lc_trk_g0_4 <X> T_21_19.wire_logic_cluster/lc_7/s_r
 (8 15)  (1098 319)  (1098 319)  routing T_21_19.sp4_h_r_4 <X> T_21_19.sp4_v_t_47
 (9 15)  (1099 319)  (1099 319)  routing T_21_19.sp4_h_r_4 <X> T_21_19.sp4_v_t_47
 (10 15)  (1100 319)  (1100 319)  routing T_21_19.sp4_h_r_4 <X> T_21_19.sp4_v_t_47
 (14 15)  (1104 319)  (1104 319)  routing T_21_19.sp12_v_b_20 <X> T_21_19.lc_trk_g3_4
 (16 15)  (1106 319)  (1106 319)  routing T_21_19.sp12_v_b_20 <X> T_21_19.lc_trk_g3_4
 (17 15)  (1107 319)  (1107 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (1111 319)  (1111 319)  routing T_21_19.sp4_v_t_26 <X> T_21_19.lc_trk_g3_7
 (22 15)  (1112 319)  (1112 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1113 319)  (1113 319)  routing T_21_19.sp4_v_b_46 <X> T_21_19.lc_trk_g3_6
 (24 15)  (1114 319)  (1114 319)  routing T_21_19.sp4_v_b_46 <X> T_21_19.lc_trk_g3_6
 (26 15)  (1116 319)  (1116 319)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 319)  (1117 319)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 319)  (1118 319)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 319)  (1119 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (1126 319)  (1126 319)  LC_7 Logic Functioning bit
 (38 15)  (1128 319)  (1128 319)  LC_7 Logic Functioning bit
 (53 15)  (1143 319)  (1143 319)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_22_19

 (12 0)  (1156 304)  (1156 304)  routing T_22_19.sp4_v_b_2 <X> T_22_19.sp4_h_r_2
 (9 1)  (1153 305)  (1153 305)  routing T_22_19.sp4_v_t_36 <X> T_22_19.sp4_v_b_1
 (11 1)  (1155 305)  (1155 305)  routing T_22_19.sp4_v_b_2 <X> T_22_19.sp4_h_r_2
 (0 2)  (1144 306)  (1144 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 306)  (1145 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 306)  (1146 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1149 306)  (1149 306)  routing T_22_19.sp4_v_t_43 <X> T_22_19.sp4_h_l_37
 (10 2)  (1154 306)  (1154 306)  routing T_22_19.sp4_v_b_8 <X> T_22_19.sp4_h_l_36
 (14 2)  (1158 306)  (1158 306)  routing T_22_19.sp12_h_l_3 <X> T_22_19.lc_trk_g0_4
 (25 2)  (1169 306)  (1169 306)  routing T_22_19.bnr_op_6 <X> T_22_19.lc_trk_g0_6
 (4 3)  (1148 307)  (1148 307)  routing T_22_19.sp4_v_t_43 <X> T_22_19.sp4_h_l_37
 (6 3)  (1150 307)  (1150 307)  routing T_22_19.sp4_v_t_43 <X> T_22_19.sp4_h_l_37
 (14 3)  (1158 307)  (1158 307)  routing T_22_19.sp12_h_l_3 <X> T_22_19.lc_trk_g0_4
 (15 3)  (1159 307)  (1159 307)  routing T_22_19.sp12_h_l_3 <X> T_22_19.lc_trk_g0_4
 (17 3)  (1161 307)  (1161 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (1166 307)  (1166 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1169 307)  (1169 307)  routing T_22_19.bnr_op_6 <X> T_22_19.lc_trk_g0_6
 (1 4)  (1145 308)  (1145 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (1152 308)  (1152 308)  routing T_22_19.sp4_h_l_45 <X> T_22_19.sp4_h_r_4
 (10 4)  (1154 308)  (1154 308)  routing T_22_19.sp4_h_l_45 <X> T_22_19.sp4_h_r_4
 (11 4)  (1155 308)  (1155 308)  routing T_22_19.sp4_h_l_46 <X> T_22_19.sp4_v_b_5
 (13 4)  (1157 308)  (1157 308)  routing T_22_19.sp4_h_l_46 <X> T_22_19.sp4_v_b_5
 (22 4)  (1166 308)  (1166 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1167 308)  (1167 308)  routing T_22_19.sp4_v_b_19 <X> T_22_19.lc_trk_g1_3
 (24 4)  (1168 308)  (1168 308)  routing T_22_19.sp4_v_b_19 <X> T_22_19.lc_trk_g1_3
 (0 5)  (1144 309)  (1144 309)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 309)  (1145 309)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_7/cen
 (3 5)  (1147 309)  (1147 309)  routing T_22_19.sp12_h_l_23 <X> T_22_19.sp12_h_r_0
 (12 5)  (1156 309)  (1156 309)  routing T_22_19.sp4_h_l_46 <X> T_22_19.sp4_v_b_5
 (22 5)  (1166 309)  (1166 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (22 6)  (1166 310)  (1166 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1167 310)  (1167 310)  routing T_22_19.sp4_h_r_7 <X> T_22_19.lc_trk_g1_7
 (24 6)  (1168 310)  (1168 310)  routing T_22_19.sp4_h_r_7 <X> T_22_19.lc_trk_g1_7
 (29 6)  (1173 310)  (1173 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 310)  (1174 310)  routing T_22_19.lc_trk_g0_4 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 310)  (1175 310)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 310)  (1176 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 310)  (1177 310)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 310)  (1178 310)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (41 6)  (1185 310)  (1185 310)  LC_3 Logic Functioning bit
 (43 6)  (1187 310)  (1187 310)  LC_3 Logic Functioning bit
 (4 7)  (1148 311)  (1148 311)  routing T_22_19.sp4_v_b_10 <X> T_22_19.sp4_h_l_38
 (15 7)  (1159 311)  (1159 311)  routing T_22_19.sp4_v_t_9 <X> T_22_19.lc_trk_g1_4
 (16 7)  (1160 311)  (1160 311)  routing T_22_19.sp4_v_t_9 <X> T_22_19.lc_trk_g1_4
 (17 7)  (1161 311)  (1161 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (1165 311)  (1165 311)  routing T_22_19.sp4_h_r_7 <X> T_22_19.lc_trk_g1_7
 (22 7)  (1166 311)  (1166 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1168 311)  (1168 311)  routing T_22_19.bot_op_6 <X> T_22_19.lc_trk_g1_6
 (31 7)  (1175 311)  (1175 311)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (41 7)  (1185 311)  (1185 311)  LC_3 Logic Functioning bit
 (43 7)  (1187 311)  (1187 311)  LC_3 Logic Functioning bit
 (14 8)  (1158 312)  (1158 312)  routing T_22_19.sp4_h_l_21 <X> T_22_19.lc_trk_g2_0
 (27 8)  (1171 312)  (1171 312)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 312)  (1173 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 312)  (1174 312)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 312)  (1175 312)  routing T_22_19.lc_trk_g1_4 <X> T_22_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 312)  (1176 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 312)  (1178 312)  routing T_22_19.lc_trk_g1_4 <X> T_22_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 312)  (1180 312)  LC_4 Logic Functioning bit
 (41 8)  (1185 312)  (1185 312)  LC_4 Logic Functioning bit
 (43 8)  (1187 312)  (1187 312)  LC_4 Logic Functioning bit
 (50 8)  (1194 312)  (1194 312)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (1148 313)  (1148 313)  routing T_22_19.sp4_v_t_36 <X> T_22_19.sp4_h_r_6
 (15 9)  (1159 313)  (1159 313)  routing T_22_19.sp4_h_l_21 <X> T_22_19.lc_trk_g2_0
 (16 9)  (1160 313)  (1160 313)  routing T_22_19.sp4_h_l_21 <X> T_22_19.lc_trk_g2_0
 (17 9)  (1161 313)  (1161 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (27 9)  (1171 313)  (1171 313)  routing T_22_19.lc_trk_g3_1 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 313)  (1172 313)  routing T_22_19.lc_trk_g3_1 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 313)  (1173 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 313)  (1174 313)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (1180 313)  (1180 313)  LC_4 Logic Functioning bit
 (37 9)  (1181 313)  (1181 313)  LC_4 Logic Functioning bit
 (38 9)  (1182 313)  (1182 313)  LC_4 Logic Functioning bit
 (40 9)  (1184 313)  (1184 313)  LC_4 Logic Functioning bit
 (42 9)  (1186 313)  (1186 313)  LC_4 Logic Functioning bit
 (26 10)  (1170 314)  (1170 314)  routing T_22_19.lc_trk_g1_4 <X> T_22_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 314)  (1171 314)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 314)  (1173 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 314)  (1174 314)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 314)  (1175 314)  routing T_22_19.lc_trk_g0_6 <X> T_22_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 314)  (1176 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 314)  (1180 314)  LC_5 Logic Functioning bit
 (37 10)  (1181 314)  (1181 314)  LC_5 Logic Functioning bit
 (43 10)  (1187 314)  (1187 314)  LC_5 Logic Functioning bit
 (45 10)  (1189 314)  (1189 314)  LC_5 Logic Functioning bit
 (50 10)  (1194 314)  (1194 314)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (1152 315)  (1152 315)  routing T_22_19.sp4_h_r_1 <X> T_22_19.sp4_v_t_42
 (9 11)  (1153 315)  (1153 315)  routing T_22_19.sp4_h_r_1 <X> T_22_19.sp4_v_t_42
 (10 11)  (1154 315)  (1154 315)  routing T_22_19.sp4_h_r_1 <X> T_22_19.sp4_v_t_42
 (27 11)  (1171 315)  (1171 315)  routing T_22_19.lc_trk_g1_4 <X> T_22_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 315)  (1173 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 315)  (1174 315)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 315)  (1175 315)  routing T_22_19.lc_trk_g0_6 <X> T_22_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 315)  (1180 315)  LC_5 Logic Functioning bit
 (37 11)  (1181 315)  (1181 315)  LC_5 Logic Functioning bit
 (38 11)  (1182 315)  (1182 315)  LC_5 Logic Functioning bit
 (41 11)  (1185 315)  (1185 315)  LC_5 Logic Functioning bit
 (42 11)  (1186 315)  (1186 315)  LC_5 Logic Functioning bit
 (46 11)  (1190 315)  (1190 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (2 12)  (1146 316)  (1146 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (3 12)  (1147 316)  (1147 316)  routing T_22_19.sp12_v_b_1 <X> T_22_19.sp12_h_r_1
 (17 12)  (1161 316)  (1161 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (1165 316)  (1165 316)  routing T_22_19.sp12_v_t_0 <X> T_22_19.lc_trk_g3_3
 (22 12)  (1166 316)  (1166 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1168 316)  (1168 316)  routing T_22_19.sp12_v_t_0 <X> T_22_19.lc_trk_g3_3
 (27 12)  (1171 316)  (1171 316)  routing T_22_19.lc_trk_g1_4 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 316)  (1173 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 316)  (1174 316)  routing T_22_19.lc_trk_g1_4 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 316)  (1176 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 316)  (1178 316)  routing T_22_19.lc_trk_g1_2 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 316)  (1180 316)  LC_6 Logic Functioning bit
 (38 12)  (1182 316)  (1182 316)  LC_6 Logic Functioning bit
 (3 13)  (1147 317)  (1147 317)  routing T_22_19.sp12_v_b_1 <X> T_22_19.sp12_h_r_1
 (18 13)  (1162 317)  (1162 317)  routing T_22_19.sp4_r_v_b_41 <X> T_22_19.lc_trk_g3_1
 (21 13)  (1165 317)  (1165 317)  routing T_22_19.sp12_v_t_0 <X> T_22_19.lc_trk_g3_3
 (27 13)  (1171 317)  (1171 317)  routing T_22_19.lc_trk_g3_1 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 317)  (1172 317)  routing T_22_19.lc_trk_g3_1 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 317)  (1173 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 317)  (1175 317)  routing T_22_19.lc_trk_g1_2 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (0 14)  (1144 318)  (1144 318)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 318)  (1145 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (1160 318)  (1160 318)  routing T_22_19.sp12_v_t_10 <X> T_22_19.lc_trk_g3_5
 (17 14)  (1161 318)  (1161 318)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (1166 318)  (1166 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (1170 318)  (1170 318)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (1172 318)  (1172 318)  routing T_22_19.lc_trk_g2_0 <X> T_22_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 318)  (1173 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 318)  (1176 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 318)  (1177 318)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 318)  (1178 318)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 318)  (1180 318)  LC_7 Logic Functioning bit
 (38 14)  (1182 318)  (1182 318)  LC_7 Logic Functioning bit
 (43 14)  (1187 318)  (1187 318)  LC_7 Logic Functioning bit
 (48 14)  (1192 318)  (1192 318)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (1194 318)  (1194 318)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1195 318)  (1195 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (1144 319)  (1144 319)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 319)  (1145 319)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_7/s_r
 (15 15)  (1159 319)  (1159 319)  routing T_22_19.tnr_op_4 <X> T_22_19.lc_trk_g3_4
 (17 15)  (1161 319)  (1161 319)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (1165 319)  (1165 319)  routing T_22_19.sp4_r_v_b_47 <X> T_22_19.lc_trk_g3_7
 (27 15)  (1171 319)  (1171 319)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 319)  (1172 319)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 319)  (1173 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 319)  (1175 319)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 319)  (1180 319)  LC_7 Logic Functioning bit
 (38 15)  (1182 319)  (1182 319)  LC_7 Logic Functioning bit


LogicTile_23_19

 (19 0)  (1217 304)  (1217 304)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (0 2)  (1198 306)  (1198 306)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 306)  (1199 306)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 306)  (1200 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1202 306)  (1202 306)  routing T_23_19.sp4_v_b_4 <X> T_23_19.sp4_v_t_37
 (6 2)  (1204 306)  (1204 306)  routing T_23_19.sp4_v_b_4 <X> T_23_19.sp4_v_t_37
 (14 2)  (1212 306)  (1212 306)  routing T_23_19.sp4_v_b_4 <X> T_23_19.lc_trk_g0_4
 (17 2)  (1215 306)  (1215 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1216 306)  (1216 306)  routing T_23_19.wire_logic_cluster/lc_5/out <X> T_23_19.lc_trk_g0_5
 (21 2)  (1219 306)  (1219 306)  routing T_23_19.sp4_h_l_2 <X> T_23_19.lc_trk_g0_7
 (22 2)  (1220 306)  (1220 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1221 306)  (1221 306)  routing T_23_19.sp4_h_l_2 <X> T_23_19.lc_trk_g0_7
 (24 2)  (1222 306)  (1222 306)  routing T_23_19.sp4_h_l_2 <X> T_23_19.lc_trk_g0_7
 (28 2)  (1226 306)  (1226 306)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 306)  (1227 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 306)  (1228 306)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 306)  (1229 306)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 306)  (1230 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 306)  (1231 306)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 306)  (1232 306)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 306)  (1234 306)  LC_1 Logic Functioning bit
 (38 2)  (1236 306)  (1236 306)  LC_1 Logic Functioning bit
 (41 2)  (1239 306)  (1239 306)  LC_1 Logic Functioning bit
 (43 2)  (1241 306)  (1241 306)  LC_1 Logic Functioning bit
 (46 2)  (1244 306)  (1244 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (8 3)  (1206 307)  (1206 307)  routing T_23_19.sp4_h_l_36 <X> T_23_19.sp4_v_t_36
 (16 3)  (1214 307)  (1214 307)  routing T_23_19.sp4_v_b_4 <X> T_23_19.lc_trk_g0_4
 (17 3)  (1215 307)  (1215 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (1224 307)  (1224 307)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 307)  (1225 307)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 307)  (1226 307)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 307)  (1227 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 307)  (1228 307)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (37 3)  (1235 307)  (1235 307)  LC_1 Logic Functioning bit
 (39 3)  (1237 307)  (1237 307)  LC_1 Logic Functioning bit
 (41 3)  (1239 307)  (1239 307)  LC_1 Logic Functioning bit
 (43 3)  (1241 307)  (1241 307)  LC_1 Logic Functioning bit
 (9 6)  (1207 310)  (1207 310)  routing T_23_19.sp4_v_b_4 <X> T_23_19.sp4_h_l_41
 (21 6)  (1219 310)  (1219 310)  routing T_23_19.lft_op_7 <X> T_23_19.lc_trk_g1_7
 (22 6)  (1220 310)  (1220 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1222 310)  (1222 310)  routing T_23_19.lft_op_7 <X> T_23_19.lc_trk_g1_7
 (15 8)  (1213 312)  (1213 312)  routing T_23_19.sp4_h_r_25 <X> T_23_19.lc_trk_g2_1
 (16 8)  (1214 312)  (1214 312)  routing T_23_19.sp4_h_r_25 <X> T_23_19.lc_trk_g2_1
 (17 8)  (1215 312)  (1215 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (1216 313)  (1216 313)  routing T_23_19.sp4_h_r_25 <X> T_23_19.lc_trk_g2_1
 (17 10)  (1215 314)  (1215 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (1223 314)  (1223 314)  routing T_23_19.sp4_v_b_30 <X> T_23_19.lc_trk_g2_6
 (26 10)  (1224 314)  (1224 314)  routing T_23_19.lc_trk_g0_5 <X> T_23_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (1227 314)  (1227 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 314)  (1228 314)  routing T_23_19.lc_trk_g0_4 <X> T_23_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 314)  (1229 314)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 314)  (1230 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 314)  (1232 314)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 314)  (1233 314)  routing T_23_19.lc_trk_g0_7 <X> T_23_19.input_2_5
 (37 10)  (1235 314)  (1235 314)  LC_5 Logic Functioning bit
 (41 10)  (1239 314)  (1239 314)  LC_5 Logic Functioning bit
 (43 10)  (1241 314)  (1241 314)  LC_5 Logic Functioning bit
 (45 10)  (1243 314)  (1243 314)  LC_5 Logic Functioning bit
 (22 11)  (1220 315)  (1220 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1221 315)  (1221 315)  routing T_23_19.sp4_v_b_30 <X> T_23_19.lc_trk_g2_6
 (29 11)  (1227 315)  (1227 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 315)  (1229 315)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (1230 315)  (1230 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1233 315)  (1233 315)  routing T_23_19.lc_trk_g0_7 <X> T_23_19.input_2_5
 (37 11)  (1235 315)  (1235 315)  LC_5 Logic Functioning bit
 (40 11)  (1238 315)  (1238 315)  LC_5 Logic Functioning bit
 (42 11)  (1240 315)  (1240 315)  LC_5 Logic Functioning bit
 (5 12)  (1203 316)  (1203 316)  routing T_23_19.sp4_v_t_44 <X> T_23_19.sp4_h_r_9
 (25 12)  (1223 316)  (1223 316)  routing T_23_19.sp4_h_r_34 <X> T_23_19.lc_trk_g3_2
 (28 12)  (1226 316)  (1226 316)  routing T_23_19.lc_trk_g2_1 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 316)  (1227 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 316)  (1229 316)  routing T_23_19.lc_trk_g2_5 <X> T_23_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 316)  (1230 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 316)  (1231 316)  routing T_23_19.lc_trk_g2_5 <X> T_23_19.wire_logic_cluster/lc_6/in_3
 (41 12)  (1239 316)  (1239 316)  LC_6 Logic Functioning bit
 (43 12)  (1241 316)  (1241 316)  LC_6 Logic Functioning bit
 (22 13)  (1220 317)  (1220 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1221 317)  (1221 317)  routing T_23_19.sp4_h_r_34 <X> T_23_19.lc_trk_g3_2
 (24 13)  (1222 317)  (1222 317)  routing T_23_19.sp4_h_r_34 <X> T_23_19.lc_trk_g3_2
 (41 13)  (1239 317)  (1239 317)  LC_6 Logic Functioning bit
 (43 13)  (1241 317)  (1241 317)  LC_6 Logic Functioning bit
 (47 13)  (1245 317)  (1245 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (16 14)  (1214 318)  (1214 318)  routing T_23_19.sp12_v_t_10 <X> T_23_19.lc_trk_g3_5
 (17 14)  (1215 318)  (1215 318)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5


LogicTile_24_19

 (26 0)  (1278 304)  (1278 304)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (1280 304)  (1280 304)  routing T_24_19.lc_trk_g2_3 <X> T_24_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 304)  (1281 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 304)  (1284 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 304)  (1286 304)  routing T_24_19.lc_trk_g1_0 <X> T_24_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 304)  (1288 304)  LC_0 Logic Functioning bit
 (37 0)  (1289 304)  (1289 304)  LC_0 Logic Functioning bit
 (38 0)  (1290 304)  (1290 304)  LC_0 Logic Functioning bit
 (39 0)  (1291 304)  (1291 304)  LC_0 Logic Functioning bit
 (41 0)  (1293 304)  (1293 304)  LC_0 Logic Functioning bit
 (43 0)  (1295 304)  (1295 304)  LC_0 Logic Functioning bit
 (45 0)  (1297 304)  (1297 304)  LC_0 Logic Functioning bit
 (51 0)  (1303 304)  (1303 304)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (27 1)  (1279 305)  (1279 305)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 305)  (1280 305)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 305)  (1281 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 305)  (1282 305)  routing T_24_19.lc_trk_g2_3 <X> T_24_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (1288 305)  (1288 305)  LC_0 Logic Functioning bit
 (38 1)  (1290 305)  (1290 305)  LC_0 Logic Functioning bit
 (45 1)  (1297 305)  (1297 305)  LC_0 Logic Functioning bit
 (51 1)  (1303 305)  (1303 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1252 306)  (1252 306)  routing T_24_19.lc_trk_g2_0 <X> T_24_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 306)  (1254 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (1266 306)  (1266 306)  routing T_24_19.sp4_h_l_9 <X> T_24_19.lc_trk_g0_4
 (2 3)  (1254 307)  (1254 307)  routing T_24_19.lc_trk_g2_0 <X> T_24_19.wire_logic_cluster/lc_7/clk
 (14 3)  (1266 307)  (1266 307)  routing T_24_19.sp4_h_l_9 <X> T_24_19.lc_trk_g0_4
 (15 3)  (1267 307)  (1267 307)  routing T_24_19.sp4_h_l_9 <X> T_24_19.lc_trk_g0_4
 (16 3)  (1268 307)  (1268 307)  routing T_24_19.sp4_h_l_9 <X> T_24_19.lc_trk_g0_4
 (17 3)  (1269 307)  (1269 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (14 4)  (1266 308)  (1266 308)  routing T_24_19.sp4_v_b_8 <X> T_24_19.lc_trk_g1_0
 (14 5)  (1266 309)  (1266 309)  routing T_24_19.sp4_v_b_8 <X> T_24_19.lc_trk_g1_0
 (16 5)  (1268 309)  (1268 309)  routing T_24_19.sp4_v_b_8 <X> T_24_19.lc_trk_g1_0
 (17 5)  (1269 309)  (1269 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (6 6)  (1258 310)  (1258 310)  routing T_24_19.sp4_h_l_47 <X> T_24_19.sp4_v_t_38
 (22 8)  (1274 312)  (1274 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1275 312)  (1275 312)  routing T_24_19.sp12_v_b_11 <X> T_24_19.lc_trk_g2_3
 (17 9)  (1269 313)  (1269 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (9 11)  (1261 315)  (1261 315)  routing T_24_19.sp4_v_b_7 <X> T_24_19.sp4_v_t_42
 (13 12)  (1265 316)  (1265 316)  routing T_24_19.sp4_v_t_46 <X> T_24_19.sp4_v_b_11
 (1 14)  (1253 318)  (1253 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (1260 318)  (1260 318)  routing T_24_19.sp4_h_r_2 <X> T_24_19.sp4_h_l_47
 (10 14)  (1262 318)  (1262 318)  routing T_24_19.sp4_h_r_2 <X> T_24_19.sp4_h_l_47
 (15 14)  (1267 318)  (1267 318)  routing T_24_19.sp12_v_t_2 <X> T_24_19.lc_trk_g3_5
 (17 14)  (1269 318)  (1269 318)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1270 318)  (1270 318)  routing T_24_19.sp12_v_t_2 <X> T_24_19.lc_trk_g3_5
 (1 15)  (1253 319)  (1253 319)  routing T_24_19.lc_trk_g0_4 <X> T_24_19.wire_logic_cluster/lc_7/s_r
 (18 15)  (1270 319)  (1270 319)  routing T_24_19.sp12_v_t_2 <X> T_24_19.lc_trk_g3_5


RAM_Tile_25_19

 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (8 2)  (1314 306)  (1314 306)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_h_l_36
 (9 2)  (1315 306)  (1315 306)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_h_l_36
 (28 4)  (1334 308)  (1334 308)  routing T_25_19.lc_trk_g2_3 <X> T_25_19.wire_bram/ram/WDATA_13
 (29 4)  (1335 308)  (1335 308)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_13
 (36 4)  (1342 308)  (1342 308)  Enable bit of Mux _out_links/OutMux8_2 => wire_bram/ram/RDATA_13 sp4_h_r_36
 (30 5)  (1336 309)  (1336 309)  routing T_25_19.lc_trk_g2_3 <X> T_25_19.wire_bram/ram/WDATA_13
 (13 6)  (1319 310)  (1319 310)  routing T_25_19.sp4_h_r_5 <X> T_25_19.sp4_v_t_40
 (12 7)  (1318 311)  (1318 311)  routing T_25_19.sp4_h_r_5 <X> T_25_19.sp4_v_t_40
 (11 8)  (1317 312)  (1317 312)  routing T_25_19.sp4_h_l_39 <X> T_25_19.sp4_v_b_8
 (13 8)  (1319 312)  (1319 312)  routing T_25_19.sp4_h_l_39 <X> T_25_19.sp4_v_b_8
 (15 8)  (1321 312)  (1321 312)  routing T_25_19.sp4_h_l_28 <X> T_25_19.lc_trk_g2_1
 (16 8)  (1322 312)  (1322 312)  routing T_25_19.sp4_h_l_28 <X> T_25_19.lc_trk_g2_1
 (17 8)  (1323 312)  (1323 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 312)  (1324 312)  routing T_25_19.sp4_h_l_28 <X> T_25_19.lc_trk_g2_1
 (22 8)  (1328 312)  (1328 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_43 lc_trk_g2_3
 (23 8)  (1329 312)  (1329 312)  routing T_25_19.sp4_v_b_43 <X> T_25_19.lc_trk_g2_3
 (24 8)  (1330 312)  (1330 312)  routing T_25_19.sp4_v_b_43 <X> T_25_19.lc_trk_g2_3
 (12 9)  (1318 313)  (1318 313)  routing T_25_19.sp4_h_l_39 <X> T_25_19.sp4_v_b_8
 (18 9)  (1324 313)  (1324 313)  routing T_25_19.sp4_h_l_28 <X> T_25_19.lc_trk_g2_1
 (11 12)  (1317 316)  (1317 316)  routing T_25_19.sp4_h_l_40 <X> T_25_19.sp4_v_b_11
 (13 12)  (1319 316)  (1319 316)  routing T_25_19.sp4_h_l_40 <X> T_25_19.sp4_v_b_11
 (28 12)  (1334 316)  (1334 316)  routing T_25_19.lc_trk_g2_1 <X> T_25_19.wire_bram/ram/WDATA_9
 (29 12)  (1335 316)  (1335 316)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_9
 (39 12)  (1345 316)  (1345 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_9 sp4_v_b_44
 (12 13)  (1318 317)  (1318 317)  routing T_25_19.sp4_h_l_40 <X> T_25_19.sp4_v_b_11
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (5 14)  (1311 318)  (1311 318)  routing T_25_19.sp4_v_b_9 <X> T_25_19.sp4_h_l_44
 (17 14)  (1323 318)  (1323 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (19 14)  (1325 318)  (1325 318)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_r_15
 (0 15)  (1306 319)  (1306 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (12 15)  (1318 319)  (1318 319)  routing T_25_19.sp4_h_l_46 <X> T_25_19.sp4_v_t_46
 (18 15)  (1324 319)  (1324 319)  routing T_25_19.sp4_r_v_b_45 <X> T_25_19.lc_trk_g3_5


LogicTile_26_19

 (2 0)  (1350 304)  (1350 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (31 0)  (1379 304)  (1379 304)  routing T_26_19.lc_trk_g2_5 <X> T_26_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1380 304)  (1380 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 304)  (1381 304)  routing T_26_19.lc_trk_g2_5 <X> T_26_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 304)  (1384 304)  LC_0 Logic Functioning bit
 (37 0)  (1385 304)  (1385 304)  LC_0 Logic Functioning bit
 (38 0)  (1386 304)  (1386 304)  LC_0 Logic Functioning bit
 (39 0)  (1387 304)  (1387 304)  LC_0 Logic Functioning bit
 (45 0)  (1393 304)  (1393 304)  LC_0 Logic Functioning bit
 (48 0)  (1396 304)  (1396 304)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (36 1)  (1384 305)  (1384 305)  LC_0 Logic Functioning bit
 (37 1)  (1385 305)  (1385 305)  LC_0 Logic Functioning bit
 (38 1)  (1386 305)  (1386 305)  LC_0 Logic Functioning bit
 (39 1)  (1387 305)  (1387 305)  LC_0 Logic Functioning bit
 (44 1)  (1392 305)  (1392 305)  LC_0 Logic Functioning bit
 (45 1)  (1393 305)  (1393 305)  LC_0 Logic Functioning bit
 (48 1)  (1396 305)  (1396 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1348 306)  (1348 306)  routing T_26_19.lc_trk_g2_0 <X> T_26_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 306)  (1350 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (1350 307)  (1350 307)  routing T_26_19.lc_trk_g2_0 <X> T_26_19.wire_logic_cluster/lc_7/clk
 (8 5)  (1356 309)  (1356 309)  routing T_26_19.sp4_h_l_47 <X> T_26_19.sp4_v_b_4
 (9 5)  (1357 309)  (1357 309)  routing T_26_19.sp4_h_l_47 <X> T_26_19.sp4_v_b_4
 (10 5)  (1358 309)  (1358 309)  routing T_26_19.sp4_h_l_47 <X> T_26_19.sp4_v_b_4
 (15 6)  (1363 310)  (1363 310)  routing T_26_19.top_op_5 <X> T_26_19.lc_trk_g1_5
 (17 6)  (1365 310)  (1365 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (1366 311)  (1366 311)  routing T_26_19.top_op_5 <X> T_26_19.lc_trk_g1_5
 (4 8)  (1352 312)  (1352 312)  routing T_26_19.sp4_h_l_43 <X> T_26_19.sp4_v_b_6
 (14 8)  (1362 312)  (1362 312)  routing T_26_19.sp4_v_b_24 <X> T_26_19.lc_trk_g2_0
 (5 9)  (1353 313)  (1353 313)  routing T_26_19.sp4_h_l_43 <X> T_26_19.sp4_v_b_6
 (16 9)  (1364 313)  (1364 313)  routing T_26_19.sp4_v_b_24 <X> T_26_19.lc_trk_g2_0
 (17 9)  (1365 313)  (1365 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (15 10)  (1363 314)  (1363 314)  routing T_26_19.sp4_v_t_32 <X> T_26_19.lc_trk_g2_5
 (16 10)  (1364 314)  (1364 314)  routing T_26_19.sp4_v_t_32 <X> T_26_19.lc_trk_g2_5
 (17 10)  (1365 314)  (1365 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (19 10)  (1367 314)  (1367 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (1 14)  (1349 318)  (1349 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1348 319)  (1348 319)  routing T_26_19.lc_trk_g1_5 <X> T_26_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (1349 319)  (1349 319)  routing T_26_19.lc_trk_g1_5 <X> T_26_19.wire_logic_cluster/lc_7/s_r


IO_Tile_33_19

 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_6_18

 (12 12)  (300 300)  (300 300)  routing T_6_18.sp4_v_b_11 <X> T_6_18.sp4_h_r_11
 (11 13)  (299 301)  (299 301)  routing T_6_18.sp4_v_b_11 <X> T_6_18.sp4_h_r_11


LogicTile_7_18

 (5 12)  (347 300)  (347 300)  routing T_7_18.sp4_v_b_3 <X> T_7_18.sp4_h_r_9
 (4 13)  (346 301)  (346 301)  routing T_7_18.sp4_v_b_3 <X> T_7_18.sp4_h_r_9
 (6 13)  (348 301)  (348 301)  routing T_7_18.sp4_v_b_3 <X> T_7_18.sp4_h_r_9


RAM_Tile_8_18

 (19 2)  (415 290)  (415 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2


LogicTile_9_18

 (27 0)  (465 288)  (465 288)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 288)  (468 288)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 288)  (472 288)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 288)  (474 288)  LC_0 Logic Functioning bit
 (37 0)  (475 288)  (475 288)  LC_0 Logic Functioning bit
 (39 0)  (477 288)  (477 288)  LC_0 Logic Functioning bit
 (43 0)  (481 288)  (481 288)  LC_0 Logic Functioning bit
 (45 0)  (483 288)  (483 288)  LC_0 Logic Functioning bit
 (52 0)  (490 288)  (490 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (460 289)  (460 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (462 289)  (462 289)  routing T_9_18.top_op_2 <X> T_9_18.lc_trk_g0_2
 (25 1)  (463 289)  (463 289)  routing T_9_18.top_op_2 <X> T_9_18.lc_trk_g0_2
 (26 1)  (464 289)  (464 289)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 289)  (465 289)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 289)  (466 289)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 289)  (470 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (473 289)  (473 289)  routing T_9_18.lc_trk_g0_2 <X> T_9_18.input_2_0
 (36 1)  (474 289)  (474 289)  LC_0 Logic Functioning bit
 (37 1)  (475 289)  (475 289)  LC_0 Logic Functioning bit
 (38 1)  (476 289)  (476 289)  LC_0 Logic Functioning bit
 (39 1)  (477 289)  (477 289)  LC_0 Logic Functioning bit
 (47 1)  (485 289)  (485 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (438 290)  (438 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (1 2)  (439 290)  (439 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (452 290)  (452 290)  routing T_9_18.wire_logic_cluster/lc_4/out <X> T_9_18.lc_trk_g0_4
 (27 2)  (465 290)  (465 290)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 290)  (467 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 290)  (470 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 290)  (471 290)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 290)  (474 290)  LC_1 Logic Functioning bit
 (38 2)  (476 290)  (476 290)  LC_1 Logic Functioning bit
 (41 2)  (479 290)  (479 290)  LC_1 Logic Functioning bit
 (43 2)  (481 290)  (481 290)  LC_1 Logic Functioning bit
 (17 3)  (455 291)  (455 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (466 291)  (466 291)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 291)  (467 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 291)  (468 291)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 291)  (469 291)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (475 291)  (475 291)  LC_1 Logic Functioning bit
 (39 3)  (477 291)  (477 291)  LC_1 Logic Functioning bit
 (41 3)  (479 291)  (479 291)  LC_1 Logic Functioning bit
 (43 3)  (481 291)  (481 291)  LC_1 Logic Functioning bit
 (14 4)  (452 292)  (452 292)  routing T_9_18.wire_logic_cluster/lc_0/out <X> T_9_18.lc_trk_g1_0
 (21 4)  (459 292)  (459 292)  routing T_9_18.wire_logic_cluster/lc_3/out <X> T_9_18.lc_trk_g1_3
 (22 4)  (460 292)  (460 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (466 292)  (466 292)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 292)  (467 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 292)  (468 292)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 292)  (469 292)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 292)  (472 292)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 292)  (474 292)  LC_2 Logic Functioning bit
 (37 4)  (475 292)  (475 292)  LC_2 Logic Functioning bit
 (41 4)  (479 292)  (479 292)  LC_2 Logic Functioning bit
 (43 4)  (481 292)  (481 292)  LC_2 Logic Functioning bit
 (50 4)  (488 292)  (488 292)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (455 293)  (455 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (30 5)  (468 293)  (468 293)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 293)  (469 293)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 293)  (474 293)  LC_2 Logic Functioning bit
 (37 5)  (475 293)  (475 293)  LC_2 Logic Functioning bit
 (41 5)  (479 293)  (479 293)  LC_2 Logic Functioning bit
 (43 5)  (481 293)  (481 293)  LC_2 Logic Functioning bit
 (21 6)  (459 294)  (459 294)  routing T_9_18.wire_logic_cluster/lc_7/out <X> T_9_18.lc_trk_g1_7
 (22 6)  (460 294)  (460 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (463 294)  (463 294)  routing T_9_18.sp4_h_l_11 <X> T_9_18.lc_trk_g1_6
 (26 6)  (464 294)  (464 294)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 294)  (465 294)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 294)  (466 294)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 294)  (467 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 294)  (472 294)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 294)  (474 294)  LC_3 Logic Functioning bit
 (37 6)  (475 294)  (475 294)  LC_3 Logic Functioning bit
 (39 6)  (477 294)  (477 294)  LC_3 Logic Functioning bit
 (43 6)  (481 294)  (481 294)  LC_3 Logic Functioning bit
 (45 6)  (483 294)  (483 294)  LC_3 Logic Functioning bit
 (48 6)  (486 294)  (486 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (455 295)  (455 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (460 295)  (460 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (461 295)  (461 295)  routing T_9_18.sp4_h_l_11 <X> T_9_18.lc_trk_g1_6
 (24 7)  (462 295)  (462 295)  routing T_9_18.sp4_h_l_11 <X> T_9_18.lc_trk_g1_6
 (25 7)  (463 295)  (463 295)  routing T_9_18.sp4_h_l_11 <X> T_9_18.lc_trk_g1_6
 (27 7)  (465 295)  (465 295)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 295)  (467 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 295)  (468 295)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 295)  (469 295)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 295)  (470 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (471 295)  (471 295)  routing T_9_18.lc_trk_g2_3 <X> T_9_18.input_2_3
 (35 7)  (473 295)  (473 295)  routing T_9_18.lc_trk_g2_3 <X> T_9_18.input_2_3
 (36 7)  (474 295)  (474 295)  LC_3 Logic Functioning bit
 (37 7)  (475 295)  (475 295)  LC_3 Logic Functioning bit
 (38 7)  (476 295)  (476 295)  LC_3 Logic Functioning bit
 (39 7)  (477 295)  (477 295)  LC_3 Logic Functioning bit
 (16 8)  (454 296)  (454 296)  routing T_9_18.sp12_v_t_14 <X> T_9_18.lc_trk_g2_1
 (17 8)  (455 296)  (455 296)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (22 8)  (460 296)  (460 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (461 296)  (461 296)  routing T_9_18.sp4_v_t_30 <X> T_9_18.lc_trk_g2_3
 (24 8)  (462 296)  (462 296)  routing T_9_18.sp4_v_t_30 <X> T_9_18.lc_trk_g2_3
 (25 8)  (463 296)  (463 296)  routing T_9_18.sp4_h_r_42 <X> T_9_18.lc_trk_g2_2
 (27 8)  (465 296)  (465 296)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 296)  (468 296)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 296)  (469 296)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 296)  (471 296)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 296)  (472 296)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 296)  (473 296)  routing T_9_18.lc_trk_g0_4 <X> T_9_18.input_2_4
 (36 8)  (474 296)  (474 296)  LC_4 Logic Functioning bit
 (37 8)  (475 296)  (475 296)  LC_4 Logic Functioning bit
 (38 8)  (476 296)  (476 296)  LC_4 Logic Functioning bit
 (42 8)  (480 296)  (480 296)  LC_4 Logic Functioning bit
 (45 8)  (483 296)  (483 296)  LC_4 Logic Functioning bit
 (18 9)  (456 297)  (456 297)  routing T_9_18.sp12_v_t_14 <X> T_9_18.lc_trk_g2_1
 (22 9)  (460 297)  (460 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (461 297)  (461 297)  routing T_9_18.sp4_h_r_42 <X> T_9_18.lc_trk_g2_2
 (24 9)  (462 297)  (462 297)  routing T_9_18.sp4_h_r_42 <X> T_9_18.lc_trk_g2_2
 (25 9)  (463 297)  (463 297)  routing T_9_18.sp4_h_r_42 <X> T_9_18.lc_trk_g2_2
 (26 9)  (464 297)  (464 297)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 297)  (465 297)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 297)  (466 297)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 297)  (470 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (474 297)  (474 297)  LC_4 Logic Functioning bit
 (37 9)  (475 297)  (475 297)  LC_4 Logic Functioning bit
 (42 9)  (480 297)  (480 297)  LC_4 Logic Functioning bit
 (43 9)  (481 297)  (481 297)  LC_4 Logic Functioning bit
 (48 9)  (486 297)  (486 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (453 298)  (453 298)  routing T_9_18.rgt_op_5 <X> T_9_18.lc_trk_g2_5
 (17 10)  (455 298)  (455 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (456 298)  (456 298)  routing T_9_18.rgt_op_5 <X> T_9_18.lc_trk_g2_5
 (21 10)  (459 298)  (459 298)  routing T_9_18.rgt_op_7 <X> T_9_18.lc_trk_g2_7
 (22 10)  (460 298)  (460 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (462 298)  (462 298)  routing T_9_18.rgt_op_7 <X> T_9_18.lc_trk_g2_7
 (25 10)  (463 298)  (463 298)  routing T_9_18.wire_logic_cluster/lc_6/out <X> T_9_18.lc_trk_g2_6
 (26 10)  (464 298)  (464 298)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 298)  (465 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 298)  (466 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 298)  (468 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 298)  (469 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 298)  (471 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 298)  (474 298)  LC_5 Logic Functioning bit
 (41 10)  (479 298)  (479 298)  LC_5 Logic Functioning bit
 (43 10)  (481 298)  (481 298)  LC_5 Logic Functioning bit
 (45 10)  (483 298)  (483 298)  LC_5 Logic Functioning bit
 (48 10)  (486 298)  (486 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (53 10)  (491 298)  (491 298)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (452 299)  (452 299)  routing T_9_18.sp4_r_v_b_36 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (460 299)  (460 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (465 299)  (465 299)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 299)  (470 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (471 299)  (471 299)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.input_2_5
 (34 11)  (472 299)  (472 299)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.input_2_5
 (37 11)  (475 299)  (475 299)  LC_5 Logic Functioning bit
 (41 11)  (479 299)  (479 299)  LC_5 Logic Functioning bit
 (43 11)  (481 299)  (481 299)  LC_5 Logic Functioning bit
 (22 12)  (460 300)  (460 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (464 300)  (464 300)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 300)  (465 300)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 300)  (466 300)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 300)  (467 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 300)  (468 300)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 300)  (469 300)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 300)  (470 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 300)  (472 300)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 300)  (473 300)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_6
 (36 12)  (474 300)  (474 300)  LC_6 Logic Functioning bit
 (37 12)  (475 300)  (475 300)  LC_6 Logic Functioning bit
 (38 12)  (476 300)  (476 300)  LC_6 Logic Functioning bit
 (42 12)  (480 300)  (480 300)  LC_6 Logic Functioning bit
 (45 12)  (483 300)  (483 300)  LC_6 Logic Functioning bit
 (46 12)  (484 300)  (484 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (453 301)  (453 301)  routing T_9_18.tnr_op_0 <X> T_9_18.lc_trk_g3_0
 (17 13)  (455 301)  (455 301)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (19 13)  (457 301)  (457 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (28 13)  (466 301)  (466 301)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 301)  (467 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 301)  (470 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (471 301)  (471 301)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_6
 (35 13)  (473 301)  (473 301)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_6
 (36 13)  (474 301)  (474 301)  LC_6 Logic Functioning bit
 (43 13)  (481 301)  (481 301)  LC_6 Logic Functioning bit
 (17 14)  (455 302)  (455 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (456 302)  (456 302)  routing T_9_18.wire_logic_cluster/lc_5/out <X> T_9_18.lc_trk_g3_5
 (26 14)  (464 302)  (464 302)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 302)  (465 302)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 302)  (466 302)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 302)  (467 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 302)  (469 302)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 302)  (470 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 302)  (472 302)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 302)  (473 302)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.input_2_7
 (36 14)  (474 302)  (474 302)  LC_7 Logic Functioning bit
 (37 14)  (475 302)  (475 302)  LC_7 Logic Functioning bit
 (39 14)  (477 302)  (477 302)  LC_7 Logic Functioning bit
 (43 14)  (481 302)  (481 302)  LC_7 Logic Functioning bit
 (45 14)  (483 302)  (483 302)  LC_7 Logic Functioning bit
 (48 14)  (486 302)  (486 302)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (15 15)  (453 303)  (453 303)  routing T_9_18.tnr_op_4 <X> T_9_18.lc_trk_g3_4
 (17 15)  (455 303)  (455 303)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (27 15)  (465 303)  (465 303)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 303)  (467 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 303)  (468 303)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 303)  (469 303)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 303)  (470 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (471 303)  (471 303)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.input_2_7
 (36 15)  (474 303)  (474 303)  LC_7 Logic Functioning bit
 (37 15)  (475 303)  (475 303)  LC_7 Logic Functioning bit
 (38 15)  (476 303)  (476 303)  LC_7 Logic Functioning bit
 (39 15)  (477 303)  (477 303)  LC_7 Logic Functioning bit
 (48 15)  (486 303)  (486 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_18

 (12 0)  (504 288)  (504 288)  routing T_10_18.sp4_h_l_46 <X> T_10_18.sp4_h_r_2
 (26 0)  (518 288)  (518 288)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 288)  (525 288)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 288)  (529 288)  LC_0 Logic Functioning bit
 (39 0)  (531 288)  (531 288)  LC_0 Logic Functioning bit
 (9 1)  (501 289)  (501 289)  routing T_10_18.sp4_v_t_36 <X> T_10_18.sp4_v_b_1
 (13 1)  (505 289)  (505 289)  routing T_10_18.sp4_h_l_46 <X> T_10_18.sp4_h_r_2
 (29 1)  (521 289)  (521 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 289)  (523 289)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 289)  (528 289)  LC_0 Logic Functioning bit
 (38 1)  (530 289)  (530 289)  LC_0 Logic Functioning bit
 (48 1)  (540 289)  (540 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (508 290)  (508 290)  routing T_10_18.sp4_v_b_13 <X> T_10_18.lc_trk_g0_5
 (17 2)  (509 290)  (509 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (510 290)  (510 290)  routing T_10_18.sp4_v_b_13 <X> T_10_18.lc_trk_g0_5
 (22 2)  (514 290)  (514 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 290)  (516 290)  routing T_10_18.top_op_7 <X> T_10_18.lc_trk_g0_7
 (25 2)  (517 290)  (517 290)  routing T_10_18.lft_op_6 <X> T_10_18.lc_trk_g0_6
 (14 3)  (506 291)  (506 291)  routing T_10_18.sp4_h_r_4 <X> T_10_18.lc_trk_g0_4
 (15 3)  (507 291)  (507 291)  routing T_10_18.sp4_h_r_4 <X> T_10_18.lc_trk_g0_4
 (16 3)  (508 291)  (508 291)  routing T_10_18.sp4_h_r_4 <X> T_10_18.lc_trk_g0_4
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (510 291)  (510 291)  routing T_10_18.sp4_v_b_13 <X> T_10_18.lc_trk_g0_5
 (21 3)  (513 291)  (513 291)  routing T_10_18.top_op_7 <X> T_10_18.lc_trk_g0_7
 (22 3)  (514 291)  (514 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (516 291)  (516 291)  routing T_10_18.lft_op_6 <X> T_10_18.lc_trk_g0_6
 (21 4)  (513 292)  (513 292)  routing T_10_18.sp4_v_b_11 <X> T_10_18.lc_trk_g1_3
 (22 4)  (514 292)  (514 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (515 292)  (515 292)  routing T_10_18.sp4_v_b_11 <X> T_10_18.lc_trk_g1_3
 (31 4)  (523 292)  (523 292)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 292)  (527 292)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.input_2_2
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (38 4)  (530 292)  (530 292)  LC_2 Logic Functioning bit
 (39 4)  (531 292)  (531 292)  LC_2 Logic Functioning bit
 (43 4)  (535 292)  (535 292)  LC_2 Logic Functioning bit
 (8 5)  (500 293)  (500 293)  routing T_10_18.sp4_v_t_36 <X> T_10_18.sp4_v_b_4
 (10 5)  (502 293)  (502 293)  routing T_10_18.sp4_v_t_36 <X> T_10_18.sp4_v_b_4
 (21 5)  (513 293)  (513 293)  routing T_10_18.sp4_v_b_11 <X> T_10_18.lc_trk_g1_3
 (26 5)  (518 293)  (518 293)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 293)  (519 293)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 293)  (524 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (529 293)  (529 293)  LC_2 Logic Functioning bit
 (38 5)  (530 293)  (530 293)  LC_2 Logic Functioning bit
 (39 5)  (531 293)  (531 293)  LC_2 Logic Functioning bit
 (42 5)  (534 293)  (534 293)  LC_2 Logic Functioning bit
 (14 6)  (506 294)  (506 294)  routing T_10_18.lft_op_4 <X> T_10_18.lc_trk_g1_4
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 294)  (510 294)  routing T_10_18.wire_logic_cluster/lc_5/out <X> T_10_18.lc_trk_g1_5
 (21 6)  (513 294)  (513 294)  routing T_10_18.wire_logic_cluster/lc_7/out <X> T_10_18.lc_trk_g1_7
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (518 294)  (518 294)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 294)  (525 294)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 294)  (526 294)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 294)  (528 294)  LC_3 Logic Functioning bit
 (37 6)  (529 294)  (529 294)  LC_3 Logic Functioning bit
 (41 6)  (533 294)  (533 294)  LC_3 Logic Functioning bit
 (43 6)  (535 294)  (535 294)  LC_3 Logic Functioning bit
 (50 6)  (542 294)  (542 294)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (507 295)  (507 295)  routing T_10_18.lft_op_4 <X> T_10_18.lc_trk_g1_4
 (17 7)  (509 295)  (509 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (514 295)  (514 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (515 295)  (515 295)  routing T_10_18.sp4_h_r_6 <X> T_10_18.lc_trk_g1_6
 (24 7)  (516 295)  (516 295)  routing T_10_18.sp4_h_r_6 <X> T_10_18.lc_trk_g1_6
 (25 7)  (517 295)  (517 295)  routing T_10_18.sp4_h_r_6 <X> T_10_18.lc_trk_g1_6
 (26 7)  (518 295)  (518 295)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 295)  (523 295)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 295)  (528 295)  LC_3 Logic Functioning bit
 (37 7)  (529 295)  (529 295)  LC_3 Logic Functioning bit
 (40 7)  (532 295)  (532 295)  LC_3 Logic Functioning bit
 (42 7)  (534 295)  (534 295)  LC_3 Logic Functioning bit
 (12 8)  (504 296)  (504 296)  routing T_10_18.sp4_v_t_45 <X> T_10_18.sp4_h_r_8
 (22 8)  (514 296)  (514 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (515 296)  (515 296)  routing T_10_18.sp12_v_b_19 <X> T_10_18.lc_trk_g2_3
 (27 8)  (519 296)  (519 296)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 296)  (520 296)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 296)  (522 296)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 296)  (523 296)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 296)  (526 296)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 296)  (528 296)  LC_4 Logic Functioning bit
 (38 8)  (530 296)  (530 296)  LC_4 Logic Functioning bit
 (42 8)  (534 296)  (534 296)  LC_4 Logic Functioning bit
 (43 8)  (535 296)  (535 296)  LC_4 Logic Functioning bit
 (47 8)  (539 296)  (539 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (542 296)  (542 296)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (496 297)  (496 297)  routing T_10_18.sp4_v_t_36 <X> T_10_18.sp4_h_r_6
 (21 9)  (513 297)  (513 297)  routing T_10_18.sp12_v_b_19 <X> T_10_18.lc_trk_g2_3
 (31 9)  (523 297)  (523 297)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 297)  (528 297)  LC_4 Logic Functioning bit
 (38 9)  (530 297)  (530 297)  LC_4 Logic Functioning bit
 (42 9)  (534 297)  (534 297)  LC_4 Logic Functioning bit
 (43 9)  (535 297)  (535 297)  LC_4 Logic Functioning bit
 (9 10)  (501 298)  (501 298)  routing T_10_18.sp4_h_r_4 <X> T_10_18.sp4_h_l_42
 (10 10)  (502 298)  (502 298)  routing T_10_18.sp4_h_r_4 <X> T_10_18.sp4_h_l_42
 (14 10)  (506 298)  (506 298)  routing T_10_18.rgt_op_4 <X> T_10_18.lc_trk_g2_4
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (517 298)  (517 298)  routing T_10_18.wire_logic_cluster/lc_6/out <X> T_10_18.lc_trk_g2_6
 (28 10)  (520 298)  (520 298)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 298)  (522 298)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 298)  (523 298)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 298)  (526 298)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 298)  (527 298)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.input_2_5
 (36 10)  (528 298)  (528 298)  LC_5 Logic Functioning bit
 (37 10)  (529 298)  (529 298)  LC_5 Logic Functioning bit
 (39 10)  (531 298)  (531 298)  LC_5 Logic Functioning bit
 (43 10)  (535 298)  (535 298)  LC_5 Logic Functioning bit
 (45 10)  (537 298)  (537 298)  LC_5 Logic Functioning bit
 (15 11)  (507 299)  (507 299)  routing T_10_18.rgt_op_4 <X> T_10_18.lc_trk_g2_4
 (17 11)  (509 299)  (509 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (513 299)  (513 299)  routing T_10_18.sp4_r_v_b_39 <X> T_10_18.lc_trk_g2_7
 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (519 299)  (519 299)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 299)  (520 299)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 299)  (524 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (526 299)  (526 299)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.input_2_5
 (35 11)  (527 299)  (527 299)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.input_2_5
 (36 11)  (528 299)  (528 299)  LC_5 Logic Functioning bit
 (38 11)  (530 299)  (530 299)  LC_5 Logic Functioning bit
 (9 12)  (501 300)  (501 300)  routing T_10_18.sp4_v_t_47 <X> T_10_18.sp4_h_r_10
 (21 12)  (513 300)  (513 300)  routing T_10_18.sp4_h_r_35 <X> T_10_18.lc_trk_g3_3
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 300)  (515 300)  routing T_10_18.sp4_h_r_35 <X> T_10_18.lc_trk_g3_3
 (24 12)  (516 300)  (516 300)  routing T_10_18.sp4_h_r_35 <X> T_10_18.lc_trk_g3_3
 (26 12)  (518 300)  (518 300)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 300)  (519 300)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 300)  (522 300)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 300)  (525 300)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 300)  (526 300)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 300)  (527 300)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.input_2_6
 (36 12)  (528 300)  (528 300)  LC_6 Logic Functioning bit
 (41 12)  (533 300)  (533 300)  LC_6 Logic Functioning bit
 (43 12)  (535 300)  (535 300)  LC_6 Logic Functioning bit
 (45 12)  (537 300)  (537 300)  LC_6 Logic Functioning bit
 (3 13)  (495 301)  (495 301)  routing T_10_18.sp12_h_l_22 <X> T_10_18.sp12_h_r_1
 (14 13)  (506 301)  (506 301)  routing T_10_18.sp12_v_b_16 <X> T_10_18.lc_trk_g3_0
 (16 13)  (508 301)  (508 301)  routing T_10_18.sp12_v_b_16 <X> T_10_18.lc_trk_g3_0
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (26 13)  (518 301)  (518 301)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 301)  (520 301)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 301)  (522 301)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 301)  (524 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (527 301)  (527 301)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.input_2_6
 (36 13)  (528 301)  (528 301)  LC_6 Logic Functioning bit
 (40 13)  (532 301)  (532 301)  LC_6 Logic Functioning bit
 (42 13)  (534 301)  (534 301)  LC_6 Logic Functioning bit
 (52 13)  (544 301)  (544 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (506 302)  (506 302)  routing T_10_18.sp4_h_r_44 <X> T_10_18.lc_trk_g3_4
 (21 14)  (513 302)  (513 302)  routing T_10_18.sp4_h_r_39 <X> T_10_18.lc_trk_g3_7
 (22 14)  (514 302)  (514 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (515 302)  (515 302)  routing T_10_18.sp4_h_r_39 <X> T_10_18.lc_trk_g3_7
 (24 14)  (516 302)  (516 302)  routing T_10_18.sp4_h_r_39 <X> T_10_18.lc_trk_g3_7
 (26 14)  (518 302)  (518 302)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 302)  (519 302)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 302)  (520 302)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 302)  (522 302)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 302)  (523 302)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 302)  (526 302)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 302)  (527 302)  routing T_10_18.lc_trk_g0_5 <X> T_10_18.input_2_7
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (37 14)  (529 302)  (529 302)  LC_7 Logic Functioning bit
 (39 14)  (531 302)  (531 302)  LC_7 Logic Functioning bit
 (43 14)  (535 302)  (535 302)  LC_7 Logic Functioning bit
 (45 14)  (537 302)  (537 302)  LC_7 Logic Functioning bit
 (14 15)  (506 303)  (506 303)  routing T_10_18.sp4_h_r_44 <X> T_10_18.lc_trk_g3_4
 (15 15)  (507 303)  (507 303)  routing T_10_18.sp4_h_r_44 <X> T_10_18.lc_trk_g3_4
 (16 15)  (508 303)  (508 303)  routing T_10_18.sp4_h_r_44 <X> T_10_18.lc_trk_g3_4
 (17 15)  (509 303)  (509 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (514 303)  (514 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (515 303)  (515 303)  routing T_10_18.sp12_v_t_21 <X> T_10_18.lc_trk_g3_6
 (25 15)  (517 303)  (517 303)  routing T_10_18.sp12_v_t_21 <X> T_10_18.lc_trk_g3_6
 (26 15)  (518 303)  (518 303)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 303)  (520 303)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 303)  (522 303)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 303)  (523 303)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 303)  (524 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (38 15)  (530 303)  (530 303)  LC_7 Logic Functioning bit
 (39 15)  (531 303)  (531 303)  LC_7 Logic Functioning bit
 (48 15)  (540 303)  (540 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_18

 (14 0)  (560 288)  (560 288)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g0_0
 (21 0)  (567 288)  (567 288)  routing T_11_18.sp4_h_r_19 <X> T_11_18.lc_trk_g0_3
 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (569 288)  (569 288)  routing T_11_18.sp4_h_r_19 <X> T_11_18.lc_trk_g0_3
 (24 0)  (570 288)  (570 288)  routing T_11_18.sp4_h_r_19 <X> T_11_18.lc_trk_g0_3
 (25 0)  (571 288)  (571 288)  routing T_11_18.sp4_v_b_10 <X> T_11_18.lc_trk_g0_2
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 288)  (577 288)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 288)  (581 288)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.input_2_0
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (41 0)  (587 288)  (587 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (9 1)  (555 289)  (555 289)  routing T_11_18.sp4_v_t_40 <X> T_11_18.sp4_v_b_1
 (10 1)  (556 289)  (556 289)  routing T_11_18.sp4_v_t_40 <X> T_11_18.sp4_v_b_1
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (567 289)  (567 289)  routing T_11_18.sp4_h_r_19 <X> T_11_18.lc_trk_g0_3
 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (569 289)  (569 289)  routing T_11_18.sp4_v_b_10 <X> T_11_18.lc_trk_g0_2
 (25 1)  (571 289)  (571 289)  routing T_11_18.sp4_v_b_10 <X> T_11_18.lc_trk_g0_2
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (579 289)  (579 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.input_2_0
 (34 1)  (580 289)  (580 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.input_2_0
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (40 1)  (586 289)  (586 289)  LC_0 Logic Functioning bit
 (42 1)  (588 289)  (588 289)  LC_0 Logic Functioning bit
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (558 290)  (558 290)  routing T_11_18.sp4_v_t_45 <X> T_11_18.sp4_h_l_39
 (14 2)  (560 290)  (560 290)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g0_4
 (15 2)  (561 290)  (561 290)  routing T_11_18.sp4_h_r_21 <X> T_11_18.lc_trk_g0_5
 (16 2)  (562 290)  (562 290)  routing T_11_18.sp4_h_r_21 <X> T_11_18.lc_trk_g0_5
 (17 2)  (563 290)  (563 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (564 290)  (564 290)  routing T_11_18.sp4_h_r_21 <X> T_11_18.lc_trk_g0_5
 (25 2)  (571 290)  (571 290)  routing T_11_18.sp4_h_l_11 <X> T_11_18.lc_trk_g0_6
 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 290)  (574 290)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 290)  (576 290)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 290)  (580 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 290)  (581 290)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.input_2_1
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (39 2)  (585 290)  (585 290)  LC_1 Logic Functioning bit
 (43 2)  (589 290)  (589 290)  LC_1 Logic Functioning bit
 (45 2)  (591 290)  (591 290)  LC_1 Logic Functioning bit
 (48 2)  (594 290)  (594 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (597 290)  (597 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (11 3)  (557 291)  (557 291)  routing T_11_18.sp4_v_t_45 <X> T_11_18.sp4_h_l_39
 (13 3)  (559 291)  (559 291)  routing T_11_18.sp4_v_t_45 <X> T_11_18.sp4_h_l_39
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (564 291)  (564 291)  routing T_11_18.sp4_h_r_21 <X> T_11_18.lc_trk_g0_5
 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 291)  (569 291)  routing T_11_18.sp4_h_l_11 <X> T_11_18.lc_trk_g0_6
 (24 3)  (570 291)  (570 291)  routing T_11_18.sp4_h_l_11 <X> T_11_18.lc_trk_g0_6
 (25 3)  (571 291)  (571 291)  routing T_11_18.sp4_h_l_11 <X> T_11_18.lc_trk_g0_6
 (26 3)  (572 291)  (572 291)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 291)  (576 291)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 291)  (578 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (580 291)  (580 291)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.input_2_1
 (35 3)  (581 291)  (581 291)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.input_2_1
 (36 3)  (582 291)  (582 291)  LC_1 Logic Functioning bit
 (37 3)  (583 291)  (583 291)  LC_1 Logic Functioning bit
 (38 3)  (584 291)  (584 291)  LC_1 Logic Functioning bit
 (39 3)  (585 291)  (585 291)  LC_1 Logic Functioning bit
 (11 4)  (557 292)  (557 292)  routing T_11_18.sp4_v_t_44 <X> T_11_18.sp4_v_b_5
 (13 4)  (559 292)  (559 292)  routing T_11_18.sp4_v_t_44 <X> T_11_18.sp4_v_b_5
 (26 4)  (572 292)  (572 292)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 292)  (579 292)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (37 4)  (583 292)  (583 292)  LC_2 Logic Functioning bit
 (39 4)  (585 292)  (585 292)  LC_2 Logic Functioning bit
 (43 4)  (589 292)  (589 292)  LC_2 Logic Functioning bit
 (45 4)  (591 292)  (591 292)  LC_2 Logic Functioning bit
 (14 5)  (560 293)  (560 293)  routing T_11_18.sp4_h_r_0 <X> T_11_18.lc_trk_g1_0
 (15 5)  (561 293)  (561 293)  routing T_11_18.sp4_h_r_0 <X> T_11_18.lc_trk_g1_0
 (16 5)  (562 293)  (562 293)  routing T_11_18.sp4_h_r_0 <X> T_11_18.lc_trk_g1_0
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (572 293)  (572 293)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 293)  (573 293)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 293)  (576 293)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 293)  (577 293)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 293)  (578 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 293)  (581 293)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.input_2_2
 (36 5)  (582 293)  (582 293)  LC_2 Logic Functioning bit
 (37 5)  (583 293)  (583 293)  LC_2 Logic Functioning bit
 (38 5)  (584 293)  (584 293)  LC_2 Logic Functioning bit
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (51 5)  (597 293)  (597 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 6)  (552 294)  (552 294)  routing T_11_18.sp4_v_b_0 <X> T_11_18.sp4_v_t_38
 (21 6)  (567 294)  (567 294)  routing T_11_18.sp12_h_l_4 <X> T_11_18.lc_trk_g1_7
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (570 294)  (570 294)  routing T_11_18.sp12_h_l_4 <X> T_11_18.lc_trk_g1_7
 (27 6)  (573 294)  (573 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 294)  (576 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 294)  (577 294)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (39 6)  (585 294)  (585 294)  LC_3 Logic Functioning bit
 (43 6)  (589 294)  (589 294)  LC_3 Logic Functioning bit
 (45 6)  (591 294)  (591 294)  LC_3 Logic Functioning bit
 (46 6)  (592 294)  (592 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (594 294)  (594 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (597 294)  (597 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (599 294)  (599 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (5 7)  (551 295)  (551 295)  routing T_11_18.sp4_v_b_0 <X> T_11_18.sp4_v_t_38
 (21 7)  (567 295)  (567 295)  routing T_11_18.sp12_h_l_4 <X> T_11_18.lc_trk_g1_7
 (22 7)  (568 295)  (568 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (569 295)  (569 295)  routing T_11_18.sp12_h_l_21 <X> T_11_18.lc_trk_g1_6
 (25 7)  (571 295)  (571 295)  routing T_11_18.sp12_h_l_21 <X> T_11_18.lc_trk_g1_6
 (27 7)  (573 295)  (573 295)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 295)  (577 295)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 295)  (578 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (580 295)  (580 295)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.input_2_3
 (35 7)  (581 295)  (581 295)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.input_2_3
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (51 7)  (597 295)  (597 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (572 296)  (572 296)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 296)  (577 296)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (581 296)  (581 296)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_4
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (41 8)  (587 296)  (587 296)  LC_4 Logic Functioning bit
 (43 8)  (589 296)  (589 296)  LC_4 Logic Functioning bit
 (45 8)  (591 296)  (591 296)  LC_4 Logic Functioning bit
 (8 9)  (554 297)  (554 297)  routing T_11_18.sp4_h_r_7 <X> T_11_18.sp4_v_b_7
 (11 9)  (557 297)  (557 297)  routing T_11_18.sp4_h_l_45 <X> T_11_18.sp4_h_r_8
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 297)  (576 297)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 297)  (578 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 297)  (579 297)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_4
 (35 9)  (581 297)  (581 297)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_4
 (36 9)  (582 297)  (582 297)  LC_4 Logic Functioning bit
 (40 9)  (586 297)  (586 297)  LC_4 Logic Functioning bit
 (42 9)  (588 297)  (588 297)  LC_4 Logic Functioning bit
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 298)  (564 298)  routing T_11_18.wire_logic_cluster/lc_5/out <X> T_11_18.lc_trk_g2_5
 (27 10)  (573 298)  (573 298)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 298)  (574 298)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 298)  (576 298)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 298)  (577 298)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 298)  (579 298)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 298)  (581 298)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.input_2_5
 (36 10)  (582 298)  (582 298)  LC_5 Logic Functioning bit
 (37 10)  (583 298)  (583 298)  LC_5 Logic Functioning bit
 (38 10)  (584 298)  (584 298)  LC_5 Logic Functioning bit
 (42 10)  (588 298)  (588 298)  LC_5 Logic Functioning bit
 (45 10)  (591 298)  (591 298)  LC_5 Logic Functioning bit
 (52 10)  (598 298)  (598 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 299)  (571 299)  routing T_11_18.sp4_r_v_b_38 <X> T_11_18.lc_trk_g2_6
 (26 11)  (572 299)  (572 299)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 299)  (576 299)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 299)  (577 299)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 299)  (578 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 299)  (579 299)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.input_2_5
 (36 11)  (582 299)  (582 299)  LC_5 Logic Functioning bit
 (37 11)  (583 299)  (583 299)  LC_5 Logic Functioning bit
 (42 11)  (588 299)  (588 299)  LC_5 Logic Functioning bit
 (43 11)  (589 299)  (589 299)  LC_5 Logic Functioning bit
 (51 11)  (597 299)  (597 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (550 300)  (550 300)  routing T_11_18.sp4_v_t_36 <X> T_11_18.sp4_v_b_9
 (6 12)  (552 300)  (552 300)  routing T_11_18.sp4_v_t_36 <X> T_11_18.sp4_v_b_9
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 300)  (564 300)  routing T_11_18.wire_logic_cluster/lc_1/out <X> T_11_18.lc_trk_g3_1
 (25 12)  (571 300)  (571 300)  routing T_11_18.wire_logic_cluster/lc_2/out <X> T_11_18.lc_trk_g3_2
 (26 12)  (572 300)  (572 300)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 300)  (577 300)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 300)  (579 300)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 300)  (580 300)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 300)  (582 300)  LC_6 Logic Functioning bit
 (37 12)  (583 300)  (583 300)  LC_6 Logic Functioning bit
 (39 12)  (585 300)  (585 300)  LC_6 Logic Functioning bit
 (43 12)  (589 300)  (589 300)  LC_6 Logic Functioning bit
 (45 12)  (591 300)  (591 300)  LC_6 Logic Functioning bit
 (48 12)  (594 300)  (594 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (8 13)  (554 301)  (554 301)  routing T_11_18.sp4_h_l_41 <X> T_11_18.sp4_v_b_10
 (9 13)  (555 301)  (555 301)  routing T_11_18.sp4_h_l_41 <X> T_11_18.sp4_v_b_10
 (10 13)  (556 301)  (556 301)  routing T_11_18.sp4_h_l_41 <X> T_11_18.sp4_v_b_10
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (572 301)  (572 301)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 301)  (574 301)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 301)  (576 301)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 301)  (577 301)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 301)  (578 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (582 301)  (582 301)  LC_6 Logic Functioning bit
 (37 13)  (583 301)  (583 301)  LC_6 Logic Functioning bit
 (38 13)  (584 301)  (584 301)  LC_6 Logic Functioning bit
 (39 13)  (585 301)  (585 301)  LC_6 Logic Functioning bit
 (48 13)  (594 301)  (594 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (16 14)  (562 302)  (562 302)  routing T_11_18.sp12_v_b_21 <X> T_11_18.lc_trk_g3_5
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (22 14)  (568 302)  (568 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 302)  (569 302)  routing T_11_18.sp4_v_b_47 <X> T_11_18.lc_trk_g3_7
 (24 14)  (570 302)  (570 302)  routing T_11_18.sp4_v_b_47 <X> T_11_18.lc_trk_g3_7
 (25 14)  (571 302)  (571 302)  routing T_11_18.wire_logic_cluster/lc_6/out <X> T_11_18.lc_trk_g3_6
 (18 15)  (564 303)  (564 303)  routing T_11_18.sp12_v_b_21 <X> T_11_18.lc_trk_g3_5
 (22 15)  (568 303)  (568 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_12_18

 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (626 290)  (626 290)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 290)  (633 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 290)  (634 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 290)  (635 290)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_1
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (40 2)  (640 290)  (640 290)  LC_1 Logic Functioning bit
 (42 2)  (642 290)  (642 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (47 2)  (647 290)  (647 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (652 290)  (652 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (653 290)  (653 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (8 3)  (608 291)  (608 291)  routing T_12_18.sp4_h_l_36 <X> T_12_18.sp4_v_t_36
 (26 3)  (626 291)  (626 291)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 291)  (627 291)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 291)  (628 291)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 291)  (632 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (633 291)  (633 291)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_1
 (35 3)  (635 291)  (635 291)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_1
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (40 3)  (640 291)  (640 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (1 4)  (601 292)  (601 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (605 292)  (605 292)  routing T_12_18.sp4_v_b_3 <X> T_12_18.sp4_h_r_3
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 292)  (618 292)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g1_1
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (623 292)  (623 292)  routing T_12_18.sp4_v_b_19 <X> T_12_18.lc_trk_g1_3
 (24 4)  (624 292)  (624 292)  routing T_12_18.sp4_v_b_19 <X> T_12_18.lc_trk_g1_3
 (0 5)  (600 293)  (600 293)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (1 5)  (601 293)  (601 293)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (6 5)  (606 293)  (606 293)  routing T_12_18.sp4_v_b_3 <X> T_12_18.sp4_h_r_3
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 293)  (623 293)  routing T_12_18.sp4_v_b_18 <X> T_12_18.lc_trk_g1_2
 (24 5)  (624 293)  (624 293)  routing T_12_18.sp4_v_b_18 <X> T_12_18.lc_trk_g1_2
 (14 6)  (614 294)  (614 294)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g1_4
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 294)  (624 294)  routing T_12_18.bot_op_7 <X> T_12_18.lc_trk_g1_7
 (25 6)  (625 294)  (625 294)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g1_6
 (26 6)  (626 294)  (626 294)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 294)  (628 294)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 294)  (631 294)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (8 7)  (608 295)  (608 295)  routing T_12_18.sp4_h_r_4 <X> T_12_18.sp4_v_t_41
 (9 7)  (609 295)  (609 295)  routing T_12_18.sp4_h_r_4 <X> T_12_18.sp4_v_t_41
 (14 7)  (614 295)  (614 295)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g1_4
 (15 7)  (615 295)  (615 295)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g1_4
 (16 7)  (616 295)  (616 295)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g1_4
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (623 295)  (623 295)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g1_6
 (24 7)  (624 295)  (624 295)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g1_6
 (25 7)  (625 295)  (625 295)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g1_6
 (27 7)  (627 295)  (627 295)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 295)  (631 295)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (634 295)  (634 295)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.input_2_3
 (35 7)  (635 295)  (635 295)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.input_2_3
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (37 7)  (637 295)  (637 295)  LC_3 Logic Functioning bit
 (39 7)  (639 295)  (639 295)  LC_3 Logic Functioning bit
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (618 296)  (618 296)  routing T_12_18.bnl_op_1 <X> T_12_18.lc_trk_g2_1
 (25 8)  (625 296)  (625 296)  routing T_12_18.sp4_h_r_34 <X> T_12_18.lc_trk_g2_2
 (27 8)  (627 296)  (627 296)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 296)  (630 296)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (43 8)  (643 296)  (643 296)  LC_4 Logic Functioning bit
 (50 8)  (650 296)  (650 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 296)  (651 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (9 9)  (609 297)  (609 297)  routing T_12_18.sp4_v_t_46 <X> T_12_18.sp4_v_b_7
 (10 9)  (610 297)  (610 297)  routing T_12_18.sp4_v_t_46 <X> T_12_18.sp4_v_b_7
 (18 9)  (618 297)  (618 297)  routing T_12_18.bnl_op_1 <X> T_12_18.lc_trk_g2_1
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 297)  (623 297)  routing T_12_18.sp4_h_r_34 <X> T_12_18.lc_trk_g2_2
 (24 9)  (624 297)  (624 297)  routing T_12_18.sp4_h_r_34 <X> T_12_18.lc_trk_g2_2
 (26 9)  (626 297)  (626 297)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 297)  (630 297)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (38 9)  (638 297)  (638 297)  LC_4 Logic Functioning bit
 (41 9)  (641 297)  (641 297)  LC_4 Logic Functioning bit
 (42 9)  (642 297)  (642 297)  LC_4 Logic Functioning bit
 (13 10)  (613 298)  (613 298)  routing T_12_18.sp4_h_r_8 <X> T_12_18.sp4_v_t_45
 (21 10)  (621 298)  (621 298)  routing T_12_18.sp4_v_t_26 <X> T_12_18.lc_trk_g2_7
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (623 298)  (623 298)  routing T_12_18.sp4_v_t_26 <X> T_12_18.lc_trk_g2_7
 (12 11)  (612 299)  (612 299)  routing T_12_18.sp4_h_r_8 <X> T_12_18.sp4_v_t_45
 (21 11)  (621 299)  (621 299)  routing T_12_18.sp4_v_t_26 <X> T_12_18.lc_trk_g2_7
 (11 12)  (611 300)  (611 300)  routing T_12_18.sp4_h_r_6 <X> T_12_18.sp4_v_b_11
 (15 12)  (615 300)  (615 300)  routing T_12_18.sp4_h_r_41 <X> T_12_18.lc_trk_g3_1
 (16 12)  (616 300)  (616 300)  routing T_12_18.sp4_h_r_41 <X> T_12_18.lc_trk_g3_1
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.sp4_h_r_41 <X> T_12_18.lc_trk_g3_1
 (18 13)  (618 301)  (618 301)  routing T_12_18.sp4_h_r_41 <X> T_12_18.lc_trk_g3_1
 (11 15)  (611 303)  (611 303)  routing T_12_18.sp4_h_r_3 <X> T_12_18.sp4_h_l_46
 (13 15)  (613 303)  (613 303)  routing T_12_18.sp4_h_r_3 <X> T_12_18.sp4_h_l_46
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 303)  (625 303)  routing T_12_18.sp4_r_v_b_46 <X> T_12_18.lc_trk_g3_6


LogicTile_13_18

 (14 0)  (668 288)  (668 288)  routing T_13_18.wire_logic_cluster/lc_0/out <X> T_13_18.lc_trk_g0_0
 (21 0)  (675 288)  (675 288)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g0_3
 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 288)  (679 288)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g0_2
 (26 0)  (680 288)  (680 288)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 288)  (684 288)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (41 0)  (695 288)  (695 288)  LC_0 Logic Functioning bit
 (42 0)  (696 288)  (696 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (44 0)  (698 288)  (698 288)  LC_0 Logic Functioning bit
 (45 0)  (699 288)  (699 288)  LC_0 Logic Functioning bit
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (681 289)  (681 289)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 289)  (682 289)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (42 1)  (696 289)  (696 289)  LC_0 Logic Functioning bit
 (48 1)  (702 289)  (702 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (703 289)  (703 289)  Carry_In_Mux bit 

 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (665 290)  (665 290)  routing T_13_18.sp4_v_b_11 <X> T_13_18.sp4_v_t_39
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (675 290)  (675 290)  routing T_13_18.sp4_v_b_15 <X> T_13_18.lc_trk_g0_7
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 290)  (677 290)  routing T_13_18.sp4_v_b_15 <X> T_13_18.lc_trk_g0_7
 (26 2)  (680 290)  (680 290)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (42 2)  (696 290)  (696 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (44 2)  (698 290)  (698 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (47 2)  (701 290)  (701 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (8 3)  (662 291)  (662 291)  routing T_13_18.sp4_h_r_7 <X> T_13_18.sp4_v_t_36
 (9 3)  (663 291)  (663 291)  routing T_13_18.sp4_h_r_7 <X> T_13_18.sp4_v_t_36
 (10 3)  (664 291)  (664 291)  routing T_13_18.sp4_h_r_7 <X> T_13_18.sp4_v_t_36
 (12 3)  (666 291)  (666 291)  routing T_13_18.sp4_v_b_11 <X> T_13_18.sp4_v_t_39
 (18 3)  (672 291)  (672 291)  routing T_13_18.sp4_r_v_b_29 <X> T_13_18.lc_trk_g0_5
 (21 3)  (675 291)  (675 291)  routing T_13_18.sp4_v_b_15 <X> T_13_18.lc_trk_g0_7
 (26 3)  (680 291)  (680 291)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (687 291)  (687 291)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.input_2_1
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (0 4)  (654 292)  (654 292)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (1 4)  (655 292)  (655 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (41 4)  (695 292)  (695 292)  LC_2 Logic Functioning bit
 (42 4)  (696 292)  (696 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (44 4)  (698 292)  (698 292)  LC_2 Logic Functioning bit
 (45 4)  (699 292)  (699 292)  LC_2 Logic Functioning bit
 (47 4)  (701 292)  (701 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (655 293)  (655 293)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (3 5)  (657 293)  (657 293)  routing T_13_18.sp12_h_l_23 <X> T_13_18.sp12_h_r_0
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 293)  (689 293)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.input_2_2
 (39 5)  (693 293)  (693 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (8 6)  (662 294)  (662 294)  routing T_13_18.sp4_v_t_41 <X> T_13_18.sp4_h_l_41
 (9 6)  (663 294)  (663 294)  routing T_13_18.sp4_v_t_41 <X> T_13_18.sp4_h_l_41
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (675 294)  (675 294)  routing T_13_18.wire_logic_cluster/lc_7/out <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 294)  (679 294)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g1_6
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (41 6)  (695 294)  (695 294)  LC_3 Logic Functioning bit
 (42 6)  (696 294)  (696 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (44 6)  (698 294)  (698 294)  LC_3 Logic Functioning bit
 (45 6)  (699 294)  (699 294)  LC_3 Logic Functioning bit
 (18 7)  (672 295)  (672 295)  routing T_13_18.sp4_r_v_b_29 <X> T_13_18.lc_trk_g1_5
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 295)  (677 295)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g1_6
 (25 7)  (679 295)  (679 295)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g1_6
 (26 7)  (680 295)  (680 295)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 295)  (682 295)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 295)  (686 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 295)  (689 295)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.input_2_3
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (42 7)  (696 295)  (696 295)  LC_3 Logic Functioning bit
 (51 7)  (705 295)  (705 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 296)  (672 296)  routing T_13_18.wire_logic_cluster/lc_1/out <X> T_13_18.lc_trk_g2_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (689 296)  (689 296)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.input_2_4
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (44 8)  (698 296)  (698 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (51 8)  (705 296)  (705 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (679 297)  (679 297)  routing T_13_18.sp4_r_v_b_34 <X> T_13_18.lc_trk_g2_2
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (687 297)  (687 297)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.input_2_4
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (13 10)  (667 298)  (667 298)  routing T_13_18.sp4_h_r_8 <X> T_13_18.sp4_v_t_45
 (14 10)  (668 298)  (668 298)  routing T_13_18.wire_logic_cluster/lc_4/out <X> T_13_18.lc_trk_g2_4
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 298)  (672 298)  routing T_13_18.wire_logic_cluster/lc_5/out <X> T_13_18.lc_trk_g2_5
 (21 10)  (675 298)  (675 298)  routing T_13_18.sp4_h_r_39 <X> T_13_18.lc_trk_g2_7
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (677 298)  (677 298)  routing T_13_18.sp4_h_r_39 <X> T_13_18.lc_trk_g2_7
 (24 10)  (678 298)  (678 298)  routing T_13_18.sp4_h_r_39 <X> T_13_18.lc_trk_g2_7
 (25 10)  (679 298)  (679 298)  routing T_13_18.wire_logic_cluster/lc_6/out <X> T_13_18.lc_trk_g2_6
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 298)  (681 298)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (689 298)  (689 298)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.input_2_5
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (44 10)  (698 298)  (698 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (12 11)  (666 299)  (666 299)  routing T_13_18.sp4_h_r_8 <X> T_13_18.sp4_v_t_45
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 299)  (687 299)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.input_2_5
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (46 11)  (700 299)  (700 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (6 12)  (660 300)  (660 300)  routing T_13_18.sp4_v_t_43 <X> T_13_18.sp4_v_b_9
 (16 12)  (670 300)  (670 300)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g3_1
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 300)  (672 300)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g3_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 300)  (684 300)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (689 300)  (689 300)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.input_2_6
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (39 12)  (693 300)  (693 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (42 12)  (696 300)  (696 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (44 12)  (698 300)  (698 300)  LC_6 Logic Functioning bit
 (45 12)  (699 300)  (699 300)  LC_6 Logic Functioning bit
 (5 13)  (659 301)  (659 301)  routing T_13_18.sp4_v_t_43 <X> T_13_18.sp4_v_b_9
 (18 13)  (672 301)  (672 301)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g3_1
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 301)  (682 301)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 301)  (687 301)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.input_2_6
 (35 13)  (689 301)  (689 301)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.input_2_6
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (48 13)  (702 301)  (702 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (4 14)  (658 302)  (658 302)  routing T_13_18.sp4_h_r_3 <X> T_13_18.sp4_v_t_44
 (6 14)  (660 302)  (660 302)  routing T_13_18.sp4_h_r_3 <X> T_13_18.sp4_v_t_44
 (13 14)  (667 302)  (667 302)  routing T_13_18.sp4_v_b_11 <X> T_13_18.sp4_v_t_46
 (15 14)  (669 302)  (669 302)  routing T_13_18.sp4_h_l_16 <X> T_13_18.lc_trk_g3_5
 (16 14)  (670 302)  (670 302)  routing T_13_18.sp4_h_l_16 <X> T_13_18.lc_trk_g3_5
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (675 302)  (675 302)  routing T_13_18.sp4_v_t_26 <X> T_13_18.lc_trk_g3_7
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 302)  (677 302)  routing T_13_18.sp4_v_t_26 <X> T_13_18.lc_trk_g3_7
 (25 14)  (679 302)  (679 302)  routing T_13_18.sp4_h_r_38 <X> T_13_18.lc_trk_g3_6
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (689 302)  (689 302)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.input_2_7
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (41 14)  (695 302)  (695 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (5 15)  (659 303)  (659 303)  routing T_13_18.sp4_h_r_3 <X> T_13_18.sp4_v_t_44
 (18 15)  (672 303)  (672 303)  routing T_13_18.sp4_h_l_16 <X> T_13_18.lc_trk_g3_5
 (21 15)  (675 303)  (675 303)  routing T_13_18.sp4_v_t_26 <X> T_13_18.lc_trk_g3_7
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (677 303)  (677 303)  routing T_13_18.sp4_h_r_38 <X> T_13_18.lc_trk_g3_6
 (24 15)  (678 303)  (678 303)  routing T_13_18.sp4_h_r_38 <X> T_13_18.lc_trk_g3_6
 (26 15)  (680 303)  (680 303)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 303)  (681 303)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit
 (42 15)  (696 303)  (696 303)  LC_7 Logic Functioning bit
 (53 15)  (707 303)  (707 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_18

 (4 0)  (712 288)  (712 288)  routing T_14_18.sp4_h_l_43 <X> T_14_18.sp4_v_b_0
 (6 0)  (714 288)  (714 288)  routing T_14_18.sp4_h_l_43 <X> T_14_18.sp4_v_b_0
 (14 0)  (722 288)  (722 288)  routing T_14_18.sp4_v_b_0 <X> T_14_18.lc_trk_g0_0
 (15 0)  (723 288)  (723 288)  routing T_14_18.sp4_h_r_9 <X> T_14_18.lc_trk_g0_1
 (16 0)  (724 288)  (724 288)  routing T_14_18.sp4_h_r_9 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (726 288)  (726 288)  routing T_14_18.sp4_h_r_9 <X> T_14_18.lc_trk_g0_1
 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 288)  (736 288)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (41 0)  (749 288)  (749 288)  LC_0 Logic Functioning bit
 (43 0)  (751 288)  (751 288)  LC_0 Logic Functioning bit
 (45 0)  (753 288)  (753 288)  LC_0 Logic Functioning bit
 (52 0)  (760 288)  (760 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (713 289)  (713 289)  routing T_14_18.sp4_h_l_43 <X> T_14_18.sp4_v_b_0
 (11 1)  (719 289)  (719 289)  routing T_14_18.sp4_h_l_43 <X> T_14_18.sp4_h_r_2
 (13 1)  (721 289)  (721 289)  routing T_14_18.sp4_h_l_43 <X> T_14_18.sp4_h_r_2
 (16 1)  (724 289)  (724 289)  routing T_14_18.sp4_v_b_0 <X> T_14_18.lc_trk_g0_0
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (741 289)  (741 289)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.input_2_0
 (34 1)  (742 289)  (742 289)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.input_2_0
 (37 1)  (745 289)  (745 289)  LC_0 Logic Functioning bit
 (41 1)  (749 289)  (749 289)  LC_0 Logic Functioning bit
 (43 1)  (751 289)  (751 289)  LC_0 Logic Functioning bit
 (47 1)  (755 289)  (755 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 290)  (730 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 290)  (732 290)  routing T_14_18.bot_op_7 <X> T_14_18.lc_trk_g0_7
 (25 2)  (733 290)  (733 290)  routing T_14_18.sp4_h_r_14 <X> T_14_18.lc_trk_g0_6
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 290)  (742 290)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (40 2)  (748 290)  (748 290)  LC_1 Logic Functioning bit
 (42 2)  (750 290)  (750 290)  LC_1 Logic Functioning bit
 (10 3)  (718 291)  (718 291)  routing T_14_18.sp4_h_l_45 <X> T_14_18.sp4_v_t_36
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 291)  (731 291)  routing T_14_18.sp4_h_r_14 <X> T_14_18.lc_trk_g0_6
 (24 3)  (732 291)  (732 291)  routing T_14_18.sp4_h_r_14 <X> T_14_18.lc_trk_g0_6
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 291)  (739 291)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (38 3)  (746 291)  (746 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (40 3)  (748 291)  (748 291)  LC_1 Logic Functioning bit
 (42 3)  (750 291)  (750 291)  LC_1 Logic Functioning bit
 (53 3)  (761 291)  (761 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (713 292)  (713 292)  routing T_14_18.sp4_v_t_38 <X> T_14_18.sp4_h_r_3
 (11 4)  (719 292)  (719 292)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_v_b_5
 (12 4)  (720 292)  (720 292)  routing T_14_18.sp4_v_b_11 <X> T_14_18.sp4_h_r_5
 (13 4)  (721 292)  (721 292)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_v_b_5
 (14 4)  (722 292)  (722 292)  routing T_14_18.sp4_h_r_8 <X> T_14_18.lc_trk_g1_0
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.bot_op_3 <X> T_14_18.lc_trk_g1_3
 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (41 4)  (749 292)  (749 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (53 4)  (761 292)  (761 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (11 5)  (719 293)  (719 293)  routing T_14_18.sp4_v_b_11 <X> T_14_18.sp4_h_r_5
 (12 5)  (720 293)  (720 293)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_v_b_5
 (13 5)  (721 293)  (721 293)  routing T_14_18.sp4_v_b_11 <X> T_14_18.sp4_h_r_5
 (15 5)  (723 293)  (723 293)  routing T_14_18.sp4_h_r_8 <X> T_14_18.lc_trk_g1_0
 (16 5)  (724 293)  (724 293)  routing T_14_18.sp4_h_r_8 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (731 293)  (731 293)  routing T_14_18.sp4_h_r_2 <X> T_14_18.lc_trk_g1_2
 (24 5)  (732 293)  (732 293)  routing T_14_18.sp4_h_r_2 <X> T_14_18.lc_trk_g1_2
 (25 5)  (733 293)  (733 293)  routing T_14_18.sp4_h_r_2 <X> T_14_18.lc_trk_g1_2
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (51 5)  (759 293)  (759 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (713 294)  (713 294)  routing T_14_18.sp4_h_r_0 <X> T_14_18.sp4_h_l_38
 (6 6)  (714 294)  (714 294)  routing T_14_18.sp4_h_l_47 <X> T_14_18.sp4_v_t_38
 (10 6)  (718 294)  (718 294)  routing T_14_18.sp4_v_b_11 <X> T_14_18.sp4_h_l_41
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (731 294)  (731 294)  routing T_14_18.sp4_h_r_7 <X> T_14_18.lc_trk_g1_7
 (24 6)  (732 294)  (732 294)  routing T_14_18.sp4_h_r_7 <X> T_14_18.lc_trk_g1_7
 (25 6)  (733 294)  (733 294)  routing T_14_18.sp4_v_b_6 <X> T_14_18.lc_trk_g1_6
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 294)  (736 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 294)  (738 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (4 7)  (712 295)  (712 295)  routing T_14_18.sp4_h_r_0 <X> T_14_18.sp4_h_l_38
 (10 7)  (718 295)  (718 295)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_v_t_41
 (14 7)  (722 295)  (722 295)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g1_4
 (15 7)  (723 295)  (723 295)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g1_4
 (16 7)  (724 295)  (724 295)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (729 295)  (729 295)  routing T_14_18.sp4_h_r_7 <X> T_14_18.lc_trk_g1_7
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (731 295)  (731 295)  routing T_14_18.sp4_v_b_6 <X> T_14_18.lc_trk_g1_6
 (26 7)  (734 295)  (734 295)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 295)  (739 295)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (41 7)  (749 295)  (749 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (8 8)  (716 296)  (716 296)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_h_r_7
 (10 8)  (718 296)  (718 296)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_h_r_7
 (4 9)  (712 297)  (712 297)  routing T_14_18.sp4_h_l_47 <X> T_14_18.sp4_h_r_6
 (6 9)  (714 297)  (714 297)  routing T_14_18.sp4_h_l_47 <X> T_14_18.sp4_h_r_6
 (11 9)  (719 297)  (719 297)  routing T_14_18.sp4_h_l_45 <X> T_14_18.sp4_h_r_8
 (25 10)  (733 298)  (733 298)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g2_6
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (47 10)  (755 298)  (755 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (723 299)  (723 299)  routing T_14_18.sp4_v_t_33 <X> T_14_18.lc_trk_g2_4
 (16 11)  (724 299)  (724 299)  routing T_14_18.sp4_v_t_33 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (742 299)  (742 299)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.input_2_5
 (35 11)  (743 299)  (743 299)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (41 11)  (749 299)  (749 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (10 12)  (718 300)  (718 300)  routing T_14_18.sp4_v_t_40 <X> T_14_18.sp4_h_r_10
 (14 12)  (722 300)  (722 300)  routing T_14_18.wire_logic_cluster/lc_0/out <X> T_14_18.lc_trk_g3_0
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 300)  (731 300)  routing T_14_18.sp4_h_r_27 <X> T_14_18.lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.sp4_h_r_27 <X> T_14_18.lc_trk_g3_3
 (25 12)  (733 300)  (733 300)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g3_2
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 300)  (743 300)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_6
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (46 12)  (754 300)  (754 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (726 301)  (726 301)  routing T_14_18.sp4_r_v_b_41 <X> T_14_18.lc_trk_g3_1
 (21 13)  (729 301)  (729 301)  routing T_14_18.sp4_h_r_27 <X> T_14_18.lc_trk_g3_3
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (741 301)  (741 301)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_6
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 302)  (726 302)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g3_5
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (731 303)  (731 303)  routing T_14_18.sp4_v_b_46 <X> T_14_18.lc_trk_g3_6
 (24 15)  (732 303)  (732 303)  routing T_14_18.sp4_v_b_46 <X> T_14_18.lc_trk_g3_6


LogicTile_15_18

 (5 0)  (767 288)  (767 288)  routing T_15_18.sp4_v_b_0 <X> T_15_18.sp4_h_r_0
 (17 0)  (779 288)  (779 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (783 288)  (783 288)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 288)  (786 288)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g0_3
 (25 0)  (787 288)  (787 288)  routing T_15_18.sp4_h_l_7 <X> T_15_18.lc_trk_g0_2
 (26 0)  (788 288)  (788 288)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 288)  (793 288)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 288)  (796 288)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (37 0)  (799 288)  (799 288)  LC_0 Logic Functioning bit
 (38 0)  (800 288)  (800 288)  LC_0 Logic Functioning bit
 (39 0)  (801 288)  (801 288)  LC_0 Logic Functioning bit
 (41 0)  (803 288)  (803 288)  LC_0 Logic Functioning bit
 (43 0)  (805 288)  (805 288)  LC_0 Logic Functioning bit
 (6 1)  (768 289)  (768 289)  routing T_15_18.sp4_v_b_0 <X> T_15_18.sp4_h_r_0
 (10 1)  (772 289)  (772 289)  routing T_15_18.sp4_h_r_8 <X> T_15_18.sp4_v_b_1
 (18 1)  (780 289)  (780 289)  routing T_15_18.sp4_r_v_b_34 <X> T_15_18.lc_trk_g0_1
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 289)  (785 289)  routing T_15_18.sp4_h_l_7 <X> T_15_18.lc_trk_g0_2
 (24 1)  (786 289)  (786 289)  routing T_15_18.sp4_h_l_7 <X> T_15_18.lc_trk_g0_2
 (25 1)  (787 289)  (787 289)  routing T_15_18.sp4_h_l_7 <X> T_15_18.lc_trk_g0_2
 (26 1)  (788 289)  (788 289)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 289)  (789 289)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 289)  (790 289)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 289)  (793 289)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 289)  (799 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (778 290)  (778 290)  routing T_15_18.sp4_v_b_5 <X> T_15_18.lc_trk_g0_5
 (17 2)  (779 290)  (779 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (780 290)  (780 290)  routing T_15_18.sp4_v_b_5 <X> T_15_18.lc_trk_g0_5
 (25 2)  (787 290)  (787 290)  routing T_15_18.sp4_h_r_14 <X> T_15_18.lc_trk_g0_6
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (37 2)  (799 290)  (799 290)  LC_1 Logic Functioning bit
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (41 2)  (803 290)  (803 290)  LC_1 Logic Functioning bit
 (43 2)  (805 290)  (805 290)  LC_1 Logic Functioning bit
 (50 2)  (812 290)  (812 290)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (766 291)  (766 291)  routing T_15_18.sp4_v_b_7 <X> T_15_18.sp4_h_l_37
 (22 3)  (784 291)  (784 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 291)  (785 291)  routing T_15_18.sp4_h_r_14 <X> T_15_18.lc_trk_g0_6
 (24 3)  (786 291)  (786 291)  routing T_15_18.sp4_h_r_14 <X> T_15_18.lc_trk_g0_6
 (26 3)  (788 291)  (788 291)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 291)  (789 291)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 291)  (790 291)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 291)  (792 291)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (41 3)  (803 291)  (803 291)  LC_1 Logic Functioning bit
 (43 3)  (805 291)  (805 291)  LC_1 Logic Functioning bit
 (1 4)  (763 292)  (763 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (776 292)  (776 292)  routing T_15_18.bnr_op_0 <X> T_15_18.lc_trk_g1_0
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (28 4)  (790 292)  (790 292)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 292)  (792 292)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (37 4)  (799 292)  (799 292)  LC_2 Logic Functioning bit
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (50 4)  (812 292)  (812 292)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (762 293)  (762 293)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 5)  (763 293)  (763 293)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (14 5)  (776 293)  (776 293)  routing T_15_18.bnr_op_0 <X> T_15_18.lc_trk_g1_0
 (17 5)  (779 293)  (779 293)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (783 293)  (783 293)  routing T_15_18.sp4_r_v_b_27 <X> T_15_18.lc_trk_g1_3
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 293)  (789 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 293)  (790 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 293)  (798 293)  LC_2 Logic Functioning bit
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (38 5)  (800 293)  (800 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (25 6)  (787 294)  (787 294)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g1_6
 (28 6)  (790 294)  (790 294)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 294)  (798 294)  LC_3 Logic Functioning bit
 (37 6)  (799 294)  (799 294)  LC_3 Logic Functioning bit
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (43 6)  (805 294)  (805 294)  LC_3 Logic Functioning bit
 (50 6)  (812 294)  (812 294)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (773 295)  (773 295)  routing T_15_18.sp4_h_r_5 <X> T_15_18.sp4_h_l_40
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (785 295)  (785 295)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g1_6
 (25 7)  (787 295)  (787 295)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g1_6
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 295)  (798 295)  LC_3 Logic Functioning bit
 (37 7)  (799 295)  (799 295)  LC_3 Logic Functioning bit
 (41 7)  (803 295)  (803 295)  LC_3 Logic Functioning bit
 (43 7)  (805 295)  (805 295)  LC_3 Logic Functioning bit
 (5 8)  (767 296)  (767 296)  routing T_15_18.sp4_v_b_6 <X> T_15_18.sp4_h_r_6
 (13 8)  (775 296)  (775 296)  routing T_15_18.sp4_h_l_45 <X> T_15_18.sp4_v_b_8
 (14 8)  (776 296)  (776 296)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g2_0
 (21 8)  (783 296)  (783 296)  routing T_15_18.bnl_op_3 <X> T_15_18.lc_trk_g2_3
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (37 8)  (799 296)  (799 296)  LC_4 Logic Functioning bit
 (38 8)  (800 296)  (800 296)  LC_4 Logic Functioning bit
 (42 8)  (804 296)  (804 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (50 8)  (812 296)  (812 296)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (815 296)  (815 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (6 9)  (768 297)  (768 297)  routing T_15_18.sp4_v_b_6 <X> T_15_18.sp4_h_r_6
 (12 9)  (774 297)  (774 297)  routing T_15_18.sp4_h_l_45 <X> T_15_18.sp4_v_b_8
 (15 9)  (777 297)  (777 297)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g2_0
 (16 9)  (778 297)  (778 297)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g2_0
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (783 297)  (783 297)  routing T_15_18.bnl_op_3 <X> T_15_18.lc_trk_g2_3
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (39 9)  (801 297)  (801 297)  LC_4 Logic Functioning bit
 (43 9)  (805 297)  (805 297)  LC_4 Logic Functioning bit
 (47 9)  (809 297)  (809 297)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (52 9)  (814 297)  (814 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (6 10)  (768 298)  (768 298)  routing T_15_18.sp4_v_b_3 <X> T_15_18.sp4_v_t_43
 (9 10)  (771 298)  (771 298)  routing T_15_18.sp4_h_r_4 <X> T_15_18.sp4_h_l_42
 (10 10)  (772 298)  (772 298)  routing T_15_18.sp4_h_r_4 <X> T_15_18.sp4_h_l_42
 (13 10)  (775 298)  (775 298)  routing T_15_18.sp4_h_r_8 <X> T_15_18.sp4_v_t_45
 (14 10)  (776 298)  (776 298)  routing T_15_18.sp4_h_r_44 <X> T_15_18.lc_trk_g2_4
 (15 10)  (777 298)  (777 298)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g2_5
 (16 10)  (778 298)  (778 298)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g2_5
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (780 298)  (780 298)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g2_5
 (25 10)  (787 298)  (787 298)  routing T_15_18.wire_logic_cluster/lc_6/out <X> T_15_18.lc_trk_g2_6
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 298)  (795 298)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (41 10)  (803 298)  (803 298)  LC_5 Logic Functioning bit
 (43 10)  (805 298)  (805 298)  LC_5 Logic Functioning bit
 (5 11)  (767 299)  (767 299)  routing T_15_18.sp4_v_b_3 <X> T_15_18.sp4_v_t_43
 (12 11)  (774 299)  (774 299)  routing T_15_18.sp4_h_r_8 <X> T_15_18.sp4_v_t_45
 (14 11)  (776 299)  (776 299)  routing T_15_18.sp4_h_r_44 <X> T_15_18.lc_trk_g2_4
 (15 11)  (777 299)  (777 299)  routing T_15_18.sp4_h_r_44 <X> T_15_18.lc_trk_g2_4
 (16 11)  (778 299)  (778 299)  routing T_15_18.sp4_h_r_44 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 299)  (788 299)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 299)  (792 299)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 299)  (793 299)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 299)  (794 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (41 11)  (803 299)  (803 299)  LC_5 Logic Functioning bit
 (43 11)  (805 299)  (805 299)  LC_5 Logic Functioning bit
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 300)  (785 300)  routing T_15_18.sp4_v_t_30 <X> T_15_18.lc_trk_g3_3
 (24 12)  (786 300)  (786 300)  routing T_15_18.sp4_v_t_30 <X> T_15_18.lc_trk_g3_3
 (25 12)  (787 300)  (787 300)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (27 12)  (789 300)  (789 300)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 300)  (790 300)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 300)  (792 300)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 300)  (793 300)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 300)  (798 300)  LC_6 Logic Functioning bit
 (39 12)  (801 300)  (801 300)  LC_6 Logic Functioning bit
 (43 12)  (805 300)  (805 300)  LC_6 Logic Functioning bit
 (50 12)  (812 300)  (812 300)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 301)  (785 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (24 13)  (786 301)  (786 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (25 13)  (787 301)  (787 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (26 13)  (788 301)  (788 301)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 301)  (789 301)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 301)  (790 301)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 301)  (792 301)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 301)  (798 301)  LC_6 Logic Functioning bit
 (37 13)  (799 301)  (799 301)  LC_6 Logic Functioning bit
 (38 13)  (800 301)  (800 301)  LC_6 Logic Functioning bit
 (42 13)  (804 301)  (804 301)  LC_6 Logic Functioning bit
 (43 13)  (805 301)  (805 301)  LC_6 Logic Functioning bit
 (0 14)  (762 302)  (762 302)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (774 302)  (774 302)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_h_l_46
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (787 302)  (787 302)  routing T_15_18.sp4_v_b_30 <X> T_15_18.lc_trk_g3_6
 (1 15)  (763 303)  (763 303)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (4 15)  (766 303)  (766 303)  routing T_15_18.sp4_v_b_4 <X> T_15_18.sp4_h_l_44
 (11 15)  (773 303)  (773 303)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_h_l_46
 (13 15)  (775 303)  (775 303)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_h_l_46
 (21 15)  (783 303)  (783 303)  routing T_15_18.sp4_r_v_b_47 <X> T_15_18.lc_trk_g3_7
 (22 15)  (784 303)  (784 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (785 303)  (785 303)  routing T_15_18.sp4_v_b_30 <X> T_15_18.lc_trk_g3_6


LogicTile_16_18

 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 289)  (839 289)  routing T_16_18.sp4_v_b_18 <X> T_16_18.lc_trk_g0_2
 (24 1)  (840 289)  (840 289)  routing T_16_18.sp4_v_b_18 <X> T_16_18.lc_trk_g0_2
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (821 290)  (821 290)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_h_l_37
 (13 2)  (829 290)  (829 290)  routing T_16_18.sp4_h_r_2 <X> T_16_18.sp4_v_t_39
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (842 290)  (842 290)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 290)  (843 290)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 290)  (846 290)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 290)  (847 290)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 290)  (851 290)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.input_2_1
 (36 2)  (852 290)  (852 290)  LC_1 Logic Functioning bit
 (38 2)  (854 290)  (854 290)  LC_1 Logic Functioning bit
 (43 2)  (859 290)  (859 290)  LC_1 Logic Functioning bit
 (6 3)  (822 291)  (822 291)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_h_l_37
 (12 3)  (828 291)  (828 291)  routing T_16_18.sp4_h_r_2 <X> T_16_18.sp4_v_t_39
 (14 3)  (830 291)  (830 291)  routing T_16_18.sp4_h_r_4 <X> T_16_18.lc_trk_g0_4
 (15 3)  (831 291)  (831 291)  routing T_16_18.sp4_h_r_4 <X> T_16_18.lc_trk_g0_4
 (16 3)  (832 291)  (832 291)  routing T_16_18.sp4_h_r_4 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (837 291)  (837 291)  routing T_16_18.sp4_r_v_b_31 <X> T_16_18.lc_trk_g0_7
 (26 3)  (842 291)  (842 291)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 291)  (848 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (850 291)  (850 291)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.input_2_1
 (35 3)  (851 291)  (851 291)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.input_2_1
 (36 3)  (852 291)  (852 291)  LC_1 Logic Functioning bit
 (38 3)  (854 291)  (854 291)  LC_1 Logic Functioning bit
 (40 3)  (856 291)  (856 291)  LC_1 Logic Functioning bit
 (42 3)  (858 291)  (858 291)  LC_1 Logic Functioning bit
 (43 3)  (859 291)  (859 291)  LC_1 Logic Functioning bit
 (0 4)  (816 292)  (816 292)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 4)  (817 292)  (817 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (829 292)  (829 292)  routing T_16_18.sp4_v_t_40 <X> T_16_18.sp4_v_b_5
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (834 292)  (834 292)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g1_1
 (25 4)  (841 292)  (841 292)  routing T_16_18.sp4_v_b_10 <X> T_16_18.lc_trk_g1_2
 (28 4)  (844 292)  (844 292)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 292)  (846 292)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (37 4)  (853 292)  (853 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (39 4)  (855 292)  (855 292)  LC_2 Logic Functioning bit
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (43 4)  (859 292)  (859 292)  LC_2 Logic Functioning bit
 (0 5)  (816 293)  (816 293)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 5)  (817 293)  (817 293)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (6 5)  (822 293)  (822 293)  routing T_16_18.sp4_h_l_38 <X> T_16_18.sp4_h_r_3
 (11 5)  (827 293)  (827 293)  routing T_16_18.sp4_h_l_40 <X> T_16_18.sp4_h_r_5
 (16 5)  (832 293)  (832 293)  routing T_16_18.sp12_h_r_8 <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (838 293)  (838 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (839 293)  (839 293)  routing T_16_18.sp4_v_b_10 <X> T_16_18.lc_trk_g1_2
 (25 5)  (841 293)  (841 293)  routing T_16_18.sp4_v_b_10 <X> T_16_18.lc_trk_g1_2
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (853 293)  (853 293)  LC_2 Logic Functioning bit
 (39 5)  (855 293)  (855 293)  LC_2 Logic Functioning bit
 (15 6)  (831 294)  (831 294)  routing T_16_18.sp4_h_r_13 <X> T_16_18.lc_trk_g1_5
 (16 6)  (832 294)  (832 294)  routing T_16_18.sp4_h_r_13 <X> T_16_18.lc_trk_g1_5
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (834 294)  (834 294)  routing T_16_18.sp4_h_r_13 <X> T_16_18.lc_trk_g1_5
 (27 6)  (843 294)  (843 294)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 294)  (844 294)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 294)  (849 294)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (37 6)  (853 294)  (853 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (43 6)  (859 294)  (859 294)  LC_3 Logic Functioning bit
 (50 6)  (866 294)  (866 294)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (824 295)  (824 295)  routing T_16_18.sp4_h_l_41 <X> T_16_18.sp4_v_t_41
 (22 7)  (838 295)  (838 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (839 295)  (839 295)  routing T_16_18.sp4_v_b_22 <X> T_16_18.lc_trk_g1_6
 (24 7)  (840 295)  (840 295)  routing T_16_18.sp4_v_b_22 <X> T_16_18.lc_trk_g1_6
 (27 7)  (843 295)  (843 295)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 295)  (846 295)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (37 7)  (853 295)  (853 295)  LC_3 Logic Functioning bit
 (41 7)  (857 295)  (857 295)  LC_3 Logic Functioning bit
 (43 7)  (859 295)  (859 295)  LC_3 Logic Functioning bit
 (8 8)  (824 296)  (824 296)  routing T_16_18.sp4_v_b_1 <X> T_16_18.sp4_h_r_7
 (9 8)  (825 296)  (825 296)  routing T_16_18.sp4_v_b_1 <X> T_16_18.sp4_h_r_7
 (10 8)  (826 296)  (826 296)  routing T_16_18.sp4_v_b_1 <X> T_16_18.sp4_h_r_7
 (15 8)  (831 296)  (831 296)  routing T_16_18.sp4_h_r_25 <X> T_16_18.lc_trk_g2_1
 (16 8)  (832 296)  (832 296)  routing T_16_18.sp4_h_r_25 <X> T_16_18.lc_trk_g2_1
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (19 8)  (835 296)  (835 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 296)  (844 296)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 296)  (846 296)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (37 8)  (853 296)  (853 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (50 8)  (866 296)  (866 296)  Cascade bit: LH_LC04_inmux02_5

 (13 9)  (829 297)  (829 297)  routing T_16_18.sp4_v_t_38 <X> T_16_18.sp4_h_r_8
 (18 9)  (834 297)  (834 297)  routing T_16_18.sp4_h_r_25 <X> T_16_18.lc_trk_g2_1
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 297)  (846 297)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 297)  (847 297)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 297)  (852 297)  LC_4 Logic Functioning bit
 (37 9)  (853 297)  (853 297)  LC_4 Logic Functioning bit
 (38 9)  (854 297)  (854 297)  LC_4 Logic Functioning bit
 (41 9)  (857 297)  (857 297)  LC_4 Logic Functioning bit
 (42 9)  (858 297)  (858 297)  LC_4 Logic Functioning bit
 (8 10)  (824 298)  (824 298)  routing T_16_18.sp4_h_r_11 <X> T_16_18.sp4_h_l_42
 (10 10)  (826 298)  (826 298)  routing T_16_18.sp4_h_r_11 <X> T_16_18.sp4_h_l_42
 (11 10)  (827 298)  (827 298)  routing T_16_18.sp4_h_r_2 <X> T_16_18.sp4_v_t_45
 (13 10)  (829 298)  (829 298)  routing T_16_18.sp4_h_r_2 <X> T_16_18.sp4_v_t_45
 (14 10)  (830 298)  (830 298)  routing T_16_18.sp4_v_t_17 <X> T_16_18.lc_trk_g2_4
 (15 10)  (831 298)  (831 298)  routing T_16_18.sp4_h_l_16 <X> T_16_18.lc_trk_g2_5
 (16 10)  (832 298)  (832 298)  routing T_16_18.sp4_h_l_16 <X> T_16_18.lc_trk_g2_5
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (843 298)  (843 298)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 298)  (847 298)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 298)  (849 298)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (37 10)  (853 298)  (853 298)  LC_5 Logic Functioning bit
 (41 10)  (857 298)  (857 298)  LC_5 Logic Functioning bit
 (43 10)  (859 298)  (859 298)  LC_5 Logic Functioning bit
 (50 10)  (866 298)  (866 298)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (820 299)  (820 299)  routing T_16_18.sp4_h_r_10 <X> T_16_18.sp4_h_l_43
 (6 11)  (822 299)  (822 299)  routing T_16_18.sp4_h_r_10 <X> T_16_18.sp4_h_l_43
 (9 11)  (825 299)  (825 299)  routing T_16_18.sp4_v_b_7 <X> T_16_18.sp4_v_t_42
 (12 11)  (828 299)  (828 299)  routing T_16_18.sp4_h_r_2 <X> T_16_18.sp4_v_t_45
 (16 11)  (832 299)  (832 299)  routing T_16_18.sp4_v_t_17 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (834 299)  (834 299)  routing T_16_18.sp4_h_l_16 <X> T_16_18.lc_trk_g2_5
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 299)  (839 299)  routing T_16_18.sp4_h_r_30 <X> T_16_18.lc_trk_g2_6
 (24 11)  (840 299)  (840 299)  routing T_16_18.sp4_h_r_30 <X> T_16_18.lc_trk_g2_6
 (25 11)  (841 299)  (841 299)  routing T_16_18.sp4_h_r_30 <X> T_16_18.lc_trk_g2_6
 (31 11)  (847 299)  (847 299)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 299)  (852 299)  LC_5 Logic Functioning bit
 (37 11)  (853 299)  (853 299)  LC_5 Logic Functioning bit
 (41 11)  (857 299)  (857 299)  LC_5 Logic Functioning bit
 (43 11)  (859 299)  (859 299)  LC_5 Logic Functioning bit
 (14 12)  (830 300)  (830 300)  routing T_16_18.sp4_h_r_40 <X> T_16_18.lc_trk_g3_0
 (21 12)  (837 300)  (837 300)  routing T_16_18.sp4_v_t_14 <X> T_16_18.lc_trk_g3_3
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (839 300)  (839 300)  routing T_16_18.sp4_v_t_14 <X> T_16_18.lc_trk_g3_3
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 300)  (849 300)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 300)  (850 300)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (38 12)  (854 300)  (854 300)  LC_6 Logic Functioning bit
 (42 12)  (858 300)  (858 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (45 12)  (861 300)  (861 300)  LC_6 Logic Functioning bit
 (50 12)  (866 300)  (866 300)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (867 300)  (867 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (830 301)  (830 301)  routing T_16_18.sp4_h_r_40 <X> T_16_18.lc_trk_g3_0
 (15 13)  (831 301)  (831 301)  routing T_16_18.sp4_h_r_40 <X> T_16_18.lc_trk_g3_0
 (16 13)  (832 301)  (832 301)  routing T_16_18.sp4_h_r_40 <X> T_16_18.lc_trk_g3_0
 (17 13)  (833 301)  (833 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (26 13)  (842 301)  (842 301)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (39 13)  (855 301)  (855 301)  LC_6 Logic Functioning bit
 (42 13)  (858 301)  (858 301)  LC_6 Logic Functioning bit
 (43 13)  (859 301)  (859 301)  LC_6 Logic Functioning bit
 (46 13)  (862 301)  (862 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (827 302)  (827 302)  routing T_16_18.sp4_v_b_8 <X> T_16_18.sp4_v_t_46
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (839 302)  (839 302)  routing T_16_18.sp4_h_r_31 <X> T_16_18.lc_trk_g3_7
 (24 14)  (840 302)  (840 302)  routing T_16_18.sp4_h_r_31 <X> T_16_18.lc_trk_g3_7
 (1 15)  (817 303)  (817 303)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (4 15)  (820 303)  (820 303)  routing T_16_18.sp4_h_r_1 <X> T_16_18.sp4_h_l_44
 (6 15)  (822 303)  (822 303)  routing T_16_18.sp4_h_r_1 <X> T_16_18.sp4_h_l_44
 (10 15)  (826 303)  (826 303)  routing T_16_18.sp4_h_l_40 <X> T_16_18.sp4_v_t_47
 (12 15)  (828 303)  (828 303)  routing T_16_18.sp4_v_b_8 <X> T_16_18.sp4_v_t_46
 (21 15)  (837 303)  (837 303)  routing T_16_18.sp4_h_r_31 <X> T_16_18.lc_trk_g3_7
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (839 303)  (839 303)  routing T_16_18.sp12_v_t_21 <X> T_16_18.lc_trk_g3_6
 (25 15)  (841 303)  (841 303)  routing T_16_18.sp12_v_t_21 <X> T_16_18.lc_trk_g3_6


LogicTile_17_18

 (6 0)  (880 288)  (880 288)  routing T_17_18.sp4_v_t_44 <X> T_17_18.sp4_v_b_0
 (12 0)  (886 288)  (886 288)  routing T_17_18.sp4_v_b_8 <X> T_17_18.sp4_h_r_2
 (26 0)  (900 288)  (900 288)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 288)  (902 288)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 288)  (904 288)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 288)  (908 288)  routing T_17_18.lc_trk_g1_0 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 288)  (909 288)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.input_2_0
 (36 0)  (910 288)  (910 288)  LC_0 Logic Functioning bit
 (37 0)  (911 288)  (911 288)  LC_0 Logic Functioning bit
 (39 0)  (913 288)  (913 288)  LC_0 Logic Functioning bit
 (41 0)  (915 288)  (915 288)  LC_0 Logic Functioning bit
 (43 0)  (917 288)  (917 288)  LC_0 Logic Functioning bit
 (5 1)  (879 289)  (879 289)  routing T_17_18.sp4_v_t_44 <X> T_17_18.sp4_v_b_0
 (11 1)  (885 289)  (885 289)  routing T_17_18.sp4_v_b_8 <X> T_17_18.sp4_h_r_2
 (13 1)  (887 289)  (887 289)  routing T_17_18.sp4_v_b_8 <X> T_17_18.sp4_h_r_2
 (17 1)  (891 289)  (891 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (26 1)  (900 289)  (900 289)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 289)  (906 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (907 289)  (907 289)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.input_2_0
 (35 1)  (909 289)  (909 289)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.input_2_0
 (36 1)  (910 289)  (910 289)  LC_0 Logic Functioning bit
 (37 1)  (911 289)  (911 289)  LC_0 Logic Functioning bit
 (38 1)  (912 289)  (912 289)  LC_0 Logic Functioning bit
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 290)  (888 290)  routing T_17_18.sp4_h_l_1 <X> T_17_18.lc_trk_g0_4
 (15 2)  (889 290)  (889 290)  routing T_17_18.sp4_h_r_21 <X> T_17_18.lc_trk_g0_5
 (16 2)  (890 290)  (890 290)  routing T_17_18.sp4_h_r_21 <X> T_17_18.lc_trk_g0_5
 (17 2)  (891 290)  (891 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (892 290)  (892 290)  routing T_17_18.sp4_h_r_21 <X> T_17_18.lc_trk_g0_5
 (25 2)  (899 290)  (899 290)  routing T_17_18.sp4_h_r_14 <X> T_17_18.lc_trk_g0_6
 (26 2)  (900 290)  (900 290)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 290)  (901 290)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 290)  (902 290)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 290)  (904 290)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 290)  (905 290)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (37 2)  (911 290)  (911 290)  LC_1 Logic Functioning bit
 (41 2)  (915 290)  (915 290)  LC_1 Logic Functioning bit
 (43 2)  (917 290)  (917 290)  LC_1 Logic Functioning bit
 (50 2)  (924 290)  (924 290)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (889 291)  (889 291)  routing T_17_18.sp4_h_l_1 <X> T_17_18.lc_trk_g0_4
 (16 3)  (890 291)  (890 291)  routing T_17_18.sp4_h_l_1 <X> T_17_18.lc_trk_g0_4
 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (892 291)  (892 291)  routing T_17_18.sp4_h_r_21 <X> T_17_18.lc_trk_g0_5
 (22 3)  (896 291)  (896 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (897 291)  (897 291)  routing T_17_18.sp4_h_r_14 <X> T_17_18.lc_trk_g0_6
 (24 3)  (898 291)  (898 291)  routing T_17_18.sp4_h_r_14 <X> T_17_18.lc_trk_g0_6
 (26 3)  (900 291)  (900 291)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 291)  (902 291)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 291)  (904 291)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 291)  (905 291)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 291)  (910 291)  LC_1 Logic Functioning bit
 (37 3)  (911 291)  (911 291)  LC_1 Logic Functioning bit
 (41 3)  (915 291)  (915 291)  LC_1 Logic Functioning bit
 (42 3)  (916 291)  (916 291)  LC_1 Logic Functioning bit
 (1 4)  (875 292)  (875 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (882 292)  (882 292)  routing T_17_18.sp4_v_b_4 <X> T_17_18.sp4_h_r_4
 (9 4)  (883 292)  (883 292)  routing T_17_18.sp4_v_b_4 <X> T_17_18.sp4_h_r_4
 (17 4)  (891 292)  (891 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (892 292)  (892 292)  routing T_17_18.wire_logic_cluster/lc_1/out <X> T_17_18.lc_trk_g1_1
 (21 4)  (895 292)  (895 292)  routing T_17_18.sp4_h_r_11 <X> T_17_18.lc_trk_g1_3
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (897 292)  (897 292)  routing T_17_18.sp4_h_r_11 <X> T_17_18.lc_trk_g1_3
 (24 4)  (898 292)  (898 292)  routing T_17_18.sp4_h_r_11 <X> T_17_18.lc_trk_g1_3
 (27 4)  (901 292)  (901 292)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 292)  (902 292)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 292)  (907 292)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 292)  (908 292)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 292)  (910 292)  LC_2 Logic Functioning bit
 (37 4)  (911 292)  (911 292)  LC_2 Logic Functioning bit
 (38 4)  (912 292)  (912 292)  LC_2 Logic Functioning bit
 (39 4)  (913 292)  (913 292)  LC_2 Logic Functioning bit
 (41 4)  (915 292)  (915 292)  LC_2 Logic Functioning bit
 (43 4)  (917 292)  (917 292)  LC_2 Logic Functioning bit
 (0 5)  (874 293)  (874 293)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (1 5)  (875 293)  (875 293)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (17 5)  (891 293)  (891 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (29 5)  (903 293)  (903 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 293)  (905 293)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 293)  (911 293)  LC_2 Logic Functioning bit
 (39 5)  (913 293)  (913 293)  LC_2 Logic Functioning bit
 (5 6)  (879 294)  (879 294)  routing T_17_18.sp4_h_r_0 <X> T_17_18.sp4_h_l_38
 (27 6)  (901 294)  (901 294)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 294)  (902 294)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 294)  (905 294)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (41 6)  (915 294)  (915 294)  LC_3 Logic Functioning bit
 (43 6)  (917 294)  (917 294)  LC_3 Logic Functioning bit
 (50 6)  (924 294)  (924 294)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (878 295)  (878 295)  routing T_17_18.sp4_h_r_0 <X> T_17_18.sp4_h_l_38
 (11 7)  (885 295)  (885 295)  routing T_17_18.sp4_h_r_5 <X> T_17_18.sp4_h_l_40
 (22 7)  (896 295)  (896 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (899 295)  (899 295)  routing T_17_18.sp4_r_v_b_30 <X> T_17_18.lc_trk_g1_6
 (27 7)  (901 295)  (901 295)  routing T_17_18.lc_trk_g1_0 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 295)  (904 295)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 295)  (905 295)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (40 7)  (914 295)  (914 295)  LC_3 Logic Functioning bit
 (42 7)  (916 295)  (916 295)  LC_3 Logic Functioning bit
 (12 8)  (886 296)  (886 296)  routing T_17_18.sp4_v_t_45 <X> T_17_18.sp4_h_r_8
 (21 8)  (895 296)  (895 296)  routing T_17_18.sp4_h_r_43 <X> T_17_18.lc_trk_g2_3
 (22 8)  (896 296)  (896 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (897 296)  (897 296)  routing T_17_18.sp4_h_r_43 <X> T_17_18.lc_trk_g2_3
 (24 8)  (898 296)  (898 296)  routing T_17_18.sp4_h_r_43 <X> T_17_18.lc_trk_g2_3
 (25 8)  (899 296)  (899 296)  routing T_17_18.sp4_h_r_42 <X> T_17_18.lc_trk_g2_2
 (26 8)  (900 296)  (900 296)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 296)  (903 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 296)  (904 296)  routing T_17_18.lc_trk_g0_5 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 296)  (905 296)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 296)  (907 296)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 296)  (908 296)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (37 8)  (911 296)  (911 296)  LC_4 Logic Functioning bit
 (43 8)  (917 296)  (917 296)  LC_4 Logic Functioning bit
 (50 8)  (924 296)  (924 296)  Cascade bit: LH_LC04_inmux02_5

 (9 9)  (883 297)  (883 297)  routing T_17_18.sp4_v_t_46 <X> T_17_18.sp4_v_b_7
 (10 9)  (884 297)  (884 297)  routing T_17_18.sp4_v_t_46 <X> T_17_18.sp4_v_b_7
 (21 9)  (895 297)  (895 297)  routing T_17_18.sp4_h_r_43 <X> T_17_18.lc_trk_g2_3
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 297)  (897 297)  routing T_17_18.sp4_h_r_42 <X> T_17_18.lc_trk_g2_2
 (24 9)  (898 297)  (898 297)  routing T_17_18.sp4_h_r_42 <X> T_17_18.lc_trk_g2_2
 (25 9)  (899 297)  (899 297)  routing T_17_18.sp4_h_r_42 <X> T_17_18.lc_trk_g2_2
 (26 9)  (900 297)  (900 297)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 297)  (903 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 297)  (905 297)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 297)  (910 297)  LC_4 Logic Functioning bit
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (38 9)  (912 297)  (912 297)  LC_4 Logic Functioning bit
 (41 9)  (915 297)  (915 297)  LC_4 Logic Functioning bit
 (42 9)  (916 297)  (916 297)  LC_4 Logic Functioning bit
 (6 10)  (880 298)  (880 298)  routing T_17_18.sp4_v_b_3 <X> T_17_18.sp4_v_t_43
 (8 10)  (882 298)  (882 298)  routing T_17_18.sp4_v_t_42 <X> T_17_18.sp4_h_l_42
 (9 10)  (883 298)  (883 298)  routing T_17_18.sp4_v_t_42 <X> T_17_18.sp4_h_l_42
 (12 10)  (886 298)  (886 298)  routing T_17_18.sp4_h_r_5 <X> T_17_18.sp4_h_l_45
 (17 10)  (891 298)  (891 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (896 298)  (896 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (899 298)  (899 298)  routing T_17_18.sp4_v_b_30 <X> T_17_18.lc_trk_g2_6
 (27 10)  (901 298)  (901 298)  routing T_17_18.lc_trk_g1_1 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (43 10)  (917 298)  (917 298)  LC_5 Logic Functioning bit
 (50 10)  (924 298)  (924 298)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (879 299)  (879 299)  routing T_17_18.sp4_v_b_3 <X> T_17_18.sp4_v_t_43
 (13 11)  (887 299)  (887 299)  routing T_17_18.sp4_h_r_5 <X> T_17_18.sp4_h_l_45
 (17 11)  (891 299)  (891 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (892 299)  (892 299)  routing T_17_18.sp4_r_v_b_37 <X> T_17_18.lc_trk_g2_5
 (22 11)  (896 299)  (896 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (897 299)  (897 299)  routing T_17_18.sp4_v_b_30 <X> T_17_18.lc_trk_g2_6
 (26 11)  (900 299)  (900 299)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 299)  (902 299)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 299)  (910 299)  LC_5 Logic Functioning bit
 (37 11)  (911 299)  (911 299)  LC_5 Logic Functioning bit
 (38 11)  (912 299)  (912 299)  LC_5 Logic Functioning bit
 (41 11)  (915 299)  (915 299)  LC_5 Logic Functioning bit
 (42 11)  (916 299)  (916 299)  LC_5 Logic Functioning bit
 (43 11)  (917 299)  (917 299)  LC_5 Logic Functioning bit
 (14 12)  (888 300)  (888 300)  routing T_17_18.sp4_h_r_40 <X> T_17_18.lc_trk_g3_0
 (21 12)  (895 300)  (895 300)  routing T_17_18.sp4_v_t_14 <X> T_17_18.lc_trk_g3_3
 (22 12)  (896 300)  (896 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 300)  (897 300)  routing T_17_18.sp4_v_t_14 <X> T_17_18.lc_trk_g3_3
 (26 12)  (900 300)  (900 300)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (31 12)  (905 300)  (905 300)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 300)  (908 300)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 300)  (910 300)  LC_6 Logic Functioning bit
 (38 12)  (912 300)  (912 300)  LC_6 Logic Functioning bit
 (42 12)  (916 300)  (916 300)  LC_6 Logic Functioning bit
 (43 12)  (917 300)  (917 300)  LC_6 Logic Functioning bit
 (45 12)  (919 300)  (919 300)  LC_6 Logic Functioning bit
 (46 12)  (920 300)  (920 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (924 300)  (924 300)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (888 301)  (888 301)  routing T_17_18.sp4_h_r_40 <X> T_17_18.lc_trk_g3_0
 (15 13)  (889 301)  (889 301)  routing T_17_18.sp4_h_r_40 <X> T_17_18.lc_trk_g3_0
 (16 13)  (890 301)  (890 301)  routing T_17_18.sp4_h_r_40 <X> T_17_18.lc_trk_g3_0
 (17 13)  (891 301)  (891 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (896 301)  (896 301)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (898 301)  (898 301)  routing T_17_18.tnr_op_2 <X> T_17_18.lc_trk_g3_2
 (28 13)  (902 301)  (902 301)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 301)  (903 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 301)  (905 301)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 301)  (911 301)  LC_6 Logic Functioning bit
 (39 13)  (913 301)  (913 301)  LC_6 Logic Functioning bit
 (42 13)  (916 301)  (916 301)  LC_6 Logic Functioning bit
 (43 13)  (917 301)  (917 301)  LC_6 Logic Functioning bit
 (51 13)  (925 301)  (925 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (895 302)  (895 302)  routing T_17_18.sp4_h_l_34 <X> T_17_18.lc_trk_g3_7
 (22 14)  (896 302)  (896 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (897 302)  (897 302)  routing T_17_18.sp4_h_l_34 <X> T_17_18.lc_trk_g3_7
 (24 14)  (898 302)  (898 302)  routing T_17_18.sp4_h_l_34 <X> T_17_18.lc_trk_g3_7
 (25 14)  (899 302)  (899 302)  routing T_17_18.sp12_v_b_6 <X> T_17_18.lc_trk_g3_6
 (28 14)  (902 302)  (902 302)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 302)  (903 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 302)  (905 302)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 302)  (910 302)  LC_7 Logic Functioning bit
 (37 14)  (911 302)  (911 302)  LC_7 Logic Functioning bit
 (38 14)  (912 302)  (912 302)  LC_7 Logic Functioning bit
 (39 14)  (913 302)  (913 302)  LC_7 Logic Functioning bit
 (41 14)  (915 302)  (915 302)  LC_7 Logic Functioning bit
 (43 14)  (917 302)  (917 302)  LC_7 Logic Functioning bit
 (1 15)  (875 303)  (875 303)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (8 15)  (882 303)  (882 303)  routing T_17_18.sp4_h_l_47 <X> T_17_18.sp4_v_t_47
 (21 15)  (895 303)  (895 303)  routing T_17_18.sp4_h_l_34 <X> T_17_18.lc_trk_g3_7
 (22 15)  (896 303)  (896 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (898 303)  (898 303)  routing T_17_18.sp12_v_b_6 <X> T_17_18.lc_trk_g3_6
 (25 15)  (899 303)  (899 303)  routing T_17_18.sp12_v_b_6 <X> T_17_18.lc_trk_g3_6
 (26 15)  (900 303)  (900 303)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 303)  (902 303)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 303)  (904 303)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 303)  (905 303)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 303)  (910 303)  LC_7 Logic Functioning bit
 (37 15)  (911 303)  (911 303)  LC_7 Logic Functioning bit
 (38 15)  (912 303)  (912 303)  LC_7 Logic Functioning bit
 (39 15)  (913 303)  (913 303)  LC_7 Logic Functioning bit
 (40 15)  (914 303)  (914 303)  LC_7 Logic Functioning bit
 (41 15)  (915 303)  (915 303)  LC_7 Logic Functioning bit
 (42 15)  (916 303)  (916 303)  LC_7 Logic Functioning bit
 (43 15)  (917 303)  (917 303)  LC_7 Logic Functioning bit


LogicTile_18_18

 (4 0)  (932 288)  (932 288)  routing T_18_18.sp4_v_t_37 <X> T_18_18.sp4_v_b_0
 (17 0)  (945 288)  (945 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 288)  (946 288)  routing T_18_18.wire_logic_cluster/lc_1/out <X> T_18_18.lc_trk_g0_1
 (26 0)  (954 288)  (954 288)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 288)  (955 288)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 288)  (957 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 288)  (958 288)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 288)  (961 288)  routing T_18_18.lc_trk_g2_1 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 288)  (963 288)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.input_2_0
 (36 0)  (964 288)  (964 288)  LC_0 Logic Functioning bit
 (38 0)  (966 288)  (966 288)  LC_0 Logic Functioning bit
 (39 0)  (967 288)  (967 288)  LC_0 Logic Functioning bit
 (41 0)  (969 288)  (969 288)  LC_0 Logic Functioning bit
 (14 1)  (942 289)  (942 289)  routing T_18_18.sp4_r_v_b_35 <X> T_18_18.lc_trk_g0_0
 (17 1)  (945 289)  (945 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (27 1)  (955 289)  (955 289)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 289)  (957 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 289)  (958 289)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 289)  (960 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (961 289)  (961 289)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.input_2_0
 (34 1)  (962 289)  (962 289)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.input_2_0
 (35 1)  (963 289)  (963 289)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.input_2_0
 (36 1)  (964 289)  (964 289)  LC_0 Logic Functioning bit
 (38 1)  (966 289)  (966 289)  LC_0 Logic Functioning bit
 (39 1)  (967 289)  (967 289)  LC_0 Logic Functioning bit
 (40 1)  (968 289)  (968 289)  LC_0 Logic Functioning bit
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (933 290)  (933 290)  routing T_18_18.sp4_v_t_43 <X> T_18_18.sp4_h_l_37
 (6 2)  (934 290)  (934 290)  routing T_18_18.sp4_h_l_42 <X> T_18_18.sp4_v_t_37
 (8 2)  (936 290)  (936 290)  routing T_18_18.sp4_v_t_42 <X> T_18_18.sp4_h_l_36
 (9 2)  (937 290)  (937 290)  routing T_18_18.sp4_v_t_42 <X> T_18_18.sp4_h_l_36
 (10 2)  (938 290)  (938 290)  routing T_18_18.sp4_v_t_42 <X> T_18_18.sp4_h_l_36
 (11 2)  (939 290)  (939 290)  routing T_18_18.sp4_v_b_6 <X> T_18_18.sp4_v_t_39
 (13 2)  (941 290)  (941 290)  routing T_18_18.sp4_v_b_6 <X> T_18_18.sp4_v_t_39
 (14 2)  (942 290)  (942 290)  routing T_18_18.sp4_v_b_4 <X> T_18_18.lc_trk_g0_4
 (15 2)  (943 290)  (943 290)  routing T_18_18.sp4_h_r_5 <X> T_18_18.lc_trk_g0_5
 (16 2)  (944 290)  (944 290)  routing T_18_18.sp4_h_r_5 <X> T_18_18.lc_trk_g0_5
 (17 2)  (945 290)  (945 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (954 290)  (954 290)  routing T_18_18.lc_trk_g0_5 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 290)  (956 290)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 290)  (957 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 290)  (958 290)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 290)  (959 290)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 290)  (961 290)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 290)  (965 290)  LC_1 Logic Functioning bit
 (41 2)  (969 290)  (969 290)  LC_1 Logic Functioning bit
 (43 2)  (971 290)  (971 290)  LC_1 Logic Functioning bit
 (45 2)  (973 290)  (973 290)  LC_1 Logic Functioning bit
 (48 2)  (976 290)  (976 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (978 290)  (978 290)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (980 290)  (980 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (981 290)  (981 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (4 3)  (932 291)  (932 291)  routing T_18_18.sp4_v_t_43 <X> T_18_18.sp4_h_l_37
 (6 3)  (934 291)  (934 291)  routing T_18_18.sp4_v_t_43 <X> T_18_18.sp4_h_l_37
 (16 3)  (944 291)  (944 291)  routing T_18_18.sp4_v_b_4 <X> T_18_18.lc_trk_g0_4
 (17 3)  (945 291)  (945 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (18 3)  (946 291)  (946 291)  routing T_18_18.sp4_h_r_5 <X> T_18_18.lc_trk_g0_5
 (29 3)  (957 291)  (957 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 291)  (959 291)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 291)  (964 291)  LC_1 Logic Functioning bit
 (41 3)  (969 291)  (969 291)  LC_1 Logic Functioning bit
 (43 3)  (971 291)  (971 291)  LC_1 Logic Functioning bit
 (46 3)  (974 291)  (974 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (975 291)  (975 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (979 291)  (979 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (929 292)  (929 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (949 292)  (949 292)  routing T_18_18.wire_logic_cluster/lc_3/out <X> T_18_18.lc_trk_g1_3
 (22 4)  (950 292)  (950 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (954 292)  (954 292)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 292)  (957 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 292)  (959 292)  routing T_18_18.lc_trk_g0_5 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (963 292)  (963 292)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_2
 (39 4)  (967 292)  (967 292)  LC_2 Logic Functioning bit
 (41 4)  (969 292)  (969 292)  LC_2 Logic Functioning bit
 (42 4)  (970 292)  (970 292)  LC_2 Logic Functioning bit
 (0 5)  (928 293)  (928 293)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (1 5)  (929 293)  (929 293)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (9 5)  (937 293)  (937 293)  routing T_18_18.sp4_v_t_45 <X> T_18_18.sp4_v_b_4
 (10 5)  (938 293)  (938 293)  routing T_18_18.sp4_v_t_45 <X> T_18_18.sp4_v_b_4
 (27 5)  (955 293)  (955 293)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 293)  (957 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 293)  (960 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (961 293)  (961 293)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_2
 (35 5)  (963 293)  (963 293)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_2
 (37 5)  (965 293)  (965 293)  LC_2 Logic Functioning bit
 (39 5)  (967 293)  (967 293)  LC_2 Logic Functioning bit
 (42 5)  (970 293)  (970 293)  LC_2 Logic Functioning bit
 (8 6)  (936 294)  (936 294)  routing T_18_18.sp4_v_t_41 <X> T_18_18.sp4_h_l_41
 (9 6)  (937 294)  (937 294)  routing T_18_18.sp4_v_t_41 <X> T_18_18.sp4_h_l_41
 (15 6)  (943 294)  (943 294)  routing T_18_18.sp4_v_b_21 <X> T_18_18.lc_trk_g1_5
 (16 6)  (944 294)  (944 294)  routing T_18_18.sp4_v_b_21 <X> T_18_18.lc_trk_g1_5
 (17 6)  (945 294)  (945 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (953 294)  (953 294)  routing T_18_18.sp4_h_r_14 <X> T_18_18.lc_trk_g1_6
 (29 6)  (957 294)  (957 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 294)  (959 294)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 294)  (960 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 294)  (961 294)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 294)  (962 294)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 294)  (964 294)  LC_3 Logic Functioning bit
 (38 6)  (966 294)  (966 294)  LC_3 Logic Functioning bit
 (39 6)  (967 294)  (967 294)  LC_3 Logic Functioning bit
 (40 6)  (968 294)  (968 294)  LC_3 Logic Functioning bit
 (41 6)  (969 294)  (969 294)  LC_3 Logic Functioning bit
 (42 6)  (970 294)  (970 294)  LC_3 Logic Functioning bit
 (43 6)  (971 294)  (971 294)  LC_3 Logic Functioning bit
 (50 6)  (978 294)  (978 294)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (945 295)  (945 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (950 295)  (950 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (951 295)  (951 295)  routing T_18_18.sp4_h_r_14 <X> T_18_18.lc_trk_g1_6
 (24 7)  (952 295)  (952 295)  routing T_18_18.sp4_h_r_14 <X> T_18_18.lc_trk_g1_6
 (31 7)  (959 295)  (959 295)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 295)  (964 295)  LC_3 Logic Functioning bit
 (38 7)  (966 295)  (966 295)  LC_3 Logic Functioning bit
 (39 7)  (967 295)  (967 295)  LC_3 Logic Functioning bit
 (40 7)  (968 295)  (968 295)  LC_3 Logic Functioning bit
 (41 7)  (969 295)  (969 295)  LC_3 Logic Functioning bit
 (42 7)  (970 295)  (970 295)  LC_3 Logic Functioning bit
 (43 7)  (971 295)  (971 295)  LC_3 Logic Functioning bit
 (2 8)  (930 296)  (930 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 8)  (932 296)  (932 296)  routing T_18_18.sp4_h_l_43 <X> T_18_18.sp4_v_b_6
 (17 8)  (945 296)  (945 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 296)  (946 296)  routing T_18_18.wire_logic_cluster/lc_1/out <X> T_18_18.lc_trk_g2_1
 (26 8)  (954 296)  (954 296)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 296)  (958 296)  routing T_18_18.lc_trk_g0_5 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 296)  (959 296)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 296)  (961 296)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (42 8)  (970 296)  (970 296)  LC_4 Logic Functioning bit
 (5 9)  (933 297)  (933 297)  routing T_18_18.sp4_h_l_43 <X> T_18_18.sp4_v_b_6
 (8 9)  (936 297)  (936 297)  routing T_18_18.sp4_h_l_42 <X> T_18_18.sp4_v_b_7
 (9 9)  (937 297)  (937 297)  routing T_18_18.sp4_h_l_42 <X> T_18_18.sp4_v_b_7
 (26 9)  (954 297)  (954 297)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 297)  (955 297)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 297)  (956 297)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 297)  (957 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 297)  (959 297)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 297)  (960 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (961 297)  (961 297)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.input_2_4
 (34 9)  (962 297)  (962 297)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.input_2_4
 (37 9)  (965 297)  (965 297)  LC_4 Logic Functioning bit
 (42 9)  (970 297)  (970 297)  LC_4 Logic Functioning bit
 (43 9)  (971 297)  (971 297)  LC_4 Logic Functioning bit
 (4 10)  (932 298)  (932 298)  routing T_18_18.sp4_v_b_10 <X> T_18_18.sp4_v_t_43
 (6 10)  (934 298)  (934 298)  routing T_18_18.sp4_v_b_10 <X> T_18_18.sp4_v_t_43
 (13 10)  (941 298)  (941 298)  routing T_18_18.sp4_h_r_8 <X> T_18_18.sp4_v_t_45
 (14 10)  (942 298)  (942 298)  routing T_18_18.wire_logic_cluster/lc_4/out <X> T_18_18.lc_trk_g2_4
 (22 10)  (950 298)  (950 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (951 298)  (951 298)  routing T_18_18.sp4_h_r_31 <X> T_18_18.lc_trk_g2_7
 (24 10)  (952 298)  (952 298)  routing T_18_18.sp4_h_r_31 <X> T_18_18.lc_trk_g2_7
 (25 10)  (953 298)  (953 298)  routing T_18_18.sp4_v_b_30 <X> T_18_18.lc_trk_g2_6
 (26 10)  (954 298)  (954 298)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 298)  (955 298)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 298)  (956 298)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 298)  (958 298)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 298)  (959 298)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 298)  (962 298)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 298)  (963 298)  routing T_18_18.lc_trk_g0_5 <X> T_18_18.input_2_5
 (12 11)  (940 299)  (940 299)  routing T_18_18.sp4_h_r_8 <X> T_18_18.sp4_v_t_45
 (17 11)  (945 299)  (945 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (949 299)  (949 299)  routing T_18_18.sp4_h_r_31 <X> T_18_18.lc_trk_g2_7
 (22 11)  (950 299)  (950 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (951 299)  (951 299)  routing T_18_18.sp4_v_b_30 <X> T_18_18.lc_trk_g2_6
 (26 11)  (954 299)  (954 299)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 299)  (955 299)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 299)  (956 299)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 299)  (958 299)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 299)  (960 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (964 299)  (964 299)  LC_5 Logic Functioning bit
 (38 11)  (966 299)  (966 299)  LC_5 Logic Functioning bit
 (39 11)  (967 299)  (967 299)  LC_5 Logic Functioning bit
 (41 11)  (969 299)  (969 299)  LC_5 Logic Functioning bit
 (43 11)  (971 299)  (971 299)  LC_5 Logic Functioning bit
 (5 12)  (933 300)  (933 300)  routing T_18_18.sp4_h_l_43 <X> T_18_18.sp4_h_r_9
 (17 12)  (945 300)  (945 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 300)  (946 300)  routing T_18_18.wire_logic_cluster/lc_1/out <X> T_18_18.lc_trk_g3_1
 (29 12)  (957 300)  (957 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 300)  (959 300)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 300)  (962 300)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 300)  (964 300)  LC_6 Logic Functioning bit
 (37 12)  (965 300)  (965 300)  LC_6 Logic Functioning bit
 (38 12)  (966 300)  (966 300)  LC_6 Logic Functioning bit
 (48 12)  (976 300)  (976 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (978 300)  (978 300)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (979 300)  (979 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (932 301)  (932 301)  routing T_18_18.sp4_h_l_43 <X> T_18_18.sp4_h_r_9
 (29 13)  (957 301)  (957 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (965 301)  (965 301)  LC_6 Logic Functioning bit
 (39 13)  (967 301)  (967 301)  LC_6 Logic Functioning bit
 (1 14)  (929 302)  (929 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (933 302)  (933 302)  routing T_18_18.sp4_v_t_44 <X> T_18_18.sp4_h_l_44
 (12 14)  (940 302)  (940 302)  routing T_18_18.sp4_v_t_40 <X> T_18_18.sp4_h_l_46
 (22 14)  (950 302)  (950 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (953 302)  (953 302)  routing T_18_18.sp4_v_b_30 <X> T_18_18.lc_trk_g3_6
 (29 14)  (957 302)  (957 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 302)  (959 302)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 302)  (961 302)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 302)  (964 302)  LC_7 Logic Functioning bit
 (37 14)  (965 302)  (965 302)  LC_7 Logic Functioning bit
 (38 14)  (966 302)  (966 302)  LC_7 Logic Functioning bit
 (39 14)  (967 302)  (967 302)  LC_7 Logic Functioning bit
 (40 14)  (968 302)  (968 302)  LC_7 Logic Functioning bit
 (41 14)  (969 302)  (969 302)  LC_7 Logic Functioning bit
 (42 14)  (970 302)  (970 302)  LC_7 Logic Functioning bit
 (43 14)  (971 302)  (971 302)  LC_7 Logic Functioning bit
 (53 14)  (981 302)  (981 302)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (1 15)  (929 303)  (929 303)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (6 15)  (934 303)  (934 303)  routing T_18_18.sp4_v_t_44 <X> T_18_18.sp4_h_l_44
 (11 15)  (939 303)  (939 303)  routing T_18_18.sp4_v_t_40 <X> T_18_18.sp4_h_l_46
 (13 15)  (941 303)  (941 303)  routing T_18_18.sp4_v_t_40 <X> T_18_18.sp4_h_l_46
 (22 15)  (950 303)  (950 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (951 303)  (951 303)  routing T_18_18.sp4_v_b_30 <X> T_18_18.lc_trk_g3_6
 (29 15)  (957 303)  (957 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 303)  (959 303)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 303)  (964 303)  LC_7 Logic Functioning bit
 (37 15)  (965 303)  (965 303)  LC_7 Logic Functioning bit
 (38 15)  (966 303)  (966 303)  LC_7 Logic Functioning bit
 (39 15)  (967 303)  (967 303)  LC_7 Logic Functioning bit
 (41 15)  (969 303)  (969 303)  LC_7 Logic Functioning bit
 (43 15)  (971 303)  (971 303)  LC_7 Logic Functioning bit
 (52 15)  (980 303)  (980 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_19_18

 (5 0)  (987 288)  (987 288)  routing T_19_18.sp4_v_b_6 <X> T_19_18.sp4_h_r_0
 (8 0)  (990 288)  (990 288)  routing T_19_18.sp4_h_l_36 <X> T_19_18.sp4_h_r_1
 (15 0)  (997 288)  (997 288)  routing T_19_18.sp4_h_r_9 <X> T_19_18.lc_trk_g0_1
 (16 0)  (998 288)  (998 288)  routing T_19_18.sp4_h_r_9 <X> T_19_18.lc_trk_g0_1
 (17 0)  (999 288)  (999 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1000 288)  (1000 288)  routing T_19_18.sp4_h_r_9 <X> T_19_18.lc_trk_g0_1
 (19 0)  (1001 288)  (1001 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 1)  (985 289)  (985 289)  routing T_19_18.sp12_h_l_23 <X> T_19_18.sp12_v_b_0
 (4 1)  (986 289)  (986 289)  routing T_19_18.sp4_v_b_6 <X> T_19_18.sp4_h_r_0
 (6 1)  (988 289)  (988 289)  routing T_19_18.sp4_v_b_6 <X> T_19_18.sp4_h_r_0
 (13 1)  (995 289)  (995 289)  routing T_19_18.sp4_v_t_44 <X> T_19_18.sp4_h_r_2
 (0 2)  (982 290)  (982 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (1 2)  (983 290)  (983 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (986 290)  (986 290)  routing T_19_18.sp4_v_b_4 <X> T_19_18.sp4_v_t_37
 (6 2)  (988 290)  (988 290)  routing T_19_18.sp4_v_b_4 <X> T_19_18.sp4_v_t_37
 (14 2)  (996 290)  (996 290)  routing T_19_18.sp4_h_l_9 <X> T_19_18.lc_trk_g0_4
 (26 2)  (1008 290)  (1008 290)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (1010 290)  (1010 290)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 290)  (1011 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 290)  (1012 290)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 290)  (1014 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 290)  (1015 290)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 290)  (1017 290)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.input_2_1
 (36 2)  (1018 290)  (1018 290)  LC_1 Logic Functioning bit
 (38 2)  (1020 290)  (1020 290)  LC_1 Logic Functioning bit
 (42 2)  (1024 290)  (1024 290)  LC_1 Logic Functioning bit
 (8 3)  (990 291)  (990 291)  routing T_19_18.sp4_h_l_36 <X> T_19_18.sp4_v_t_36
 (14 3)  (996 291)  (996 291)  routing T_19_18.sp4_h_l_9 <X> T_19_18.lc_trk_g0_4
 (15 3)  (997 291)  (997 291)  routing T_19_18.sp4_h_l_9 <X> T_19_18.lc_trk_g0_4
 (16 3)  (998 291)  (998 291)  routing T_19_18.sp4_h_l_9 <X> T_19_18.lc_trk_g0_4
 (17 3)  (999 291)  (999 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (1008 291)  (1008 291)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 291)  (1009 291)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 291)  (1011 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 291)  (1012 291)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 291)  (1013 291)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 291)  (1014 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1015 291)  (1015 291)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.input_2_1
 (35 3)  (1017 291)  (1017 291)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.input_2_1
 (36 3)  (1018 291)  (1018 291)  LC_1 Logic Functioning bit
 (37 3)  (1019 291)  (1019 291)  LC_1 Logic Functioning bit
 (38 3)  (1020 291)  (1020 291)  LC_1 Logic Functioning bit
 (39 3)  (1021 291)  (1021 291)  LC_1 Logic Functioning bit
 (42 3)  (1024 291)  (1024 291)  LC_1 Logic Functioning bit
 (0 4)  (982 292)  (982 292)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_7/cen
 (1 4)  (983 292)  (983 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (12 4)  (994 292)  (994 292)  routing T_19_18.sp4_v_b_5 <X> T_19_18.sp4_h_r_5
 (27 4)  (1009 292)  (1009 292)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 292)  (1010 292)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 292)  (1011 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 292)  (1012 292)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 292)  (1013 292)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 292)  (1014 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 292)  (1015 292)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 292)  (1018 292)  LC_2 Logic Functioning bit
 (37 4)  (1019 292)  (1019 292)  LC_2 Logic Functioning bit
 (38 4)  (1020 292)  (1020 292)  LC_2 Logic Functioning bit
 (39 4)  (1021 292)  (1021 292)  LC_2 Logic Functioning bit
 (41 4)  (1023 292)  (1023 292)  LC_2 Logic Functioning bit
 (43 4)  (1025 292)  (1025 292)  LC_2 Logic Functioning bit
 (0 5)  (982 293)  (982 293)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_7/cen
 (1 5)  (983 293)  (983 293)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_7/cen
 (11 5)  (993 293)  (993 293)  routing T_19_18.sp4_v_b_5 <X> T_19_18.sp4_h_r_5
 (28 5)  (1010 293)  (1010 293)  routing T_19_18.lc_trk_g2_0 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 293)  (1011 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 293)  (1012 293)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (37 5)  (1019 293)  (1019 293)  LC_2 Logic Functioning bit
 (39 5)  (1021 293)  (1021 293)  LC_2 Logic Functioning bit
 (13 6)  (995 294)  (995 294)  routing T_19_18.sp4_v_b_5 <X> T_19_18.sp4_v_t_40
 (14 6)  (996 294)  (996 294)  routing T_19_18.sp4_h_l_1 <X> T_19_18.lc_trk_g1_4
 (28 6)  (1010 294)  (1010 294)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 294)  (1011 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 294)  (1012 294)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 294)  (1013 294)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 294)  (1014 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 294)  (1015 294)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 294)  (1016 294)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 294)  (1018 294)  LC_3 Logic Functioning bit
 (37 6)  (1019 294)  (1019 294)  LC_3 Logic Functioning bit
 (38 6)  (1020 294)  (1020 294)  LC_3 Logic Functioning bit
 (39 6)  (1021 294)  (1021 294)  LC_3 Logic Functioning bit
 (43 6)  (1025 294)  (1025 294)  LC_3 Logic Functioning bit
 (50 6)  (1032 294)  (1032 294)  Cascade bit: LH_LC03_inmux02_5

 (13 7)  (995 295)  (995 295)  routing T_19_18.sp4_v_b_0 <X> T_19_18.sp4_h_l_40
 (15 7)  (997 295)  (997 295)  routing T_19_18.sp4_h_l_1 <X> T_19_18.lc_trk_g1_4
 (16 7)  (998 295)  (998 295)  routing T_19_18.sp4_h_l_1 <X> T_19_18.lc_trk_g1_4
 (17 7)  (999 295)  (999 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (19 7)  (1001 295)  (1001 295)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (1004 295)  (1004 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1005 295)  (1005 295)  routing T_19_18.sp4_h_r_6 <X> T_19_18.lc_trk_g1_6
 (24 7)  (1006 295)  (1006 295)  routing T_19_18.sp4_h_r_6 <X> T_19_18.lc_trk_g1_6
 (25 7)  (1007 295)  (1007 295)  routing T_19_18.sp4_h_r_6 <X> T_19_18.lc_trk_g1_6
 (29 7)  (1011 295)  (1011 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 295)  (1012 295)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 295)  (1013 295)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (1019 295)  (1019 295)  LC_3 Logic Functioning bit
 (39 7)  (1021 295)  (1021 295)  LC_3 Logic Functioning bit
 (43 7)  (1025 295)  (1025 295)  LC_3 Logic Functioning bit
 (13 8)  (995 296)  (995 296)  routing T_19_18.sp4_v_t_45 <X> T_19_18.sp4_v_b_8
 (14 8)  (996 296)  (996 296)  routing T_19_18.sp12_v_b_0 <X> T_19_18.lc_trk_g2_0
 (16 8)  (998 296)  (998 296)  routing T_19_18.sp12_v_t_14 <X> T_19_18.lc_trk_g2_1
 (17 8)  (999 296)  (999 296)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (26 8)  (1008 296)  (1008 296)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 296)  (1009 296)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 296)  (1011 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 296)  (1012 296)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 296)  (1015 296)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 296)  (1016 296)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 296)  (1018 296)  LC_4 Logic Functioning bit
 (37 8)  (1019 296)  (1019 296)  LC_4 Logic Functioning bit
 (43 8)  (1025 296)  (1025 296)  LC_4 Logic Functioning bit
 (50 8)  (1032 296)  (1032 296)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (988 297)  (988 297)  routing T_19_18.sp4_h_l_43 <X> T_19_18.sp4_h_r_6
 (8 9)  (990 297)  (990 297)  routing T_19_18.sp4_h_l_36 <X> T_19_18.sp4_v_b_7
 (9 9)  (991 297)  (991 297)  routing T_19_18.sp4_h_l_36 <X> T_19_18.sp4_v_b_7
 (10 9)  (992 297)  (992 297)  routing T_19_18.sp4_h_l_36 <X> T_19_18.sp4_v_b_7
 (14 9)  (996 297)  (996 297)  routing T_19_18.sp12_v_b_0 <X> T_19_18.lc_trk_g2_0
 (15 9)  (997 297)  (997 297)  routing T_19_18.sp12_v_b_0 <X> T_19_18.lc_trk_g2_0
 (17 9)  (999 297)  (999 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (18 9)  (1000 297)  (1000 297)  routing T_19_18.sp12_v_t_14 <X> T_19_18.lc_trk_g2_1
 (22 9)  (1004 297)  (1004 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1005 297)  (1005 297)  routing T_19_18.sp4_h_l_15 <X> T_19_18.lc_trk_g2_2
 (24 9)  (1006 297)  (1006 297)  routing T_19_18.sp4_h_l_15 <X> T_19_18.lc_trk_g2_2
 (25 9)  (1007 297)  (1007 297)  routing T_19_18.sp4_h_l_15 <X> T_19_18.lc_trk_g2_2
 (26 9)  (1008 297)  (1008 297)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 297)  (1010 297)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 297)  (1018 297)  LC_4 Logic Functioning bit
 (37 9)  (1019 297)  (1019 297)  LC_4 Logic Functioning bit
 (38 9)  (1020 297)  (1020 297)  LC_4 Logic Functioning bit
 (41 9)  (1023 297)  (1023 297)  LC_4 Logic Functioning bit
 (42 9)  (1024 297)  (1024 297)  LC_4 Logic Functioning bit
 (4 10)  (986 298)  (986 298)  routing T_19_18.sp4_h_r_0 <X> T_19_18.sp4_v_t_43
 (6 10)  (988 298)  (988 298)  routing T_19_18.sp4_h_r_0 <X> T_19_18.sp4_v_t_43
 (15 10)  (997 298)  (997 298)  routing T_19_18.sp4_v_t_32 <X> T_19_18.lc_trk_g2_5
 (16 10)  (998 298)  (998 298)  routing T_19_18.sp4_v_t_32 <X> T_19_18.lc_trk_g2_5
 (17 10)  (999 298)  (999 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (1003 298)  (1003 298)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g2_7
 (22 10)  (1004 298)  (1004 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1005 298)  (1005 298)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g2_7
 (25 10)  (1007 298)  (1007 298)  routing T_19_18.sp4_h_r_38 <X> T_19_18.lc_trk_g2_6
 (27 10)  (1009 298)  (1009 298)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 298)  (1010 298)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 298)  (1011 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 298)  (1013 298)  routing T_19_18.lc_trk_g0_4 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 298)  (1014 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 298)  (1018 298)  LC_5 Logic Functioning bit
 (37 10)  (1019 298)  (1019 298)  LC_5 Logic Functioning bit
 (41 10)  (1023 298)  (1023 298)  LC_5 Logic Functioning bit
 (43 10)  (1025 298)  (1025 298)  LC_5 Logic Functioning bit
 (50 10)  (1032 298)  (1032 298)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (987 299)  (987 299)  routing T_19_18.sp4_h_r_0 <X> T_19_18.sp4_v_t_43
 (11 11)  (993 299)  (993 299)  routing T_19_18.sp4_h_r_0 <X> T_19_18.sp4_h_l_45
 (13 11)  (995 299)  (995 299)  routing T_19_18.sp4_h_r_0 <X> T_19_18.sp4_h_l_45
 (14 11)  (996 299)  (996 299)  routing T_19_18.sp4_r_v_b_36 <X> T_19_18.lc_trk_g2_4
 (17 11)  (999 299)  (999 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (1003 299)  (1003 299)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g2_7
 (22 11)  (1004 299)  (1004 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1005 299)  (1005 299)  routing T_19_18.sp4_h_r_38 <X> T_19_18.lc_trk_g2_6
 (24 11)  (1006 299)  (1006 299)  routing T_19_18.sp4_h_r_38 <X> T_19_18.lc_trk_g2_6
 (36 11)  (1018 299)  (1018 299)  LC_5 Logic Functioning bit
 (37 11)  (1019 299)  (1019 299)  LC_5 Logic Functioning bit
 (41 11)  (1023 299)  (1023 299)  LC_5 Logic Functioning bit
 (43 11)  (1025 299)  (1025 299)  LC_5 Logic Functioning bit
 (4 12)  (986 300)  (986 300)  routing T_19_18.sp4_v_t_44 <X> T_19_18.sp4_v_b_9
 (17 12)  (999 300)  (999 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 300)  (1000 300)  routing T_19_18.wire_logic_cluster/lc_1/out <X> T_19_18.lc_trk_g3_1
 (21 12)  (1003 300)  (1003 300)  routing T_19_18.sp4_h_r_43 <X> T_19_18.lc_trk_g3_3
 (22 12)  (1004 300)  (1004 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1005 300)  (1005 300)  routing T_19_18.sp4_h_r_43 <X> T_19_18.lc_trk_g3_3
 (24 12)  (1006 300)  (1006 300)  routing T_19_18.sp4_h_r_43 <X> T_19_18.lc_trk_g3_3
 (26 12)  (1008 300)  (1008 300)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (32 12)  (1014 300)  (1014 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 300)  (1015 300)  routing T_19_18.lc_trk_g2_1 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 300)  (1018 300)  LC_6 Logic Functioning bit
 (38 12)  (1020 300)  (1020 300)  LC_6 Logic Functioning bit
 (42 12)  (1024 300)  (1024 300)  LC_6 Logic Functioning bit
 (43 12)  (1025 300)  (1025 300)  LC_6 Logic Functioning bit
 (45 12)  (1027 300)  (1027 300)  LC_6 Logic Functioning bit
 (48 12)  (1030 300)  (1030 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (1032 300)  (1032 300)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1033 300)  (1033 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (1035 300)  (1035 300)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (14 13)  (996 301)  (996 301)  routing T_19_18.sp4_r_v_b_40 <X> T_19_18.lc_trk_g3_0
 (17 13)  (999 301)  (999 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (1003 301)  (1003 301)  routing T_19_18.sp4_h_r_43 <X> T_19_18.lc_trk_g3_3
 (27 13)  (1009 301)  (1009 301)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 301)  (1010 301)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 301)  (1011 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (1019 301)  (1019 301)  LC_6 Logic Functioning bit
 (39 13)  (1021 301)  (1021 301)  LC_6 Logic Functioning bit
 (42 13)  (1024 301)  (1024 301)  LC_6 Logic Functioning bit
 (43 13)  (1025 301)  (1025 301)  LC_6 Logic Functioning bit
 (0 14)  (982 302)  (982 302)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 302)  (983 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 302)  (997 302)  routing T_19_18.sp12_v_t_2 <X> T_19_18.lc_trk_g3_5
 (17 14)  (999 302)  (999 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1000 302)  (1000 302)  routing T_19_18.sp12_v_t_2 <X> T_19_18.lc_trk_g3_5
 (22 14)  (1004 302)  (1004 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (1 15)  (983 303)  (983 303)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_7/s_r
 (3 15)  (985 303)  (985 303)  routing T_19_18.sp12_h_l_22 <X> T_19_18.sp12_v_t_22
 (18 15)  (1000 303)  (1000 303)  routing T_19_18.sp12_v_t_2 <X> T_19_18.lc_trk_g3_5
 (22 15)  (1004 303)  (1004 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1005 303)  (1005 303)  routing T_19_18.sp12_v_t_21 <X> T_19_18.lc_trk_g3_6
 (25 15)  (1007 303)  (1007 303)  routing T_19_18.sp12_v_t_21 <X> T_19_18.lc_trk_g3_6


LogicTile_20_18

 (4 0)  (1040 288)  (1040 288)  routing T_20_18.sp4_v_t_37 <X> T_20_18.sp4_v_b_0
 (22 0)  (1058 288)  (1058 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (1065 288)  (1065 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 288)  (1067 288)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 288)  (1068 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 288)  (1070 288)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 288)  (1071 288)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.input_2_0
 (36 0)  (1072 288)  (1072 288)  LC_0 Logic Functioning bit
 (37 0)  (1073 288)  (1073 288)  LC_0 Logic Functioning bit
 (39 0)  (1075 288)  (1075 288)  LC_0 Logic Functioning bit
 (41 0)  (1077 288)  (1077 288)  LC_0 Logic Functioning bit
 (43 0)  (1079 288)  (1079 288)  LC_0 Logic Functioning bit
 (51 0)  (1087 288)  (1087 288)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (21 1)  (1057 289)  (1057 289)  routing T_20_18.sp4_r_v_b_32 <X> T_20_18.lc_trk_g0_3
 (27 1)  (1063 289)  (1063 289)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 289)  (1064 289)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 289)  (1065 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 289)  (1066 289)  routing T_20_18.lc_trk_g0_3 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 289)  (1068 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1069 289)  (1069 289)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.input_2_0
 (36 1)  (1072 289)  (1072 289)  LC_0 Logic Functioning bit
 (37 1)  (1073 289)  (1073 289)  LC_0 Logic Functioning bit
 (39 1)  (1075 289)  (1075 289)  LC_0 Logic Functioning bit
 (0 2)  (1036 290)  (1036 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 290)  (1037 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (1045 290)  (1045 290)  routing T_20_18.sp4_h_r_10 <X> T_20_18.sp4_h_l_36
 (10 2)  (1046 290)  (1046 290)  routing T_20_18.sp4_h_r_10 <X> T_20_18.sp4_h_l_36
 (13 2)  (1049 290)  (1049 290)  routing T_20_18.sp4_h_r_2 <X> T_20_18.sp4_v_t_39
 (21 2)  (1057 290)  (1057 290)  routing T_20_18.wire_logic_cluster/lc_7/out <X> T_20_18.lc_trk_g0_7
 (22 2)  (1058 290)  (1058 290)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (28 2)  (1064 290)  (1064 290)  routing T_20_18.lc_trk_g2_2 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 290)  (1065 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 290)  (1070 290)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (8 3)  (1044 291)  (1044 291)  routing T_20_18.sp4_h_l_36 <X> T_20_18.sp4_v_t_36
 (11 3)  (1047 291)  (1047 291)  routing T_20_18.sp4_h_r_2 <X> T_20_18.sp4_h_l_39
 (12 3)  (1048 291)  (1048 291)  routing T_20_18.sp4_h_r_2 <X> T_20_18.sp4_v_t_39
 (28 3)  (1064 291)  (1064 291)  routing T_20_18.lc_trk_g2_1 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 291)  (1065 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 291)  (1066 291)  routing T_20_18.lc_trk_g2_2 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 291)  (1067 291)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (1076 291)  (1076 291)  LC_1 Logic Functioning bit
 (42 3)  (1078 291)  (1078 291)  LC_1 Logic Functioning bit
 (46 3)  (1082 291)  (1082 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (53 3)  (1089 291)  (1089 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (12 4)  (1048 292)  (1048 292)  routing T_20_18.sp4_v_b_5 <X> T_20_18.sp4_h_r_5
 (15 4)  (1051 292)  (1051 292)  routing T_20_18.sp4_h_r_9 <X> T_20_18.lc_trk_g1_1
 (16 4)  (1052 292)  (1052 292)  routing T_20_18.sp4_h_r_9 <X> T_20_18.lc_trk_g1_1
 (17 4)  (1053 292)  (1053 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1054 292)  (1054 292)  routing T_20_18.sp4_h_r_9 <X> T_20_18.lc_trk_g1_1
 (22 4)  (1058 292)  (1058 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (1063 292)  (1063 292)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 292)  (1064 292)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 292)  (1065 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 292)  (1066 292)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 292)  (1070 292)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 292)  (1072 292)  LC_2 Logic Functioning bit
 (37 4)  (1073 292)  (1073 292)  LC_2 Logic Functioning bit
 (38 4)  (1074 292)  (1074 292)  LC_2 Logic Functioning bit
 (41 4)  (1077 292)  (1077 292)  LC_2 Logic Functioning bit
 (43 4)  (1079 292)  (1079 292)  LC_2 Logic Functioning bit
 (47 4)  (1083 292)  (1083 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (1088 292)  (1088 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (11 5)  (1047 293)  (1047 293)  routing T_20_18.sp4_v_b_5 <X> T_20_18.sp4_h_r_5
 (22 5)  (1058 293)  (1058 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1059 293)  (1059 293)  routing T_20_18.sp4_v_b_18 <X> T_20_18.lc_trk_g1_2
 (24 5)  (1060 293)  (1060 293)  routing T_20_18.sp4_v_b_18 <X> T_20_18.lc_trk_g1_2
 (26 5)  (1062 293)  (1062 293)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 293)  (1063 293)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 293)  (1065 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 293)  (1066 293)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 293)  (1067 293)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 293)  (1068 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1069 293)  (1069 293)  routing T_20_18.lc_trk_g2_2 <X> T_20_18.input_2_2
 (35 5)  (1071 293)  (1071 293)  routing T_20_18.lc_trk_g2_2 <X> T_20_18.input_2_2
 (36 5)  (1072 293)  (1072 293)  LC_2 Logic Functioning bit
 (43 5)  (1079 293)  (1079 293)  LC_2 Logic Functioning bit
 (46 5)  (1082 293)  (1082 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (47 5)  (1083 293)  (1083 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (8 6)  (1044 294)  (1044 294)  routing T_20_18.sp4_v_t_41 <X> T_20_18.sp4_h_l_41
 (9 6)  (1045 294)  (1045 294)  routing T_20_18.sp4_v_t_41 <X> T_20_18.sp4_h_l_41
 (16 6)  (1052 294)  (1052 294)  routing T_20_18.sp4_v_b_13 <X> T_20_18.lc_trk_g1_5
 (17 6)  (1053 294)  (1053 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1054 294)  (1054 294)  routing T_20_18.sp4_v_b_13 <X> T_20_18.lc_trk_g1_5
 (27 6)  (1063 294)  (1063 294)  routing T_20_18.lc_trk_g1_1 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 294)  (1065 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 294)  (1067 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 294)  (1069 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 294)  (1070 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 294)  (1072 294)  LC_3 Logic Functioning bit
 (37 6)  (1073 294)  (1073 294)  LC_3 Logic Functioning bit
 (38 6)  (1074 294)  (1074 294)  LC_3 Logic Functioning bit
 (39 6)  (1075 294)  (1075 294)  LC_3 Logic Functioning bit
 (41 6)  (1077 294)  (1077 294)  LC_3 Logic Functioning bit
 (43 6)  (1079 294)  (1079 294)  LC_3 Logic Functioning bit
 (8 7)  (1044 295)  (1044 295)  routing T_20_18.sp4_h_r_10 <X> T_20_18.sp4_v_t_41
 (9 7)  (1045 295)  (1045 295)  routing T_20_18.sp4_h_r_10 <X> T_20_18.sp4_v_t_41
 (10 7)  (1046 295)  (1046 295)  routing T_20_18.sp4_h_r_10 <X> T_20_18.sp4_v_t_41
 (14 7)  (1050 295)  (1050 295)  routing T_20_18.sp4_r_v_b_28 <X> T_20_18.lc_trk_g1_4
 (17 7)  (1053 295)  (1053 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (1054 295)  (1054 295)  routing T_20_18.sp4_v_b_13 <X> T_20_18.lc_trk_g1_5
 (22 7)  (1058 295)  (1058 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (1062 295)  (1062 295)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 295)  (1064 295)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 295)  (1065 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 295)  (1067 295)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 295)  (1072 295)  LC_3 Logic Functioning bit
 (38 7)  (1074 295)  (1074 295)  LC_3 Logic Functioning bit
 (12 8)  (1048 296)  (1048 296)  routing T_20_18.sp4_v_b_2 <X> T_20_18.sp4_h_r_8
 (14 8)  (1050 296)  (1050 296)  routing T_20_18.sp4_v_b_24 <X> T_20_18.lc_trk_g2_0
 (17 8)  (1053 296)  (1053 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (1058 296)  (1058 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1059 296)  (1059 296)  routing T_20_18.sp4_v_t_30 <X> T_20_18.lc_trk_g2_3
 (24 8)  (1060 296)  (1060 296)  routing T_20_18.sp4_v_t_30 <X> T_20_18.lc_trk_g2_3
 (27 8)  (1063 296)  (1063 296)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 296)  (1064 296)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 296)  (1065 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 296)  (1068 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 296)  (1070 296)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 296)  (1071 296)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.input_2_4
 (36 8)  (1072 296)  (1072 296)  LC_4 Logic Functioning bit
 (37 8)  (1073 296)  (1073 296)  LC_4 Logic Functioning bit
 (39 8)  (1075 296)  (1075 296)  LC_4 Logic Functioning bit
 (43 8)  (1079 296)  (1079 296)  LC_4 Logic Functioning bit
 (53 8)  (1089 296)  (1089 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (3 9)  (1039 297)  (1039 297)  routing T_20_18.sp12_h_l_22 <X> T_20_18.sp12_v_b_1
 (11 9)  (1047 297)  (1047 297)  routing T_20_18.sp4_v_b_2 <X> T_20_18.sp4_h_r_8
 (13 9)  (1049 297)  (1049 297)  routing T_20_18.sp4_v_b_2 <X> T_20_18.sp4_h_r_8
 (16 9)  (1052 297)  (1052 297)  routing T_20_18.sp4_v_b_24 <X> T_20_18.lc_trk_g2_0
 (17 9)  (1053 297)  (1053 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (1054 297)  (1054 297)  routing T_20_18.sp4_r_v_b_33 <X> T_20_18.lc_trk_g2_1
 (22 9)  (1058 297)  (1058 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1059 297)  (1059 297)  routing T_20_18.sp4_h_l_15 <X> T_20_18.lc_trk_g2_2
 (24 9)  (1060 297)  (1060 297)  routing T_20_18.sp4_h_l_15 <X> T_20_18.lc_trk_g2_2
 (25 9)  (1061 297)  (1061 297)  routing T_20_18.sp4_h_l_15 <X> T_20_18.lc_trk_g2_2
 (26 9)  (1062 297)  (1062 297)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 297)  (1063 297)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 297)  (1065 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 297)  (1066 297)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 297)  (1067 297)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 297)  (1068 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1070 297)  (1070 297)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.input_2_4
 (36 9)  (1072 297)  (1072 297)  LC_4 Logic Functioning bit
 (37 9)  (1073 297)  (1073 297)  LC_4 Logic Functioning bit
 (38 9)  (1074 297)  (1074 297)  LC_4 Logic Functioning bit
 (39 9)  (1075 297)  (1075 297)  LC_4 Logic Functioning bit
 (40 9)  (1076 297)  (1076 297)  LC_4 Logic Functioning bit
 (41 9)  (1077 297)  (1077 297)  LC_4 Logic Functioning bit
 (42 9)  (1078 297)  (1078 297)  LC_4 Logic Functioning bit
 (43 9)  (1079 297)  (1079 297)  LC_4 Logic Functioning bit
 (4 10)  (1040 298)  (1040 298)  routing T_20_18.sp4_v_b_6 <X> T_20_18.sp4_v_t_43
 (5 10)  (1041 298)  (1041 298)  routing T_20_18.sp4_v_b_6 <X> T_20_18.sp4_h_l_43
 (11 10)  (1047 298)  (1047 298)  routing T_20_18.sp4_h_l_38 <X> T_20_18.sp4_v_t_45
 (21 10)  (1057 298)  (1057 298)  routing T_20_18.rgt_op_7 <X> T_20_18.lc_trk_g2_7
 (22 10)  (1058 298)  (1058 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1060 298)  (1060 298)  routing T_20_18.rgt_op_7 <X> T_20_18.lc_trk_g2_7
 (25 10)  (1061 298)  (1061 298)  routing T_20_18.sp4_v_b_30 <X> T_20_18.lc_trk_g2_6
 (26 10)  (1062 298)  (1062 298)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (31 10)  (1067 298)  (1067 298)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 298)  (1069 298)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 298)  (1072 298)  LC_5 Logic Functioning bit
 (38 10)  (1074 298)  (1074 298)  LC_5 Logic Functioning bit
 (53 10)  (1089 298)  (1089 298)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (1050 299)  (1050 299)  routing T_20_18.sp4_h_l_17 <X> T_20_18.lc_trk_g2_4
 (15 11)  (1051 299)  (1051 299)  routing T_20_18.sp4_h_l_17 <X> T_20_18.lc_trk_g2_4
 (16 11)  (1052 299)  (1052 299)  routing T_20_18.sp4_h_l_17 <X> T_20_18.lc_trk_g2_4
 (17 11)  (1053 299)  (1053 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (1058 299)  (1058 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1059 299)  (1059 299)  routing T_20_18.sp4_v_b_30 <X> T_20_18.lc_trk_g2_6
 (26 11)  (1062 299)  (1062 299)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 299)  (1063 299)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 299)  (1065 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 299)  (1067 299)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (1073 299)  (1073 299)  LC_5 Logic Functioning bit
 (39 11)  (1075 299)  (1075 299)  LC_5 Logic Functioning bit
 (46 11)  (1082 299)  (1082 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (11 12)  (1047 300)  (1047 300)  routing T_20_18.sp4_h_l_40 <X> T_20_18.sp4_v_b_11
 (13 12)  (1049 300)  (1049 300)  routing T_20_18.sp4_h_l_40 <X> T_20_18.sp4_v_b_11
 (15 12)  (1051 300)  (1051 300)  routing T_20_18.tnr_op_1 <X> T_20_18.lc_trk_g3_1
 (17 12)  (1053 300)  (1053 300)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (1057 300)  (1057 300)  routing T_20_18.sp4_h_r_35 <X> T_20_18.lc_trk_g3_3
 (22 12)  (1058 300)  (1058 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1059 300)  (1059 300)  routing T_20_18.sp4_h_r_35 <X> T_20_18.lc_trk_g3_3
 (24 12)  (1060 300)  (1060 300)  routing T_20_18.sp4_h_r_35 <X> T_20_18.lc_trk_g3_3
 (26 12)  (1062 300)  (1062 300)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (31 12)  (1067 300)  (1067 300)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 300)  (1068 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 300)  (1069 300)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 300)  (1072 300)  LC_6 Logic Functioning bit
 (38 12)  (1074 300)  (1074 300)  LC_6 Logic Functioning bit
 (12 13)  (1048 301)  (1048 301)  routing T_20_18.sp4_h_l_40 <X> T_20_18.sp4_v_b_11
 (22 13)  (1058 301)  (1058 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1059 301)  (1059 301)  routing T_20_18.sp4_h_l_15 <X> T_20_18.lc_trk_g3_2
 (24 13)  (1060 301)  (1060 301)  routing T_20_18.sp4_h_l_15 <X> T_20_18.lc_trk_g3_2
 (25 13)  (1061 301)  (1061 301)  routing T_20_18.sp4_h_l_15 <X> T_20_18.lc_trk_g3_2
 (26 13)  (1062 301)  (1062 301)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 301)  (1064 301)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 301)  (1065 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 301)  (1067 301)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 301)  (1073 301)  LC_6 Logic Functioning bit
 (39 13)  (1075 301)  (1075 301)  LC_6 Logic Functioning bit
 (48 13)  (1084 301)  (1084 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (1058 302)  (1058 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1059 302)  (1059 302)  routing T_20_18.sp12_v_b_23 <X> T_20_18.lc_trk_g3_7
 (25 14)  (1061 302)  (1061 302)  routing T_20_18.sp4_v_b_30 <X> T_20_18.lc_trk_g3_6
 (26 14)  (1062 302)  (1062 302)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (1064 302)  (1064 302)  routing T_20_18.lc_trk_g2_0 <X> T_20_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 302)  (1065 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 302)  (1068 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 302)  (1069 302)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 302)  (1070 302)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 302)  (1071 302)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.input_2_7
 (42 14)  (1078 302)  (1078 302)  LC_7 Logic Functioning bit
 (43 14)  (1079 302)  (1079 302)  LC_7 Logic Functioning bit
 (45 14)  (1081 302)  (1081 302)  LC_7 Logic Functioning bit
 (11 15)  (1047 303)  (1047 303)  routing T_20_18.sp4_h_r_11 <X> T_20_18.sp4_h_l_46
 (21 15)  (1057 303)  (1057 303)  routing T_20_18.sp12_v_b_23 <X> T_20_18.lc_trk_g3_7
 (22 15)  (1058 303)  (1058 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1059 303)  (1059 303)  routing T_20_18.sp4_v_b_30 <X> T_20_18.lc_trk_g3_6
 (26 15)  (1062 303)  (1062 303)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 303)  (1063 303)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 303)  (1064 303)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 303)  (1065 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 303)  (1067 303)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 303)  (1068 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1071 303)  (1071 303)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.input_2_7
 (36 15)  (1072 303)  (1072 303)  LC_7 Logic Functioning bit
 (38 15)  (1074 303)  (1074 303)  LC_7 Logic Functioning bit
 (42 15)  (1078 303)  (1078 303)  LC_7 Logic Functioning bit
 (43 15)  (1079 303)  (1079 303)  LC_7 Logic Functioning bit
 (48 15)  (1084 303)  (1084 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_18

 (11 0)  (1101 288)  (1101 288)  routing T_21_18.sp4_v_t_43 <X> T_21_18.sp4_v_b_2
 (13 0)  (1103 288)  (1103 288)  routing T_21_18.sp4_v_t_43 <X> T_21_18.sp4_v_b_2
 (14 0)  (1104 288)  (1104 288)  routing T_21_18.bnr_op_0 <X> T_21_18.lc_trk_g0_0
 (15 0)  (1105 288)  (1105 288)  routing T_21_18.sp4_h_r_9 <X> T_21_18.lc_trk_g0_1
 (16 0)  (1106 288)  (1106 288)  routing T_21_18.sp4_h_r_9 <X> T_21_18.lc_trk_g0_1
 (17 0)  (1107 288)  (1107 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1108 288)  (1108 288)  routing T_21_18.sp4_h_r_9 <X> T_21_18.lc_trk_g0_1
 (21 0)  (1111 288)  (1111 288)  routing T_21_18.wire_logic_cluster/lc_3/out <X> T_21_18.lc_trk_g0_3
 (22 0)  (1112 288)  (1112 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1115 288)  (1115 288)  routing T_21_18.lft_op_2 <X> T_21_18.lc_trk_g0_2
 (29 0)  (1119 288)  (1119 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 288)  (1122 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 288)  (1123 288)  routing T_21_18.lc_trk_g2_1 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 288)  (1126 288)  LC_0 Logic Functioning bit
 (38 0)  (1128 288)  (1128 288)  LC_0 Logic Functioning bit
 (41 0)  (1131 288)  (1131 288)  LC_0 Logic Functioning bit
 (43 0)  (1133 288)  (1133 288)  LC_0 Logic Functioning bit
 (45 0)  (1135 288)  (1135 288)  LC_0 Logic Functioning bit
 (47 0)  (1137 288)  (1137 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (1104 289)  (1104 289)  routing T_21_18.bnr_op_0 <X> T_21_18.lc_trk_g0_0
 (17 1)  (1107 289)  (1107 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (1112 289)  (1112 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1114 289)  (1114 289)  routing T_21_18.lft_op_2 <X> T_21_18.lc_trk_g0_2
 (27 1)  (1117 289)  (1117 289)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 289)  (1118 289)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 289)  (1119 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 289)  (1120 289)  routing T_21_18.lc_trk_g0_3 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (37 1)  (1127 289)  (1127 289)  LC_0 Logic Functioning bit
 (39 1)  (1129 289)  (1129 289)  LC_0 Logic Functioning bit
 (41 1)  (1131 289)  (1131 289)  LC_0 Logic Functioning bit
 (43 1)  (1133 289)  (1133 289)  LC_0 Logic Functioning bit
 (0 2)  (1090 290)  (1090 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 290)  (1091 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 290)  (1092 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1095 290)  (1095 290)  routing T_21_18.sp4_v_b_0 <X> T_21_18.sp4_h_l_37
 (11 2)  (1101 290)  (1101 290)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_v_t_39
 (27 2)  (1117 290)  (1117 290)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 290)  (1118 290)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 290)  (1119 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 290)  (1120 290)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 290)  (1121 290)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 290)  (1122 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 290)  (1123 290)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 290)  (1125 290)  routing T_21_18.lc_trk_g2_5 <X> T_21_18.input_2_1
 (43 2)  (1133 290)  (1133 290)  LC_1 Logic Functioning bit
 (22 3)  (1112 291)  (1112 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1113 291)  (1113 291)  routing T_21_18.sp4_h_r_6 <X> T_21_18.lc_trk_g0_6
 (24 3)  (1114 291)  (1114 291)  routing T_21_18.sp4_h_r_6 <X> T_21_18.lc_trk_g0_6
 (25 3)  (1115 291)  (1115 291)  routing T_21_18.sp4_h_r_6 <X> T_21_18.lc_trk_g0_6
 (27 3)  (1117 291)  (1117 291)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 291)  (1118 291)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 291)  (1119 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 291)  (1122 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1123 291)  (1123 291)  routing T_21_18.lc_trk_g2_5 <X> T_21_18.input_2_1
 (36 3)  (1126 291)  (1126 291)  LC_1 Logic Functioning bit
 (38 3)  (1128 291)  (1128 291)  LC_1 Logic Functioning bit
 (41 3)  (1131 291)  (1131 291)  LC_1 Logic Functioning bit
 (42 3)  (1132 291)  (1132 291)  LC_1 Logic Functioning bit
 (43 3)  (1133 291)  (1133 291)  LC_1 Logic Functioning bit
 (1 4)  (1091 292)  (1091 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (9 4)  (1099 292)  (1099 292)  routing T_21_18.sp4_h_l_36 <X> T_21_18.sp4_h_r_4
 (10 4)  (1100 292)  (1100 292)  routing T_21_18.sp4_h_l_36 <X> T_21_18.sp4_h_r_4
 (26 4)  (1116 292)  (1116 292)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 292)  (1117 292)  routing T_21_18.lc_trk_g1_0 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 292)  (1119 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 292)  (1122 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 292)  (1123 292)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 292)  (1124 292)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 292)  (1126 292)  LC_2 Logic Functioning bit
 (41 4)  (1131 292)  (1131 292)  LC_2 Logic Functioning bit
 (43 4)  (1133 292)  (1133 292)  LC_2 Logic Functioning bit
 (1 5)  (1091 293)  (1091 293)  routing T_21_18.lc_trk_g0_2 <X> T_21_18.wire_logic_cluster/lc_7/cen
 (14 5)  (1104 293)  (1104 293)  routing T_21_18.top_op_0 <X> T_21_18.lc_trk_g1_0
 (15 5)  (1105 293)  (1105 293)  routing T_21_18.top_op_0 <X> T_21_18.lc_trk_g1_0
 (17 5)  (1107 293)  (1107 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (28 5)  (1118 293)  (1118 293)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 293)  (1119 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (1122 293)  (1122 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1126 293)  (1126 293)  LC_2 Logic Functioning bit
 (37 5)  (1127 293)  (1127 293)  LC_2 Logic Functioning bit
 (38 5)  (1128 293)  (1128 293)  LC_2 Logic Functioning bit
 (40 5)  (1130 293)  (1130 293)  LC_2 Logic Functioning bit
 (42 5)  (1132 293)  (1132 293)  LC_2 Logic Functioning bit
 (5 6)  (1095 294)  (1095 294)  routing T_21_18.sp4_v_t_38 <X> T_21_18.sp4_h_l_38
 (15 6)  (1105 294)  (1105 294)  routing T_21_18.sp12_h_r_5 <X> T_21_18.lc_trk_g1_5
 (17 6)  (1107 294)  (1107 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (1108 294)  (1108 294)  routing T_21_18.sp12_h_r_5 <X> T_21_18.lc_trk_g1_5
 (21 6)  (1111 294)  (1111 294)  routing T_21_18.sp4_v_b_7 <X> T_21_18.lc_trk_g1_7
 (22 6)  (1112 294)  (1112 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1113 294)  (1113 294)  routing T_21_18.sp4_v_b_7 <X> T_21_18.lc_trk_g1_7
 (29 6)  (1119 294)  (1119 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 294)  (1120 294)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 294)  (1122 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 294)  (1123 294)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 294)  (1126 294)  LC_3 Logic Functioning bit
 (39 6)  (1129 294)  (1129 294)  LC_3 Logic Functioning bit
 (43 6)  (1133 294)  (1133 294)  LC_3 Logic Functioning bit
 (50 6)  (1140 294)  (1140 294)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (1096 295)  (1096 295)  routing T_21_18.sp4_v_t_38 <X> T_21_18.sp4_h_l_38
 (8 7)  (1098 295)  (1098 295)  routing T_21_18.sp4_h_l_41 <X> T_21_18.sp4_v_t_41
 (11 7)  (1101 295)  (1101 295)  routing T_21_18.sp4_h_r_9 <X> T_21_18.sp4_h_l_40
 (13 7)  (1103 295)  (1103 295)  routing T_21_18.sp4_h_r_9 <X> T_21_18.sp4_h_l_40
 (18 7)  (1108 295)  (1108 295)  routing T_21_18.sp12_h_r_5 <X> T_21_18.lc_trk_g1_5
 (27 7)  (1117 295)  (1117 295)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 295)  (1118 295)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 295)  (1119 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 295)  (1120 295)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 295)  (1121 295)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 295)  (1126 295)  LC_3 Logic Functioning bit
 (37 7)  (1127 295)  (1127 295)  LC_3 Logic Functioning bit
 (38 7)  (1128 295)  (1128 295)  LC_3 Logic Functioning bit
 (42 7)  (1132 295)  (1132 295)  LC_3 Logic Functioning bit
 (43 7)  (1133 295)  (1133 295)  LC_3 Logic Functioning bit
 (8 8)  (1098 296)  (1098 296)  routing T_21_18.sp4_v_b_1 <X> T_21_18.sp4_h_r_7
 (9 8)  (1099 296)  (1099 296)  routing T_21_18.sp4_v_b_1 <X> T_21_18.sp4_h_r_7
 (10 8)  (1100 296)  (1100 296)  routing T_21_18.sp4_v_b_1 <X> T_21_18.sp4_h_r_7
 (12 8)  (1102 296)  (1102 296)  routing T_21_18.sp4_v_t_45 <X> T_21_18.sp4_h_r_8
 (13 8)  (1103 296)  (1103 296)  routing T_21_18.sp4_h_l_45 <X> T_21_18.sp4_v_b_8
 (17 8)  (1107 296)  (1107 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (4 9)  (1094 297)  (1094 297)  routing T_21_18.sp4_v_t_36 <X> T_21_18.sp4_h_r_6
 (12 9)  (1102 297)  (1102 297)  routing T_21_18.sp4_h_l_45 <X> T_21_18.sp4_v_b_8
 (18 9)  (1108 297)  (1108 297)  routing T_21_18.sp4_r_v_b_33 <X> T_21_18.lc_trk_g2_1
 (22 9)  (1112 297)  (1112 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1113 297)  (1113 297)  routing T_21_18.sp4_h_l_15 <X> T_21_18.lc_trk_g2_2
 (24 9)  (1114 297)  (1114 297)  routing T_21_18.sp4_h_l_15 <X> T_21_18.lc_trk_g2_2
 (25 9)  (1115 297)  (1115 297)  routing T_21_18.sp4_h_l_15 <X> T_21_18.lc_trk_g2_2
 (14 10)  (1104 298)  (1104 298)  routing T_21_18.sp4_v_t_17 <X> T_21_18.lc_trk_g2_4
 (17 10)  (1107 298)  (1107 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (28 10)  (1118 298)  (1118 298)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 298)  (1119 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 298)  (1120 298)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 298)  (1121 298)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 298)  (1122 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 298)  (1124 298)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 298)  (1127 298)  LC_5 Logic Functioning bit
 (8 11)  (1098 299)  (1098 299)  routing T_21_18.sp4_h_r_1 <X> T_21_18.sp4_v_t_42
 (9 11)  (1099 299)  (1099 299)  routing T_21_18.sp4_h_r_1 <X> T_21_18.sp4_v_t_42
 (10 11)  (1100 299)  (1100 299)  routing T_21_18.sp4_h_r_1 <X> T_21_18.sp4_v_t_42
 (16 11)  (1106 299)  (1106 299)  routing T_21_18.sp4_v_t_17 <X> T_21_18.lc_trk_g2_4
 (17 11)  (1107 299)  (1107 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (1108 299)  (1108 299)  routing T_21_18.sp4_r_v_b_37 <X> T_21_18.lc_trk_g2_5
 (22 11)  (1112 299)  (1112 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (1118 299)  (1118 299)  routing T_21_18.lc_trk_g2_1 <X> T_21_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 299)  (1119 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 299)  (1121 299)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 299)  (1122 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1123 299)  (1123 299)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.input_2_5
 (34 11)  (1124 299)  (1124 299)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.input_2_5
 (3 12)  (1093 300)  (1093 300)  routing T_21_18.sp12_v_t_22 <X> T_21_18.sp12_h_r_1
 (5 12)  (1095 300)  (1095 300)  routing T_21_18.sp4_v_b_3 <X> T_21_18.sp4_h_r_9
 (6 12)  (1096 300)  (1096 300)  routing T_21_18.sp4_h_r_4 <X> T_21_18.sp4_v_b_9
 (14 12)  (1104 300)  (1104 300)  routing T_21_18.sp4_h_l_21 <X> T_21_18.lc_trk_g3_0
 (17 12)  (1107 300)  (1107 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 300)  (1108 300)  routing T_21_18.wire_logic_cluster/lc_1/out <X> T_21_18.lc_trk_g3_1
 (25 12)  (1115 300)  (1115 300)  routing T_21_18.sp4_v_b_26 <X> T_21_18.lc_trk_g3_2
 (26 12)  (1116 300)  (1116 300)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (1119 300)  (1119 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 300)  (1122 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 300)  (1123 300)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 300)  (1124 300)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 300)  (1126 300)  LC_6 Logic Functioning bit
 (43 12)  (1133 300)  (1133 300)  LC_6 Logic Functioning bit
 (50 12)  (1140 300)  (1140 300)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (1094 301)  (1094 301)  routing T_21_18.sp4_v_b_3 <X> T_21_18.sp4_h_r_9
 (6 13)  (1096 301)  (1096 301)  routing T_21_18.sp4_v_b_3 <X> T_21_18.sp4_h_r_9
 (15 13)  (1105 301)  (1105 301)  routing T_21_18.sp4_h_l_21 <X> T_21_18.lc_trk_g3_0
 (16 13)  (1106 301)  (1106 301)  routing T_21_18.sp4_h_l_21 <X> T_21_18.lc_trk_g3_0
 (17 13)  (1107 301)  (1107 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (1112 301)  (1112 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1113 301)  (1113 301)  routing T_21_18.sp4_v_b_26 <X> T_21_18.lc_trk_g3_2
 (26 13)  (1116 301)  (1116 301)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 301)  (1117 301)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 301)  (1118 301)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 301)  (1119 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 301)  (1121 301)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 301)  (1126 301)  LC_6 Logic Functioning bit
 (40 13)  (1130 301)  (1130 301)  LC_6 Logic Functioning bit
 (42 13)  (1132 301)  (1132 301)  LC_6 Logic Functioning bit
 (43 13)  (1133 301)  (1133 301)  LC_6 Logic Functioning bit
 (1 14)  (1091 302)  (1091 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (1096 302)  (1096 302)  routing T_21_18.sp4_v_b_6 <X> T_21_18.sp4_v_t_44
 (11 14)  (1101 302)  (1101 302)  routing T_21_18.sp4_v_b_3 <X> T_21_18.sp4_v_t_46
 (13 14)  (1103 302)  (1103 302)  routing T_21_18.sp4_v_b_3 <X> T_21_18.sp4_v_t_46
 (15 14)  (1105 302)  (1105 302)  routing T_21_18.rgt_op_5 <X> T_21_18.lc_trk_g3_5
 (17 14)  (1107 302)  (1107 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1108 302)  (1108 302)  routing T_21_18.rgt_op_5 <X> T_21_18.lc_trk_g3_5
 (21 14)  (1111 302)  (1111 302)  routing T_21_18.bnl_op_7 <X> T_21_18.lc_trk_g3_7
 (22 14)  (1112 302)  (1112 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (1116 302)  (1116 302)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (31 14)  (1121 302)  (1121 302)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 302)  (1122 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 302)  (1123 302)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 302)  (1126 302)  LC_7 Logic Functioning bit
 (38 14)  (1128 302)  (1128 302)  LC_7 Logic Functioning bit
 (43 14)  (1133 302)  (1133 302)  LC_7 Logic Functioning bit
 (50 14)  (1140 302)  (1140 302)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1141 302)  (1141 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (1090 303)  (1090 303)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 303)  (1091 303)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_7/s_r
 (5 15)  (1095 303)  (1095 303)  routing T_21_18.sp4_v_b_6 <X> T_21_18.sp4_v_t_44
 (13 15)  (1103 303)  (1103 303)  routing T_21_18.sp4_v_b_6 <X> T_21_18.sp4_h_l_46
 (21 15)  (1111 303)  (1111 303)  routing T_21_18.bnl_op_7 <X> T_21_18.lc_trk_g3_7
 (22 15)  (1112 303)  (1112 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1116 303)  (1116 303)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 303)  (1117 303)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 303)  (1118 303)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 303)  (1119 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 303)  (1121 303)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (1127 303)  (1127 303)  LC_7 Logic Functioning bit
 (39 15)  (1129 303)  (1129 303)  LC_7 Logic Functioning bit
 (42 15)  (1132 303)  (1132 303)  LC_7 Logic Functioning bit


LogicTile_22_18

 (5 0)  (1149 288)  (1149 288)  routing T_22_18.sp4_v_b_0 <X> T_22_18.sp4_h_r_0
 (8 0)  (1152 288)  (1152 288)  routing T_22_18.sp4_v_b_7 <X> T_22_18.sp4_h_r_1
 (9 0)  (1153 288)  (1153 288)  routing T_22_18.sp4_v_b_7 <X> T_22_18.sp4_h_r_1
 (10 0)  (1154 288)  (1154 288)  routing T_22_18.sp4_v_b_7 <X> T_22_18.sp4_h_r_1
 (13 0)  (1157 288)  (1157 288)  routing T_22_18.sp4_h_l_39 <X> T_22_18.sp4_v_b_2
 (14 0)  (1158 288)  (1158 288)  routing T_22_18.sp4_v_b_0 <X> T_22_18.lc_trk_g0_0
 (15 0)  (1159 288)  (1159 288)  routing T_22_18.sp4_h_l_4 <X> T_22_18.lc_trk_g0_1
 (16 0)  (1160 288)  (1160 288)  routing T_22_18.sp4_h_l_4 <X> T_22_18.lc_trk_g0_1
 (17 0)  (1161 288)  (1161 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1162 288)  (1162 288)  routing T_22_18.sp4_h_l_4 <X> T_22_18.lc_trk_g0_1
 (28 0)  (1172 288)  (1172 288)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 288)  (1173 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 288)  (1176 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 288)  (1178 288)  routing T_22_18.lc_trk_g1_0 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 288)  (1180 288)  LC_0 Logic Functioning bit
 (37 0)  (1181 288)  (1181 288)  LC_0 Logic Functioning bit
 (38 0)  (1182 288)  (1182 288)  LC_0 Logic Functioning bit
 (39 0)  (1183 288)  (1183 288)  LC_0 Logic Functioning bit
 (41 0)  (1185 288)  (1185 288)  LC_0 Logic Functioning bit
 (43 0)  (1187 288)  (1187 288)  LC_0 Logic Functioning bit
 (6 1)  (1150 289)  (1150 289)  routing T_22_18.sp4_v_b_0 <X> T_22_18.sp4_h_r_0
 (12 1)  (1156 289)  (1156 289)  routing T_22_18.sp4_h_l_39 <X> T_22_18.sp4_v_b_2
 (16 1)  (1160 289)  (1160 289)  routing T_22_18.sp4_v_b_0 <X> T_22_18.lc_trk_g0_0
 (17 1)  (1161 289)  (1161 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (18 1)  (1162 289)  (1162 289)  routing T_22_18.sp4_h_l_4 <X> T_22_18.lc_trk_g0_1
 (26 1)  (1170 289)  (1170 289)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 289)  (1172 289)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 289)  (1173 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 289)  (1174 289)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (1180 289)  (1180 289)  LC_0 Logic Functioning bit
 (38 1)  (1182 289)  (1182 289)  LC_0 Logic Functioning bit
 (51 1)  (1195 289)  (1195 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1144 290)  (1144 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 290)  (1145 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 290)  (1146 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1152 290)  (1152 290)  routing T_22_18.sp4_v_t_36 <X> T_22_18.sp4_h_l_36
 (9 2)  (1153 290)  (1153 290)  routing T_22_18.sp4_v_t_36 <X> T_22_18.sp4_h_l_36
 (15 2)  (1159 290)  (1159 290)  routing T_22_18.sp4_h_r_21 <X> T_22_18.lc_trk_g0_5
 (16 2)  (1160 290)  (1160 290)  routing T_22_18.sp4_h_r_21 <X> T_22_18.lc_trk_g0_5
 (17 2)  (1161 290)  (1161 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1162 290)  (1162 290)  routing T_22_18.sp4_h_r_21 <X> T_22_18.lc_trk_g0_5
 (22 2)  (1166 290)  (1166 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1168 290)  (1168 290)  routing T_22_18.top_op_7 <X> T_22_18.lc_trk_g0_7
 (28 2)  (1172 290)  (1172 290)  routing T_22_18.lc_trk_g2_0 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 290)  (1173 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 290)  (1176 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 290)  (1177 290)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 290)  (1180 290)  LC_1 Logic Functioning bit
 (37 2)  (1181 290)  (1181 290)  LC_1 Logic Functioning bit
 (39 2)  (1183 290)  (1183 290)  LC_1 Logic Functioning bit
 (41 2)  (1185 290)  (1185 290)  LC_1 Logic Functioning bit
 (43 2)  (1187 290)  (1187 290)  LC_1 Logic Functioning bit
 (12 3)  (1156 291)  (1156 291)  routing T_22_18.sp4_h_l_39 <X> T_22_18.sp4_v_t_39
 (15 3)  (1159 291)  (1159 291)  routing T_22_18.sp4_v_t_9 <X> T_22_18.lc_trk_g0_4
 (16 3)  (1160 291)  (1160 291)  routing T_22_18.sp4_v_t_9 <X> T_22_18.lc_trk_g0_4
 (17 3)  (1161 291)  (1161 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (1162 291)  (1162 291)  routing T_22_18.sp4_h_r_21 <X> T_22_18.lc_trk_g0_5
 (21 3)  (1165 291)  (1165 291)  routing T_22_18.top_op_7 <X> T_22_18.lc_trk_g0_7
 (26 3)  (1170 291)  (1170 291)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 291)  (1171 291)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 291)  (1172 291)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 291)  (1173 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 291)  (1175 291)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 291)  (1176 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (1178 291)  (1178 291)  routing T_22_18.lc_trk_g1_2 <X> T_22_18.input_2_1
 (35 3)  (1179 291)  (1179 291)  routing T_22_18.lc_trk_g1_2 <X> T_22_18.input_2_1
 (36 3)  (1180 291)  (1180 291)  LC_1 Logic Functioning bit
 (37 3)  (1181 291)  (1181 291)  LC_1 Logic Functioning bit
 (39 3)  (1183 291)  (1183 291)  LC_1 Logic Functioning bit
 (14 4)  (1158 292)  (1158 292)  routing T_22_18.sp4_v_b_8 <X> T_22_18.lc_trk_g1_0
 (17 4)  (1161 292)  (1161 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (28 4)  (1172 292)  (1172 292)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 292)  (1173 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 292)  (1174 292)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 292)  (1175 292)  routing T_22_18.lc_trk_g0_5 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 292)  (1176 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 292)  (1180 292)  LC_2 Logic Functioning bit
 (37 4)  (1181 292)  (1181 292)  LC_2 Logic Functioning bit
 (43 4)  (1187 292)  (1187 292)  LC_2 Logic Functioning bit
 (50 4)  (1194 292)  (1194 292)  Cascade bit: LH_LC02_inmux02_5

 (9 5)  (1153 293)  (1153 293)  routing T_22_18.sp4_v_t_41 <X> T_22_18.sp4_v_b_4
 (14 5)  (1158 293)  (1158 293)  routing T_22_18.sp4_v_b_8 <X> T_22_18.lc_trk_g1_0
 (16 5)  (1160 293)  (1160 293)  routing T_22_18.sp4_v_b_8 <X> T_22_18.lc_trk_g1_0
 (17 5)  (1161 293)  (1161 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (1166 293)  (1166 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1168 293)  (1168 293)  routing T_22_18.bot_op_2 <X> T_22_18.lc_trk_g1_2
 (28 5)  (1172 293)  (1172 293)  routing T_22_18.lc_trk_g2_0 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 293)  (1173 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (1180 293)  (1180 293)  LC_2 Logic Functioning bit
 (37 5)  (1181 293)  (1181 293)  LC_2 Logic Functioning bit
 (38 5)  (1182 293)  (1182 293)  LC_2 Logic Functioning bit
 (41 5)  (1185 293)  (1185 293)  LC_2 Logic Functioning bit
 (42 5)  (1186 293)  (1186 293)  LC_2 Logic Functioning bit
 (53 5)  (1197 293)  (1197 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (9 6)  (1153 294)  (1153 294)  routing T_22_18.sp4_h_r_1 <X> T_22_18.sp4_h_l_41
 (10 6)  (1154 294)  (1154 294)  routing T_22_18.sp4_h_r_1 <X> T_22_18.sp4_h_l_41
 (12 6)  (1156 294)  (1156 294)  routing T_22_18.sp4_v_b_5 <X> T_22_18.sp4_h_l_40
 (14 6)  (1158 294)  (1158 294)  routing T_22_18.wire_logic_cluster/lc_4/out <X> T_22_18.lc_trk_g1_4
 (16 6)  (1160 294)  (1160 294)  routing T_22_18.sp4_v_b_13 <X> T_22_18.lc_trk_g1_5
 (17 6)  (1161 294)  (1161 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1162 294)  (1162 294)  routing T_22_18.sp4_v_b_13 <X> T_22_18.lc_trk_g1_5
 (29 6)  (1173 294)  (1173 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 294)  (1175 294)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 294)  (1176 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 294)  (1177 294)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 294)  (1178 294)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 294)  (1180 294)  LC_3 Logic Functioning bit
 (38 6)  (1182 294)  (1182 294)  LC_3 Logic Functioning bit
 (17 7)  (1161 295)  (1161 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (1162 295)  (1162 295)  routing T_22_18.sp4_v_b_13 <X> T_22_18.lc_trk_g1_5
 (22 7)  (1166 295)  (1166 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (31 7)  (1175 295)  (1175 295)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 295)  (1180 295)  LC_3 Logic Functioning bit
 (38 7)  (1182 295)  (1182 295)  LC_3 Logic Functioning bit
 (53 7)  (1197 295)  (1197 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (1166 296)  (1166 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1167 296)  (1167 296)  routing T_22_18.sp12_v_b_11 <X> T_22_18.lc_trk_g2_3
 (27 8)  (1171 296)  (1171 296)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 296)  (1173 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 296)  (1174 296)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 296)  (1175 296)  routing T_22_18.lc_trk_g0_7 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 296)  (1176 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 296)  (1179 296)  routing T_22_18.lc_trk_g0_4 <X> T_22_18.input_2_4
 (37 8)  (1181 296)  (1181 296)  LC_4 Logic Functioning bit
 (41 8)  (1185 296)  (1185 296)  LC_4 Logic Functioning bit
 (43 8)  (1187 296)  (1187 296)  LC_4 Logic Functioning bit
 (45 8)  (1189 296)  (1189 296)  LC_4 Logic Functioning bit
 (3 9)  (1147 297)  (1147 297)  routing T_22_18.sp12_h_l_22 <X> T_22_18.sp12_v_b_1
 (17 9)  (1161 297)  (1161 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (1166 297)  (1166 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (29 9)  (1173 297)  (1173 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 297)  (1175 297)  routing T_22_18.lc_trk_g0_7 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 297)  (1176 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1180 297)  (1180 297)  LC_4 Logic Functioning bit
 (41 9)  (1185 297)  (1185 297)  LC_4 Logic Functioning bit
 (43 9)  (1187 297)  (1187 297)  LC_4 Logic Functioning bit
 (6 10)  (1150 298)  (1150 298)  routing T_22_18.sp4_v_b_3 <X> T_22_18.sp4_v_t_43
 (11 10)  (1155 298)  (1155 298)  routing T_22_18.sp4_v_b_0 <X> T_22_18.sp4_v_t_45
 (13 10)  (1157 298)  (1157 298)  routing T_22_18.sp4_v_b_0 <X> T_22_18.sp4_v_t_45
 (15 10)  (1159 298)  (1159 298)  routing T_22_18.sp4_h_l_24 <X> T_22_18.lc_trk_g2_5
 (16 10)  (1160 298)  (1160 298)  routing T_22_18.sp4_h_l_24 <X> T_22_18.lc_trk_g2_5
 (17 10)  (1161 298)  (1161 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1162 298)  (1162 298)  routing T_22_18.sp4_h_l_24 <X> T_22_18.lc_trk_g2_5
 (21 10)  (1165 298)  (1165 298)  routing T_22_18.sp4_v_t_18 <X> T_22_18.lc_trk_g2_7
 (22 10)  (1166 298)  (1166 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1167 298)  (1167 298)  routing T_22_18.sp4_v_t_18 <X> T_22_18.lc_trk_g2_7
 (26 10)  (1170 298)  (1170 298)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 298)  (1171 298)  routing T_22_18.lc_trk_g1_1 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 298)  (1173 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 298)  (1176 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 298)  (1177 298)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 298)  (1180 298)  LC_5 Logic Functioning bit
 (38 10)  (1182 298)  (1182 298)  LC_5 Logic Functioning bit
 (41 10)  (1185 298)  (1185 298)  LC_5 Logic Functioning bit
 (43 10)  (1187 298)  (1187 298)  LC_5 Logic Functioning bit
 (5 11)  (1149 299)  (1149 299)  routing T_22_18.sp4_v_b_3 <X> T_22_18.sp4_v_t_43
 (11 11)  (1155 299)  (1155 299)  routing T_22_18.sp4_h_r_0 <X> T_22_18.sp4_h_l_45
 (13 11)  (1157 299)  (1157 299)  routing T_22_18.sp4_h_r_0 <X> T_22_18.sp4_h_l_45
 (27 11)  (1171 299)  (1171 299)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 299)  (1172 299)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 299)  (1173 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 299)  (1175 299)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (1181 299)  (1181 299)  LC_5 Logic Functioning bit
 (39 11)  (1183 299)  (1183 299)  LC_5 Logic Functioning bit
 (41 11)  (1185 299)  (1185 299)  LC_5 Logic Functioning bit
 (43 11)  (1187 299)  (1187 299)  LC_5 Logic Functioning bit
 (9 12)  (1153 300)  (1153 300)  routing T_22_18.sp4_v_t_47 <X> T_22_18.sp4_h_r_10
 (28 12)  (1172 300)  (1172 300)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 300)  (1173 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 300)  (1174 300)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 300)  (1175 300)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 300)  (1176 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 300)  (1178 300)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 300)  (1180 300)  LC_6 Logic Functioning bit
 (37 12)  (1181 300)  (1181 300)  LC_6 Logic Functioning bit
 (38 12)  (1182 300)  (1182 300)  LC_6 Logic Functioning bit
 (39 12)  (1183 300)  (1183 300)  LC_6 Logic Functioning bit
 (41 12)  (1185 300)  (1185 300)  LC_6 Logic Functioning bit
 (43 12)  (1187 300)  (1187 300)  LC_6 Logic Functioning bit
 (9 13)  (1153 301)  (1153 301)  routing T_22_18.sp4_v_t_39 <X> T_22_18.sp4_v_b_10
 (10 13)  (1154 301)  (1154 301)  routing T_22_18.sp4_v_t_39 <X> T_22_18.sp4_v_b_10
 (22 13)  (1166 301)  (1166 301)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1168 301)  (1168 301)  routing T_22_18.tnl_op_2 <X> T_22_18.lc_trk_g3_2
 (25 13)  (1169 301)  (1169 301)  routing T_22_18.tnl_op_2 <X> T_22_18.lc_trk_g3_2
 (26 13)  (1170 301)  (1170 301)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 301)  (1172 301)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 301)  (1173 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 301)  (1174 301)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 301)  (1175 301)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 301)  (1180 301)  LC_6 Logic Functioning bit
 (38 13)  (1182 301)  (1182 301)  LC_6 Logic Functioning bit
 (12 14)  (1156 302)  (1156 302)  routing T_22_18.sp4_v_t_46 <X> T_22_18.sp4_h_l_46
 (21 14)  (1165 302)  (1165 302)  routing T_22_18.bnl_op_7 <X> T_22_18.lc_trk_g3_7
 (22 14)  (1166 302)  (1166 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (29 14)  (1173 302)  (1173 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 302)  (1175 302)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 302)  (1176 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 302)  (1178 302)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 302)  (1180 302)  LC_7 Logic Functioning bit
 (38 14)  (1182 302)  (1182 302)  LC_7 Logic Functioning bit
 (41 14)  (1185 302)  (1185 302)  LC_7 Logic Functioning bit
 (43 14)  (1187 302)  (1187 302)  LC_7 Logic Functioning bit
 (47 14)  (1191 302)  (1191 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (1196 302)  (1196 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (53 14)  (1197 302)  (1197 302)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (11 15)  (1155 303)  (1155 303)  routing T_22_18.sp4_v_t_46 <X> T_22_18.sp4_h_l_46
 (17 15)  (1161 303)  (1161 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (1165 303)  (1165 303)  routing T_22_18.bnl_op_7 <X> T_22_18.lc_trk_g3_7
 (29 15)  (1173 303)  (1173 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (40 15)  (1184 303)  (1184 303)  LC_7 Logic Functioning bit
 (42 15)  (1186 303)  (1186 303)  LC_7 Logic Functioning bit


LogicTile_23_18

 (14 0)  (1212 288)  (1212 288)  routing T_23_18.sp4_h_r_8 <X> T_23_18.lc_trk_g0_0
 (15 0)  (1213 288)  (1213 288)  routing T_23_18.sp4_v_b_17 <X> T_23_18.lc_trk_g0_1
 (16 0)  (1214 288)  (1214 288)  routing T_23_18.sp4_v_b_17 <X> T_23_18.lc_trk_g0_1
 (17 0)  (1215 288)  (1215 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (19 0)  (1217 288)  (1217 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (31 0)  (1229 288)  (1229 288)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 288)  (1230 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 288)  (1231 288)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 288)  (1232 288)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (1235 288)  (1235 288)  LC_0 Logic Functioning bit
 (39 0)  (1237 288)  (1237 288)  LC_0 Logic Functioning bit
 (46 0)  (1244 288)  (1244 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (1213 289)  (1213 289)  routing T_23_18.sp4_h_r_8 <X> T_23_18.lc_trk_g0_0
 (16 1)  (1214 289)  (1214 289)  routing T_23_18.sp4_h_r_8 <X> T_23_18.lc_trk_g0_0
 (17 1)  (1215 289)  (1215 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (26 1)  (1224 289)  (1224 289)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 289)  (1225 289)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 289)  (1226 289)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 289)  (1227 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1229 289)  (1229 289)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (1234 289)  (1234 289)  LC_0 Logic Functioning bit
 (38 1)  (1236 289)  (1236 289)  LC_0 Logic Functioning bit
 (0 2)  (1198 290)  (1198 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 290)  (1199 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 290)  (1200 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 290)  (1212 290)  routing T_23_18.sp4_v_t_1 <X> T_23_18.lc_trk_g0_4
 (15 2)  (1213 290)  (1213 290)  routing T_23_18.top_op_5 <X> T_23_18.lc_trk_g0_5
 (17 2)  (1215 290)  (1215 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (1219 290)  (1219 290)  routing T_23_18.sp4_h_l_10 <X> T_23_18.lc_trk_g0_7
 (22 2)  (1220 290)  (1220 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1221 290)  (1221 290)  routing T_23_18.sp4_h_l_10 <X> T_23_18.lc_trk_g0_7
 (24 2)  (1222 290)  (1222 290)  routing T_23_18.sp4_h_l_10 <X> T_23_18.lc_trk_g0_7
 (26 2)  (1224 290)  (1224 290)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (32 2)  (1230 290)  (1230 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 290)  (1231 290)  routing T_23_18.lc_trk_g3_1 <X> T_23_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 290)  (1232 290)  routing T_23_18.lc_trk_g3_1 <X> T_23_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (1233 290)  (1233 290)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.input_2_1
 (36 2)  (1234 290)  (1234 290)  LC_1 Logic Functioning bit
 (38 2)  (1236 290)  (1236 290)  LC_1 Logic Functioning bit
 (39 2)  (1237 290)  (1237 290)  LC_1 Logic Functioning bit
 (43 2)  (1241 290)  (1241 290)  LC_1 Logic Functioning bit
 (8 3)  (1206 291)  (1206 291)  routing T_23_18.sp4_h_l_36 <X> T_23_18.sp4_v_t_36
 (14 3)  (1212 291)  (1212 291)  routing T_23_18.sp4_v_t_1 <X> T_23_18.lc_trk_g0_4
 (16 3)  (1214 291)  (1214 291)  routing T_23_18.sp4_v_t_1 <X> T_23_18.lc_trk_g0_4
 (17 3)  (1215 291)  (1215 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (1216 291)  (1216 291)  routing T_23_18.top_op_5 <X> T_23_18.lc_trk_g0_5
 (21 3)  (1219 291)  (1219 291)  routing T_23_18.sp4_h_l_10 <X> T_23_18.lc_trk_g0_7
 (26 3)  (1224 291)  (1224 291)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 291)  (1226 291)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 291)  (1227 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (1230 291)  (1230 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1231 291)  (1231 291)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.input_2_1
 (34 3)  (1232 291)  (1232 291)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.input_2_1
 (35 3)  (1233 291)  (1233 291)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.input_2_1
 (37 3)  (1235 291)  (1235 291)  LC_1 Logic Functioning bit
 (38 3)  (1236 291)  (1236 291)  LC_1 Logic Functioning bit
 (39 3)  (1237 291)  (1237 291)  LC_1 Logic Functioning bit
 (42 3)  (1240 291)  (1240 291)  LC_1 Logic Functioning bit
 (2 4)  (1200 292)  (1200 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (1212 292)  (1212 292)  routing T_23_18.sp4_v_b_8 <X> T_23_18.lc_trk_g1_0
 (25 4)  (1223 292)  (1223 292)  routing T_23_18.sp4_v_b_10 <X> T_23_18.lc_trk_g1_2
 (26 4)  (1224 292)  (1224 292)  routing T_23_18.lc_trk_g1_5 <X> T_23_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (1225 292)  (1225 292)  routing T_23_18.lc_trk_g1_0 <X> T_23_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 292)  (1227 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 292)  (1229 292)  routing T_23_18.lc_trk_g0_5 <X> T_23_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 292)  (1230 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 292)  (1233 292)  routing T_23_18.lc_trk_g0_4 <X> T_23_18.input_2_2
 (36 4)  (1234 292)  (1234 292)  LC_2 Logic Functioning bit
 (37 4)  (1235 292)  (1235 292)  LC_2 Logic Functioning bit
 (38 4)  (1236 292)  (1236 292)  LC_2 Logic Functioning bit
 (41 4)  (1239 292)  (1239 292)  LC_2 Logic Functioning bit
 (42 4)  (1240 292)  (1240 292)  LC_2 Logic Functioning bit
 (14 5)  (1212 293)  (1212 293)  routing T_23_18.sp4_v_b_8 <X> T_23_18.lc_trk_g1_0
 (16 5)  (1214 293)  (1214 293)  routing T_23_18.sp4_v_b_8 <X> T_23_18.lc_trk_g1_0
 (17 5)  (1215 293)  (1215 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (1220 293)  (1220 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1221 293)  (1221 293)  routing T_23_18.sp4_v_b_10 <X> T_23_18.lc_trk_g1_2
 (25 5)  (1223 293)  (1223 293)  routing T_23_18.sp4_v_b_10 <X> T_23_18.lc_trk_g1_2
 (27 5)  (1225 293)  (1225 293)  routing T_23_18.lc_trk_g1_5 <X> T_23_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 293)  (1227 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (1230 293)  (1230 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (1234 293)  (1234 293)  LC_2 Logic Functioning bit
 (37 5)  (1235 293)  (1235 293)  LC_2 Logic Functioning bit
 (42 5)  (1240 293)  (1240 293)  LC_2 Logic Functioning bit
 (15 6)  (1213 294)  (1213 294)  routing T_23_18.sp12_h_r_5 <X> T_23_18.lc_trk_g1_5
 (17 6)  (1215 294)  (1215 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (1216 294)  (1216 294)  routing T_23_18.sp12_h_r_5 <X> T_23_18.lc_trk_g1_5
 (29 6)  (1227 294)  (1227 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 294)  (1230 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 294)  (1231 294)  routing T_23_18.lc_trk_g2_0 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 294)  (1234 294)  LC_3 Logic Functioning bit
 (37 6)  (1235 294)  (1235 294)  LC_3 Logic Functioning bit
 (43 6)  (1241 294)  (1241 294)  LC_3 Logic Functioning bit
 (50 6)  (1248 294)  (1248 294)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (1207 295)  (1207 295)  routing T_23_18.sp4_v_b_8 <X> T_23_18.sp4_v_t_41
 (10 7)  (1208 295)  (1208 295)  routing T_23_18.sp4_v_b_8 <X> T_23_18.sp4_v_t_41
 (18 7)  (1216 295)  (1216 295)  routing T_23_18.sp12_h_r_5 <X> T_23_18.lc_trk_g1_5
 (27 7)  (1225 295)  (1225 295)  routing T_23_18.lc_trk_g1_0 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 295)  (1227 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (1234 295)  (1234 295)  LC_3 Logic Functioning bit
 (37 7)  (1235 295)  (1235 295)  LC_3 Logic Functioning bit
 (38 7)  (1236 295)  (1236 295)  LC_3 Logic Functioning bit
 (41 7)  (1239 295)  (1239 295)  LC_3 Logic Functioning bit
 (42 7)  (1240 295)  (1240 295)  LC_3 Logic Functioning bit
 (51 7)  (1249 295)  (1249 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (1210 296)  (1210 296)  routing T_23_18.sp4_h_l_40 <X> T_23_18.sp4_h_r_8
 (14 8)  (1212 296)  (1212 296)  routing T_23_18.sp4_h_r_40 <X> T_23_18.lc_trk_g2_0
 (25 8)  (1223 296)  (1223 296)  routing T_23_18.sp4_v_t_23 <X> T_23_18.lc_trk_g2_2
 (31 8)  (1229 296)  (1229 296)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 296)  (1230 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 296)  (1231 296)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 296)  (1232 296)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 296)  (1234 296)  LC_4 Logic Functioning bit
 (38 8)  (1236 296)  (1236 296)  LC_4 Logic Functioning bit
 (13 9)  (1211 297)  (1211 297)  routing T_23_18.sp4_h_l_40 <X> T_23_18.sp4_h_r_8
 (14 9)  (1212 297)  (1212 297)  routing T_23_18.sp4_h_r_40 <X> T_23_18.lc_trk_g2_0
 (15 9)  (1213 297)  (1213 297)  routing T_23_18.sp4_h_r_40 <X> T_23_18.lc_trk_g2_0
 (16 9)  (1214 297)  (1214 297)  routing T_23_18.sp4_h_r_40 <X> T_23_18.lc_trk_g2_0
 (17 9)  (1215 297)  (1215 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1220 297)  (1220 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1221 297)  (1221 297)  routing T_23_18.sp4_v_t_23 <X> T_23_18.lc_trk_g2_2
 (25 9)  (1223 297)  (1223 297)  routing T_23_18.sp4_v_t_23 <X> T_23_18.lc_trk_g2_2
 (26 9)  (1224 297)  (1224 297)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1225 297)  (1225 297)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 297)  (1226 297)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 297)  (1227 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 297)  (1229 297)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (1235 297)  (1235 297)  LC_4 Logic Functioning bit
 (39 9)  (1237 297)  (1237 297)  LC_4 Logic Functioning bit
 (12 10)  (1210 298)  (1210 298)  routing T_23_18.sp4_v_b_8 <X> T_23_18.sp4_h_l_45
 (17 10)  (1215 298)  (1215 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1216 298)  (1216 298)  routing T_23_18.wire_logic_cluster/lc_5/out <X> T_23_18.lc_trk_g2_5
 (22 10)  (1220 298)  (1220 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1221 298)  (1221 298)  routing T_23_18.sp4_h_r_31 <X> T_23_18.lc_trk_g2_7
 (24 10)  (1222 298)  (1222 298)  routing T_23_18.sp4_h_r_31 <X> T_23_18.lc_trk_g2_7
 (26 10)  (1224 298)  (1224 298)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (1225 298)  (1225 298)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 298)  (1226 298)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 298)  (1227 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 298)  (1228 298)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 298)  (1229 298)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 298)  (1230 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 298)  (1231 298)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 298)  (1232 298)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (1236 298)  (1236 298)  LC_5 Logic Functioning bit
 (41 10)  (1239 298)  (1239 298)  LC_5 Logic Functioning bit
 (43 10)  (1241 298)  (1241 298)  LC_5 Logic Functioning bit
 (45 10)  (1243 298)  (1243 298)  LC_5 Logic Functioning bit
 (21 11)  (1219 299)  (1219 299)  routing T_23_18.sp4_h_r_31 <X> T_23_18.lc_trk_g2_7
 (28 11)  (1226 299)  (1226 299)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 299)  (1227 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 299)  (1229 299)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1230 299)  (1230 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (38 11)  (1236 299)  (1236 299)  LC_5 Logic Functioning bit
 (40 11)  (1238 299)  (1238 299)  LC_5 Logic Functioning bit
 (42 11)  (1240 299)  (1240 299)  LC_5 Logic Functioning bit
 (51 11)  (1249 299)  (1249 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (11 12)  (1209 300)  (1209 300)  routing T_23_18.sp4_v_t_38 <X> T_23_18.sp4_v_b_11
 (13 12)  (1211 300)  (1211 300)  routing T_23_18.sp4_v_t_38 <X> T_23_18.sp4_v_b_11
 (17 12)  (1215 300)  (1215 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 300)  (1216 300)  routing T_23_18.wire_logic_cluster/lc_1/out <X> T_23_18.lc_trk_g3_1
 (21 12)  (1219 300)  (1219 300)  routing T_23_18.sp4_v_t_22 <X> T_23_18.lc_trk_g3_3
 (22 12)  (1220 300)  (1220 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1221 300)  (1221 300)  routing T_23_18.sp4_v_t_22 <X> T_23_18.lc_trk_g3_3
 (29 12)  (1227 300)  (1227 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 300)  (1228 300)  routing T_23_18.lc_trk_g0_7 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 300)  (1230 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 300)  (1232 300)  routing T_23_18.lc_trk_g1_2 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 300)  (1234 300)  LC_6 Logic Functioning bit
 (38 12)  (1236 300)  (1236 300)  LC_6 Logic Functioning bit
 (41 12)  (1239 300)  (1239 300)  LC_6 Logic Functioning bit
 (43 12)  (1241 300)  (1241 300)  LC_6 Logic Functioning bit
 (21 13)  (1219 301)  (1219 301)  routing T_23_18.sp4_v_t_22 <X> T_23_18.lc_trk_g3_3
 (26 13)  (1224 301)  (1224 301)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 301)  (1226 301)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 301)  (1227 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 301)  (1228 301)  routing T_23_18.lc_trk_g0_7 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 301)  (1229 301)  routing T_23_18.lc_trk_g1_2 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (1235 301)  (1235 301)  LC_6 Logic Functioning bit
 (39 13)  (1237 301)  (1237 301)  LC_6 Logic Functioning bit
 (41 13)  (1239 301)  (1239 301)  LC_6 Logic Functioning bit
 (43 13)  (1241 301)  (1241 301)  LC_6 Logic Functioning bit
 (5 14)  (1203 302)  (1203 302)  routing T_23_18.sp4_v_b_9 <X> T_23_18.sp4_h_l_44
 (15 14)  (1213 302)  (1213 302)  routing T_23_18.sp4_h_r_45 <X> T_23_18.lc_trk_g3_5
 (16 14)  (1214 302)  (1214 302)  routing T_23_18.sp4_h_r_45 <X> T_23_18.lc_trk_g3_5
 (17 14)  (1215 302)  (1215 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1216 302)  (1216 302)  routing T_23_18.sp4_h_r_45 <X> T_23_18.lc_trk_g3_5
 (22 14)  (1220 302)  (1220 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1222 302)  (1222 302)  routing T_23_18.tnl_op_7 <X> T_23_18.lc_trk_g3_7
 (9 15)  (1207 303)  (1207 303)  routing T_23_18.sp4_v_b_10 <X> T_23_18.sp4_v_t_47
 (18 15)  (1216 303)  (1216 303)  routing T_23_18.sp4_h_r_45 <X> T_23_18.lc_trk_g3_5
 (21 15)  (1219 303)  (1219 303)  routing T_23_18.tnl_op_7 <X> T_23_18.lc_trk_g3_7
 (22 15)  (1220 303)  (1220 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_24_18

 (11 0)  (1263 288)  (1263 288)  routing T_24_18.sp4_v_t_43 <X> T_24_18.sp4_v_b_2
 (13 0)  (1265 288)  (1265 288)  routing T_24_18.sp4_v_t_43 <X> T_24_18.sp4_v_b_2
 (27 0)  (1279 288)  (1279 288)  routing T_24_18.lc_trk_g1_4 <X> T_24_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 288)  (1281 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 288)  (1282 288)  routing T_24_18.lc_trk_g1_4 <X> T_24_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 288)  (1284 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 288)  (1285 288)  routing T_24_18.lc_trk_g2_3 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 288)  (1288 288)  LC_0 Logic Functioning bit
 (37 0)  (1289 288)  (1289 288)  LC_0 Logic Functioning bit
 (38 0)  (1290 288)  (1290 288)  LC_0 Logic Functioning bit
 (39 0)  (1291 288)  (1291 288)  LC_0 Logic Functioning bit
 (41 0)  (1293 288)  (1293 288)  LC_0 Logic Functioning bit
 (43 0)  (1295 288)  (1295 288)  LC_0 Logic Functioning bit
 (45 0)  (1297 288)  (1297 288)  LC_0 Logic Functioning bit
 (27 1)  (1279 289)  (1279 289)  routing T_24_18.lc_trk_g1_1 <X> T_24_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 289)  (1281 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 289)  (1283 289)  routing T_24_18.lc_trk_g2_3 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (1288 289)  (1288 289)  LC_0 Logic Functioning bit
 (38 1)  (1290 289)  (1290 289)  LC_0 Logic Functioning bit
 (45 1)  (1297 289)  (1297 289)  LC_0 Logic Functioning bit
 (48 1)  (1300 289)  (1300 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1252 290)  (1252 290)  routing T_24_18.lc_trk_g3_1 <X> T_24_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 290)  (1254 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (3 2)  (1255 290)  (1255 290)  routing T_24_18.sp12_v_t_23 <X> T_24_18.sp12_h_l_23
 (0 3)  (1252 291)  (1252 291)  routing T_24_18.lc_trk_g3_1 <X> T_24_18.wire_logic_cluster/lc_7/clk
 (2 3)  (1254 291)  (1254 291)  routing T_24_18.lc_trk_g3_1 <X> T_24_18.wire_logic_cluster/lc_7/clk
 (15 4)  (1267 292)  (1267 292)  routing T_24_18.lft_op_1 <X> T_24_18.lc_trk_g1_1
 (17 4)  (1269 292)  (1269 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1270 292)  (1270 292)  routing T_24_18.lft_op_1 <X> T_24_18.lc_trk_g1_1
 (8 5)  (1260 293)  (1260 293)  routing T_24_18.sp4_h_l_41 <X> T_24_18.sp4_v_b_4
 (9 5)  (1261 293)  (1261 293)  routing T_24_18.sp4_h_l_41 <X> T_24_18.sp4_v_b_4
 (14 6)  (1266 294)  (1266 294)  routing T_24_18.sp4_v_t_1 <X> T_24_18.lc_trk_g1_4
 (14 7)  (1266 295)  (1266 295)  routing T_24_18.sp4_v_t_1 <X> T_24_18.lc_trk_g1_4
 (16 7)  (1268 295)  (1268 295)  routing T_24_18.sp4_v_t_1 <X> T_24_18.lc_trk_g1_4
 (17 7)  (1269 295)  (1269 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 8)  (1274 296)  (1274 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1275 296)  (1275 296)  routing T_24_18.sp12_v_b_11 <X> T_24_18.lc_trk_g2_3
 (17 12)  (1269 300)  (1269 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (1252 302)  (1252 302)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 302)  (1253 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (1257 302)  (1257 302)  routing T_24_18.sp4_v_b_9 <X> T_24_18.sp4_h_l_44
 (12 14)  (1264 302)  (1264 302)  routing T_24_18.sp4_v_t_40 <X> T_24_18.sp4_h_l_46
 (15 14)  (1267 302)  (1267 302)  routing T_24_18.sp4_h_l_16 <X> T_24_18.lc_trk_g3_5
 (16 14)  (1268 302)  (1268 302)  routing T_24_18.sp4_h_l_16 <X> T_24_18.lc_trk_g3_5
 (17 14)  (1269 302)  (1269 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (1252 303)  (1252 303)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 303)  (1253 303)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_7/s_r
 (11 15)  (1263 303)  (1263 303)  routing T_24_18.sp4_v_t_40 <X> T_24_18.sp4_h_l_46
 (13 15)  (1265 303)  (1265 303)  routing T_24_18.sp4_v_t_40 <X> T_24_18.sp4_h_l_46
 (18 15)  (1270 303)  (1270 303)  routing T_24_18.sp4_h_l_16 <X> T_24_18.lc_trk_g3_5


RAM_Tile_25_18

 (0 0)  (1306 288)  (1306 288)  Negative Clock bit

 (4 0)  (1310 288)  (1310 288)  routing T_25_18.sp4_v_t_41 <X> T_25_18.sp4_v_b_0
 (6 0)  (1312 288)  (1312 288)  routing T_25_18.sp4_v_t_41 <X> T_25_18.sp4_v_b_0
 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (9 2)  (1315 290)  (1315 290)  routing T_25_18.sp4_v_b_1 <X> T_25_18.sp4_h_l_36
 (14 3)  (1320 291)  (1320 291)  routing T_25_18.sp4_r_v_b_28 <X> T_25_18.lc_trk_g0_4
 (17 3)  (1323 291)  (1323 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (11 4)  (1317 292)  (1317 292)  routing T_25_18.sp4_v_t_44 <X> T_25_18.sp4_v_b_5
 (13 4)  (1319 292)  (1319 292)  routing T_25_18.sp4_v_t_44 <X> T_25_18.sp4_v_b_5
 (27 4)  (1333 292)  (1333 292)  routing T_25_18.lc_trk_g3_4 <X> T_25_18.wire_bram/ram/WDATA_5
 (28 4)  (1334 292)  (1334 292)  routing T_25_18.lc_trk_g3_4 <X> T_25_18.wire_bram/ram/WDATA_5
 (29 4)  (1335 292)  (1335 292)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_5
 (30 4)  (1336 292)  (1336 292)  routing T_25_18.lc_trk_g3_4 <X> T_25_18.wire_bram/ram/WDATA_5
 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (39 5)  (1345 293)  (1345 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (3 7)  (1309 295)  (1309 295)  routing T_25_18.sp12_h_l_23 <X> T_25_18.sp12_v_t_23
 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (16 8)  (1322 296)  (1322 296)  routing T_25_18.sp4_v_b_33 <X> T_25_18.lc_trk_g2_1
 (17 8)  (1323 296)  (1323 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1324 296)  (1324 296)  routing T_25_18.sp4_v_b_33 <X> T_25_18.lc_trk_g2_1
 (9 9)  (1315 297)  (1315 297)  routing T_25_18.sp4_v_t_42 <X> T_25_18.sp4_v_b_7
 (18 9)  (1324 297)  (1324 297)  routing T_25_18.sp4_v_b_33 <X> T_25_18.lc_trk_g2_1
 (4 12)  (1310 300)  (1310 300)  routing T_25_18.sp4_v_t_36 <X> T_25_18.sp4_v_b_9
 (6 12)  (1312 300)  (1312 300)  routing T_25_18.sp4_v_t_36 <X> T_25_18.sp4_v_b_9
 (28 12)  (1334 300)  (1334 300)  routing T_25_18.lc_trk_g2_1 <X> T_25_18.wire_bram/ram/WDATA_1
 (29 12)  (1335 300)  (1335 300)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_1
 (39 12)  (1345 300)  (1345 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (9 13)  (1315 301)  (1315 301)  routing T_25_18.sp4_v_t_47 <X> T_25_18.sp4_v_b_10
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g0_4 <X> T_25_18.wire_bram/ram/WE
 (3 15)  (1309 303)  (1309 303)  routing T_25_18.sp12_h_l_22 <X> T_25_18.sp12_v_t_22
 (16 15)  (1322 303)  (1322 303)  routing T_25_18.sp12_v_b_12 <X> T_25_18.lc_trk_g3_4
 (17 15)  (1323 303)  (1323 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_26_18

 (8 1)  (1356 289)  (1356 289)  routing T_26_18.sp4_h_l_42 <X> T_26_18.sp4_v_b_1
 (9 1)  (1357 289)  (1357 289)  routing T_26_18.sp4_h_l_42 <X> T_26_18.sp4_v_b_1
 (10 1)  (1358 289)  (1358 289)  routing T_26_18.sp4_h_l_42 <X> T_26_18.sp4_v_b_1
 (19 2)  (1367 290)  (1367 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 7)  (1351 295)  (1351 295)  routing T_26_18.sp12_h_l_23 <X> T_26_18.sp12_v_t_23
 (13 10)  (1361 298)  (1361 298)  routing T_26_18.sp4_v_b_8 <X> T_26_18.sp4_v_t_45
 (8 11)  (1356 299)  (1356 299)  routing T_26_18.sp4_h_l_42 <X> T_26_18.sp4_v_t_42


IO_Tile_0_17

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_2_17

 (3 14)  (75 286)  (75 286)  routing T_2_17.sp12_h_r_1 <X> T_2_17.sp12_v_t_22
 (3 15)  (75 287)  (75 287)  routing T_2_17.sp12_h_r_1 <X> T_2_17.sp12_v_t_22


LogicTile_6_17

 (19 6)  (307 278)  (307 278)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_7_17

 (8 4)  (350 276)  (350 276)  routing T_7_17.sp4_v_b_10 <X> T_7_17.sp4_h_r_4
 (9 4)  (351 276)  (351 276)  routing T_7_17.sp4_v_b_10 <X> T_7_17.sp4_h_r_4
 (10 4)  (352 276)  (352 276)  routing T_7_17.sp4_v_b_10 <X> T_7_17.sp4_h_r_4


LogicTile_9_17

 (21 0)  (459 272)  (459 272)  routing T_9_17.wire_logic_cluster/lc_3/out <X> T_9_17.lc_trk_g0_3
 (22 0)  (460 272)  (460 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (460 273)  (460 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (461 273)  (461 273)  routing T_9_17.sp4_v_b_18 <X> T_9_17.lc_trk_g0_2
 (24 1)  (462 273)  (462 273)  routing T_9_17.sp4_v_b_18 <X> T_9_17.lc_trk_g0_2
 (0 2)  (438 274)  (438 274)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (438 275)  (438 275)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 3)  (440 275)  (440 275)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (8 4)  (446 276)  (446 276)  routing T_9_17.sp4_v_b_10 <X> T_9_17.sp4_h_r_4
 (9 4)  (447 276)  (447 276)  routing T_9_17.sp4_v_b_10 <X> T_9_17.sp4_h_r_4
 (10 4)  (448 276)  (448 276)  routing T_9_17.sp4_v_b_10 <X> T_9_17.sp4_h_r_4
 (15 4)  (453 276)  (453 276)  routing T_9_17.sp12_h_r_1 <X> T_9_17.lc_trk_g1_1
 (17 4)  (455 276)  (455 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (456 276)  (456 276)  routing T_9_17.sp12_h_r_1 <X> T_9_17.lc_trk_g1_1
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 276)  (461 276)  routing T_9_17.sp4_h_r_3 <X> T_9_17.lc_trk_g1_3
 (24 4)  (462 276)  (462 276)  routing T_9_17.sp4_h_r_3 <X> T_9_17.lc_trk_g1_3
 (28 4)  (466 276)  (466 276)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 276)  (468 276)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 276)  (471 276)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 276)  (472 276)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (38 4)  (476 276)  (476 276)  LC_2 Logic Functioning bit
 (39 4)  (477 276)  (477 276)  LC_2 Logic Functioning bit
 (45 4)  (483 276)  (483 276)  LC_2 Logic Functioning bit
 (47 4)  (485 276)  (485 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (18 5)  (456 277)  (456 277)  routing T_9_17.sp12_h_r_1 <X> T_9_17.lc_trk_g1_1
 (21 5)  (459 277)  (459 277)  routing T_9_17.sp4_h_r_3 <X> T_9_17.lc_trk_g1_3
 (22 5)  (460 277)  (460 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (461 277)  (461 277)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g1_2
 (24 5)  (462 277)  (462 277)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g1_2
 (25 5)  (463 277)  (463 277)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g1_2
 (26 5)  (464 277)  (464 277)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 277)  (466 277)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 277)  (469 277)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 277)  (470 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (473 277)  (473 277)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.input_2_2
 (36 5)  (474 277)  (474 277)  LC_2 Logic Functioning bit
 (38 5)  (476 277)  (476 277)  LC_2 Logic Functioning bit
 (39 5)  (477 277)  (477 277)  LC_2 Logic Functioning bit
 (43 5)  (481 277)  (481 277)  LC_2 Logic Functioning bit
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 278)  (471 278)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 278)  (473 278)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.input_2_3
 (43 6)  (481 278)  (481 278)  LC_3 Logic Functioning bit
 (45 6)  (483 278)  (483 278)  LC_3 Logic Functioning bit
 (22 7)  (460 279)  (460 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (462 279)  (462 279)  routing T_9_17.bot_op_6 <X> T_9_17.lc_trk_g1_6
 (26 7)  (464 279)  (464 279)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 279)  (467 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 279)  (468 279)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 279)  (469 279)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 279)  (470 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (472 279)  (472 279)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.input_2_3
 (35 7)  (473 279)  (473 279)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.input_2_3
 (37 7)  (475 279)  (475 279)  LC_3 Logic Functioning bit
 (39 7)  (477 279)  (477 279)  LC_3 Logic Functioning bit
 (40 7)  (478 279)  (478 279)  LC_3 Logic Functioning bit
 (42 7)  (480 279)  (480 279)  LC_3 Logic Functioning bit
 (43 7)  (481 279)  (481 279)  LC_3 Logic Functioning bit
 (51 7)  (489 279)  (489 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (453 280)  (453 280)  routing T_9_17.sp4_h_r_25 <X> T_9_17.lc_trk_g2_1
 (16 8)  (454 280)  (454 280)  routing T_9_17.sp4_h_r_25 <X> T_9_17.lc_trk_g2_1
 (17 8)  (455 280)  (455 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (463 280)  (463 280)  routing T_9_17.sp4_v_b_26 <X> T_9_17.lc_trk_g2_2
 (28 8)  (466 280)  (466 280)  routing T_9_17.lc_trk_g2_1 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 280)  (472 280)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 280)  (474 280)  LC_4 Logic Functioning bit
 (38 8)  (476 280)  (476 280)  LC_4 Logic Functioning bit
 (41 8)  (479 280)  (479 280)  LC_4 Logic Functioning bit
 (43 8)  (481 280)  (481 280)  LC_4 Logic Functioning bit
 (18 9)  (456 281)  (456 281)  routing T_9_17.sp4_h_r_25 <X> T_9_17.lc_trk_g2_1
 (22 9)  (460 281)  (460 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (461 281)  (461 281)  routing T_9_17.sp4_v_b_26 <X> T_9_17.lc_trk_g2_2
 (26 9)  (464 281)  (464 281)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 281)  (465 281)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 281)  (467 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 281)  (469 281)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 281)  (475 281)  LC_4 Logic Functioning bit
 (39 9)  (477 281)  (477 281)  LC_4 Logic Functioning bit
 (41 9)  (479 281)  (479 281)  LC_4 Logic Functioning bit
 (43 9)  (481 281)  (481 281)  LC_4 Logic Functioning bit
 (4 10)  (442 282)  (442 282)  routing T_9_17.sp4_h_r_0 <X> T_9_17.sp4_v_t_43
 (6 10)  (444 282)  (444 282)  routing T_9_17.sp4_h_r_0 <X> T_9_17.sp4_v_t_43
 (14 10)  (452 282)  (452 282)  routing T_9_17.rgt_op_4 <X> T_9_17.lc_trk_g2_4
 (16 10)  (454 282)  (454 282)  routing T_9_17.sp12_v_b_21 <X> T_9_17.lc_trk_g2_5
 (17 10)  (455 282)  (455 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (28 10)  (466 282)  (466 282)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 282)  (468 282)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 282)  (472 282)  routing T_9_17.lc_trk_g1_1 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 282)  (474 282)  LC_5 Logic Functioning bit
 (37 10)  (475 282)  (475 282)  LC_5 Logic Functioning bit
 (41 10)  (479 282)  (479 282)  LC_5 Logic Functioning bit
 (43 10)  (481 282)  (481 282)  LC_5 Logic Functioning bit
 (50 10)  (488 282)  (488 282)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (443 283)  (443 283)  routing T_9_17.sp4_h_r_0 <X> T_9_17.sp4_v_t_43
 (15 11)  (453 283)  (453 283)  routing T_9_17.rgt_op_4 <X> T_9_17.lc_trk_g2_4
 (17 11)  (455 283)  (455 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (456 283)  (456 283)  routing T_9_17.sp12_v_b_21 <X> T_9_17.lc_trk_g2_5
 (36 11)  (474 283)  (474 283)  LC_5 Logic Functioning bit
 (37 11)  (475 283)  (475 283)  LC_5 Logic Functioning bit
 (41 11)  (479 283)  (479 283)  LC_5 Logic Functioning bit
 (43 11)  (481 283)  (481 283)  LC_5 Logic Functioning bit
 (46 11)  (484 283)  (484 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (453 284)  (453 284)  routing T_9_17.sp4_v_t_28 <X> T_9_17.lc_trk_g3_1
 (16 12)  (454 284)  (454 284)  routing T_9_17.sp4_v_t_28 <X> T_9_17.lc_trk_g3_1
 (17 12)  (455 284)  (455 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (463 284)  (463 284)  routing T_9_17.wire_logic_cluster/lc_2/out <X> T_9_17.lc_trk_g3_2
 (22 13)  (460 285)  (460 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_10_17

 (10 0)  (502 272)  (502 272)  routing T_10_17.sp4_v_t_45 <X> T_10_17.sp4_h_r_1
 (27 0)  (519 272)  (519 272)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 272)  (522 272)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 272)  (526 272)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (37 0)  (529 272)  (529 272)  LC_0 Logic Functioning bit
 (39 0)  (531 272)  (531 272)  LC_0 Logic Functioning bit
 (43 0)  (535 272)  (535 272)  LC_0 Logic Functioning bit
 (45 0)  (537 272)  (537 272)  LC_0 Logic Functioning bit
 (46 0)  (538 272)  (538 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (539 272)  (539 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (518 273)  (518 273)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 273)  (520 273)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 273)  (521 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 273)  (522 273)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 273)  (524 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (525 273)  (525 273)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.input_2_0
 (34 1)  (526 273)  (526 273)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.input_2_0
 (35 1)  (527 273)  (527 273)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.input_2_0
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (37 1)  (529 273)  (529 273)  LC_0 Logic Functioning bit
 (38 1)  (530 273)  (530 273)  LC_0 Logic Functioning bit
 (39 1)  (531 273)  (531 273)  LC_0 Logic Functioning bit
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 274)  (506 274)  routing T_10_17.sp4_v_t_1 <X> T_10_17.lc_trk_g0_4
 (17 2)  (509 274)  (509 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (517 274)  (517 274)  routing T_10_17.wire_logic_cluster/lc_6/out <X> T_10_17.lc_trk_g0_6
 (14 3)  (506 275)  (506 275)  routing T_10_17.sp4_v_t_1 <X> T_10_17.lc_trk_g0_4
 (16 3)  (508 275)  (508 275)  routing T_10_17.sp4_v_t_1 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (510 275)  (510 275)  routing T_10_17.sp4_r_v_b_29 <X> T_10_17.lc_trk_g0_5
 (22 3)  (514 275)  (514 275)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (9 4)  (501 276)  (501 276)  routing T_10_17.sp4_v_t_41 <X> T_10_17.sp4_h_r_4
 (14 4)  (506 276)  (506 276)  routing T_10_17.wire_logic_cluster/lc_0/out <X> T_10_17.lc_trk_g1_0
 (27 4)  (519 276)  (519 276)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 276)  (520 276)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 276)  (523 276)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (527 276)  (527 276)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.input_2_2
 (36 4)  (528 276)  (528 276)  LC_2 Logic Functioning bit
 (41 4)  (533 276)  (533 276)  LC_2 Logic Functioning bit
 (43 4)  (535 276)  (535 276)  LC_2 Logic Functioning bit
 (45 4)  (537 276)  (537 276)  LC_2 Logic Functioning bit
 (4 5)  (496 277)  (496 277)  routing T_10_17.sp4_v_t_47 <X> T_10_17.sp4_h_r_3
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (518 277)  (518 277)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 277)  (520 277)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 277)  (522 277)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 277)  (524 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (525 277)  (525 277)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.input_2_2
 (35 5)  (527 277)  (527 277)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.input_2_2
 (37 5)  (529 277)  (529 277)  LC_2 Logic Functioning bit
 (41 5)  (533 277)  (533 277)  LC_2 Logic Functioning bit
 (43 5)  (535 277)  (535 277)  LC_2 Logic Functioning bit
 (53 5)  (545 277)  (545 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (506 278)  (506 278)  routing T_10_17.wire_logic_cluster/lc_4/out <X> T_10_17.lc_trk_g1_4
 (17 6)  (509 278)  (509 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 278)  (510 278)  routing T_10_17.wire_logic_cluster/lc_5/out <X> T_10_17.lc_trk_g1_5
 (19 6)  (511 278)  (511 278)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (514 279)  (514 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (517 279)  (517 279)  routing T_10_17.sp4_r_v_b_30 <X> T_10_17.lc_trk_g1_6
 (27 8)  (519 280)  (519 280)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 280)  (523 280)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 280)  (526 280)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 280)  (527 280)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.input_2_4
 (36 8)  (528 280)  (528 280)  LC_4 Logic Functioning bit
 (37 8)  (529 280)  (529 280)  LC_4 Logic Functioning bit
 (39 8)  (531 280)  (531 280)  LC_4 Logic Functioning bit
 (43 8)  (535 280)  (535 280)  LC_4 Logic Functioning bit
 (45 8)  (537 280)  (537 280)  LC_4 Logic Functioning bit
 (51 8)  (543 280)  (543 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (514 281)  (514 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (518 281)  (518 281)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 281)  (520 281)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 281)  (522 281)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 281)  (524 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (527 281)  (527 281)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.input_2_4
 (36 9)  (528 281)  (528 281)  LC_4 Logic Functioning bit
 (37 9)  (529 281)  (529 281)  LC_4 Logic Functioning bit
 (38 9)  (530 281)  (530 281)  LC_4 Logic Functioning bit
 (39 9)  (531 281)  (531 281)  LC_4 Logic Functioning bit
 (4 10)  (496 282)  (496 282)  routing T_10_17.sp4_h_r_6 <X> T_10_17.sp4_v_t_43
 (21 10)  (513 282)  (513 282)  routing T_10_17.wire_logic_cluster/lc_7/out <X> T_10_17.lc_trk_g2_7
 (22 10)  (514 282)  (514 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (518 282)  (518 282)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 282)  (520 282)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 282)  (521 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 282)  (523 282)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 282)  (526 282)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 282)  (528 282)  LC_5 Logic Functioning bit
 (37 10)  (529 282)  (529 282)  LC_5 Logic Functioning bit
 (39 10)  (531 282)  (531 282)  LC_5 Logic Functioning bit
 (43 10)  (535 282)  (535 282)  LC_5 Logic Functioning bit
 (45 10)  (537 282)  (537 282)  LC_5 Logic Functioning bit
 (48 10)  (540 282)  (540 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (5 11)  (497 283)  (497 283)  routing T_10_17.sp4_h_r_6 <X> T_10_17.sp4_v_t_43
 (15 11)  (507 283)  (507 283)  routing T_10_17.tnr_op_4 <X> T_10_17.lc_trk_g2_4
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (515 283)  (515 283)  routing T_10_17.sp12_v_t_21 <X> T_10_17.lc_trk_g2_6
 (25 11)  (517 283)  (517 283)  routing T_10_17.sp12_v_t_21 <X> T_10_17.lc_trk_g2_6
 (26 11)  (518 283)  (518 283)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 283)  (519 283)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 283)  (521 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 283)  (522 283)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 283)  (524 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (525 283)  (525 283)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.input_2_5
 (34 11)  (526 283)  (526 283)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.input_2_5
 (35 11)  (527 283)  (527 283)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.input_2_5
 (36 11)  (528 283)  (528 283)  LC_5 Logic Functioning bit
 (37 11)  (529 283)  (529 283)  LC_5 Logic Functioning bit
 (38 11)  (530 283)  (530 283)  LC_5 Logic Functioning bit
 (39 11)  (531 283)  (531 283)  LC_5 Logic Functioning bit
 (51 11)  (543 283)  (543 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (3 12)  (495 284)  (495 284)  routing T_10_17.sp12_v_t_22 <X> T_10_17.sp12_h_r_1
 (5 12)  (497 284)  (497 284)  routing T_10_17.sp4_v_t_44 <X> T_10_17.sp4_h_r_9
 (21 12)  (513 284)  (513 284)  routing T_10_17.sp4_h_r_35 <X> T_10_17.lc_trk_g3_3
 (22 12)  (514 284)  (514 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 284)  (515 284)  routing T_10_17.sp4_h_r_35 <X> T_10_17.lc_trk_g3_3
 (24 12)  (516 284)  (516 284)  routing T_10_17.sp4_h_r_35 <X> T_10_17.lc_trk_g3_3
 (25 12)  (517 284)  (517 284)  routing T_10_17.wire_logic_cluster/lc_2/out <X> T_10_17.lc_trk_g3_2
 (27 12)  (519 284)  (519 284)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 284)  (520 284)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 284)  (522 284)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (527 284)  (527 284)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.input_2_6
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (42 12)  (534 284)  (534 284)  LC_6 Logic Functioning bit
 (43 12)  (535 284)  (535 284)  LC_6 Logic Functioning bit
 (45 12)  (537 284)  (537 284)  LC_6 Logic Functioning bit
 (52 12)  (544 284)  (544 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (514 285)  (514 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 285)  (518 285)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 285)  (520 285)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 285)  (524 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (527 285)  (527 285)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.input_2_6
 (42 13)  (534 285)  (534 285)  LC_6 Logic Functioning bit
 (43 13)  (535 285)  (535 285)  LC_6 Logic Functioning bit
 (14 14)  (506 286)  (506 286)  routing T_10_17.sp4_v_b_36 <X> T_10_17.lc_trk_g3_4
 (25 14)  (517 286)  (517 286)  routing T_10_17.sp4_v_b_30 <X> T_10_17.lc_trk_g3_6
 (26 14)  (518 286)  (518 286)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 286)  (521 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 286)  (522 286)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 286)  (523 286)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 286)  (525 286)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 286)  (527 286)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.input_2_7
 (36 14)  (528 286)  (528 286)  LC_7 Logic Functioning bit
 (37 14)  (529 286)  (529 286)  LC_7 Logic Functioning bit
 (38 14)  (530 286)  (530 286)  LC_7 Logic Functioning bit
 (42 14)  (534 286)  (534 286)  LC_7 Logic Functioning bit
 (45 14)  (537 286)  (537 286)  LC_7 Logic Functioning bit
 (52 14)  (544 286)  (544 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (506 287)  (506 287)  routing T_10_17.sp4_v_b_36 <X> T_10_17.lc_trk_g3_4
 (16 15)  (508 287)  (508 287)  routing T_10_17.sp4_v_b_36 <X> T_10_17.lc_trk_g3_4
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (514 287)  (514 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (515 287)  (515 287)  routing T_10_17.sp4_v_b_30 <X> T_10_17.lc_trk_g3_6
 (26 15)  (518 287)  (518 287)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 287)  (519 287)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 287)  (520 287)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 287)  (521 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (524 287)  (524 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (525 287)  (525 287)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.input_2_7
 (35 15)  (527 287)  (527 287)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.input_2_7
 (36 15)  (528 287)  (528 287)  LC_7 Logic Functioning bit
 (37 15)  (529 287)  (529 287)  LC_7 Logic Functioning bit
 (42 15)  (534 287)  (534 287)  LC_7 Logic Functioning bit
 (43 15)  (535 287)  (535 287)  LC_7 Logic Functioning bit


LogicTile_11_17

 (2 0)  (548 272)  (548 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (11 0)  (557 272)  (557 272)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_v_b_2
 (12 0)  (558 272)  (558 272)  routing T_11_17.sp4_v_t_39 <X> T_11_17.sp4_h_r_2
 (13 0)  (559 272)  (559 272)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_v_b_2
 (16 0)  (562 272)  (562 272)  routing T_11_17.sp12_h_r_9 <X> T_11_17.lc_trk_g0_1
 (17 0)  (563 272)  (563 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (25 0)  (571 272)  (571 272)  routing T_11_17.wire_logic_cluster/lc_2/out <X> T_11_17.lc_trk_g0_2
 (26 0)  (572 272)  (572 272)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 272)  (573 272)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 272)  (574 272)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 272)  (576 272)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 272)  (580 272)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (17 1)  (563 273)  (563 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (573 273)  (573 273)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 273)  (576 273)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (40 1)  (586 273)  (586 273)  LC_0 Logic Functioning bit
 (42 1)  (588 273)  (588 273)  LC_0 Logic Functioning bit
 (47 1)  (593 273)  (593 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (555 274)  (555 274)  routing T_11_17.sp4_v_b_1 <X> T_11_17.sp4_h_l_36
 (14 2)  (560 274)  (560 274)  routing T_11_17.sp4_v_t_1 <X> T_11_17.lc_trk_g0_4
 (15 2)  (561 274)  (561 274)  routing T_11_17.bot_op_5 <X> T_11_17.lc_trk_g0_5
 (17 2)  (563 274)  (563 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (567 274)  (567 274)  routing T_11_17.lft_op_7 <X> T_11_17.lc_trk_g0_7
 (22 2)  (568 274)  (568 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (570 274)  (570 274)  routing T_11_17.lft_op_7 <X> T_11_17.lc_trk_g0_7
 (26 2)  (572 274)  (572 274)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 274)  (576 274)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 274)  (580 274)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (14 3)  (560 275)  (560 275)  routing T_11_17.sp4_v_t_1 <X> T_11_17.lc_trk_g0_4
 (16 3)  (562 275)  (562 275)  routing T_11_17.sp4_v_t_1 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 275)  (569 275)  routing T_11_17.sp4_v_b_22 <X> T_11_17.lc_trk_g0_6
 (24 3)  (570 275)  (570 275)  routing T_11_17.sp4_v_b_22 <X> T_11_17.lc_trk_g0_6
 (26 3)  (572 275)  (572 275)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 275)  (576 275)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 275)  (577 275)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 275)  (578 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (579 275)  (579 275)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.input_2_1
 (34 3)  (580 275)  (580 275)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.input_2_1
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (38 3)  (584 275)  (584 275)  LC_1 Logic Functioning bit
 (40 3)  (586 275)  (586 275)  LC_1 Logic Functioning bit
 (42 3)  (588 275)  (588 275)  LC_1 Logic Functioning bit
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (11 4)  (557 276)  (557 276)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_b_5
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 276)  (570 276)  routing T_11_17.top_op_3 <X> T_11_17.lc_trk_g1_3
 (25 4)  (571 276)  (571 276)  routing T_11_17.sp12_h_r_2 <X> T_11_17.lc_trk_g1_2
 (28 4)  (574 276)  (574 276)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 276)  (577 276)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 276)  (579 276)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 276)  (581 276)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.input_2_2
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (41 4)  (587 276)  (587 276)  LC_2 Logic Functioning bit
 (43 4)  (589 276)  (589 276)  LC_2 Logic Functioning bit
 (45 4)  (591 276)  (591 276)  LC_2 Logic Functioning bit
 (8 5)  (554 277)  (554 277)  routing T_11_17.sp4_v_t_36 <X> T_11_17.sp4_v_b_4
 (10 5)  (556 277)  (556 277)  routing T_11_17.sp4_v_t_36 <X> T_11_17.sp4_v_b_4
 (21 5)  (567 277)  (567 277)  routing T_11_17.top_op_3 <X> T_11_17.lc_trk_g1_3
 (22 5)  (568 277)  (568 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (570 277)  (570 277)  routing T_11_17.sp12_h_r_2 <X> T_11_17.lc_trk_g1_2
 (25 5)  (571 277)  (571 277)  routing T_11_17.sp12_h_r_2 <X> T_11_17.lc_trk_g1_2
 (26 5)  (572 277)  (572 277)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 277)  (576 277)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 277)  (577 277)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 277)  (578 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (580 277)  (580 277)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.input_2_2
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (40 5)  (586 277)  (586 277)  LC_2 Logic Functioning bit
 (42 5)  (588 277)  (588 277)  LC_2 Logic Functioning bit
 (52 5)  (598 277)  (598 277)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (15 6)  (561 278)  (561 278)  routing T_11_17.sp4_h_r_5 <X> T_11_17.lc_trk_g1_5
 (16 6)  (562 278)  (562 278)  routing T_11_17.sp4_h_r_5 <X> T_11_17.lc_trk_g1_5
 (17 6)  (563 278)  (563 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (573 278)  (573 278)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 278)  (574 278)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 278)  (577 278)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (581 278)  (581 278)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.input_2_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (41 6)  (587 278)  (587 278)  LC_3 Logic Functioning bit
 (43 6)  (589 278)  (589 278)  LC_3 Logic Functioning bit
 (45 6)  (591 278)  (591 278)  LC_3 Logic Functioning bit
 (52 6)  (598 278)  (598 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (554 279)  (554 279)  routing T_11_17.sp4_h_l_41 <X> T_11_17.sp4_v_t_41
 (18 7)  (564 279)  (564 279)  routing T_11_17.sp4_h_r_5 <X> T_11_17.lc_trk_g1_5
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (569 279)  (569 279)  routing T_11_17.sp4_h_r_6 <X> T_11_17.lc_trk_g1_6
 (24 7)  (570 279)  (570 279)  routing T_11_17.sp4_h_r_6 <X> T_11_17.lc_trk_g1_6
 (25 7)  (571 279)  (571 279)  routing T_11_17.sp4_h_r_6 <X> T_11_17.lc_trk_g1_6
 (26 7)  (572 279)  (572 279)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 279)  (573 279)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 279)  (574 279)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 279)  (576 279)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 279)  (578 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (579 279)  (579 279)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.input_2_3
 (34 7)  (580 279)  (580 279)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.input_2_3
 (37 7)  (583 279)  (583 279)  LC_3 Logic Functioning bit
 (41 7)  (587 279)  (587 279)  LC_3 Logic Functioning bit
 (43 7)  (589 279)  (589 279)  LC_3 Logic Functioning bit
 (4 8)  (550 280)  (550 280)  routing T_11_17.sp4_v_t_47 <X> T_11_17.sp4_v_b_6
 (6 8)  (552 280)  (552 280)  routing T_11_17.sp4_v_t_47 <X> T_11_17.sp4_v_b_6
 (8 8)  (554 280)  (554 280)  routing T_11_17.sp4_v_b_7 <X> T_11_17.sp4_h_r_7
 (9 8)  (555 280)  (555 280)  routing T_11_17.sp4_v_b_7 <X> T_11_17.sp4_h_r_7
 (11 8)  (557 280)  (557 280)  routing T_11_17.sp4_h_r_3 <X> T_11_17.sp4_v_b_8
 (22 8)  (568 280)  (568 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (569 280)  (569 280)  routing T_11_17.sp12_v_b_11 <X> T_11_17.lc_trk_g2_3
 (25 8)  (571 280)  (571 280)  routing T_11_17.sp4_h_r_34 <X> T_11_17.lc_trk_g2_2
 (26 8)  (572 280)  (572 280)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 280)  (573 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 280)  (574 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 280)  (576 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 280)  (579 280)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 280)  (580 280)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 280)  (581 280)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_4
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (46 8)  (592 280)  (592 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (569 281)  (569 281)  routing T_11_17.sp4_h_r_34 <X> T_11_17.lc_trk_g2_2
 (24 9)  (570 281)  (570 281)  routing T_11_17.sp4_h_r_34 <X> T_11_17.lc_trk_g2_2
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 281)  (577 281)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 281)  (578 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 281)  (579 281)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_4
 (35 9)  (581 281)  (581 281)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.input_2_4
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (38 9)  (584 281)  (584 281)  LC_4 Logic Functioning bit
 (41 9)  (587 281)  (587 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit
 (13 10)  (559 282)  (559 282)  routing T_11_17.sp4_h_r_8 <X> T_11_17.sp4_v_t_45
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (569 282)  (569 282)  routing T_11_17.sp4_v_b_47 <X> T_11_17.lc_trk_g2_7
 (24 10)  (570 282)  (570 282)  routing T_11_17.sp4_v_b_47 <X> T_11_17.lc_trk_g2_7
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 282)  (579 282)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (37 10)  (583 282)  (583 282)  LC_5 Logic Functioning bit
 (38 10)  (584 282)  (584 282)  LC_5 Logic Functioning bit
 (39 10)  (585 282)  (585 282)  LC_5 Logic Functioning bit
 (41 10)  (587 282)  (587 282)  LC_5 Logic Functioning bit
 (43 10)  (589 282)  (589 282)  LC_5 Logic Functioning bit
 (53 10)  (599 282)  (599 282)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (12 11)  (558 283)  (558 283)  routing T_11_17.sp4_h_r_8 <X> T_11_17.sp4_v_t_45
 (14 11)  (560 283)  (560 283)  routing T_11_17.sp4_h_l_17 <X> T_11_17.lc_trk_g2_4
 (15 11)  (561 283)  (561 283)  routing T_11_17.sp4_h_l_17 <X> T_11_17.lc_trk_g2_4
 (16 11)  (562 283)  (562 283)  routing T_11_17.sp4_h_l_17 <X> T_11_17.lc_trk_g2_4
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (570 283)  (570 283)  routing T_11_17.tnl_op_6 <X> T_11_17.lc_trk_g2_6
 (25 11)  (571 283)  (571 283)  routing T_11_17.tnl_op_6 <X> T_11_17.lc_trk_g2_6
 (26 11)  (572 283)  (572 283)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 283)  (573 283)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 283)  (582 283)  LC_5 Logic Functioning bit
 (38 11)  (584 283)  (584 283)  LC_5 Logic Functioning bit
 (21 12)  (567 284)  (567 284)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g3_3
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (38 12)  (584 284)  (584 284)  LC_6 Logic Functioning bit
 (41 12)  (587 284)  (587 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (47 12)  (593 284)  (593 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (572 285)  (572 285)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 285)  (573 285)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 285)  (574 285)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (39 13)  (585 285)  (585 285)  LC_6 Logic Functioning bit
 (41 13)  (587 285)  (587 285)  LC_6 Logic Functioning bit
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit
 (14 14)  (560 286)  (560 286)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g3_4
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (574 286)  (574 286)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 286)  (576 286)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 286)  (582 286)  LC_7 Logic Functioning bit
 (37 14)  (583 286)  (583 286)  LC_7 Logic Functioning bit
 (38 14)  (584 286)  (584 286)  LC_7 Logic Functioning bit
 (39 14)  (585 286)  (585 286)  LC_7 Logic Functioning bit
 (41 14)  (587 286)  (587 286)  LC_7 Logic Functioning bit
 (43 14)  (589 286)  (589 286)  LC_7 Logic Functioning bit
 (51 14)  (597 286)  (597 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 287)  (577 287)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 287)  (582 287)  LC_7 Logic Functioning bit
 (38 15)  (584 287)  (584 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (15 0)  (615 272)  (615 272)  routing T_12_17.sp4_v_b_17 <X> T_12_17.lc_trk_g0_1
 (16 0)  (616 272)  (616 272)  routing T_12_17.sp4_v_b_17 <X> T_12_17.lc_trk_g0_1
 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (621 272)  (621 272)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g0_3
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (626 272)  (626 272)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (37 0)  (637 272)  (637 272)  LC_0 Logic Functioning bit
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (39 0)  (639 272)  (639 272)  LC_0 Logic Functioning bit
 (41 0)  (641 272)  (641 272)  LC_0 Logic Functioning bit
 (43 0)  (643 272)  (643 272)  LC_0 Logic Functioning bit
 (9 1)  (609 273)  (609 273)  routing T_12_17.sp4_v_t_36 <X> T_12_17.sp4_v_b_1
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 273)  (623 273)  routing T_12_17.sp4_v_b_18 <X> T_12_17.lc_trk_g0_2
 (24 1)  (624 273)  (624 273)  routing T_12_17.sp4_v_b_18 <X> T_12_17.lc_trk_g0_2
 (26 1)  (626 273)  (626 273)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 273)  (627 273)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 273)  (628 273)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (38 1)  (638 273)  (638 273)  LC_0 Logic Functioning bit
 (47 1)  (647 273)  (647 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 274)  (614 274)  routing T_12_17.sp4_h_l_1 <X> T_12_17.lc_trk_g0_4
 (21 2)  (621 274)  (621 274)  routing T_12_17.sp4_h_l_2 <X> T_12_17.lc_trk_g0_7
 (22 2)  (622 274)  (622 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (623 274)  (623 274)  routing T_12_17.sp4_h_l_2 <X> T_12_17.lc_trk_g0_7
 (24 2)  (624 274)  (624 274)  routing T_12_17.sp4_h_l_2 <X> T_12_17.lc_trk_g0_7
 (26 2)  (626 274)  (626 274)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (41 2)  (641 274)  (641 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (15 3)  (615 275)  (615 275)  routing T_12_17.sp4_h_l_1 <X> T_12_17.lc_trk_g0_4
 (16 3)  (616 275)  (616 275)  routing T_12_17.sp4_h_l_1 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (626 275)  (626 275)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (41 3)  (641 275)  (641 275)  LC_1 Logic Functioning bit
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (3 4)  (603 276)  (603 276)  routing T_12_17.sp12_v_t_23 <X> T_12_17.sp12_h_r_0
 (12 4)  (612 276)  (612 276)  routing T_12_17.sp4_v_t_40 <X> T_12_17.sp4_h_r_5
 (19 4)  (619 276)  (619 276)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 276)  (630 276)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (45 4)  (645 276)  (645 276)  LC_2 Logic Functioning bit
 (48 4)  (648 276)  (648 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (40 5)  (640 277)  (640 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (19 6)  (619 278)  (619 278)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (621 278)  (621 278)  routing T_12_17.wire_logic_cluster/lc_7/out <X> T_12_17.lc_trk_g1_7
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 278)  (625 278)  routing T_12_17.sp4_h_l_11 <X> T_12_17.lc_trk_g1_6
 (26 6)  (626 278)  (626 278)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 278)  (633 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (37 6)  (637 278)  (637 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (42 6)  (642 278)  (642 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (14 7)  (614 279)  (614 279)  routing T_12_17.sp4_r_v_b_28 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (623 279)  (623 279)  routing T_12_17.sp4_h_l_11 <X> T_12_17.lc_trk_g1_6
 (24 7)  (624 279)  (624 279)  routing T_12_17.sp4_h_l_11 <X> T_12_17.lc_trk_g1_6
 (25 7)  (625 279)  (625 279)  routing T_12_17.sp4_h_l_11 <X> T_12_17.lc_trk_g1_6
 (26 7)  (626 279)  (626 279)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 279)  (632 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 279)  (635 279)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.input_2_3
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (52 7)  (652 279)  (652 279)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (9 8)  (609 280)  (609 280)  routing T_12_17.sp4_v_t_42 <X> T_12_17.sp4_h_r_7
 (15 8)  (615 280)  (615 280)  routing T_12_17.sp4_h_r_25 <X> T_12_17.lc_trk_g2_1
 (16 8)  (616 280)  (616 280)  routing T_12_17.sp4_h_r_25 <X> T_12_17.lc_trk_g2_1
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (623 280)  (623 280)  routing T_12_17.sp4_h_r_27 <X> T_12_17.lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.sp4_h_r_27 <X> T_12_17.lc_trk_g2_3
 (25 8)  (625 280)  (625 280)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g2_2
 (26 8)  (626 280)  (626 280)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 280)  (628 280)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 280)  (633 280)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 280)  (634 280)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (37 8)  (637 280)  (637 280)  LC_4 Logic Functioning bit
 (38 8)  (638 280)  (638 280)  LC_4 Logic Functioning bit
 (39 8)  (639 280)  (639 280)  LC_4 Logic Functioning bit
 (41 8)  (641 280)  (641 280)  LC_4 Logic Functioning bit
 (43 8)  (643 280)  (643 280)  LC_4 Logic Functioning bit
 (16 9)  (616 281)  (616 281)  routing T_12_17.sp12_v_b_8 <X> T_12_17.lc_trk_g2_0
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (618 281)  (618 281)  routing T_12_17.sp4_h_r_25 <X> T_12_17.lc_trk_g2_1
 (21 9)  (621 281)  (621 281)  routing T_12_17.sp4_h_r_27 <X> T_12_17.lc_trk_g2_3
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (626 281)  (626 281)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 281)  (627 281)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 281)  (628 281)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (38 9)  (638 281)  (638 281)  LC_4 Logic Functioning bit
 (14 10)  (614 282)  (614 282)  routing T_12_17.sp4_v_t_17 <X> T_12_17.lc_trk_g2_4
 (21 10)  (621 282)  (621 282)  routing T_12_17.wire_logic_cluster/lc_7/out <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (628 282)  (628 282)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 282)  (631 282)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 282)  (634 282)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 282)  (636 282)  LC_5 Logic Functioning bit
 (37 10)  (637 282)  (637 282)  LC_5 Logic Functioning bit
 (41 10)  (641 282)  (641 282)  LC_5 Logic Functioning bit
 (43 10)  (643 282)  (643 282)  LC_5 Logic Functioning bit
 (47 10)  (647 282)  (647 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (650 282)  (650 282)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (616 283)  (616 283)  routing T_12_17.sp4_v_t_17 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (623 283)  (623 283)  routing T_12_17.sp4_h_r_30 <X> T_12_17.lc_trk_g2_6
 (24 11)  (624 283)  (624 283)  routing T_12_17.sp4_h_r_30 <X> T_12_17.lc_trk_g2_6
 (25 11)  (625 283)  (625 283)  routing T_12_17.sp4_h_r_30 <X> T_12_17.lc_trk_g2_6
 (30 11)  (630 283)  (630 283)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 283)  (631 283)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 283)  (636 283)  LC_5 Logic Functioning bit
 (37 11)  (637 283)  (637 283)  LC_5 Logic Functioning bit
 (41 11)  (641 283)  (641 283)  LC_5 Logic Functioning bit
 (43 11)  (643 283)  (643 283)  LC_5 Logic Functioning bit
 (15 12)  (615 284)  (615 284)  routing T_12_17.sp4_h_r_33 <X> T_12_17.lc_trk_g3_1
 (16 12)  (616 284)  (616 284)  routing T_12_17.sp4_h_r_33 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.sp4_h_r_33 <X> T_12_17.lc_trk_g3_1
 (26 12)  (626 284)  (626 284)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 284)  (627 284)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (41 12)  (641 284)  (641 284)  LC_6 Logic Functioning bit
 (43 12)  (643 284)  (643 284)  LC_6 Logic Functioning bit
 (45 12)  (645 284)  (645 284)  LC_6 Logic Functioning bit
 (8 13)  (608 285)  (608 285)  routing T_12_17.sp4_h_r_10 <X> T_12_17.sp4_v_b_10
 (14 13)  (614 285)  (614 285)  routing T_12_17.sp4_r_v_b_40 <X> T_12_17.lc_trk_g3_0
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (624 285)  (624 285)  routing T_12_17.tnl_op_2 <X> T_12_17.lc_trk_g3_2
 (25 13)  (625 285)  (625 285)  routing T_12_17.tnl_op_2 <X> T_12_17.lc_trk_g3_2
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 285)  (632 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (635 285)  (635 285)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.input_2_6
 (36 13)  (636 285)  (636 285)  LC_6 Logic Functioning bit
 (40 13)  (640 285)  (640 285)  LC_6 Logic Functioning bit
 (42 13)  (642 285)  (642 285)  LC_6 Logic Functioning bit
 (46 13)  (646 285)  (646 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (12 14)  (612 286)  (612 286)  routing T_12_17.sp4_v_t_46 <X> T_12_17.sp4_h_l_46
 (21 14)  (621 286)  (621 286)  routing T_12_17.sp4_h_r_39 <X> T_12_17.lc_trk_g3_7
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (623 286)  (623 286)  routing T_12_17.sp4_h_r_39 <X> T_12_17.lc_trk_g3_7
 (24 14)  (624 286)  (624 286)  routing T_12_17.sp4_h_r_39 <X> T_12_17.lc_trk_g3_7
 (26 14)  (626 286)  (626 286)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 286)  (628 286)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 286)  (630 286)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 286)  (633 286)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 286)  (635 286)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_7
 (36 14)  (636 286)  (636 286)  LC_7 Logic Functioning bit
 (37 14)  (637 286)  (637 286)  LC_7 Logic Functioning bit
 (38 14)  (638 286)  (638 286)  LC_7 Logic Functioning bit
 (42 14)  (642 286)  (642 286)  LC_7 Logic Functioning bit
 (45 14)  (645 286)  (645 286)  LC_7 Logic Functioning bit
 (47 14)  (647 286)  (647 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (651 286)  (651 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (652 286)  (652 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (11 15)  (611 287)  (611 287)  routing T_12_17.sp4_v_t_46 <X> T_12_17.sp4_h_l_46
 (14 15)  (614 287)  (614 287)  routing T_12_17.sp4_h_l_17 <X> T_12_17.lc_trk_g3_4
 (15 15)  (615 287)  (615 287)  routing T_12_17.sp4_h_l_17 <X> T_12_17.lc_trk_g3_4
 (16 15)  (616 287)  (616 287)  routing T_12_17.sp4_h_l_17 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (627 287)  (627 287)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 287)  (630 287)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 287)  (632 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (633 287)  (633 287)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_7
 (35 15)  (635 287)  (635 287)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_7
 (37 15)  (637 287)  (637 287)  LC_7 Logic Functioning bit
 (42 15)  (642 287)  (642 287)  LC_7 Logic Functioning bit
 (48 15)  (648 287)  (648 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (653 287)  (653 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_17

 (4 0)  (658 272)  (658 272)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_v_b_0
 (6 0)  (660 272)  (660 272)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_v_b_0
 (11 0)  (665 272)  (665 272)  routing T_13_17.sp4_h_l_45 <X> T_13_17.sp4_v_b_2
 (13 0)  (667 272)  (667 272)  routing T_13_17.sp4_h_l_45 <X> T_13_17.sp4_v_b_2
 (14 0)  (668 272)  (668 272)  routing T_13_17.wire_logic_cluster/lc_0/out <X> T_13_17.lc_trk_g0_0
 (15 0)  (669 272)  (669 272)  routing T_13_17.sp4_h_l_4 <X> T_13_17.lc_trk_g0_1
 (16 0)  (670 272)  (670 272)  routing T_13_17.sp4_h_l_4 <X> T_13_17.lc_trk_g0_1
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (672 272)  (672 272)  routing T_13_17.sp4_h_l_4 <X> T_13_17.lc_trk_g0_1
 (25 0)  (679 272)  (679 272)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g0_2
 (26 0)  (680 272)  (680 272)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 272)  (682 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (42 0)  (696 272)  (696 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (44 0)  (698 272)  (698 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (12 1)  (666 273)  (666 273)  routing T_13_17.sp4_h_l_45 <X> T_13_17.sp4_v_b_2
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (672 273)  (672 273)  routing T_13_17.sp4_h_l_4 <X> T_13_17.lc_trk_g0_1
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (680 273)  (680 273)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 273)  (681 273)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (46 1)  (700 273)  (700 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (50 1)  (704 273)  (704 273)  Carry_In_Mux bit 

 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (666 274)  (666 274)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_h_l_39
 (13 2)  (667 274)  (667 274)  routing T_13_17.sp4_v_b_2 <X> T_13_17.sp4_v_t_39
 (14 2)  (668 274)  (668 274)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g0_4
 (25 2)  (679 274)  (679 274)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g0_6
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (39 2)  (693 274)  (693 274)  LC_1 Logic Functioning bit
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (44 2)  (698 274)  (698 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (47 2)  (701 274)  (701 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (13 3)  (667 275)  (667 275)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_h_l_39
 (15 3)  (669 275)  (669 275)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g0_4
 (16 3)  (670 275)  (670 275)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 275)  (677 275)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g0_6
 (24 3)  (678 275)  (678 275)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g0_6
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 275)  (681 275)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 275)  (686 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (687 275)  (687 275)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_1
 (34 3)  (688 275)  (688 275)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_1
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (41 3)  (695 275)  (695 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (0 4)  (654 276)  (654 276)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 4)  (655 276)  (655 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (669 276)  (669 276)  routing T_13_17.sp4_h_r_1 <X> T_13_17.lc_trk_g1_1
 (16 4)  (670 276)  (670 276)  routing T_13_17.sp4_h_r_1 <X> T_13_17.lc_trk_g1_1
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (675 276)  (675 276)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 276)  (680 276)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (44 4)  (698 276)  (698 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (0 5)  (654 277)  (654 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 5)  (655 277)  (655 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (18 5)  (672 277)  (672 277)  routing T_13_17.sp4_h_r_1 <X> T_13_17.lc_trk_g1_1
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 277)  (689 277)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.input_2_2
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (53 5)  (707 277)  (707 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (16 6)  (670 278)  (670 278)  routing T_13_17.sp4_v_b_13 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.sp4_v_b_13 <X> T_13_17.lc_trk_g1_5
 (21 6)  (675 278)  (675 278)  routing T_13_17.sp4_h_l_2 <X> T_13_17.lc_trk_g1_7
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (677 278)  (677 278)  routing T_13_17.sp4_h_l_2 <X> T_13_17.lc_trk_g1_7
 (24 6)  (678 278)  (678 278)  routing T_13_17.sp4_h_l_2 <X> T_13_17.lc_trk_g1_7
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (39 6)  (693 278)  (693 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (44 6)  (698 278)  (698 278)  LC_3 Logic Functioning bit
 (45 6)  (699 278)  (699 278)  LC_3 Logic Functioning bit
 (4 7)  (658 279)  (658 279)  routing T_13_17.sp4_v_b_10 <X> T_13_17.sp4_h_l_38
 (18 7)  (672 279)  (672 279)  routing T_13_17.sp4_v_b_13 <X> T_13_17.lc_trk_g1_5
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 279)  (682 279)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (687 279)  (687 279)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_3
 (34 7)  (688 279)  (688 279)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_3
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (42 7)  (696 279)  (696 279)  LC_3 Logic Functioning bit
 (53 7)  (707 279)  (707 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (12 8)  (666 280)  (666 280)  routing T_13_17.sp4_h_l_40 <X> T_13_17.sp4_h_r_8
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 280)  (677 280)  routing T_13_17.sp4_v_t_30 <X> T_13_17.lc_trk_g2_3
 (24 8)  (678 280)  (678 280)  routing T_13_17.sp4_v_t_30 <X> T_13_17.lc_trk_g2_3
 (27 8)  (681 280)  (681 280)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (689 280)  (689 280)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.input_2_4
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (42 8)  (696 280)  (696 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (44 8)  (698 280)  (698 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (47 8)  (701 280)  (701 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (4 9)  (658 281)  (658 281)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_h_r_6
 (13 9)  (667 281)  (667 281)  routing T_13_17.sp4_h_l_40 <X> T_13_17.sp4_h_r_8
 (27 9)  (681 281)  (681 281)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 281)  (686 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (25 10)  (679 282)  (679 282)  routing T_13_17.wire_logic_cluster/lc_6/out <X> T_13_17.lc_trk_g2_6
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 282)  (682 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (44 10)  (698 282)  (698 282)  LC_5 Logic Functioning bit
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (51 10)  (705 282)  (705 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (681 283)  (681 283)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 283)  (682 283)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (687 283)  (687 283)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_5
 (34 11)  (688 283)  (688 283)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_5
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (10 12)  (664 284)  (664 284)  routing T_13_17.sp4_v_t_40 <X> T_13_17.sp4_h_r_10
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g3_1
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (680 284)  (680 284)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 284)  (681 284)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 284)  (682 284)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (689 284)  (689 284)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_6
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (39 12)  (693 284)  (693 284)  LC_6 Logic Functioning bit
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (42 12)  (696 284)  (696 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (44 12)  (698 284)  (698 284)  LC_6 Logic Functioning bit
 (45 12)  (699 284)  (699 284)  LC_6 Logic Functioning bit
 (53 12)  (707 284)  (707 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (3 13)  (657 285)  (657 285)  routing T_13_17.sp12_h_l_22 <X> T_13_17.sp12_h_r_1
 (14 13)  (668 285)  (668 285)  routing T_13_17.sp4_r_v_b_40 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (19 13)  (673 285)  (673 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (675 285)  (675 285)  routing T_13_17.sp4_r_v_b_43 <X> T_13_17.lc_trk_g3_3
 (26 13)  (680 285)  (680 285)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 285)  (681 285)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 285)  (686 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 285)  (687 285)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_6
 (35 13)  (689 285)  (689 285)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_6
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (4 14)  (658 286)  (658 286)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44
 (6 14)  (660 286)  (660 286)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.wire_logic_cluster/lc_5/out <X> T_13_17.lc_trk_g3_5
 (21 14)  (675 286)  (675 286)  routing T_13_17.sp4_v_t_26 <X> T_13_17.lc_trk_g3_7
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 286)  (677 286)  routing T_13_17.sp4_v_t_26 <X> T_13_17.lc_trk_g3_7
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (44 14)  (698 286)  (698 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (5 15)  (659 287)  (659 287)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (675 287)  (675 287)  routing T_13_17.sp4_v_t_26 <X> T_13_17.lc_trk_g3_7
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (679 287)  (679 287)  routing T_13_17.sp4_r_v_b_46 <X> T_13_17.lc_trk_g3_6
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 287)  (684 287)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (687 287)  (687 287)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_7
 (34 15)  (688 287)  (688 287)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_7
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit
 (46 15)  (700 287)  (700 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_17

 (14 0)  (722 272)  (722 272)  routing T_14_17.sp4_h_l_5 <X> T_14_17.lc_trk_g0_0
 (21 0)  (729 272)  (729 272)  routing T_14_17.sp4_h_r_19 <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 272)  (731 272)  routing T_14_17.sp4_h_r_19 <X> T_14_17.lc_trk_g0_3
 (24 0)  (732 272)  (732 272)  routing T_14_17.sp4_h_r_19 <X> T_14_17.lc_trk_g0_3
 (26 0)  (734 272)  (734 272)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (41 0)  (749 272)  (749 272)  LC_0 Logic Functioning bit
 (43 0)  (751 272)  (751 272)  LC_0 Logic Functioning bit
 (14 1)  (722 273)  (722 273)  routing T_14_17.sp4_h_l_5 <X> T_14_17.lc_trk_g0_0
 (15 1)  (723 273)  (723 273)  routing T_14_17.sp4_h_l_5 <X> T_14_17.lc_trk_g0_0
 (16 1)  (724 273)  (724 273)  routing T_14_17.sp4_h_l_5 <X> T_14_17.lc_trk_g0_0
 (17 1)  (725 273)  (725 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (729 273)  (729 273)  routing T_14_17.sp4_h_r_19 <X> T_14_17.lc_trk_g0_3
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 273)  (739 273)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (41 1)  (749 273)  (749 273)  LC_0 Logic Functioning bit
 (43 1)  (751 273)  (751 273)  LC_0 Logic Functioning bit
 (46 1)  (754 273)  (754 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 274)  (722 274)  routing T_14_17.sp4_h_l_9 <X> T_14_17.lc_trk_g0_4
 (15 2)  (723 274)  (723 274)  routing T_14_17.sp4_h_r_21 <X> T_14_17.lc_trk_g0_5
 (16 2)  (724 274)  (724 274)  routing T_14_17.sp4_h_r_21 <X> T_14_17.lc_trk_g0_5
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (726 274)  (726 274)  routing T_14_17.sp4_h_r_21 <X> T_14_17.lc_trk_g0_5
 (19 2)  (727 274)  (727 274)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (26 2)  (734 274)  (734 274)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 274)  (735 274)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (14 3)  (722 275)  (722 275)  routing T_14_17.sp4_h_l_9 <X> T_14_17.lc_trk_g0_4
 (15 3)  (723 275)  (723 275)  routing T_14_17.sp4_h_l_9 <X> T_14_17.lc_trk_g0_4
 (16 3)  (724 275)  (724 275)  routing T_14_17.sp4_h_l_9 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (726 275)  (726 275)  routing T_14_17.sp4_h_r_21 <X> T_14_17.lc_trk_g0_5
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 275)  (735 275)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (8 4)  (716 276)  (716 276)  routing T_14_17.sp4_h_l_45 <X> T_14_17.sp4_h_r_4
 (10 4)  (718 276)  (718 276)  routing T_14_17.sp4_h_l_45 <X> T_14_17.sp4_h_r_4
 (15 4)  (723 276)  (723 276)  routing T_14_17.sp4_h_r_9 <X> T_14_17.lc_trk_g1_1
 (16 4)  (724 276)  (724 276)  routing T_14_17.sp4_h_r_9 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (726 276)  (726 276)  routing T_14_17.sp4_h_r_9 <X> T_14_17.lc_trk_g1_1
 (21 4)  (729 276)  (729 276)  routing T_14_17.sp4_v_b_3 <X> T_14_17.lc_trk_g1_3
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (731 276)  (731 276)  routing T_14_17.sp4_v_b_3 <X> T_14_17.lc_trk_g1_3
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 276)  (738 276)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (47 4)  (755 276)  (755 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (758 276)  (758 276)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (720 277)  (720 277)  routing T_14_17.sp4_h_r_5 <X> T_14_17.sp4_v_b_5
 (15 5)  (723 277)  (723 277)  routing T_14_17.sp4_v_t_5 <X> T_14_17.lc_trk_g1_0
 (16 5)  (724 277)  (724 277)  routing T_14_17.sp4_v_t_5 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (731 277)  (731 277)  routing T_14_17.sp12_h_r_10 <X> T_14_17.lc_trk_g1_2
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (41 5)  (749 277)  (749 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (3 6)  (711 278)  (711 278)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_v_t_23
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (731 278)  (731 278)  routing T_14_17.sp12_h_r_23 <X> T_14_17.lc_trk_g1_7
 (25 6)  (733 278)  (733 278)  routing T_14_17.sp4_h_l_11 <X> T_14_17.lc_trk_g1_6
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (41 6)  (749 278)  (749 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (45 6)  (753 278)  (753 278)  LC_3 Logic Functioning bit
 (46 6)  (754 278)  (754 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (755 278)  (755 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (759 278)  (759 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (761 278)  (761 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (3 7)  (711 279)  (711 279)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_v_t_23
 (12 7)  (720 279)  (720 279)  routing T_14_17.sp4_h_l_40 <X> T_14_17.sp4_v_t_40
 (21 7)  (729 279)  (729 279)  routing T_14_17.sp12_h_r_23 <X> T_14_17.lc_trk_g1_7
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (731 279)  (731 279)  routing T_14_17.sp4_h_l_11 <X> T_14_17.lc_trk_g1_6
 (24 7)  (732 279)  (732 279)  routing T_14_17.sp4_h_l_11 <X> T_14_17.lc_trk_g1_6
 (25 7)  (733 279)  (733 279)  routing T_14_17.sp4_h_l_11 <X> T_14_17.lc_trk_g1_6
 (26 7)  (734 279)  (734 279)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 279)  (735 279)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 279)  (740 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (741 279)  (741 279)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_3
 (34 7)  (742 279)  (742 279)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_3
 (35 7)  (743 279)  (743 279)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_3
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (40 7)  (748 279)  (748 279)  LC_3 Logic Functioning bit
 (42 7)  (750 279)  (750 279)  LC_3 Logic Functioning bit
 (47 7)  (755 279)  (755 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (756 279)  (756 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (759 279)  (759 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (6 8)  (714 280)  (714 280)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_b_6
 (25 8)  (733 280)  (733 280)  routing T_14_17.sp4_h_r_42 <X> T_14_17.lc_trk_g2_2
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 280)  (743 280)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_4
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (43 8)  (751 280)  (751 280)  LC_4 Logic Functioning bit
 (46 8)  (754 280)  (754 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (4 9)  (712 281)  (712 281)  routing T_14_17.sp4_v_t_36 <X> T_14_17.sp4_h_r_6
 (13 9)  (721 281)  (721 281)  routing T_14_17.sp4_v_t_38 <X> T_14_17.sp4_h_r_8
 (15 9)  (723 281)  (723 281)  routing T_14_17.sp4_v_t_29 <X> T_14_17.lc_trk_g2_0
 (16 9)  (724 281)  (724 281)  routing T_14_17.sp4_v_t_29 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (731 281)  (731 281)  routing T_14_17.sp4_h_r_42 <X> T_14_17.lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.sp4_h_r_42 <X> T_14_17.lc_trk_g2_2
 (25 9)  (733 281)  (733 281)  routing T_14_17.sp4_h_r_42 <X> T_14_17.lc_trk_g2_2
 (26 9)  (734 281)  (734 281)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 281)  (740 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 281)  (741 281)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_4
 (34 9)  (742 281)  (742 281)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_4
 (35 9)  (743 281)  (743 281)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_4
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (41 9)  (749 281)  (749 281)  LC_4 Logic Functioning bit
 (43 9)  (751 281)  (751 281)  LC_4 Logic Functioning bit
 (3 10)  (711 282)  (711 282)  routing T_14_17.sp12_h_r_1 <X> T_14_17.sp12_h_l_22
 (5 10)  (713 282)  (713 282)  routing T_14_17.sp4_h_r_3 <X> T_14_17.sp4_h_l_43
 (14 10)  (722 282)  (722 282)  routing T_14_17.sp4_v_t_17 <X> T_14_17.lc_trk_g2_4
 (19 10)  (727 282)  (727 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (3 11)  (711 283)  (711 283)  routing T_14_17.sp12_h_r_1 <X> T_14_17.sp12_h_l_22
 (4 11)  (712 283)  (712 283)  routing T_14_17.sp4_h_r_3 <X> T_14_17.sp4_h_l_43
 (16 11)  (724 283)  (724 283)  routing T_14_17.sp4_v_t_17 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 283)  (735 283)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (39 11)  (747 283)  (747 283)  LC_5 Logic Functioning bit
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (43 11)  (751 283)  (751 283)  LC_5 Logic Functioning bit
 (14 12)  (722 284)  (722 284)  routing T_14_17.rgt_op_0 <X> T_14_17.lc_trk_g3_0
 (16 12)  (724 284)  (724 284)  routing T_14_17.sp12_v_t_14 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (50 12)  (758 284)  (758 284)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (723 285)  (723 285)  routing T_14_17.rgt_op_0 <X> T_14_17.lc_trk_g3_0
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (726 285)  (726 285)  routing T_14_17.sp12_v_t_14 <X> T_14_17.lc_trk_g3_1
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 285)  (735 285)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (52 13)  (760 285)  (760 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (6 14)  (714 286)  (714 286)  routing T_14_17.sp4_v_b_6 <X> T_14_17.sp4_v_t_44
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (729 286)  (729 286)  routing T_14_17.sp4_v_t_18 <X> T_14_17.lc_trk_g3_7
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (731 286)  (731 286)  routing T_14_17.sp4_v_t_18 <X> T_14_17.lc_trk_g3_7
 (28 14)  (736 286)  (736 286)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (743 286)  (743 286)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_7
 (5 15)  (713 287)  (713 287)  routing T_14_17.sp4_v_b_6 <X> T_14_17.sp4_v_t_44
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 287)  (733 287)  routing T_14_17.sp4_r_v_b_46 <X> T_14_17.lc_trk_g3_6
 (27 15)  (735 287)  (735 287)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 287)  (736 287)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 287)  (740 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (741 287)  (741 287)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_7
 (34 15)  (742 287)  (742 287)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_7
 (35 15)  (743 287)  (743 287)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.input_2_7
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (46 15)  (754 287)  (754 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_17

 (8 0)  (770 272)  (770 272)  routing T_15_17.sp4_v_b_7 <X> T_15_17.sp4_h_r_1
 (9 0)  (771 272)  (771 272)  routing T_15_17.sp4_v_b_7 <X> T_15_17.sp4_h_r_1
 (10 0)  (772 272)  (772 272)  routing T_15_17.sp4_v_b_7 <X> T_15_17.sp4_h_r_1
 (14 0)  (776 272)  (776 272)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g0_0
 (16 0)  (778 272)  (778 272)  routing T_15_17.sp12_h_r_9 <X> T_15_17.lc_trk_g0_1
 (17 0)  (779 272)  (779 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (21 0)  (783 272)  (783 272)  routing T_15_17.sp4_h_r_11 <X> T_15_17.lc_trk_g0_3
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (785 272)  (785 272)  routing T_15_17.sp4_h_r_11 <X> T_15_17.lc_trk_g0_3
 (24 0)  (786 272)  (786 272)  routing T_15_17.sp4_h_r_11 <X> T_15_17.lc_trk_g0_3
 (25 0)  (787 272)  (787 272)  routing T_15_17.sp4_v_b_10 <X> T_15_17.lc_trk_g0_2
 (27 0)  (789 272)  (789 272)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (38 0)  (800 272)  (800 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (40 0)  (802 272)  (802 272)  LC_0 Logic Functioning bit
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (42 0)  (804 272)  (804 272)  LC_0 Logic Functioning bit
 (43 0)  (805 272)  (805 272)  LC_0 Logic Functioning bit
 (52 0)  (814 272)  (814 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (770 273)  (770 273)  routing T_15_17.sp4_h_l_36 <X> T_15_17.sp4_v_b_1
 (9 1)  (771 273)  (771 273)  routing T_15_17.sp4_h_l_36 <X> T_15_17.sp4_v_b_1
 (14 1)  (776 273)  (776 273)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g0_0
 (15 1)  (777 273)  (777 273)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g0_0
 (16 1)  (778 273)  (778 273)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g0_0
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (785 273)  (785 273)  routing T_15_17.sp4_v_b_10 <X> T_15_17.lc_trk_g0_2
 (25 1)  (787 273)  (787 273)  routing T_15_17.sp4_v_b_10 <X> T_15_17.lc_trk_g0_2
 (26 1)  (788 273)  (788 273)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 273)  (789 273)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 273)  (792 273)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (38 1)  (800 273)  (800 273)  LC_0 Logic Functioning bit
 (40 1)  (802 273)  (802 273)  LC_0 Logic Functioning bit
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (42 1)  (804 273)  (804 273)  LC_0 Logic Functioning bit
 (43 1)  (805 273)  (805 273)  LC_0 Logic Functioning bit
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 274)  (776 274)  routing T_15_17.sp4_h_l_1 <X> T_15_17.lc_trk_g0_4
 (21 2)  (783 274)  (783 274)  routing T_15_17.sp4_v_b_15 <X> T_15_17.lc_trk_g0_7
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 274)  (785 274)  routing T_15_17.sp4_v_b_15 <X> T_15_17.lc_trk_g0_7
 (28 2)  (790 274)  (790 274)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 274)  (792 274)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 274)  (795 274)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 274)  (796 274)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 274)  (797 274)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.input_2_1
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (37 2)  (799 274)  (799 274)  LC_1 Logic Functioning bit
 (38 2)  (800 274)  (800 274)  LC_1 Logic Functioning bit
 (4 3)  (766 275)  (766 275)  routing T_15_17.sp4_h_r_4 <X> T_15_17.sp4_h_l_37
 (6 3)  (768 275)  (768 275)  routing T_15_17.sp4_h_r_4 <X> T_15_17.sp4_h_l_37
 (15 3)  (777 275)  (777 275)  routing T_15_17.sp4_h_l_1 <X> T_15_17.lc_trk_g0_4
 (16 3)  (778 275)  (778 275)  routing T_15_17.sp4_h_l_1 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (783 275)  (783 275)  routing T_15_17.sp4_v_b_15 <X> T_15_17.lc_trk_g0_7
 (26 3)  (788 275)  (788 275)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 275)  (789 275)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 275)  (793 275)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 275)  (794 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (797 275)  (797 275)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.input_2_1
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (37 3)  (799 275)  (799 275)  LC_1 Logic Functioning bit
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (41 3)  (803 275)  (803 275)  LC_1 Logic Functioning bit
 (43 3)  (805 275)  (805 275)  LC_1 Logic Functioning bit
 (46 3)  (808 275)  (808 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (21 4)  (783 276)  (783 276)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 276)  (786 276)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g1_3
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 276)  (793 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 276)  (795 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (42 4)  (804 276)  (804 276)  LC_2 Logic Functioning bit
 (43 4)  (805 276)  (805 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (52 4)  (814 276)  (814 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (10 5)  (772 277)  (772 277)  routing T_15_17.sp4_h_r_11 <X> T_15_17.sp4_v_b_4
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (785 277)  (785 277)  routing T_15_17.sp12_h_r_10 <X> T_15_17.lc_trk_g1_2
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 277)  (794 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 277)  (795 277)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.input_2_2
 (35 5)  (797 277)  (797 277)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.input_2_2
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (43 5)  (805 277)  (805 277)  LC_2 Logic Functioning bit
 (53 5)  (815 277)  (815 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 278)  (780 278)  routing T_15_17.wire_logic_cluster/lc_5/out <X> T_15_17.lc_trk_g1_5
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 278)  (795 278)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 278)  (796 278)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 278)  (797 278)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (37 6)  (799 278)  (799 278)  LC_3 Logic Functioning bit
 (38 6)  (800 278)  (800 278)  LC_3 Logic Functioning bit
 (39 6)  (801 278)  (801 278)  LC_3 Logic Functioning bit
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (42 6)  (804 278)  (804 278)  LC_3 Logic Functioning bit
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (5 7)  (767 279)  (767 279)  routing T_15_17.sp4_h_l_38 <X> T_15_17.sp4_v_t_38
 (8 7)  (770 279)  (770 279)  routing T_15_17.sp4_v_b_1 <X> T_15_17.sp4_v_t_41
 (10 7)  (772 279)  (772 279)  routing T_15_17.sp4_v_b_1 <X> T_15_17.sp4_v_t_41
 (11 7)  (773 279)  (773 279)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_h_l_40
 (13 7)  (775 279)  (775 279)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_h_l_40
 (19 7)  (781 279)  (781 279)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (26 7)  (788 279)  (788 279)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 279)  (789 279)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 279)  (794 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (795 279)  (795 279)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_3
 (34 7)  (796 279)  (796 279)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_3
 (35 7)  (797 279)  (797 279)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_3
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (37 7)  (799 279)  (799 279)  LC_3 Logic Functioning bit
 (38 7)  (800 279)  (800 279)  LC_3 Logic Functioning bit
 (39 7)  (801 279)  (801 279)  LC_3 Logic Functioning bit
 (40 7)  (802 279)  (802 279)  LC_3 Logic Functioning bit
 (42 7)  (804 279)  (804 279)  LC_3 Logic Functioning bit
 (43 7)  (805 279)  (805 279)  LC_3 Logic Functioning bit
 (53 7)  (815 279)  (815 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 8)  (787 280)  (787 280)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g2_2
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 280)  (795 280)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (38 8)  (800 280)  (800 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (48 8)  (810 280)  (810 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (812 280)  (812 280)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (767 281)  (767 281)  routing T_15_17.sp4_h_r_6 <X> T_15_17.sp4_v_b_6
 (14 9)  (776 281)  (776 281)  routing T_15_17.sp4_r_v_b_32 <X> T_15_17.lc_trk_g2_0
 (17 9)  (779 281)  (779 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (790 281)  (790 281)  routing T_15_17.lc_trk_g2_0 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 281)  (792 281)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (38 9)  (800 281)  (800 281)  LC_4 Logic Functioning bit
 (51 9)  (813 281)  (813 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (766 282)  (766 282)  routing T_15_17.sp4_h_r_6 <X> T_15_17.sp4_v_t_43
 (13 10)  (775 282)  (775 282)  routing T_15_17.sp4_v_b_8 <X> T_15_17.sp4_v_t_45
 (14 10)  (776 282)  (776 282)  routing T_15_17.sp4_v_b_36 <X> T_15_17.lc_trk_g2_4
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 282)  (793 282)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 282)  (796 282)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (38 10)  (800 282)  (800 282)  LC_5 Logic Functioning bit
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (45 10)  (807 282)  (807 282)  LC_5 Logic Functioning bit
 (47 10)  (809 282)  (809 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (812 282)  (812 282)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (766 283)  (766 283)  routing T_15_17.sp4_h_r_10 <X> T_15_17.sp4_h_l_43
 (5 11)  (767 283)  (767 283)  routing T_15_17.sp4_h_r_6 <X> T_15_17.sp4_v_t_43
 (6 11)  (768 283)  (768 283)  routing T_15_17.sp4_h_r_10 <X> T_15_17.sp4_h_l_43
 (11 11)  (773 283)  (773 283)  routing T_15_17.sp4_h_r_0 <X> T_15_17.sp4_h_l_45
 (13 11)  (775 283)  (775 283)  routing T_15_17.sp4_h_r_0 <X> T_15_17.sp4_h_l_45
 (14 11)  (776 283)  (776 283)  routing T_15_17.sp4_v_b_36 <X> T_15_17.lc_trk_g2_4
 (16 11)  (778 283)  (778 283)  routing T_15_17.sp4_v_b_36 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (788 283)  (788 283)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (38 11)  (800 283)  (800 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (43 11)  (805 283)  (805 283)  LC_5 Logic Functioning bit
 (15 12)  (777 284)  (777 284)  routing T_15_17.sp4_h_r_33 <X> T_15_17.lc_trk_g3_1
 (16 12)  (778 284)  (778 284)  routing T_15_17.sp4_h_r_33 <X> T_15_17.lc_trk_g3_1
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (780 284)  (780 284)  routing T_15_17.sp4_h_r_33 <X> T_15_17.lc_trk_g3_1
 (21 12)  (783 284)  (783 284)  routing T_15_17.sp4_v_t_22 <X> T_15_17.lc_trk_g3_3
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 284)  (785 284)  routing T_15_17.sp4_v_t_22 <X> T_15_17.lc_trk_g3_3
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (38 12)  (800 284)  (800 284)  LC_6 Logic Functioning bit
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (43 12)  (805 284)  (805 284)  LC_6 Logic Functioning bit
 (15 13)  (777 285)  (777 285)  routing T_15_17.sp4_v_t_29 <X> T_15_17.lc_trk_g3_0
 (16 13)  (778 285)  (778 285)  routing T_15_17.sp4_v_t_29 <X> T_15_17.lc_trk_g3_0
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (783 285)  (783 285)  routing T_15_17.sp4_v_t_22 <X> T_15_17.lc_trk_g3_3
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 285)  (799 285)  LC_6 Logic Functioning bit
 (39 13)  (801 285)  (801 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (43 13)  (805 285)  (805 285)  LC_6 Logic Functioning bit
 (51 13)  (813 285)  (813 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (12 14)  (774 286)  (774 286)  routing T_15_17.sp4_v_b_11 <X> T_15_17.sp4_h_l_46
 (14 14)  (776 286)  (776 286)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g3_4
 (25 14)  (787 286)  (787 286)  routing T_15_17.rgt_op_6 <X> T_15_17.lc_trk_g3_6
 (26 14)  (788 286)  (788 286)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 286)  (796 286)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (37 14)  (799 286)  (799 286)  LC_7 Logic Functioning bit
 (38 14)  (800 286)  (800 286)  LC_7 Logic Functioning bit
 (39 14)  (801 286)  (801 286)  LC_7 Logic Functioning bit
 (40 14)  (802 286)  (802 286)  LC_7 Logic Functioning bit
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (42 14)  (804 286)  (804 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (14 15)  (776 287)  (776 287)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g3_4
 (15 15)  (777 287)  (777 287)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g3_4
 (16 15)  (778 287)  (778 287)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 287)  (786 287)  routing T_15_17.rgt_op_6 <X> T_15_17.lc_trk_g3_6
 (26 15)  (788 287)  (788 287)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 287)  (789 287)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 287)  (790 287)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 287)  (792 287)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (38 15)  (800 287)  (800 287)  LC_7 Logic Functioning bit
 (39 15)  (801 287)  (801 287)  LC_7 Logic Functioning bit
 (40 15)  (802 287)  (802 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit
 (47 15)  (809 287)  (809 287)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (48 15)  (810 287)  (810 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_17

 (22 0)  (838 272)  (838 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (842 272)  (842 272)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 272)  (843 272)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 272)  (844 272)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 272)  (846 272)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 272)  (850 272)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (37 0)  (853 272)  (853 272)  LC_0 Logic Functioning bit
 (38 0)  (854 272)  (854 272)  LC_0 Logic Functioning bit
 (39 0)  (855 272)  (855 272)  LC_0 Logic Functioning bit
 (41 0)  (857 272)  (857 272)  LC_0 Logic Functioning bit
 (43 0)  (859 272)  (859 272)  LC_0 Logic Functioning bit
 (45 0)  (861 272)  (861 272)  LC_0 Logic Functioning bit
 (6 1)  (822 273)  (822 273)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_h_r_0
 (21 1)  (837 273)  (837 273)  routing T_16_17.sp4_r_v_b_32 <X> T_16_17.lc_trk_g0_3
 (28 1)  (844 273)  (844 273)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 273)  (852 273)  LC_0 Logic Functioning bit
 (38 1)  (854 273)  (854 273)  LC_0 Logic Functioning bit
 (53 1)  (869 273)  (869 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (822 274)  (822 274)  routing T_16_17.sp4_v_b_9 <X> T_16_17.sp4_v_t_37
 (15 2)  (831 274)  (831 274)  routing T_16_17.lft_op_5 <X> T_16_17.lc_trk_g0_5
 (17 2)  (833 274)  (833 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 274)  (834 274)  routing T_16_17.lft_op_5 <X> T_16_17.lc_trk_g0_5
 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (842 274)  (842 274)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 274)  (843 274)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 274)  (846 274)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 274)  (847 274)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 274)  (849 274)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (38 2)  (854 274)  (854 274)  LC_1 Logic Functioning bit
 (41 2)  (857 274)  (857 274)  LC_1 Logic Functioning bit
 (43 2)  (859 274)  (859 274)  LC_1 Logic Functioning bit
 (5 3)  (821 275)  (821 275)  routing T_16_17.sp4_v_b_9 <X> T_16_17.sp4_v_t_37
 (10 3)  (826 275)  (826 275)  routing T_16_17.sp4_h_l_45 <X> T_16_17.sp4_v_t_36
 (13 3)  (829 275)  (829 275)  routing T_16_17.sp4_v_b_9 <X> T_16_17.sp4_h_l_39
 (21 3)  (837 275)  (837 275)  routing T_16_17.sp4_r_v_b_31 <X> T_16_17.lc_trk_g0_7
 (26 3)  (842 275)  (842 275)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 275)  (843 275)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 275)  (845 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 275)  (846 275)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 275)  (847 275)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 275)  (853 275)  LC_1 Logic Functioning bit
 (39 3)  (855 275)  (855 275)  LC_1 Logic Functioning bit
 (41 3)  (857 275)  (857 275)  LC_1 Logic Functioning bit
 (43 3)  (859 275)  (859 275)  LC_1 Logic Functioning bit
 (48 3)  (864 275)  (864 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (4 4)  (820 276)  (820 276)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_v_b_3
 (14 4)  (830 276)  (830 276)  routing T_16_17.wire_logic_cluster/lc_0/out <X> T_16_17.lc_trk_g1_0
 (15 4)  (831 276)  (831 276)  routing T_16_17.bot_op_1 <X> T_16_17.lc_trk_g1_1
 (17 4)  (833 276)  (833 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (837 276)  (837 276)  routing T_16_17.wire_logic_cluster/lc_3/out <X> T_16_17.lc_trk_g1_3
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (842 276)  (842 276)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 276)  (846 276)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 276)  (847 276)  routing T_16_17.lc_trk_g0_5 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (37 4)  (853 276)  (853 276)  LC_2 Logic Functioning bit
 (38 4)  (854 276)  (854 276)  LC_2 Logic Functioning bit
 (39 4)  (855 276)  (855 276)  LC_2 Logic Functioning bit
 (41 4)  (857 276)  (857 276)  LC_2 Logic Functioning bit
 (43 4)  (859 276)  (859 276)  LC_2 Logic Functioning bit
 (47 4)  (863 276)  (863 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (842 277)  (842 277)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 277)  (846 277)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 277)  (852 277)  LC_2 Logic Functioning bit
 (38 5)  (854 277)  (854 277)  LC_2 Logic Functioning bit
 (2 6)  (818 278)  (818 278)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (10 6)  (826 278)  (826 278)  routing T_16_17.sp4_v_b_11 <X> T_16_17.sp4_h_l_41
 (16 6)  (832 278)  (832 278)  routing T_16_17.sp12_h_r_13 <X> T_16_17.lc_trk_g1_5
 (17 6)  (833 278)  (833 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (838 278)  (838 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (839 278)  (839 278)  routing T_16_17.sp4_h_r_7 <X> T_16_17.lc_trk_g1_7
 (24 6)  (840 278)  (840 278)  routing T_16_17.sp4_h_r_7 <X> T_16_17.lc_trk_g1_7
 (25 6)  (841 278)  (841 278)  routing T_16_17.sp4_v_t_3 <X> T_16_17.lc_trk_g1_6
 (27 6)  (843 278)  (843 278)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 278)  (844 278)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 278)  (849 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 278)  (851 278)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.input_2_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (37 6)  (853 278)  (853 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (42 6)  (858 278)  (858 278)  LC_3 Logic Functioning bit
 (45 6)  (861 278)  (861 278)  LC_3 Logic Functioning bit
 (15 7)  (831 279)  (831 279)  routing T_16_17.bot_op_4 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (837 279)  (837 279)  routing T_16_17.sp4_h_r_7 <X> T_16_17.lc_trk_g1_7
 (22 7)  (838 279)  (838 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (839 279)  (839 279)  routing T_16_17.sp4_v_t_3 <X> T_16_17.lc_trk_g1_6
 (25 7)  (841 279)  (841 279)  routing T_16_17.sp4_v_t_3 <X> T_16_17.lc_trk_g1_6
 (26 7)  (842 279)  (842 279)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 279)  (846 279)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 279)  (848 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (849 279)  (849 279)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.input_2_3
 (35 7)  (851 279)  (851 279)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.input_2_3
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (42 7)  (858 279)  (858 279)  LC_3 Logic Functioning bit
 (53 7)  (869 279)  (869 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (8 8)  (824 280)  (824 280)  routing T_16_17.sp4_h_l_42 <X> T_16_17.sp4_h_r_7
 (12 8)  (828 280)  (828 280)  routing T_16_17.sp4_h_l_40 <X> T_16_17.sp4_h_r_8
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (844 280)  (844 280)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 280)  (847 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 280)  (850 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 280)  (853 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (39 8)  (855 280)  (855 280)  LC_4 Logic Functioning bit
 (41 8)  (857 280)  (857 280)  LC_4 Logic Functioning bit
 (42 8)  (858 280)  (858 280)  LC_4 Logic Functioning bit
 (43 8)  (859 280)  (859 280)  LC_4 Logic Functioning bit
 (51 8)  (867 280)  (867 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (821 281)  (821 281)  routing T_16_17.sp4_h_r_6 <X> T_16_17.sp4_v_b_6
 (8 9)  (824 281)  (824 281)  routing T_16_17.sp4_h_l_36 <X> T_16_17.sp4_v_b_7
 (9 9)  (825 281)  (825 281)  routing T_16_17.sp4_h_l_36 <X> T_16_17.sp4_v_b_7
 (10 9)  (826 281)  (826 281)  routing T_16_17.sp4_h_l_36 <X> T_16_17.sp4_v_b_7
 (13 9)  (829 281)  (829 281)  routing T_16_17.sp4_h_l_40 <X> T_16_17.sp4_h_r_8
 (21 9)  (837 281)  (837 281)  routing T_16_17.sp4_r_v_b_35 <X> T_16_17.lc_trk_g2_3
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 281)  (839 281)  routing T_16_17.sp4_h_l_15 <X> T_16_17.lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.sp4_h_l_15 <X> T_16_17.lc_trk_g2_2
 (25 9)  (841 281)  (841 281)  routing T_16_17.sp4_h_l_15 <X> T_16_17.lc_trk_g2_2
 (26 9)  (842 281)  (842 281)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 281)  (844 281)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 281)  (846 281)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 281)  (848 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (850 281)  (850 281)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.input_2_4
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (37 9)  (853 281)  (853 281)  LC_4 Logic Functioning bit
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (40 9)  (856 281)  (856 281)  LC_4 Logic Functioning bit
 (41 9)  (857 281)  (857 281)  LC_4 Logic Functioning bit
 (43 9)  (859 281)  (859 281)  LC_4 Logic Functioning bit
 (11 10)  (827 282)  (827 282)  routing T_16_17.sp4_h_l_38 <X> T_16_17.sp4_v_t_45
 (12 10)  (828 282)  (828 282)  routing T_16_17.sp4_v_b_8 <X> T_16_17.sp4_h_l_45
 (17 10)  (833 282)  (833 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 282)  (834 282)  routing T_16_17.wire_logic_cluster/lc_5/out <X> T_16_17.lc_trk_g2_5
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (841 282)  (841 282)  routing T_16_17.sp4_h_r_46 <X> T_16_17.lc_trk_g2_6
 (26 10)  (842 282)  (842 282)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 282)  (843 282)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 282)  (844 282)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 282)  (846 282)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 282)  (849 282)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 282)  (850 282)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (41 10)  (857 282)  (857 282)  LC_5 Logic Functioning bit
 (43 10)  (859 282)  (859 282)  LC_5 Logic Functioning bit
 (45 10)  (861 282)  (861 282)  LC_5 Logic Functioning bit
 (51 10)  (867 282)  (867 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (19 11)  (835 283)  (835 283)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (21 11)  (837 283)  (837 283)  routing T_16_17.sp4_r_v_b_39 <X> T_16_17.lc_trk_g2_7
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 283)  (839 283)  routing T_16_17.sp4_h_r_46 <X> T_16_17.lc_trk_g2_6
 (24 11)  (840 283)  (840 283)  routing T_16_17.sp4_h_r_46 <X> T_16_17.lc_trk_g2_6
 (25 11)  (841 283)  (841 283)  routing T_16_17.sp4_h_r_46 <X> T_16_17.lc_trk_g2_6
 (28 11)  (844 283)  (844 283)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 283)  (846 283)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 283)  (847 283)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 283)  (848 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (851 283)  (851 283)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.input_2_5
 (36 11)  (852 283)  (852 283)  LC_5 Logic Functioning bit
 (40 11)  (856 283)  (856 283)  LC_5 Logic Functioning bit
 (42 11)  (858 283)  (858 283)  LC_5 Logic Functioning bit
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 284)  (839 284)  routing T_16_17.sp4_h_r_27 <X> T_16_17.lc_trk_g3_3
 (24 12)  (840 284)  (840 284)  routing T_16_17.sp4_h_r_27 <X> T_16_17.lc_trk_g3_3
 (25 12)  (841 284)  (841 284)  routing T_16_17.rgt_op_2 <X> T_16_17.lc_trk_g3_2
 (27 12)  (843 284)  (843 284)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 284)  (844 284)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 284)  (847 284)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 284)  (849 284)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (39 12)  (855 284)  (855 284)  LC_6 Logic Functioning bit
 (40 12)  (856 284)  (856 284)  LC_6 Logic Functioning bit
 (41 12)  (857 284)  (857 284)  LC_6 Logic Functioning bit
 (42 12)  (858 284)  (858 284)  LC_6 Logic Functioning bit
 (43 12)  (859 284)  (859 284)  LC_6 Logic Functioning bit
 (53 12)  (869 284)  (869 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (11 13)  (827 285)  (827 285)  routing T_16_17.sp4_h_l_46 <X> T_16_17.sp4_h_r_11
 (21 13)  (837 285)  (837 285)  routing T_16_17.sp4_h_r_27 <X> T_16_17.lc_trk_g3_3
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (840 285)  (840 285)  routing T_16_17.rgt_op_2 <X> T_16_17.lc_trk_g3_2
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 285)  (843 285)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 285)  (846 285)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 285)  (852 285)  LC_6 Logic Functioning bit
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (38 13)  (854 285)  (854 285)  LC_6 Logic Functioning bit
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit
 (41 13)  (857 285)  (857 285)  LC_6 Logic Functioning bit
 (43 13)  (859 285)  (859 285)  LC_6 Logic Functioning bit
 (48 13)  (864 285)  (864 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (5 14)  (821 286)  (821 286)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_h_l_44
 (8 14)  (824 286)  (824 286)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_47
 (9 14)  (825 286)  (825 286)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_47
 (10 14)  (826 286)  (826 286)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_47
 (11 14)  (827 286)  (827 286)  routing T_16_17.sp4_v_b_8 <X> T_16_17.sp4_v_t_46
 (14 14)  (830 286)  (830 286)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g3_4
 (16 14)  (832 286)  (832 286)  routing T_16_17.sp4_v_t_16 <X> T_16_17.lc_trk_g3_5
 (17 14)  (833 286)  (833 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (834 286)  (834 286)  routing T_16_17.sp4_v_t_16 <X> T_16_17.lc_trk_g3_5
 (21 14)  (837 286)  (837 286)  routing T_16_17.sp4_v_t_18 <X> T_16_17.lc_trk_g3_7
 (22 14)  (838 286)  (838 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (839 286)  (839 286)  routing T_16_17.sp4_v_t_18 <X> T_16_17.lc_trk_g3_7
 (31 14)  (847 286)  (847 286)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 286)  (850 286)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (37 14)  (853 286)  (853 286)  LC_7 Logic Functioning bit
 (40 14)  (856 286)  (856 286)  LC_7 Logic Functioning bit
 (41 14)  (857 286)  (857 286)  LC_7 Logic Functioning bit
 (42 14)  (858 286)  (858 286)  LC_7 Logic Functioning bit
 (43 14)  (859 286)  (859 286)  LC_7 Logic Functioning bit
 (50 14)  (866 286)  (866 286)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (820 287)  (820 287)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_h_l_44
 (6 15)  (822 287)  (822 287)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_h_l_44
 (8 15)  (824 287)  (824 287)  routing T_16_17.sp4_v_b_7 <X> T_16_17.sp4_v_t_47
 (10 15)  (826 287)  (826 287)  routing T_16_17.sp4_v_b_7 <X> T_16_17.sp4_v_t_47
 (12 15)  (828 287)  (828 287)  routing T_16_17.sp4_v_b_8 <X> T_16_17.sp4_v_t_46
 (15 15)  (831 287)  (831 287)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g3_4
 (16 15)  (832 287)  (832 287)  routing T_16_17.sp4_h_r_36 <X> T_16_17.lc_trk_g3_4
 (17 15)  (833 287)  (833 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (36 15)  (852 287)  (852 287)  LC_7 Logic Functioning bit
 (37 15)  (853 287)  (853 287)  LC_7 Logic Functioning bit
 (40 15)  (856 287)  (856 287)  LC_7 Logic Functioning bit
 (41 15)  (857 287)  (857 287)  LC_7 Logic Functioning bit
 (42 15)  (858 287)  (858 287)  LC_7 Logic Functioning bit
 (43 15)  (859 287)  (859 287)  LC_7 Logic Functioning bit
 (53 15)  (869 287)  (869 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_17_17

 (5 0)  (879 272)  (879 272)  routing T_17_17.sp4_v_b_0 <X> T_17_17.sp4_h_r_0
 (12 0)  (886 272)  (886 272)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_h_r_2
 (15 0)  (889 272)  (889 272)  routing T_17_17.bot_op_1 <X> T_17_17.lc_trk_g0_1
 (17 0)  (891 272)  (891 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 272)  (905 272)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 272)  (907 272)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 272)  (910 272)  LC_0 Logic Functioning bit
 (37 0)  (911 272)  (911 272)  LC_0 Logic Functioning bit
 (38 0)  (912 272)  (912 272)  LC_0 Logic Functioning bit
 (39 0)  (913 272)  (913 272)  LC_0 Logic Functioning bit
 (40 0)  (914 272)  (914 272)  LC_0 Logic Functioning bit
 (41 0)  (915 272)  (915 272)  LC_0 Logic Functioning bit
 (42 0)  (916 272)  (916 272)  LC_0 Logic Functioning bit
 (6 1)  (880 273)  (880 273)  routing T_17_17.sp4_v_b_0 <X> T_17_17.sp4_h_r_0
 (13 1)  (887 273)  (887 273)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_h_r_2
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 273)  (897 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (24 1)  (898 273)  (898 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (25 1)  (899 273)  (899 273)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g0_2
 (26 1)  (900 273)  (900 273)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 273)  (902 273)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 273)  (905 273)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 273)  (906 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 273)  (907 273)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.input_2_0
 (34 1)  (908 273)  (908 273)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.input_2_0
 (36 1)  (910 273)  (910 273)  LC_0 Logic Functioning bit
 (37 1)  (911 273)  (911 273)  LC_0 Logic Functioning bit
 (38 1)  (912 273)  (912 273)  LC_0 Logic Functioning bit
 (39 1)  (913 273)  (913 273)  LC_0 Logic Functioning bit
 (40 1)  (914 273)  (914 273)  LC_0 Logic Functioning bit
 (41 1)  (915 273)  (915 273)  LC_0 Logic Functioning bit
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (882 274)  (882 274)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_h_l_36
 (9 2)  (883 274)  (883 274)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_h_l_36
 (28 2)  (902 274)  (902 274)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 274)  (904 274)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 274)  (905 274)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 274)  (907 274)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 274)  (908 274)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 274)  (910 274)  LC_1 Logic Functioning bit
 (50 2)  (924 274)  (924 274)  Cascade bit: LH_LC01_inmux02_5

 (28 3)  (902 275)  (902 275)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 275)  (904 275)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 275)  (905 275)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 275)  (910 275)  LC_1 Logic Functioning bit
 (37 3)  (911 275)  (911 275)  LC_1 Logic Functioning bit
 (51 3)  (925 275)  (925 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (895 276)  (895 276)  routing T_17_17.sp4_v_b_11 <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (897 276)  (897 276)  routing T_17_17.sp4_v_b_11 <X> T_17_17.lc_trk_g1_3
 (25 4)  (899 276)  (899 276)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g1_2
 (26 4)  (900 276)  (900 276)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 276)  (901 276)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 276)  (902 276)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 276)  (904 276)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 276)  (908 276)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (37 4)  (911 276)  (911 276)  LC_2 Logic Functioning bit
 (39 4)  (913 276)  (913 276)  LC_2 Logic Functioning bit
 (43 4)  (917 276)  (917 276)  LC_2 Logic Functioning bit
 (45 4)  (919 276)  (919 276)  LC_2 Logic Functioning bit
 (21 5)  (895 277)  (895 277)  routing T_17_17.sp4_v_b_11 <X> T_17_17.lc_trk_g1_3
 (22 5)  (896 277)  (896 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (901 277)  (901 277)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 277)  (904 277)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 277)  (905 277)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 277)  (906 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (907 277)  (907 277)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.input_2_2
 (34 5)  (908 277)  (908 277)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.input_2_2
 (35 5)  (909 277)  (909 277)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.input_2_2
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (39 5)  (913 277)  (913 277)  LC_2 Logic Functioning bit
 (51 5)  (925 277)  (925 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (2 6)  (876 278)  (876 278)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (4 6)  (878 278)  (878 278)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_v_t_38
 (6 6)  (880 278)  (880 278)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_v_t_38
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (19 6)  (893 278)  (893 278)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (895 278)  (895 278)  routing T_17_17.wire_logic_cluster/lc_7/out <X> T_17_17.lc_trk_g1_7
 (22 6)  (896 278)  (896 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (901 278)  (901 278)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 278)  (902 278)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 278)  (907 278)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (48 6)  (922 278)  (922 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (927 278)  (927 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (5 7)  (879 279)  (879 279)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_v_t_38
 (13 7)  (887 279)  (887 279)  routing T_17_17.sp4_v_b_0 <X> T_17_17.sp4_h_l_40
 (18 7)  (892 279)  (892 279)  routing T_17_17.sp4_r_v_b_29 <X> T_17_17.lc_trk_g1_5
 (26 7)  (900 279)  (900 279)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 279)  (901 279)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 279)  (902 279)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 279)  (905 279)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (40 7)  (914 279)  (914 279)  LC_3 Logic Functioning bit
 (42 7)  (916 279)  (916 279)  LC_3 Logic Functioning bit
 (11 8)  (885 280)  (885 280)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_v_b_8
 (15 8)  (889 280)  (889 280)  routing T_17_17.sp4_h_r_25 <X> T_17_17.lc_trk_g2_1
 (16 8)  (890 280)  (890 280)  routing T_17_17.sp4_h_r_25 <X> T_17_17.lc_trk_g2_1
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (896 280)  (896 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (899 280)  (899 280)  routing T_17_17.sp4_h_r_34 <X> T_17_17.lc_trk_g2_2
 (26 8)  (900 280)  (900 280)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (31 8)  (905 280)  (905 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 280)  (907 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 280)  (908 280)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 280)  (911 280)  LC_4 Logic Functioning bit
 (39 8)  (913 280)  (913 280)  LC_4 Logic Functioning bit
 (51 8)  (925 280)  (925 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (878 281)  (878 281)  routing T_17_17.sp4_h_l_47 <X> T_17_17.sp4_h_r_6
 (6 9)  (880 281)  (880 281)  routing T_17_17.sp4_h_l_47 <X> T_17_17.sp4_h_r_6
 (11 9)  (885 281)  (885 281)  routing T_17_17.sp4_h_l_37 <X> T_17_17.sp4_h_r_8
 (13 9)  (887 281)  (887 281)  routing T_17_17.sp4_h_l_37 <X> T_17_17.sp4_h_r_8
 (18 9)  (892 281)  (892 281)  routing T_17_17.sp4_h_r_25 <X> T_17_17.lc_trk_g2_1
 (21 9)  (895 281)  (895 281)  routing T_17_17.sp4_r_v_b_35 <X> T_17_17.lc_trk_g2_3
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (897 281)  (897 281)  routing T_17_17.sp4_h_r_34 <X> T_17_17.lc_trk_g2_2
 (24 9)  (898 281)  (898 281)  routing T_17_17.sp4_h_r_34 <X> T_17_17.lc_trk_g2_2
 (28 9)  (902 281)  (902 281)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 281)  (910 281)  LC_4 Logic Functioning bit
 (38 9)  (912 281)  (912 281)  LC_4 Logic Functioning bit
 (15 10)  (889 282)  (889 282)  routing T_17_17.sp4_h_r_45 <X> T_17_17.lc_trk_g2_5
 (16 10)  (890 282)  (890 282)  routing T_17_17.sp4_h_r_45 <X> T_17_17.lc_trk_g2_5
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (892 282)  (892 282)  routing T_17_17.sp4_h_r_45 <X> T_17_17.lc_trk_g2_5
 (22 10)  (896 282)  (896 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (899 282)  (899 282)  routing T_17_17.wire_logic_cluster/lc_6/out <X> T_17_17.lc_trk_g2_6
 (26 10)  (900 282)  (900 282)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 282)  (908 282)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 282)  (910 282)  LC_5 Logic Functioning bit
 (37 10)  (911 282)  (911 282)  LC_5 Logic Functioning bit
 (38 10)  (912 282)  (912 282)  LC_5 Logic Functioning bit
 (39 10)  (913 282)  (913 282)  LC_5 Logic Functioning bit
 (41 10)  (915 282)  (915 282)  LC_5 Logic Functioning bit
 (43 10)  (917 282)  (917 282)  LC_5 Logic Functioning bit
 (47 10)  (921 282)  (921 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (8 11)  (882 283)  (882 283)  routing T_17_17.sp4_v_b_4 <X> T_17_17.sp4_v_t_42
 (10 11)  (884 283)  (884 283)  routing T_17_17.sp4_v_b_4 <X> T_17_17.sp4_v_t_42
 (15 11)  (889 283)  (889 283)  routing T_17_17.sp4_v_t_33 <X> T_17_17.lc_trk_g2_4
 (16 11)  (890 283)  (890 283)  routing T_17_17.sp4_v_t_33 <X> T_17_17.lc_trk_g2_4
 (17 11)  (891 283)  (891 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (892 283)  (892 283)  routing T_17_17.sp4_h_r_45 <X> T_17_17.lc_trk_g2_5
 (21 11)  (895 283)  (895 283)  routing T_17_17.sp4_r_v_b_39 <X> T_17_17.lc_trk_g2_7
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (902 283)  (902 283)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 283)  (904 283)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 283)  (905 283)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 283)  (911 283)  LC_5 Logic Functioning bit
 (39 11)  (913 283)  (913 283)  LC_5 Logic Functioning bit
 (12 12)  (886 284)  (886 284)  routing T_17_17.sp4_v_b_5 <X> T_17_17.sp4_h_r_11
 (15 12)  (889 284)  (889 284)  routing T_17_17.tnr_op_1 <X> T_17_17.lc_trk_g3_1
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (896 284)  (896 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 284)  (897 284)  routing T_17_17.sp4_h_r_27 <X> T_17_17.lc_trk_g3_3
 (24 12)  (898 284)  (898 284)  routing T_17_17.sp4_h_r_27 <X> T_17_17.lc_trk_g3_3
 (25 12)  (899 284)  (899 284)  routing T_17_17.rgt_op_2 <X> T_17_17.lc_trk_g3_2
 (31 12)  (905 284)  (905 284)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 284)  (907 284)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 284)  (910 284)  LC_6 Logic Functioning bit
 (37 12)  (911 284)  (911 284)  LC_6 Logic Functioning bit
 (38 12)  (912 284)  (912 284)  LC_6 Logic Functioning bit
 (39 12)  (913 284)  (913 284)  LC_6 Logic Functioning bit
 (41 12)  (915 284)  (915 284)  LC_6 Logic Functioning bit
 (43 12)  (917 284)  (917 284)  LC_6 Logic Functioning bit
 (11 13)  (885 285)  (885 285)  routing T_17_17.sp4_v_b_5 <X> T_17_17.sp4_h_r_11
 (13 13)  (887 285)  (887 285)  routing T_17_17.sp4_v_b_5 <X> T_17_17.sp4_h_r_11
 (21 13)  (895 285)  (895 285)  routing T_17_17.sp4_h_r_27 <X> T_17_17.lc_trk_g3_3
 (22 13)  (896 285)  (896 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (898 285)  (898 285)  routing T_17_17.rgt_op_2 <X> T_17_17.lc_trk_g3_2
 (27 13)  (901 285)  (901 285)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 285)  (902 285)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (37 13)  (911 285)  (911 285)  LC_6 Logic Functioning bit
 (38 13)  (912 285)  (912 285)  LC_6 Logic Functioning bit
 (39 13)  (913 285)  (913 285)  LC_6 Logic Functioning bit
 (40 13)  (914 285)  (914 285)  LC_6 Logic Functioning bit
 (42 13)  (916 285)  (916 285)  LC_6 Logic Functioning bit
 (51 13)  (925 285)  (925 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (4 14)  (878 286)  (878 286)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_v_t_44
 (5 14)  (879 286)  (879 286)  routing T_17_17.sp4_v_t_44 <X> T_17_17.sp4_h_l_44
 (6 14)  (880 286)  (880 286)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_v_t_44
 (22 14)  (896 286)  (896 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (897 286)  (897 286)  routing T_17_17.sp12_v_b_23 <X> T_17_17.lc_trk_g3_7
 (26 14)  (900 286)  (900 286)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 286)  (901 286)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 286)  (904 286)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 286)  (905 286)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 286)  (908 286)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 286)  (910 286)  LC_7 Logic Functioning bit
 (37 14)  (911 286)  (911 286)  LC_7 Logic Functioning bit
 (39 14)  (913 286)  (913 286)  LC_7 Logic Functioning bit
 (43 14)  (917 286)  (917 286)  LC_7 Logic Functioning bit
 (45 14)  (919 286)  (919 286)  LC_7 Logic Functioning bit
 (53 14)  (927 286)  (927 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (5 15)  (879 287)  (879 287)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_v_t_44
 (6 15)  (880 287)  (880 287)  routing T_17_17.sp4_v_t_44 <X> T_17_17.sp4_h_l_44
 (12 15)  (886 287)  (886 287)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_v_t_46
 (16 15)  (890 287)  (890 287)  routing T_17_17.sp12_v_b_12 <X> T_17_17.lc_trk_g3_4
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (895 287)  (895 287)  routing T_17_17.sp12_v_b_23 <X> T_17_17.lc_trk_g3_7
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (898 287)  (898 287)  routing T_17_17.tnr_op_6 <X> T_17_17.lc_trk_g3_6
 (26 15)  (900 287)  (900 287)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 287)  (901 287)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 287)  (902 287)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 287)  (905 287)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 287)  (906 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (907 287)  (907 287)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.input_2_7
 (35 15)  (909 287)  (909 287)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.input_2_7
 (36 15)  (910 287)  (910 287)  LC_7 Logic Functioning bit
 (38 15)  (912 287)  (912 287)  LC_7 Logic Functioning bit


LogicTile_18_17

 (28 0)  (956 272)  (956 272)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 272)  (959 272)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 272)  (961 272)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 272)  (964 272)  LC_0 Logic Functioning bit
 (37 0)  (965 272)  (965 272)  LC_0 Logic Functioning bit
 (38 0)  (966 272)  (966 272)  LC_0 Logic Functioning bit
 (39 0)  (967 272)  (967 272)  LC_0 Logic Functioning bit
 (41 0)  (969 272)  (969 272)  LC_0 Logic Functioning bit
 (43 0)  (971 272)  (971 272)  LC_0 Logic Functioning bit
 (45 0)  (973 272)  (973 272)  LC_0 Logic Functioning bit
 (46 0)  (974 272)  (974 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (975 272)  (975 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (976 272)  (976 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (4 1)  (932 273)  (932 273)  routing T_18_17.sp4_v_t_42 <X> T_18_17.sp4_h_r_0
 (9 1)  (937 273)  (937 273)  routing T_18_17.sp4_v_t_36 <X> T_18_17.sp4_v_b_1
 (11 1)  (939 273)  (939 273)  routing T_18_17.sp4_h_l_43 <X> T_18_17.sp4_h_r_2
 (13 1)  (941 273)  (941 273)  routing T_18_17.sp4_h_l_43 <X> T_18_17.sp4_h_r_2
 (26 1)  (954 273)  (954 273)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 273)  (955 273)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 273)  (958 273)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 273)  (959 273)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (965 273)  (965 273)  LC_0 Logic Functioning bit
 (39 1)  (967 273)  (967 273)  LC_0 Logic Functioning bit
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (936 274)  (936 274)  routing T_18_17.sp4_h_r_1 <X> T_18_17.sp4_h_l_36
 (12 2)  (940 274)  (940 274)  routing T_18_17.sp4_v_t_39 <X> T_18_17.sp4_h_l_39
 (27 2)  (955 274)  (955 274)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 274)  (958 274)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 274)  (961 274)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (37 2)  (965 274)  (965 274)  LC_1 Logic Functioning bit
 (38 2)  (966 274)  (966 274)  LC_1 Logic Functioning bit
 (39 2)  (967 274)  (967 274)  LC_1 Logic Functioning bit
 (41 2)  (969 274)  (969 274)  LC_1 Logic Functioning bit
 (43 2)  (971 274)  (971 274)  LC_1 Logic Functioning bit
 (45 2)  (973 274)  (973 274)  LC_1 Logic Functioning bit
 (53 2)  (981 274)  (981 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (5 3)  (933 275)  (933 275)  routing T_18_17.sp4_h_l_37 <X> T_18_17.sp4_v_t_37
 (11 3)  (939 275)  (939 275)  routing T_18_17.sp4_v_t_39 <X> T_18_17.sp4_h_l_39
 (26 3)  (954 275)  (954 275)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 275)  (956 275)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 275)  (958 275)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (38 3)  (966 275)  (966 275)  LC_1 Logic Functioning bit
 (51 3)  (979 275)  (979 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (928 276)  (928 276)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (932 276)  (932 276)  routing T_18_17.sp4_v_t_38 <X> T_18_17.sp4_v_b_3
 (8 4)  (936 276)  (936 276)  routing T_18_17.sp4_v_b_10 <X> T_18_17.sp4_h_r_4
 (9 4)  (937 276)  (937 276)  routing T_18_17.sp4_v_b_10 <X> T_18_17.sp4_h_r_4
 (10 4)  (938 276)  (938 276)  routing T_18_17.sp4_v_b_10 <X> T_18_17.sp4_h_r_4
 (22 4)  (950 276)  (950 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (954 276)  (954 276)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 276)  (956 276)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 276)  (959 276)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 276)  (961 276)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 276)  (962 276)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 276)  (964 276)  LC_2 Logic Functioning bit
 (37 4)  (965 276)  (965 276)  LC_2 Logic Functioning bit
 (38 4)  (966 276)  (966 276)  LC_2 Logic Functioning bit
 (39 4)  (967 276)  (967 276)  LC_2 Logic Functioning bit
 (41 4)  (969 276)  (969 276)  LC_2 Logic Functioning bit
 (43 4)  (971 276)  (971 276)  LC_2 Logic Functioning bit
 (45 4)  (973 276)  (973 276)  LC_2 Logic Functioning bit
 (0 5)  (928 277)  (928 277)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (1 5)  (929 277)  (929 277)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (3 5)  (931 277)  (931 277)  routing T_18_17.sp12_h_l_23 <X> T_18_17.sp12_h_r_0
 (8 5)  (936 277)  (936 277)  routing T_18_17.sp4_h_l_41 <X> T_18_17.sp4_v_b_4
 (9 5)  (937 277)  (937 277)  routing T_18_17.sp4_h_l_41 <X> T_18_17.sp4_v_b_4
 (21 5)  (949 277)  (949 277)  routing T_18_17.sp4_r_v_b_27 <X> T_18_17.lc_trk_g1_3
 (27 5)  (955 277)  (955 277)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 277)  (956 277)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 277)  (958 277)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (37 5)  (965 277)  (965 277)  LC_2 Logic Functioning bit
 (39 5)  (967 277)  (967 277)  LC_2 Logic Functioning bit
 (51 5)  (979 277)  (979 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (933 278)  (933 278)  routing T_18_17.sp4_v_t_44 <X> T_18_17.sp4_h_l_38
 (22 6)  (950 278)  (950 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (4 7)  (932 279)  (932 279)  routing T_18_17.sp4_v_t_44 <X> T_18_17.sp4_h_l_38
 (6 7)  (934 279)  (934 279)  routing T_18_17.sp4_v_t_44 <X> T_18_17.sp4_h_l_38
 (13 7)  (941 279)  (941 279)  routing T_18_17.sp4_v_b_0 <X> T_18_17.sp4_h_l_40
 (21 7)  (949 279)  (949 279)  routing T_18_17.sp4_r_v_b_31 <X> T_18_17.lc_trk_g1_7
 (4 8)  (932 280)  (932 280)  routing T_18_17.sp4_v_t_43 <X> T_18_17.sp4_v_b_6
 (14 8)  (942 280)  (942 280)  routing T_18_17.sp4_h_l_21 <X> T_18_17.lc_trk_g2_0
 (22 8)  (950 280)  (950 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (9 9)  (937 281)  (937 281)  routing T_18_17.sp4_v_t_42 <X> T_18_17.sp4_v_b_7
 (15 9)  (943 281)  (943 281)  routing T_18_17.sp4_h_l_21 <X> T_18_17.lc_trk_g2_0
 (16 9)  (944 281)  (944 281)  routing T_18_17.sp4_h_l_21 <X> T_18_17.lc_trk_g2_0
 (17 9)  (945 281)  (945 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 10)  (949 282)  (949 282)  routing T_18_17.sp4_h_r_39 <X> T_18_17.lc_trk_g2_7
 (22 10)  (950 282)  (950 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (951 282)  (951 282)  routing T_18_17.sp4_h_r_39 <X> T_18_17.lc_trk_g2_7
 (24 10)  (952 282)  (952 282)  routing T_18_17.sp4_h_r_39 <X> T_18_17.lc_trk_g2_7
 (14 11)  (942 283)  (942 283)  routing T_18_17.sp4_h_l_17 <X> T_18_17.lc_trk_g2_4
 (15 11)  (943 283)  (943 283)  routing T_18_17.sp4_h_l_17 <X> T_18_17.lc_trk_g2_4
 (16 11)  (944 283)  (944 283)  routing T_18_17.sp4_h_l_17 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (951 284)  (951 284)  routing T_18_17.sp4_h_r_27 <X> T_18_17.lc_trk_g3_3
 (24 12)  (952 284)  (952 284)  routing T_18_17.sp4_h_r_27 <X> T_18_17.lc_trk_g3_3
 (21 13)  (949 285)  (949 285)  routing T_18_17.sp4_h_r_27 <X> T_18_17.lc_trk_g3_3
 (0 14)  (928 286)  (928 286)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 286)  (929 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (933 286)  (933 286)  routing T_18_17.sp4_v_t_44 <X> T_18_17.sp4_h_l_44
 (14 14)  (942 286)  (942 286)  routing T_18_17.sp4_v_t_17 <X> T_18_17.lc_trk_g3_4
 (15 14)  (943 286)  (943 286)  routing T_18_17.sp4_h_l_24 <X> T_18_17.lc_trk_g3_5
 (16 14)  (944 286)  (944 286)  routing T_18_17.sp4_h_l_24 <X> T_18_17.lc_trk_g3_5
 (17 14)  (945 286)  (945 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (946 286)  (946 286)  routing T_18_17.sp4_h_l_24 <X> T_18_17.lc_trk_g3_5
 (1 15)  (929 287)  (929 287)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (6 15)  (934 287)  (934 287)  routing T_18_17.sp4_v_t_44 <X> T_18_17.sp4_h_l_44
 (16 15)  (944 287)  (944 287)  routing T_18_17.sp4_v_t_17 <X> T_18_17.lc_trk_g3_4
 (17 15)  (945 287)  (945 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_19_17

 (14 0)  (996 272)  (996 272)  routing T_19_17.wire_logic_cluster/lc_0/out <X> T_19_17.lc_trk_g0_0
 (15 0)  (997 272)  (997 272)  routing T_19_17.sp4_h_l_4 <X> T_19_17.lc_trk_g0_1
 (16 0)  (998 272)  (998 272)  routing T_19_17.sp4_h_l_4 <X> T_19_17.lc_trk_g0_1
 (17 0)  (999 272)  (999 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1000 272)  (1000 272)  routing T_19_17.sp4_h_l_4 <X> T_19_17.lc_trk_g0_1
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 272)  (1013 272)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 272)  (1017 272)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.input_2_0
 (36 0)  (1018 272)  (1018 272)  LC_0 Logic Functioning bit
 (38 0)  (1020 272)  (1020 272)  LC_0 Logic Functioning bit
 (41 0)  (1023 272)  (1023 272)  LC_0 Logic Functioning bit
 (42 0)  (1024 272)  (1024 272)  LC_0 Logic Functioning bit
 (43 0)  (1025 272)  (1025 272)  LC_0 Logic Functioning bit
 (8 1)  (990 273)  (990 273)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_v_b_1
 (17 1)  (999 273)  (999 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (1000 273)  (1000 273)  routing T_19_17.sp4_h_l_4 <X> T_19_17.lc_trk_g0_1
 (22 1)  (1004 273)  (1004 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1005 273)  (1005 273)  routing T_19_17.sp12_h_l_17 <X> T_19_17.lc_trk_g0_2
 (25 1)  (1007 273)  (1007 273)  routing T_19_17.sp12_h_l_17 <X> T_19_17.lc_trk_g0_2
 (26 1)  (1008 273)  (1008 273)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 273)  (1009 273)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 273)  (1011 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 273)  (1014 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1016 273)  (1016 273)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.input_2_0
 (36 1)  (1018 273)  (1018 273)  LC_0 Logic Functioning bit
 (38 1)  (1020 273)  (1020 273)  LC_0 Logic Functioning bit
 (42 1)  (1024 273)  (1024 273)  LC_0 Logic Functioning bit
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (986 274)  (986 274)  routing T_19_17.sp4_v_b_0 <X> T_19_17.sp4_v_t_37
 (5 2)  (987 274)  (987 274)  routing T_19_17.sp4_v_b_0 <X> T_19_17.sp4_h_l_37
 (16 2)  (998 274)  (998 274)  routing T_19_17.sp12_h_l_18 <X> T_19_17.lc_trk_g0_5
 (17 2)  (999 274)  (999 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (25 2)  (1007 274)  (1007 274)  routing T_19_17.sp4_v_t_3 <X> T_19_17.lc_trk_g0_6
 (28 2)  (1010 274)  (1010 274)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 274)  (1012 274)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 274)  (1015 274)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (38 2)  (1020 274)  (1020 274)  LC_1 Logic Functioning bit
 (18 3)  (1000 275)  (1000 275)  routing T_19_17.sp12_h_l_18 <X> T_19_17.lc_trk_g0_5
 (22 3)  (1004 275)  (1004 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 275)  (1005 275)  routing T_19_17.sp4_v_t_3 <X> T_19_17.lc_trk_g0_6
 (25 3)  (1007 275)  (1007 275)  routing T_19_17.sp4_v_t_3 <X> T_19_17.lc_trk_g0_6
 (30 3)  (1012 275)  (1012 275)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 275)  (1013 275)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 275)  (1018 275)  LC_1 Logic Functioning bit
 (38 3)  (1020 275)  (1020 275)  LC_1 Logic Functioning bit
 (0 4)  (982 276)  (982 276)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (1 4)  (983 276)  (983 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (987 276)  (987 276)  routing T_19_17.sp4_v_b_9 <X> T_19_17.sp4_h_r_3
 (8 4)  (990 276)  (990 276)  routing T_19_17.sp4_v_b_4 <X> T_19_17.sp4_h_r_4
 (9 4)  (991 276)  (991 276)  routing T_19_17.sp4_v_b_4 <X> T_19_17.sp4_h_r_4
 (13 4)  (995 276)  (995 276)  routing T_19_17.sp4_v_t_40 <X> T_19_17.sp4_v_b_5
 (22 4)  (1004 276)  (1004 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1005 276)  (1005 276)  routing T_19_17.sp12_h_l_16 <X> T_19_17.lc_trk_g1_3
 (25 4)  (1007 276)  (1007 276)  routing T_19_17.wire_logic_cluster/lc_2/out <X> T_19_17.lc_trk_g1_2
 (26 4)  (1008 276)  (1008 276)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 276)  (1009 276)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 276)  (1012 276)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 276)  (1013 276)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 276)  (1018 276)  LC_2 Logic Functioning bit
 (37 4)  (1019 276)  (1019 276)  LC_2 Logic Functioning bit
 (38 4)  (1020 276)  (1020 276)  LC_2 Logic Functioning bit
 (41 4)  (1023 276)  (1023 276)  LC_2 Logic Functioning bit
 (43 4)  (1025 276)  (1025 276)  LC_2 Logic Functioning bit
 (50 4)  (1032 276)  (1032 276)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (982 277)  (982 277)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (1 5)  (983 277)  (983 277)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (4 5)  (986 277)  (986 277)  routing T_19_17.sp4_v_b_9 <X> T_19_17.sp4_h_r_3
 (6 5)  (988 277)  (988 277)  routing T_19_17.sp4_v_b_9 <X> T_19_17.sp4_h_r_3
 (13 5)  (995 277)  (995 277)  routing T_19_17.sp4_v_t_37 <X> T_19_17.sp4_h_r_5
 (21 5)  (1003 277)  (1003 277)  routing T_19_17.sp12_h_l_16 <X> T_19_17.lc_trk_g1_3
 (22 5)  (1004 277)  (1004 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (1010 277)  (1010 277)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 277)  (1011 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (1019 277)  (1019 277)  LC_2 Logic Functioning bit
 (41 5)  (1023 277)  (1023 277)  LC_2 Logic Functioning bit
 (43 5)  (1025 277)  (1025 277)  LC_2 Logic Functioning bit
 (6 6)  (988 278)  (988 278)  routing T_19_17.sp4_h_l_47 <X> T_19_17.sp4_v_t_38
 (8 6)  (990 278)  (990 278)  routing T_19_17.sp4_v_t_41 <X> T_19_17.sp4_h_l_41
 (9 6)  (991 278)  (991 278)  routing T_19_17.sp4_v_t_41 <X> T_19_17.sp4_h_l_41
 (15 6)  (997 278)  (997 278)  routing T_19_17.sp4_v_b_21 <X> T_19_17.lc_trk_g1_5
 (16 6)  (998 278)  (998 278)  routing T_19_17.sp4_v_b_21 <X> T_19_17.lc_trk_g1_5
 (17 6)  (999 278)  (999 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1005 278)  (1005 278)  routing T_19_17.sp4_v_b_23 <X> T_19_17.lc_trk_g1_7
 (24 6)  (1006 278)  (1006 278)  routing T_19_17.sp4_v_b_23 <X> T_19_17.lc_trk_g1_7
 (6 7)  (988 279)  (988 279)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_h_l_38
 (14 7)  (996 279)  (996 279)  routing T_19_17.sp4_r_v_b_28 <X> T_19_17.lc_trk_g1_4
 (17 7)  (999 279)  (999 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (4 8)  (986 280)  (986 280)  routing T_19_17.sp4_h_l_43 <X> T_19_17.sp4_v_b_6
 (26 8)  (1008 280)  (1008 280)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 280)  (1009 280)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 280)  (1013 280)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 280)  (1018 280)  LC_4 Logic Functioning bit
 (38 8)  (1020 280)  (1020 280)  LC_4 Logic Functioning bit
 (41 8)  (1023 280)  (1023 280)  LC_4 Logic Functioning bit
 (42 8)  (1024 280)  (1024 280)  LC_4 Logic Functioning bit
 (43 8)  (1025 280)  (1025 280)  LC_4 Logic Functioning bit
 (5 9)  (987 281)  (987 281)  routing T_19_17.sp4_h_l_43 <X> T_19_17.sp4_v_b_6
 (22 9)  (1004 281)  (1004 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1005 281)  (1005 281)  routing T_19_17.sp4_h_l_15 <X> T_19_17.lc_trk_g2_2
 (24 9)  (1006 281)  (1006 281)  routing T_19_17.sp4_h_l_15 <X> T_19_17.lc_trk_g2_2
 (25 9)  (1007 281)  (1007 281)  routing T_19_17.sp4_h_l_15 <X> T_19_17.lc_trk_g2_2
 (26 9)  (1008 281)  (1008 281)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 281)  (1009 281)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 281)  (1011 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 281)  (1012 281)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 281)  (1014 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1015 281)  (1015 281)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.input_2_4
 (34 9)  (1016 281)  (1016 281)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.input_2_4
 (36 9)  (1018 281)  (1018 281)  LC_4 Logic Functioning bit
 (38 9)  (1020 281)  (1020 281)  LC_4 Logic Functioning bit
 (42 9)  (1024 281)  (1024 281)  LC_4 Logic Functioning bit
 (2 10)  (984 282)  (984 282)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (14 10)  (996 282)  (996 282)  routing T_19_17.sp4_h_r_44 <X> T_19_17.lc_trk_g2_4
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (37 10)  (1019 282)  (1019 282)  LC_5 Logic Functioning bit
 (41 10)  (1023 282)  (1023 282)  LC_5 Logic Functioning bit
 (43 10)  (1025 282)  (1025 282)  LC_5 Logic Functioning bit
 (50 10)  (1032 282)  (1032 282)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (990 283)  (990 283)  routing T_19_17.sp4_v_b_4 <X> T_19_17.sp4_v_t_42
 (10 11)  (992 283)  (992 283)  routing T_19_17.sp4_v_b_4 <X> T_19_17.sp4_v_t_42
 (14 11)  (996 283)  (996 283)  routing T_19_17.sp4_h_r_44 <X> T_19_17.lc_trk_g2_4
 (15 11)  (997 283)  (997 283)  routing T_19_17.sp4_h_r_44 <X> T_19_17.lc_trk_g2_4
 (16 11)  (998 283)  (998 283)  routing T_19_17.sp4_h_r_44 <X> T_19_17.lc_trk_g2_4
 (17 11)  (999 283)  (999 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1005 283)  (1005 283)  routing T_19_17.sp4_h_r_30 <X> T_19_17.lc_trk_g2_6
 (24 11)  (1006 283)  (1006 283)  routing T_19_17.sp4_h_r_30 <X> T_19_17.lc_trk_g2_6
 (25 11)  (1007 283)  (1007 283)  routing T_19_17.sp4_h_r_30 <X> T_19_17.lc_trk_g2_6
 (31 11)  (1013 283)  (1013 283)  routing T_19_17.lc_trk_g0_2 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 283)  (1018 283)  LC_5 Logic Functioning bit
 (37 11)  (1019 283)  (1019 283)  LC_5 Logic Functioning bit
 (41 11)  (1023 283)  (1023 283)  LC_5 Logic Functioning bit
 (43 11)  (1025 283)  (1025 283)  LC_5 Logic Functioning bit
 (5 12)  (987 284)  (987 284)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_r_9
 (15 12)  (997 284)  (997 284)  routing T_19_17.sp4_v_t_28 <X> T_19_17.lc_trk_g3_1
 (16 12)  (998 284)  (998 284)  routing T_19_17.sp4_v_t_28 <X> T_19_17.lc_trk_g3_1
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (1004 284)  (1004 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (1008 284)  (1008 284)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 284)  (1015 284)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 284)  (1016 284)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 284)  (1018 284)  LC_6 Logic Functioning bit
 (38 12)  (1020 284)  (1020 284)  LC_6 Logic Functioning bit
 (42 12)  (1024 284)  (1024 284)  LC_6 Logic Functioning bit
 (43 12)  (1025 284)  (1025 284)  LC_6 Logic Functioning bit
 (45 12)  (1027 284)  (1027 284)  LC_6 Logic Functioning bit
 (50 12)  (1032 284)  (1032 284)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (1034 284)  (1034 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (1005 285)  (1005 285)  routing T_19_17.sp12_v_b_18 <X> T_19_17.lc_trk_g3_2
 (25 13)  (1007 285)  (1007 285)  routing T_19_17.sp12_v_b_18 <X> T_19_17.lc_trk_g3_2
 (26 13)  (1008 285)  (1008 285)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 285)  (1011 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 285)  (1013 285)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (1019 285)  (1019 285)  LC_6 Logic Functioning bit
 (39 13)  (1021 285)  (1021 285)  LC_6 Logic Functioning bit
 (42 13)  (1024 285)  (1024 285)  LC_6 Logic Functioning bit
 (43 13)  (1025 285)  (1025 285)  LC_6 Logic Functioning bit
 (46 13)  (1028 285)  (1028 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (1033 285)  (1033 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (982 286)  (982 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (987 286)  (987 286)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_l_44
 (8 14)  (990 286)  (990 286)  routing T_19_17.sp4_h_r_10 <X> T_19_17.sp4_h_l_47
 (12 14)  (994 286)  (994 286)  routing T_19_17.sp4_v_t_40 <X> T_19_17.sp4_h_l_46
 (16 14)  (998 286)  (998 286)  routing T_19_17.sp12_v_b_21 <X> T_19_17.lc_trk_g3_5
 (17 14)  (999 286)  (999 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (982 287)  (982 287)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 287)  (983 287)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (3 15)  (985 287)  (985 287)  routing T_19_17.sp12_h_l_22 <X> T_19_17.sp12_v_t_22
 (6 15)  (988 287)  (988 287)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_l_44
 (11 15)  (993 287)  (993 287)  routing T_19_17.sp4_v_t_40 <X> T_19_17.sp4_h_l_46
 (13 15)  (995 287)  (995 287)  routing T_19_17.sp4_v_t_40 <X> T_19_17.sp4_h_l_46
 (18 15)  (1000 287)  (1000 287)  routing T_19_17.sp12_v_b_21 <X> T_19_17.lc_trk_g3_5


LogicTile_20_17

 (9 0)  (1045 272)  (1045 272)  routing T_20_17.sp4_v_t_36 <X> T_20_17.sp4_h_r_1
 (21 0)  (1057 272)  (1057 272)  routing T_20_17.sp12_h_r_3 <X> T_20_17.lc_trk_g0_3
 (22 0)  (1058 272)  (1058 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1060 272)  (1060 272)  routing T_20_17.sp12_h_r_3 <X> T_20_17.lc_trk_g0_3
 (28 0)  (1064 272)  (1064 272)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 272)  (1065 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 272)  (1066 272)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 272)  (1068 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 272)  (1069 272)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 272)  (1070 272)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 272)  (1072 272)  LC_0 Logic Functioning bit
 (37 0)  (1073 272)  (1073 272)  LC_0 Logic Functioning bit
 (38 0)  (1074 272)  (1074 272)  LC_0 Logic Functioning bit
 (39 0)  (1075 272)  (1075 272)  LC_0 Logic Functioning bit
 (41 0)  (1077 272)  (1077 272)  LC_0 Logic Functioning bit
 (43 0)  (1079 272)  (1079 272)  LC_0 Logic Functioning bit
 (21 1)  (1057 273)  (1057 273)  routing T_20_17.sp12_h_r_3 <X> T_20_17.lc_trk_g0_3
 (26 1)  (1062 273)  (1062 273)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 273)  (1064 273)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 273)  (1065 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 273)  (1066 273)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (37 1)  (1073 273)  (1073 273)  LC_0 Logic Functioning bit
 (39 1)  (1075 273)  (1075 273)  LC_0 Logic Functioning bit
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 274)  (1050 274)  routing T_20_17.sp4_v_b_4 <X> T_20_17.lc_trk_g0_4
 (15 2)  (1051 274)  (1051 274)  routing T_20_17.sp4_v_b_21 <X> T_20_17.lc_trk_g0_5
 (16 2)  (1052 274)  (1052 274)  routing T_20_17.sp4_v_b_21 <X> T_20_17.lc_trk_g0_5
 (17 2)  (1053 274)  (1053 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (27 2)  (1063 274)  (1063 274)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 274)  (1064 274)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 274)  (1066 274)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 274)  (1067 274)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 274)  (1069 274)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (42 2)  (1078 274)  (1078 274)  LC_1 Logic Functioning bit
 (43 2)  (1079 274)  (1079 274)  LC_1 Logic Functioning bit
 (50 2)  (1086 274)  (1086 274)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (1041 275)  (1041 275)  routing T_20_17.sp4_h_l_37 <X> T_20_17.sp4_v_t_37
 (8 3)  (1044 275)  (1044 275)  routing T_20_17.sp4_v_b_10 <X> T_20_17.sp4_v_t_36
 (10 3)  (1046 275)  (1046 275)  routing T_20_17.sp4_v_b_10 <X> T_20_17.sp4_v_t_36
 (16 3)  (1052 275)  (1052 275)  routing T_20_17.sp4_v_b_4 <X> T_20_17.lc_trk_g0_4
 (17 3)  (1053 275)  (1053 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (22 3)  (1058 275)  (1058 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1059 275)  (1059 275)  routing T_20_17.sp12_h_l_21 <X> T_20_17.lc_trk_g0_6
 (25 3)  (1061 275)  (1061 275)  routing T_20_17.sp12_h_l_21 <X> T_20_17.lc_trk_g0_6
 (26 3)  (1062 275)  (1062 275)  routing T_20_17.lc_trk_g0_3 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 275)  (1065 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 275)  (1066 275)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (37 3)  (1073 275)  (1073 275)  LC_1 Logic Functioning bit
 (39 3)  (1075 275)  (1075 275)  LC_1 Logic Functioning bit
 (42 3)  (1078 275)  (1078 275)  LC_1 Logic Functioning bit
 (43 3)  (1079 275)  (1079 275)  LC_1 Logic Functioning bit
 (0 4)  (1036 276)  (1036 276)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 276)  (1037 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1062 276)  (1062 276)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 276)  (1063 276)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 276)  (1064 276)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 276)  (1065 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 276)  (1067 276)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 276)  (1069 276)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 276)  (1070 276)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 276)  (1071 276)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.input_2_2
 (36 4)  (1072 276)  (1072 276)  LC_2 Logic Functioning bit
 (37 4)  (1073 276)  (1073 276)  LC_2 Logic Functioning bit
 (38 4)  (1074 276)  (1074 276)  LC_2 Logic Functioning bit
 (42 4)  (1078 276)  (1078 276)  LC_2 Logic Functioning bit
 (43 4)  (1079 276)  (1079 276)  LC_2 Logic Functioning bit
 (0 5)  (1036 277)  (1036 277)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 277)  (1037 277)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (8 5)  (1044 277)  (1044 277)  routing T_20_17.sp4_v_t_36 <X> T_20_17.sp4_v_b_4
 (10 5)  (1046 277)  (1046 277)  routing T_20_17.sp4_v_t_36 <X> T_20_17.sp4_v_b_4
 (28 5)  (1064 277)  (1064 277)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 277)  (1065 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 277)  (1066 277)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 277)  (1067 277)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 277)  (1068 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1069 277)  (1069 277)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.input_2_2
 (34 5)  (1070 277)  (1070 277)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.input_2_2
 (35 5)  (1071 277)  (1071 277)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.input_2_2
 (36 5)  (1072 277)  (1072 277)  LC_2 Logic Functioning bit
 (39 5)  (1075 277)  (1075 277)  LC_2 Logic Functioning bit
 (43 5)  (1079 277)  (1079 277)  LC_2 Logic Functioning bit
 (5 6)  (1041 278)  (1041 278)  routing T_20_17.sp4_v_b_3 <X> T_20_17.sp4_h_l_38
 (9 6)  (1045 278)  (1045 278)  routing T_20_17.sp4_h_r_1 <X> T_20_17.sp4_h_l_41
 (10 6)  (1046 278)  (1046 278)  routing T_20_17.sp4_h_r_1 <X> T_20_17.sp4_h_l_41
 (11 6)  (1047 278)  (1047 278)  routing T_20_17.sp4_h_r_11 <X> T_20_17.sp4_v_t_40
 (13 6)  (1049 278)  (1049 278)  routing T_20_17.sp4_h_r_11 <X> T_20_17.sp4_v_t_40
 (16 6)  (1052 278)  (1052 278)  routing T_20_17.sp12_h_l_18 <X> T_20_17.lc_trk_g1_5
 (17 6)  (1053 278)  (1053 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (27 6)  (1063 278)  (1063 278)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 278)  (1064 278)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 278)  (1065 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 278)  (1066 278)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 278)  (1067 278)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 278)  (1069 278)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 278)  (1072 278)  LC_3 Logic Functioning bit
 (37 6)  (1073 278)  (1073 278)  LC_3 Logic Functioning bit
 (41 6)  (1077 278)  (1077 278)  LC_3 Logic Functioning bit
 (43 6)  (1079 278)  (1079 278)  LC_3 Logic Functioning bit
 (50 6)  (1086 278)  (1086 278)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (1039 279)  (1039 279)  routing T_20_17.sp12_h_l_23 <X> T_20_17.sp12_v_t_23
 (12 7)  (1048 279)  (1048 279)  routing T_20_17.sp4_h_r_11 <X> T_20_17.sp4_v_t_40
 (18 7)  (1054 279)  (1054 279)  routing T_20_17.sp12_h_l_18 <X> T_20_17.lc_trk_g1_5
 (26 7)  (1062 279)  (1062 279)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 279)  (1064 279)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 279)  (1065 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (1072 279)  (1072 279)  LC_3 Logic Functioning bit
 (37 7)  (1073 279)  (1073 279)  LC_3 Logic Functioning bit
 (41 7)  (1077 279)  (1077 279)  LC_3 Logic Functioning bit
 (42 7)  (1078 279)  (1078 279)  LC_3 Logic Functioning bit
 (17 8)  (1053 280)  (1053 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 280)  (1054 280)  routing T_20_17.wire_logic_cluster/lc_1/out <X> T_20_17.lc_trk_g2_1
 (22 8)  (1058 280)  (1058 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1059 280)  (1059 280)  routing T_20_17.sp12_v_b_11 <X> T_20_17.lc_trk_g2_3
 (25 8)  (1061 280)  (1061 280)  routing T_20_17.sp12_v_t_1 <X> T_20_17.lc_trk_g2_2
 (26 8)  (1062 280)  (1062 280)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 280)  (1069 280)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 280)  (1072 280)  LC_4 Logic Functioning bit
 (37 8)  (1073 280)  (1073 280)  LC_4 Logic Functioning bit
 (38 8)  (1074 280)  (1074 280)  LC_4 Logic Functioning bit
 (42 8)  (1078 280)  (1078 280)  LC_4 Logic Functioning bit
 (50 8)  (1086 280)  (1086 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (1058 281)  (1058 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (1060 281)  (1060 281)  routing T_20_17.sp12_v_t_1 <X> T_20_17.lc_trk_g2_2
 (25 9)  (1061 281)  (1061 281)  routing T_20_17.sp12_v_t_1 <X> T_20_17.lc_trk_g2_2
 (26 9)  (1062 281)  (1062 281)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 281)  (1065 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (1072 281)  (1072 281)  LC_4 Logic Functioning bit
 (37 9)  (1073 281)  (1073 281)  LC_4 Logic Functioning bit
 (39 9)  (1075 281)  (1075 281)  LC_4 Logic Functioning bit
 (43 9)  (1079 281)  (1079 281)  LC_4 Logic Functioning bit
 (14 10)  (1050 282)  (1050 282)  routing T_20_17.sp4_v_t_17 <X> T_20_17.lc_trk_g2_4
 (21 10)  (1057 282)  (1057 282)  routing T_20_17.sp4_h_r_39 <X> T_20_17.lc_trk_g2_7
 (22 10)  (1058 282)  (1058 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1059 282)  (1059 282)  routing T_20_17.sp4_h_r_39 <X> T_20_17.lc_trk_g2_7
 (24 10)  (1060 282)  (1060 282)  routing T_20_17.sp4_h_r_39 <X> T_20_17.lc_trk_g2_7
 (27 10)  (1063 282)  (1063 282)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 282)  (1064 282)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 282)  (1065 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 282)  (1067 282)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 282)  (1070 282)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 282)  (1072 282)  LC_5 Logic Functioning bit
 (37 10)  (1073 282)  (1073 282)  LC_5 Logic Functioning bit
 (41 10)  (1077 282)  (1077 282)  LC_5 Logic Functioning bit
 (43 10)  (1079 282)  (1079 282)  LC_5 Logic Functioning bit
 (50 10)  (1086 282)  (1086 282)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (1041 283)  (1041 283)  routing T_20_17.sp4_h_l_43 <X> T_20_17.sp4_v_t_43
 (16 11)  (1052 283)  (1052 283)  routing T_20_17.sp4_v_t_17 <X> T_20_17.lc_trk_g2_4
 (17 11)  (1053 283)  (1053 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1058 283)  (1058 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (36 11)  (1072 283)  (1072 283)  LC_5 Logic Functioning bit
 (37 11)  (1073 283)  (1073 283)  LC_5 Logic Functioning bit
 (41 11)  (1077 283)  (1077 283)  LC_5 Logic Functioning bit
 (43 11)  (1079 283)  (1079 283)  LC_5 Logic Functioning bit
 (9 12)  (1045 284)  (1045 284)  routing T_20_17.sp4_h_l_42 <X> T_20_17.sp4_h_r_10
 (10 12)  (1046 284)  (1046 284)  routing T_20_17.sp4_h_l_42 <X> T_20_17.sp4_h_r_10
 (16 12)  (1052 284)  (1052 284)  routing T_20_17.sp4_v_b_33 <X> T_20_17.lc_trk_g3_1
 (17 12)  (1053 284)  (1053 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1054 284)  (1054 284)  routing T_20_17.sp4_v_b_33 <X> T_20_17.lc_trk_g3_1
 (21 12)  (1057 284)  (1057 284)  routing T_20_17.sp4_v_t_22 <X> T_20_17.lc_trk_g3_3
 (22 12)  (1058 284)  (1058 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1059 284)  (1059 284)  routing T_20_17.sp4_v_t_22 <X> T_20_17.lc_trk_g3_3
 (26 12)  (1062 284)  (1062 284)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (31 12)  (1067 284)  (1067 284)  routing T_20_17.lc_trk_g0_5 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 284)  (1068 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 284)  (1072 284)  LC_6 Logic Functioning bit
 (37 12)  (1073 284)  (1073 284)  LC_6 Logic Functioning bit
 (38 12)  (1074 284)  (1074 284)  LC_6 Logic Functioning bit
 (42 12)  (1078 284)  (1078 284)  LC_6 Logic Functioning bit
 (45 12)  (1081 284)  (1081 284)  LC_6 Logic Functioning bit
 (50 12)  (1086 284)  (1086 284)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1087 284)  (1087 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (1050 285)  (1050 285)  routing T_20_17.sp4_h_r_24 <X> T_20_17.lc_trk_g3_0
 (15 13)  (1051 285)  (1051 285)  routing T_20_17.sp4_h_r_24 <X> T_20_17.lc_trk_g3_0
 (16 13)  (1052 285)  (1052 285)  routing T_20_17.sp4_h_r_24 <X> T_20_17.lc_trk_g3_0
 (17 13)  (1053 285)  (1053 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (1054 285)  (1054 285)  routing T_20_17.sp4_v_b_33 <X> T_20_17.lc_trk_g3_1
 (21 13)  (1057 285)  (1057 285)  routing T_20_17.sp4_v_t_22 <X> T_20_17.lc_trk_g3_3
 (22 13)  (1058 285)  (1058 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1059 285)  (1059 285)  routing T_20_17.sp4_h_l_15 <X> T_20_17.lc_trk_g3_2
 (24 13)  (1060 285)  (1060 285)  routing T_20_17.sp4_h_l_15 <X> T_20_17.lc_trk_g3_2
 (25 13)  (1061 285)  (1061 285)  routing T_20_17.sp4_h_l_15 <X> T_20_17.lc_trk_g3_2
 (26 13)  (1062 285)  (1062 285)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 285)  (1064 285)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 285)  (1065 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (1072 285)  (1072 285)  LC_6 Logic Functioning bit
 (37 13)  (1073 285)  (1073 285)  LC_6 Logic Functioning bit
 (39 13)  (1075 285)  (1075 285)  LC_6 Logic Functioning bit
 (43 13)  (1079 285)  (1079 285)  LC_6 Logic Functioning bit
 (46 13)  (1082 285)  (1082 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (1083 285)  (1083 285)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (52 13)  (1088 285)  (1088 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (1037 286)  (1037 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (1041 286)  (1041 286)  routing T_20_17.sp4_v_b_9 <X> T_20_17.sp4_h_l_44
 (14 14)  (1050 286)  (1050 286)  routing T_20_17.sp4_v_t_17 <X> T_20_17.lc_trk_g3_4
 (17 14)  (1053 286)  (1053 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (1057 286)  (1057 286)  routing T_20_17.sp4_h_r_39 <X> T_20_17.lc_trk_g3_7
 (22 14)  (1058 286)  (1058 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1059 286)  (1059 286)  routing T_20_17.sp4_h_r_39 <X> T_20_17.lc_trk_g3_7
 (24 14)  (1060 286)  (1060 286)  routing T_20_17.sp4_h_r_39 <X> T_20_17.lc_trk_g3_7
 (25 14)  (1061 286)  (1061 286)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g3_6
 (26 14)  (1062 286)  (1062 286)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 286)  (1063 286)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 286)  (1065 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 286)  (1066 286)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 286)  (1067 286)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 286)  (1071 286)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.input_2_7
 (37 14)  (1073 286)  (1073 286)  LC_7 Logic Functioning bit
 (38 14)  (1074 286)  (1074 286)  LC_7 Logic Functioning bit
 (39 14)  (1075 286)  (1075 286)  LC_7 Logic Functioning bit
 (1 15)  (1037 287)  (1037 287)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.wire_logic_cluster/lc_7/s_r
 (3 15)  (1039 287)  (1039 287)  routing T_20_17.sp12_h_l_22 <X> T_20_17.sp12_v_t_22
 (12 15)  (1048 287)  (1048 287)  routing T_20_17.sp4_h_l_46 <X> T_20_17.sp4_v_t_46
 (16 15)  (1052 287)  (1052 287)  routing T_20_17.sp4_v_t_17 <X> T_20_17.lc_trk_g3_4
 (17 15)  (1053 287)  (1053 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (1058 287)  (1058 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1059 287)  (1059 287)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g3_6
 (24 15)  (1060 287)  (1060 287)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g3_6
 (25 15)  (1061 287)  (1061 287)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g3_6
 (27 15)  (1063 287)  (1063 287)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 287)  (1064 287)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 287)  (1065 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 287)  (1067 287)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 287)  (1068 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1069 287)  (1069 287)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.input_2_7
 (35 15)  (1071 287)  (1071 287)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.input_2_7
 (42 15)  (1078 287)  (1078 287)  LC_7 Logic Functioning bit


LogicTile_21_17

 (4 0)  (1094 272)  (1094 272)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_v_b_0
 (28 0)  (1118 272)  (1118 272)  routing T_21_17.lc_trk_g2_5 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 272)  (1119 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 272)  (1120 272)  routing T_21_17.lc_trk_g2_5 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 272)  (1122 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 272)  (1123 272)  routing T_21_17.lc_trk_g2_1 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 272)  (1126 272)  LC_0 Logic Functioning bit
 (38 0)  (1128 272)  (1128 272)  LC_0 Logic Functioning bit
 (41 0)  (1131 272)  (1131 272)  LC_0 Logic Functioning bit
 (43 0)  (1133 272)  (1133 272)  LC_0 Logic Functioning bit
 (5 1)  (1095 273)  (1095 273)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_v_b_0
 (27 1)  (1117 273)  (1117 273)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 273)  (1118 273)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 273)  (1119 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (1126 273)  (1126 273)  LC_0 Logic Functioning bit
 (38 1)  (1128 273)  (1128 273)  LC_0 Logic Functioning bit
 (40 1)  (1130 273)  (1130 273)  LC_0 Logic Functioning bit
 (42 1)  (1132 273)  (1132 273)  LC_0 Logic Functioning bit
 (0 2)  (1090 274)  (1090 274)  routing T_21_17.glb_netwk_6 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 274)  (1091 274)  routing T_21_17.glb_netwk_6 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 274)  (1092 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 274)  (1104 274)  routing T_21_17.sp4_h_l_9 <X> T_21_17.lc_trk_g0_4
 (25 2)  (1115 274)  (1115 274)  routing T_21_17.bnr_op_6 <X> T_21_17.lc_trk_g0_6
 (26 2)  (1116 274)  (1116 274)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 274)  (1117 274)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 274)  (1119 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 274)  (1121 274)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 274)  (1122 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 274)  (1124 274)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 274)  (1126 274)  LC_1 Logic Functioning bit
 (38 2)  (1128 274)  (1128 274)  LC_1 Logic Functioning bit
 (42 2)  (1132 274)  (1132 274)  LC_1 Logic Functioning bit
 (45 2)  (1135 274)  (1135 274)  LC_1 Logic Functioning bit
 (46 2)  (1136 274)  (1136 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (1140 274)  (1140 274)  Cascade bit: LH_LC01_inmux02_5

 (10 3)  (1100 275)  (1100 275)  routing T_21_17.sp4_h_l_45 <X> T_21_17.sp4_v_t_36
 (12 3)  (1102 275)  (1102 275)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_v_t_39
 (14 3)  (1104 275)  (1104 275)  routing T_21_17.sp4_h_l_9 <X> T_21_17.lc_trk_g0_4
 (15 3)  (1105 275)  (1105 275)  routing T_21_17.sp4_h_l_9 <X> T_21_17.lc_trk_g0_4
 (16 3)  (1106 275)  (1106 275)  routing T_21_17.sp4_h_l_9 <X> T_21_17.lc_trk_g0_4
 (17 3)  (1107 275)  (1107 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (1112 275)  (1112 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1115 275)  (1115 275)  routing T_21_17.bnr_op_6 <X> T_21_17.lc_trk_g0_6
 (27 3)  (1117 275)  (1117 275)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 275)  (1118 275)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 275)  (1119 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 275)  (1120 275)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (1126 275)  (1126 275)  LC_1 Logic Functioning bit
 (37 3)  (1127 275)  (1127 275)  LC_1 Logic Functioning bit
 (38 3)  (1128 275)  (1128 275)  LC_1 Logic Functioning bit
 (39 3)  (1129 275)  (1129 275)  LC_1 Logic Functioning bit
 (43 3)  (1133 275)  (1133 275)  LC_1 Logic Functioning bit
 (0 4)  (1090 276)  (1090 276)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 276)  (1091 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1111 276)  (1111 276)  routing T_21_17.wire_logic_cluster/lc_3/out <X> T_21_17.lc_trk_g1_3
 (22 4)  (1112 276)  (1112 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1116 276)  (1116 276)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (32 4)  (1122 276)  (1122 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 276)  (1123 276)  routing T_21_17.lc_trk_g2_1 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (41 4)  (1131 276)  (1131 276)  LC_2 Logic Functioning bit
 (43 4)  (1133 276)  (1133 276)  LC_2 Logic Functioning bit
 (0 5)  (1090 277)  (1090 277)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 277)  (1091 277)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_7/cen
 (9 5)  (1099 277)  (1099 277)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_v_b_4
 (10 5)  (1100 277)  (1100 277)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_v_b_4
 (22 5)  (1112 277)  (1112 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1113 277)  (1113 277)  routing T_21_17.sp4_v_b_18 <X> T_21_17.lc_trk_g1_2
 (24 5)  (1114 277)  (1114 277)  routing T_21_17.sp4_v_b_18 <X> T_21_17.lc_trk_g1_2
 (28 5)  (1118 277)  (1118 277)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 277)  (1119 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (40 5)  (1130 277)  (1130 277)  LC_2 Logic Functioning bit
 (42 5)  (1132 277)  (1132 277)  LC_2 Logic Functioning bit
 (11 6)  (1101 278)  (1101 278)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_v_t_40
 (17 6)  (1107 278)  (1107 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 278)  (1108 278)  routing T_21_17.wire_logic_cluster/lc_5/out <X> T_21_17.lc_trk_g1_5
 (21 6)  (1111 278)  (1111 278)  routing T_21_17.sp4_v_b_7 <X> T_21_17.lc_trk_g1_7
 (22 6)  (1112 278)  (1112 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1113 278)  (1113 278)  routing T_21_17.sp4_v_b_7 <X> T_21_17.lc_trk_g1_7
 (32 6)  (1122 278)  (1122 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 278)  (1123 278)  routing T_21_17.lc_trk_g2_0 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 278)  (1125 278)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.input_2_3
 (36 6)  (1126 278)  (1126 278)  LC_3 Logic Functioning bit
 (37 6)  (1127 278)  (1127 278)  LC_3 Logic Functioning bit
 (39 6)  (1129 278)  (1129 278)  LC_3 Logic Functioning bit
 (43 6)  (1133 278)  (1133 278)  LC_3 Logic Functioning bit
 (3 7)  (1093 279)  (1093 279)  routing T_21_17.sp12_h_l_23 <X> T_21_17.sp12_v_t_23
 (4 7)  (1094 279)  (1094 279)  routing T_21_17.sp4_v_b_10 <X> T_21_17.sp4_h_l_38
 (28 7)  (1118 279)  (1118 279)  routing T_21_17.lc_trk_g2_1 <X> T_21_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 279)  (1119 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 279)  (1122 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1123 279)  (1123 279)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.input_2_3
 (34 7)  (1124 279)  (1124 279)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.input_2_3
 (35 7)  (1125 279)  (1125 279)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.input_2_3
 (36 7)  (1126 279)  (1126 279)  LC_3 Logic Functioning bit
 (37 7)  (1127 279)  (1127 279)  LC_3 Logic Functioning bit
 (38 7)  (1128 279)  (1128 279)  LC_3 Logic Functioning bit
 (42 7)  (1132 279)  (1132 279)  LC_3 Logic Functioning bit
 (11 8)  (1101 280)  (1101 280)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_v_b_8
 (13 8)  (1103 280)  (1103 280)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_v_b_8
 (15 8)  (1105 280)  (1105 280)  routing T_21_17.sp4_v_t_28 <X> T_21_17.lc_trk_g2_1
 (16 8)  (1106 280)  (1106 280)  routing T_21_17.sp4_v_t_28 <X> T_21_17.lc_trk_g2_1
 (17 8)  (1107 280)  (1107 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (1115 280)  (1115 280)  routing T_21_17.wire_logic_cluster/lc_2/out <X> T_21_17.lc_trk_g2_2
 (26 8)  (1116 280)  (1116 280)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 280)  (1118 280)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 280)  (1119 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 280)  (1120 280)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 280)  (1122 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 280)  (1123 280)  routing T_21_17.lc_trk_g2_1 <X> T_21_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 280)  (1126 280)  LC_4 Logic Functioning bit
 (38 8)  (1128 280)  (1128 280)  LC_4 Logic Functioning bit
 (41 8)  (1131 280)  (1131 280)  LC_4 Logic Functioning bit
 (43 8)  (1133 280)  (1133 280)  LC_4 Logic Functioning bit
 (12 9)  (1102 281)  (1102 281)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_v_b_8
 (14 9)  (1104 281)  (1104 281)  routing T_21_17.sp12_v_b_16 <X> T_21_17.lc_trk_g2_0
 (16 9)  (1106 281)  (1106 281)  routing T_21_17.sp12_v_b_16 <X> T_21_17.lc_trk_g2_0
 (17 9)  (1107 281)  (1107 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (1112 281)  (1112 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1116 281)  (1116 281)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 281)  (1117 281)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 281)  (1119 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 281)  (1120 281)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (37 9)  (1127 281)  (1127 281)  LC_4 Logic Functioning bit
 (39 9)  (1129 281)  (1129 281)  LC_4 Logic Functioning bit
 (41 9)  (1131 281)  (1131 281)  LC_4 Logic Functioning bit
 (43 9)  (1133 281)  (1133 281)  LC_4 Logic Functioning bit
 (16 10)  (1106 282)  (1106 282)  routing T_21_17.sp4_v_b_37 <X> T_21_17.lc_trk_g2_5
 (17 10)  (1107 282)  (1107 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1108 282)  (1108 282)  routing T_21_17.sp4_v_b_37 <X> T_21_17.lc_trk_g2_5
 (21 10)  (1111 282)  (1111 282)  routing T_21_17.sp12_v_b_7 <X> T_21_17.lc_trk_g2_7
 (22 10)  (1112 282)  (1112 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1114 282)  (1114 282)  routing T_21_17.sp12_v_b_7 <X> T_21_17.lc_trk_g2_7
 (25 10)  (1115 282)  (1115 282)  routing T_21_17.sp4_v_b_30 <X> T_21_17.lc_trk_g2_6
 (26 10)  (1116 282)  (1116 282)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (1118 282)  (1118 282)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 282)  (1119 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 282)  (1121 282)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 282)  (1122 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 282)  (1123 282)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 282)  (1124 282)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 282)  (1126 282)  LC_5 Logic Functioning bit
 (37 10)  (1127 282)  (1127 282)  LC_5 Logic Functioning bit
 (38 10)  (1128 282)  (1128 282)  LC_5 Logic Functioning bit
 (39 10)  (1129 282)  (1129 282)  LC_5 Logic Functioning bit
 (43 10)  (1133 282)  (1133 282)  LC_5 Logic Functioning bit
 (50 10)  (1140 282)  (1140 282)  Cascade bit: LH_LC05_inmux02_5

 (10 11)  (1100 283)  (1100 283)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_v_t_42
 (15 11)  (1105 283)  (1105 283)  routing T_21_17.tnr_op_4 <X> T_21_17.lc_trk_g2_4
 (17 11)  (1107 283)  (1107 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (1108 283)  (1108 283)  routing T_21_17.sp4_v_b_37 <X> T_21_17.lc_trk_g2_5
 (21 11)  (1111 283)  (1111 283)  routing T_21_17.sp12_v_b_7 <X> T_21_17.lc_trk_g2_7
 (22 11)  (1112 283)  (1112 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1113 283)  (1113 283)  routing T_21_17.sp4_v_b_30 <X> T_21_17.lc_trk_g2_6
 (27 11)  (1117 283)  (1117 283)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 283)  (1118 283)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 283)  (1119 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 283)  (1120 283)  routing T_21_17.lc_trk_g2_2 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (1126 283)  (1126 283)  LC_5 Logic Functioning bit
 (38 11)  (1128 283)  (1128 283)  LC_5 Logic Functioning bit
 (42 11)  (1132 283)  (1132 283)  LC_5 Logic Functioning bit
 (10 12)  (1100 284)  (1100 284)  routing T_21_17.sp4_v_t_40 <X> T_21_17.sp4_h_r_10
 (11 12)  (1101 284)  (1101 284)  routing T_21_17.sp4_h_l_40 <X> T_21_17.sp4_v_b_11
 (13 12)  (1103 284)  (1103 284)  routing T_21_17.sp4_h_l_40 <X> T_21_17.sp4_v_b_11
 (15 12)  (1105 284)  (1105 284)  routing T_21_17.sp4_h_r_33 <X> T_21_17.lc_trk_g3_1
 (16 12)  (1106 284)  (1106 284)  routing T_21_17.sp4_h_r_33 <X> T_21_17.lc_trk_g3_1
 (17 12)  (1107 284)  (1107 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1108 284)  (1108 284)  routing T_21_17.sp4_h_r_33 <X> T_21_17.lc_trk_g3_1
 (22 12)  (1112 284)  (1112 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (1116 284)  (1116 284)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 284)  (1117 284)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 284)  (1118 284)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 284)  (1119 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 284)  (1120 284)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 284)  (1122 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 284)  (1124 284)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (12 13)  (1102 285)  (1102 285)  routing T_21_17.sp4_h_l_40 <X> T_21_17.sp4_v_b_11
 (21 13)  (1111 285)  (1111 285)  routing T_21_17.sp4_r_v_b_43 <X> T_21_17.lc_trk_g3_3
 (27 13)  (1117 285)  (1117 285)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 285)  (1118 285)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 285)  (1119 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 285)  (1121 285)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (1127 285)  (1127 285)  LC_6 Logic Functioning bit
 (39 13)  (1129 285)  (1129 285)  LC_6 Logic Functioning bit
 (1 14)  (1091 286)  (1091 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1105 286)  (1105 286)  routing T_21_17.sp4_v_t_32 <X> T_21_17.lc_trk_g3_5
 (16 14)  (1106 286)  (1106 286)  routing T_21_17.sp4_v_t_32 <X> T_21_17.lc_trk_g3_5
 (17 14)  (1107 286)  (1107 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (1115 286)  (1115 286)  routing T_21_17.rgt_op_6 <X> T_21_17.lc_trk_g3_6
 (28 14)  (1118 286)  (1118 286)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 286)  (1119 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 286)  (1120 286)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 286)  (1121 286)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 286)  (1122 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 286)  (1126 286)  LC_7 Logic Functioning bit
 (38 14)  (1128 286)  (1128 286)  LC_7 Logic Functioning bit
 (50 14)  (1140 286)  (1140 286)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (1091 287)  (1091 287)  routing T_21_17.lc_trk_g0_4 <X> T_21_17.wire_logic_cluster/lc_7/s_r
 (3 15)  (1093 287)  (1093 287)  routing T_21_17.sp12_h_l_22 <X> T_21_17.sp12_v_t_22
 (14 15)  (1104 287)  (1104 287)  routing T_21_17.sp4_r_v_b_44 <X> T_21_17.lc_trk_g3_4
 (17 15)  (1107 287)  (1107 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (1112 287)  (1112 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1114 287)  (1114 287)  routing T_21_17.rgt_op_6 <X> T_21_17.lc_trk_g3_6
 (28 15)  (1118 287)  (1118 287)  routing T_21_17.lc_trk_g2_1 <X> T_21_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 287)  (1119 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 287)  (1120 287)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 287)  (1121 287)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 287)  (1126 287)  LC_7 Logic Functioning bit
 (37 15)  (1127 287)  (1127 287)  LC_7 Logic Functioning bit
 (38 15)  (1128 287)  (1128 287)  LC_7 Logic Functioning bit
 (46 15)  (1136 287)  (1136 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_22_17

 (2 0)  (1146 272)  (1146 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (6 0)  (1150 272)  (1150 272)  routing T_22_17.sp4_v_t_44 <X> T_22_17.sp4_v_b_0
 (8 0)  (1152 272)  (1152 272)  routing T_22_17.sp4_v_b_1 <X> T_22_17.sp4_h_r_1
 (9 0)  (1153 272)  (1153 272)  routing T_22_17.sp4_v_b_1 <X> T_22_17.sp4_h_r_1
 (21 0)  (1165 272)  (1165 272)  routing T_22_17.sp4_h_r_19 <X> T_22_17.lc_trk_g0_3
 (22 0)  (1166 272)  (1166 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1167 272)  (1167 272)  routing T_22_17.sp4_h_r_19 <X> T_22_17.lc_trk_g0_3
 (24 0)  (1168 272)  (1168 272)  routing T_22_17.sp4_h_r_19 <X> T_22_17.lc_trk_g0_3
 (26 0)  (1170 272)  (1170 272)  routing T_22_17.lc_trk_g0_6 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (1172 272)  (1172 272)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 272)  (1173 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 272)  (1174 272)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 272)  (1175 272)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 272)  (1176 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 272)  (1180 272)  LC_0 Logic Functioning bit
 (38 0)  (1182 272)  (1182 272)  LC_0 Logic Functioning bit
 (45 0)  (1189 272)  (1189 272)  LC_0 Logic Functioning bit
 (5 1)  (1149 273)  (1149 273)  routing T_22_17.sp4_v_t_44 <X> T_22_17.sp4_v_b_0
 (17 1)  (1161 273)  (1161 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (1165 273)  (1165 273)  routing T_22_17.sp4_h_r_19 <X> T_22_17.lc_trk_g0_3
 (26 1)  (1170 273)  (1170 273)  routing T_22_17.lc_trk_g0_6 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 273)  (1173 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 273)  (1174 273)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 273)  (1175 273)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 273)  (1180 273)  LC_0 Logic Functioning bit
 (37 1)  (1181 273)  (1181 273)  LC_0 Logic Functioning bit
 (38 1)  (1182 273)  (1182 273)  LC_0 Logic Functioning bit
 (39 1)  (1183 273)  (1183 273)  LC_0 Logic Functioning bit
 (40 1)  (1184 273)  (1184 273)  LC_0 Logic Functioning bit
 (42 1)  (1186 273)  (1186 273)  LC_0 Logic Functioning bit
 (0 2)  (1144 274)  (1144 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 274)  (1145 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 274)  (1146 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1159 274)  (1159 274)  routing T_22_17.sp4_h_r_13 <X> T_22_17.lc_trk_g0_5
 (16 2)  (1160 274)  (1160 274)  routing T_22_17.sp4_h_r_13 <X> T_22_17.lc_trk_g0_5
 (17 2)  (1161 274)  (1161 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1162 274)  (1162 274)  routing T_22_17.sp4_h_r_13 <X> T_22_17.lc_trk_g0_5
 (21 2)  (1165 274)  (1165 274)  routing T_22_17.sp4_h_l_10 <X> T_22_17.lc_trk_g0_7
 (22 2)  (1166 274)  (1166 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1167 274)  (1167 274)  routing T_22_17.sp4_h_l_10 <X> T_22_17.lc_trk_g0_7
 (24 2)  (1168 274)  (1168 274)  routing T_22_17.sp4_h_l_10 <X> T_22_17.lc_trk_g0_7
 (25 2)  (1169 274)  (1169 274)  routing T_22_17.sp4_h_r_14 <X> T_22_17.lc_trk_g0_6
 (26 2)  (1170 274)  (1170 274)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (1173 274)  (1173 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 274)  (1176 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 274)  (1178 274)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 274)  (1180 274)  LC_1 Logic Functioning bit
 (38 2)  (1182 274)  (1182 274)  LC_1 Logic Functioning bit
 (45 2)  (1189 274)  (1189 274)  LC_1 Logic Functioning bit
 (8 3)  (1152 275)  (1152 275)  routing T_22_17.sp4_h_l_36 <X> T_22_17.sp4_v_t_36
 (21 3)  (1165 275)  (1165 275)  routing T_22_17.sp4_h_l_10 <X> T_22_17.lc_trk_g0_7
 (22 3)  (1166 275)  (1166 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1167 275)  (1167 275)  routing T_22_17.sp4_h_r_14 <X> T_22_17.lc_trk_g0_6
 (24 3)  (1168 275)  (1168 275)  routing T_22_17.sp4_h_r_14 <X> T_22_17.lc_trk_g0_6
 (26 3)  (1170 275)  (1170 275)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 275)  (1172 275)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 275)  (1173 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 275)  (1175 275)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 275)  (1180 275)  LC_1 Logic Functioning bit
 (37 3)  (1181 275)  (1181 275)  LC_1 Logic Functioning bit
 (38 3)  (1182 275)  (1182 275)  LC_1 Logic Functioning bit
 (39 3)  (1183 275)  (1183 275)  LC_1 Logic Functioning bit
 (41 3)  (1185 275)  (1185 275)  LC_1 Logic Functioning bit
 (43 3)  (1187 275)  (1187 275)  LC_1 Logic Functioning bit
 (48 3)  (1192 275)  (1192 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (1144 276)  (1144 276)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 276)  (1145 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (1153 276)  (1153 276)  routing T_22_17.sp4_v_t_41 <X> T_22_17.sp4_h_r_4
 (17 4)  (1161 276)  (1161 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (1166 276)  (1166 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (1170 276)  (1170 276)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (1172 276)  (1172 276)  routing T_22_17.lc_trk_g2_5 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 276)  (1173 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 276)  (1174 276)  routing T_22_17.lc_trk_g2_5 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 276)  (1175 276)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 276)  (1176 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 276)  (1177 276)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 276)  (1180 276)  LC_2 Logic Functioning bit
 (38 4)  (1182 276)  (1182 276)  LC_2 Logic Functioning bit
 (41 4)  (1185 276)  (1185 276)  LC_2 Logic Functioning bit
 (43 4)  (1187 276)  (1187 276)  LC_2 Logic Functioning bit
 (45 4)  (1189 276)  (1189 276)  LC_2 Logic Functioning bit
 (0 5)  (1144 277)  (1144 277)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 277)  (1145 277)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_7/cen
 (21 5)  (1165 277)  (1165 277)  routing T_22_17.sp4_r_v_b_27 <X> T_22_17.lc_trk_g1_3
 (26 5)  (1170 277)  (1170 277)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 277)  (1172 277)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 277)  (1173 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 277)  (1175 277)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (1181 277)  (1181 277)  LC_2 Logic Functioning bit
 (39 5)  (1183 277)  (1183 277)  LC_2 Logic Functioning bit
 (41 5)  (1185 277)  (1185 277)  LC_2 Logic Functioning bit
 (43 5)  (1187 277)  (1187 277)  LC_2 Logic Functioning bit
 (17 6)  (1161 278)  (1161 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (1166 278)  (1166 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1167 278)  (1167 278)  routing T_22_17.sp12_h_l_12 <X> T_22_17.lc_trk_g1_7
 (26 6)  (1170 278)  (1170 278)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_3/in_0
 (32 6)  (1176 278)  (1176 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 278)  (1178 278)  routing T_22_17.lc_trk_g1_1 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 278)  (1180 278)  LC_3 Logic Functioning bit
 (37 6)  (1181 278)  (1181 278)  LC_3 Logic Functioning bit
 (39 6)  (1183 278)  (1183 278)  LC_3 Logic Functioning bit
 (43 6)  (1187 278)  (1187 278)  LC_3 Logic Functioning bit
 (45 6)  (1189 278)  (1189 278)  LC_3 Logic Functioning bit
 (8 7)  (1152 279)  (1152 279)  routing T_22_17.sp4_v_b_1 <X> T_22_17.sp4_v_t_41
 (10 7)  (1154 279)  (1154 279)  routing T_22_17.sp4_v_b_1 <X> T_22_17.sp4_v_t_41
 (18 7)  (1162 279)  (1162 279)  routing T_22_17.sp4_r_v_b_29 <X> T_22_17.lc_trk_g1_5
 (26 7)  (1170 279)  (1170 279)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 279)  (1172 279)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 279)  (1173 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (1176 279)  (1176 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1177 279)  (1177 279)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.input_2_3
 (34 7)  (1178 279)  (1178 279)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.input_2_3
 (35 7)  (1179 279)  (1179 279)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.input_2_3
 (36 7)  (1180 279)  (1180 279)  LC_3 Logic Functioning bit
 (37 7)  (1181 279)  (1181 279)  LC_3 Logic Functioning bit
 (38 7)  (1182 279)  (1182 279)  LC_3 Logic Functioning bit
 (42 7)  (1186 279)  (1186 279)  LC_3 Logic Functioning bit
 (51 7)  (1195 279)  (1195 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (13 8)  (1157 280)  (1157 280)  routing T_22_17.sp4_h_l_45 <X> T_22_17.sp4_v_b_8
 (14 8)  (1158 280)  (1158 280)  routing T_22_17.sp4_h_r_40 <X> T_22_17.lc_trk_g2_0
 (26 8)  (1170 280)  (1170 280)  routing T_22_17.lc_trk_g1_5 <X> T_22_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (1173 280)  (1173 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 280)  (1174 280)  routing T_22_17.lc_trk_g0_5 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 280)  (1175 280)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 280)  (1176 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 280)  (1177 280)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 280)  (1180 280)  LC_4 Logic Functioning bit
 (38 8)  (1182 280)  (1182 280)  LC_4 Logic Functioning bit
 (41 8)  (1185 280)  (1185 280)  LC_4 Logic Functioning bit
 (43 8)  (1187 280)  (1187 280)  LC_4 Logic Functioning bit
 (45 8)  (1189 280)  (1189 280)  LC_4 Logic Functioning bit
 (51 8)  (1195 280)  (1195 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (1156 281)  (1156 281)  routing T_22_17.sp4_h_l_45 <X> T_22_17.sp4_v_b_8
 (14 9)  (1158 281)  (1158 281)  routing T_22_17.sp4_h_r_40 <X> T_22_17.lc_trk_g2_0
 (15 9)  (1159 281)  (1159 281)  routing T_22_17.sp4_h_r_40 <X> T_22_17.lc_trk_g2_0
 (16 9)  (1160 281)  (1160 281)  routing T_22_17.sp4_h_r_40 <X> T_22_17.lc_trk_g2_0
 (17 9)  (1161 281)  (1161 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1166 281)  (1166 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1169 281)  (1169 281)  routing T_22_17.sp4_r_v_b_34 <X> T_22_17.lc_trk_g2_2
 (27 9)  (1171 281)  (1171 281)  routing T_22_17.lc_trk_g1_5 <X> T_22_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 281)  (1173 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 281)  (1175 281)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (1181 281)  (1181 281)  LC_4 Logic Functioning bit
 (39 9)  (1183 281)  (1183 281)  LC_4 Logic Functioning bit
 (41 9)  (1185 281)  (1185 281)  LC_4 Logic Functioning bit
 (43 9)  (1187 281)  (1187 281)  LC_4 Logic Functioning bit
 (14 10)  (1158 282)  (1158 282)  routing T_22_17.sp4_v_t_17 <X> T_22_17.lc_trk_g2_4
 (17 10)  (1161 282)  (1161 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (1165 282)  (1165 282)  routing T_22_17.sp4_h_l_34 <X> T_22_17.lc_trk_g2_7
 (22 10)  (1166 282)  (1166 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1167 282)  (1167 282)  routing T_22_17.sp4_h_l_34 <X> T_22_17.lc_trk_g2_7
 (24 10)  (1168 282)  (1168 282)  routing T_22_17.sp4_h_l_34 <X> T_22_17.lc_trk_g2_7
 (25 10)  (1169 282)  (1169 282)  routing T_22_17.sp4_h_r_38 <X> T_22_17.lc_trk_g2_6
 (26 10)  (1170 282)  (1170 282)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (1172 282)  (1172 282)  routing T_22_17.lc_trk_g2_0 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 282)  (1173 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 282)  (1176 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 282)  (1177 282)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 282)  (1180 282)  LC_5 Logic Functioning bit
 (37 10)  (1181 282)  (1181 282)  LC_5 Logic Functioning bit
 (38 10)  (1182 282)  (1182 282)  LC_5 Logic Functioning bit
 (39 10)  (1183 282)  (1183 282)  LC_5 Logic Functioning bit
 (41 10)  (1185 282)  (1185 282)  LC_5 Logic Functioning bit
 (43 10)  (1187 282)  (1187 282)  LC_5 Logic Functioning bit
 (45 10)  (1189 282)  (1189 282)  LC_5 Logic Functioning bit
 (16 11)  (1160 283)  (1160 283)  routing T_22_17.sp4_v_t_17 <X> T_22_17.lc_trk_g2_4
 (17 11)  (1161 283)  (1161 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (1162 283)  (1162 283)  routing T_22_17.sp4_r_v_b_37 <X> T_22_17.lc_trk_g2_5
 (21 11)  (1165 283)  (1165 283)  routing T_22_17.sp4_h_l_34 <X> T_22_17.lc_trk_g2_7
 (22 11)  (1166 283)  (1166 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1167 283)  (1167 283)  routing T_22_17.sp4_h_r_38 <X> T_22_17.lc_trk_g2_6
 (24 11)  (1168 283)  (1168 283)  routing T_22_17.sp4_h_r_38 <X> T_22_17.lc_trk_g2_6
 (26 11)  (1170 283)  (1170 283)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 283)  (1172 283)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 283)  (1173 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 283)  (1175 283)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 283)  (1180 283)  LC_5 Logic Functioning bit
 (38 11)  (1182 283)  (1182 283)  LC_5 Logic Functioning bit
 (15 12)  (1159 284)  (1159 284)  routing T_22_17.sp4_h_r_41 <X> T_22_17.lc_trk_g3_1
 (16 12)  (1160 284)  (1160 284)  routing T_22_17.sp4_h_r_41 <X> T_22_17.lc_trk_g3_1
 (17 12)  (1161 284)  (1161 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1162 284)  (1162 284)  routing T_22_17.sp4_h_r_41 <X> T_22_17.lc_trk_g3_1
 (22 12)  (1166 284)  (1166 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1167 284)  (1167 284)  routing T_22_17.sp4_h_r_27 <X> T_22_17.lc_trk_g3_3
 (24 12)  (1168 284)  (1168 284)  routing T_22_17.sp4_h_r_27 <X> T_22_17.lc_trk_g3_3
 (25 12)  (1169 284)  (1169 284)  routing T_22_17.sp4_v_b_26 <X> T_22_17.lc_trk_g3_2
 (26 12)  (1170 284)  (1170 284)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (1173 284)  (1173 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 284)  (1175 284)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 284)  (1176 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 284)  (1177 284)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 284)  (1180 284)  LC_6 Logic Functioning bit
 (38 12)  (1182 284)  (1182 284)  LC_6 Logic Functioning bit
 (41 12)  (1185 284)  (1185 284)  LC_6 Logic Functioning bit
 (43 12)  (1187 284)  (1187 284)  LC_6 Logic Functioning bit
 (45 12)  (1189 284)  (1189 284)  LC_6 Logic Functioning bit
 (18 13)  (1162 285)  (1162 285)  routing T_22_17.sp4_h_r_41 <X> T_22_17.lc_trk_g3_1
 (21 13)  (1165 285)  (1165 285)  routing T_22_17.sp4_h_r_27 <X> T_22_17.lc_trk_g3_3
 (22 13)  (1166 285)  (1166 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1167 285)  (1167 285)  routing T_22_17.sp4_v_b_26 <X> T_22_17.lc_trk_g3_2
 (28 13)  (1172 285)  (1172 285)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 285)  (1173 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 285)  (1174 285)  routing T_22_17.lc_trk_g0_3 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 285)  (1175 285)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (1181 285)  (1181 285)  LC_6 Logic Functioning bit
 (39 13)  (1183 285)  (1183 285)  LC_6 Logic Functioning bit
 (41 13)  (1185 285)  (1185 285)  LC_6 Logic Functioning bit
 (43 13)  (1187 285)  (1187 285)  LC_6 Logic Functioning bit
 (0 14)  (1144 286)  (1144 286)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 286)  (1145 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (13 14)  (1157 286)  (1157 286)  routing T_22_17.sp4_v_b_11 <X> T_22_17.sp4_v_t_46
 (15 14)  (1159 286)  (1159 286)  routing T_22_17.sp4_h_r_45 <X> T_22_17.lc_trk_g3_5
 (16 14)  (1160 286)  (1160 286)  routing T_22_17.sp4_h_r_45 <X> T_22_17.lc_trk_g3_5
 (17 14)  (1161 286)  (1161 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1162 286)  (1162 286)  routing T_22_17.sp4_h_r_45 <X> T_22_17.lc_trk_g3_5
 (26 14)  (1170 286)  (1170 286)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (1171 286)  (1171 286)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 286)  (1172 286)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 286)  (1173 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 286)  (1175 286)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 286)  (1176 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 286)  (1178 286)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 286)  (1180 286)  LC_7 Logic Functioning bit
 (37 14)  (1181 286)  (1181 286)  LC_7 Logic Functioning bit
 (38 14)  (1182 286)  (1182 286)  LC_7 Logic Functioning bit
 (39 14)  (1183 286)  (1183 286)  LC_7 Logic Functioning bit
 (41 14)  (1185 286)  (1185 286)  LC_7 Logic Functioning bit
 (43 14)  (1187 286)  (1187 286)  LC_7 Logic Functioning bit
 (45 14)  (1189 286)  (1189 286)  LC_7 Logic Functioning bit
 (0 15)  (1144 287)  (1144 287)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 287)  (1145 287)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_7/s_r
 (3 15)  (1147 287)  (1147 287)  routing T_22_17.sp12_h_l_22 <X> T_22_17.sp12_v_t_22
 (18 15)  (1162 287)  (1162 287)  routing T_22_17.sp4_h_r_45 <X> T_22_17.lc_trk_g3_5
 (26 15)  (1170 287)  (1170 287)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 287)  (1172 287)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 287)  (1173 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 287)  (1175 287)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 287)  (1180 287)  LC_7 Logic Functioning bit
 (38 15)  (1182 287)  (1182 287)  LC_7 Logic Functioning bit
 (53 15)  (1197 287)  (1197 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_23_17

 (3 0)  (1201 272)  (1201 272)  routing T_23_17.sp12_v_t_23 <X> T_23_17.sp12_v_b_0
 (15 0)  (1213 272)  (1213 272)  routing T_23_17.top_op_1 <X> T_23_17.lc_trk_g0_1
 (17 0)  (1215 272)  (1215 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (1227 272)  (1227 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 272)  (1229 272)  routing T_23_17.lc_trk_g0_5 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 272)  (1230 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 272)  (1234 272)  LC_0 Logic Functioning bit
 (38 0)  (1236 272)  (1236 272)  LC_0 Logic Functioning bit
 (45 0)  (1243 272)  (1243 272)  LC_0 Logic Functioning bit
 (18 1)  (1216 273)  (1216 273)  routing T_23_17.top_op_1 <X> T_23_17.lc_trk_g0_1
 (28 1)  (1226 273)  (1226 273)  routing T_23_17.lc_trk_g2_0 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 273)  (1227 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (1234 273)  (1234 273)  LC_0 Logic Functioning bit
 (37 1)  (1235 273)  (1235 273)  LC_0 Logic Functioning bit
 (38 1)  (1236 273)  (1236 273)  LC_0 Logic Functioning bit
 (39 1)  (1237 273)  (1237 273)  LC_0 Logic Functioning bit
 (40 1)  (1238 273)  (1238 273)  LC_0 Logic Functioning bit
 (42 1)  (1240 273)  (1240 273)  LC_0 Logic Functioning bit
 (44 1)  (1242 273)  (1242 273)  LC_0 Logic Functioning bit
 (45 1)  (1243 273)  (1243 273)  LC_0 Logic Functioning bit
 (51 1)  (1249 273)  (1249 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (1250 273)  (1250 273)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (2 2)  (1200 274)  (1200 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (16 2)  (1214 274)  (1214 274)  routing T_23_17.sp4_v_b_5 <X> T_23_17.lc_trk_g0_5
 (17 2)  (1215 274)  (1215 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1216 274)  (1216 274)  routing T_23_17.sp4_v_b_5 <X> T_23_17.lc_trk_g0_5
 (0 3)  (1198 275)  (1198 275)  routing T_23_17.lc_trk_g1_1 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (2 3)  (1200 275)  (1200 275)  routing T_23_17.lc_trk_g1_1 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (14 3)  (1212 275)  (1212 275)  routing T_23_17.top_op_4 <X> T_23_17.lc_trk_g0_4
 (15 3)  (1213 275)  (1213 275)  routing T_23_17.top_op_4 <X> T_23_17.lc_trk_g0_4
 (17 3)  (1215 275)  (1215 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (15 4)  (1213 276)  (1213 276)  routing T_23_17.sp4_h_l_4 <X> T_23_17.lc_trk_g1_1
 (16 4)  (1214 276)  (1214 276)  routing T_23_17.sp4_h_l_4 <X> T_23_17.lc_trk_g1_1
 (17 4)  (1215 276)  (1215 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1216 276)  (1216 276)  routing T_23_17.sp4_h_l_4 <X> T_23_17.lc_trk_g1_1
 (27 4)  (1225 276)  (1225 276)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 276)  (1226 276)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 276)  (1227 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 276)  (1229 276)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 276)  (1230 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 276)  (1231 276)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (41 4)  (1239 276)  (1239 276)  LC_2 Logic Functioning bit
 (43 4)  (1241 276)  (1241 276)  LC_2 Logic Functioning bit
 (18 5)  (1216 277)  (1216 277)  routing T_23_17.sp4_h_l_4 <X> T_23_17.lc_trk_g1_1
 (30 5)  (1228 277)  (1228 277)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (41 5)  (1239 277)  (1239 277)  LC_2 Logic Functioning bit
 (43 5)  (1241 277)  (1241 277)  LC_2 Logic Functioning bit
 (48 5)  (1246 277)  (1246 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 9)  (1215 281)  (1215 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (6 10)  (1204 282)  (1204 282)  routing T_23_17.sp4_h_l_36 <X> T_23_17.sp4_v_t_43
 (12 10)  (1210 282)  (1210 282)  routing T_23_17.sp4_v_t_39 <X> T_23_17.sp4_h_l_45
 (17 10)  (1215 282)  (1215 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (11 11)  (1209 283)  (1209 283)  routing T_23_17.sp4_v_t_39 <X> T_23_17.sp4_h_l_45
 (13 11)  (1211 283)  (1211 283)  routing T_23_17.sp4_v_t_39 <X> T_23_17.sp4_h_l_45
 (18 11)  (1216 283)  (1216 283)  routing T_23_17.sp4_r_v_b_37 <X> T_23_17.lc_trk_g2_5
 (12 12)  (1210 284)  (1210 284)  routing T_23_17.sp4_v_t_46 <X> T_23_17.sp4_h_r_11
 (22 13)  (1220 285)  (1220 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1221 285)  (1221 285)  routing T_23_17.sp4_h_l_15 <X> T_23_17.lc_trk_g3_2
 (24 13)  (1222 285)  (1222 285)  routing T_23_17.sp4_h_l_15 <X> T_23_17.lc_trk_g3_2
 (25 13)  (1223 285)  (1223 285)  routing T_23_17.sp4_h_l_15 <X> T_23_17.lc_trk_g3_2
 (1 14)  (1199 286)  (1199 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (1207 286)  (1207 286)  routing T_23_17.sp4_v_b_10 <X> T_23_17.sp4_h_l_47
 (1 15)  (1199 287)  (1199 287)  routing T_23_17.lc_trk_g0_4 <X> T_23_17.wire_logic_cluster/lc_7/s_r
 (9 15)  (1207 287)  (1207 287)  routing T_23_17.sp4_v_b_10 <X> T_23_17.sp4_v_t_47


LogicTile_24_17

 (26 0)  (1278 272)  (1278 272)  routing T_24_17.lc_trk_g0_4 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 272)  (1279 272)  routing T_24_17.lc_trk_g1_4 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 272)  (1281 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 272)  (1282 272)  routing T_24_17.lc_trk_g1_4 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 272)  (1284 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 272)  (1285 272)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 272)  (1288 272)  LC_0 Logic Functioning bit
 (37 0)  (1289 272)  (1289 272)  LC_0 Logic Functioning bit
 (38 0)  (1290 272)  (1290 272)  LC_0 Logic Functioning bit
 (39 0)  (1291 272)  (1291 272)  LC_0 Logic Functioning bit
 (41 0)  (1293 272)  (1293 272)  LC_0 Logic Functioning bit
 (43 0)  (1295 272)  (1295 272)  LC_0 Logic Functioning bit
 (45 0)  (1297 272)  (1297 272)  LC_0 Logic Functioning bit
 (29 1)  (1281 273)  (1281 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 273)  (1283 273)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (1288 273)  (1288 273)  LC_0 Logic Functioning bit
 (38 1)  (1290 273)  (1290 273)  LC_0 Logic Functioning bit
 (45 1)  (1297 273)  (1297 273)  LC_0 Logic Functioning bit
 (48 1)  (1300 273)  (1300 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1303 273)  (1303 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1252 274)  (1252 274)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 274)  (1254 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1252 275)  (1252 275)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (2 3)  (1254 275)  (1254 275)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (14 3)  (1266 275)  (1266 275)  routing T_24_17.sp4_h_r_4 <X> T_24_17.lc_trk_g0_4
 (15 3)  (1267 275)  (1267 275)  routing T_24_17.sp4_h_r_4 <X> T_24_17.lc_trk_g0_4
 (16 3)  (1268 275)  (1268 275)  routing T_24_17.sp4_h_r_4 <X> T_24_17.lc_trk_g0_4
 (17 3)  (1269 275)  (1269 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (3 5)  (1255 277)  (1255 277)  routing T_24_17.sp12_h_l_23 <X> T_24_17.sp12_h_r_0
 (14 6)  (1266 278)  (1266 278)  routing T_24_17.sp12_h_l_3 <X> T_24_17.lc_trk_g1_4
 (14 7)  (1266 279)  (1266 279)  routing T_24_17.sp12_h_l_3 <X> T_24_17.lc_trk_g1_4
 (15 7)  (1267 279)  (1267 279)  routing T_24_17.sp12_h_l_3 <X> T_24_17.lc_trk_g1_4
 (17 7)  (1269 279)  (1269 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 8)  (1274 280)  (1274 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1275 280)  (1275 280)  routing T_24_17.sp4_v_t_30 <X> T_24_17.lc_trk_g2_3
 (24 8)  (1276 280)  (1276 280)  routing T_24_17.sp4_v_t_30 <X> T_24_17.lc_trk_g2_3
 (8 9)  (1260 281)  (1260 281)  routing T_24_17.sp4_h_l_42 <X> T_24_17.sp4_v_b_7
 (9 9)  (1261 281)  (1261 281)  routing T_24_17.sp4_h_l_42 <X> T_24_17.sp4_v_b_7
 (6 12)  (1258 284)  (1258 284)  routing T_24_17.sp4_h_r_4 <X> T_24_17.sp4_v_b_9
 (11 12)  (1263 284)  (1263 284)  routing T_24_17.sp4_v_t_45 <X> T_24_17.sp4_v_b_11
 (15 12)  (1267 284)  (1267 284)  routing T_24_17.sp4_h_r_25 <X> T_24_17.lc_trk_g3_1
 (16 12)  (1268 284)  (1268 284)  routing T_24_17.sp4_h_r_25 <X> T_24_17.lc_trk_g3_1
 (17 12)  (1269 284)  (1269 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (8 13)  (1260 285)  (1260 285)  routing T_24_17.sp4_h_l_47 <X> T_24_17.sp4_v_b_10
 (9 13)  (1261 285)  (1261 285)  routing T_24_17.sp4_h_l_47 <X> T_24_17.sp4_v_b_10
 (12 13)  (1264 285)  (1264 285)  routing T_24_17.sp4_v_t_45 <X> T_24_17.sp4_v_b_11
 (18 13)  (1270 285)  (1270 285)  routing T_24_17.sp4_h_r_25 <X> T_24_17.lc_trk_g3_1
 (0 14)  (1252 286)  (1252 286)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 286)  (1253 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (1257 286)  (1257 286)  routing T_24_17.sp4_h_r_6 <X> T_24_17.sp4_h_l_44
 (12 14)  (1264 286)  (1264 286)  routing T_24_17.sp4_h_r_8 <X> T_24_17.sp4_h_l_46
 (16 14)  (1268 286)  (1268 286)  routing T_24_17.sp12_v_b_21 <X> T_24_17.lc_trk_g3_5
 (17 14)  (1269 286)  (1269 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (1252 287)  (1252 287)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 287)  (1253 287)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_7/s_r
 (4 15)  (1256 287)  (1256 287)  routing T_24_17.sp4_h_r_6 <X> T_24_17.sp4_h_l_44
 (13 15)  (1265 287)  (1265 287)  routing T_24_17.sp4_h_r_8 <X> T_24_17.sp4_h_l_46
 (18 15)  (1270 287)  (1270 287)  routing T_24_17.sp12_v_b_21 <X> T_24_17.lc_trk_g3_5


RAM_Tile_25_17

 (21 0)  (1327 272)  (1327 272)  routing T_25_17.sp12_h_r_3 <X> T_25_17.lc_trk_g0_3
 (22 0)  (1328 272)  (1328 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1330 272)  (1330 272)  routing T_25_17.sp12_h_r_3 <X> T_25_17.lc_trk_g0_3
 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 273)  (1327 273)  routing T_25_17.sp12_h_r_3 <X> T_25_17.lc_trk_g0_3
 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 2)  (1311 274)  (1311 274)  routing T_25_17.sp4_v_b_0 <X> T_25_17.sp4_h_l_37
 (13 3)  (1319 275)  (1319 275)  routing T_25_17.sp4_v_b_9 <X> T_25_17.sp4_h_l_39
 (28 4)  (1334 276)  (1334 276)  routing T_25_17.lc_trk_g2_3 <X> T_25_17.wire_bram/ram/WDATA_13
 (29 4)  (1335 276)  (1335 276)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_13
 (37 4)  (1343 276)  (1343 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_13 sp12_h_r_12
 (12 5)  (1318 277)  (1318 277)  routing T_25_17.sp4_h_r_5 <X> T_25_17.sp4_v_b_5
 (30 5)  (1336 277)  (1336 277)  routing T_25_17.lc_trk_g2_3 <X> T_25_17.wire_bram/ram/WDATA_13
 (5 6)  (1311 278)  (1311 278)  routing T_25_17.sp4_v_t_44 <X> T_25_17.sp4_h_l_38
 (4 7)  (1310 279)  (1310 279)  routing T_25_17.sp4_v_t_44 <X> T_25_17.sp4_h_l_38
 (6 7)  (1312 279)  (1312 279)  routing T_25_17.sp4_v_t_44 <X> T_25_17.sp4_h_l_38
 (21 8)  (1327 280)  (1327 280)  routing T_25_17.sp4_h_l_22 <X> T_25_17.lc_trk_g2_3
 (22 8)  (1328 280)  (1328 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_22 lc_trk_g2_3
 (23 8)  (1329 280)  (1329 280)  routing T_25_17.sp4_h_l_22 <X> T_25_17.lc_trk_g2_3
 (24 8)  (1330 280)  (1330 280)  routing T_25_17.sp4_h_l_22 <X> T_25_17.lc_trk_g2_3
 (3 9)  (1309 281)  (1309 281)  routing T_25_17.sp12_h_l_22 <X> T_25_17.sp12_v_b_1
 (2 10)  (1308 282)  (1308 282)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (4 11)  (1310 283)  (1310 283)  routing T_25_17.sp4_v_b_1 <X> T_25_17.sp4_h_l_43
 (11 12)  (1317 284)  (1317 284)  routing T_25_17.sp4_h_l_40 <X> T_25_17.sp4_v_b_11
 (13 12)  (1319 284)  (1319 284)  routing T_25_17.sp4_h_l_40 <X> T_25_17.sp4_v_b_11
 (29 12)  (1335 284)  (1335 284)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_3 wire_bram/ram/WDATA_9
 (12 13)  (1318 285)  (1318 285)  routing T_25_17.sp4_h_l_40 <X> T_25_17.sp4_v_b_11
 (30 13)  (1336 285)  (1336 285)  routing T_25_17.lc_trk_g0_3 <X> T_25_17.wire_bram/ram/WDATA_9
 (38 13)  (1344 285)  (1344 285)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_9 sp12_h_r_20
 (0 14)  (1306 286)  (1306 286)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 286)  (1323 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 287)  (1306 287)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE


LogicTile_26_17

 (26 0)  (1374 272)  (1374 272)  routing T_26_17.lc_trk_g0_4 <X> T_26_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1375 272)  (1375 272)  routing T_26_17.lc_trk_g3_0 <X> T_26_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1376 272)  (1376 272)  routing T_26_17.lc_trk_g3_0 <X> T_26_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 272)  (1377 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1379 272)  (1379 272)  routing T_26_17.lc_trk_g3_4 <X> T_26_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1380 272)  (1380 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 272)  (1381 272)  routing T_26_17.lc_trk_g3_4 <X> T_26_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1382 272)  (1382 272)  routing T_26_17.lc_trk_g3_4 <X> T_26_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 272)  (1384 272)  LC_0 Logic Functioning bit
 (37 0)  (1385 272)  (1385 272)  LC_0 Logic Functioning bit
 (38 0)  (1386 272)  (1386 272)  LC_0 Logic Functioning bit
 (39 0)  (1387 272)  (1387 272)  LC_0 Logic Functioning bit
 (41 0)  (1389 272)  (1389 272)  LC_0 Logic Functioning bit
 (43 0)  (1391 272)  (1391 272)  LC_0 Logic Functioning bit
 (45 0)  (1393 272)  (1393 272)  LC_0 Logic Functioning bit
 (46 0)  (1394 272)  (1394 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (1395 272)  (1395 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (29 1)  (1377 273)  (1377 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1384 273)  (1384 273)  LC_0 Logic Functioning bit
 (38 1)  (1386 273)  (1386 273)  LC_0 Logic Functioning bit
 (44 1)  (1392 273)  (1392 273)  LC_0 Logic Functioning bit
 (45 1)  (1393 273)  (1393 273)  LC_0 Logic Functioning bit
 (2 2)  (1350 274)  (1350 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (4 2)  (1352 274)  (1352 274)  routing T_26_17.sp4_v_b_4 <X> T_26_17.sp4_v_t_37
 (6 2)  (1354 274)  (1354 274)  routing T_26_17.sp4_v_b_4 <X> T_26_17.sp4_v_t_37
 (0 3)  (1348 275)  (1348 275)  routing T_26_17.lc_trk_g1_1 <X> T_26_17.wire_logic_cluster/lc_7/clk
 (2 3)  (1350 275)  (1350 275)  routing T_26_17.lc_trk_g1_1 <X> T_26_17.wire_logic_cluster/lc_7/clk
 (15 3)  (1363 275)  (1363 275)  routing T_26_17.sp4_v_t_9 <X> T_26_17.lc_trk_g0_4
 (16 3)  (1364 275)  (1364 275)  routing T_26_17.sp4_v_t_9 <X> T_26_17.lc_trk_g0_4
 (17 3)  (1365 275)  (1365 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (15 4)  (1363 276)  (1363 276)  routing T_26_17.sp4_h_r_9 <X> T_26_17.lc_trk_g1_1
 (16 4)  (1364 276)  (1364 276)  routing T_26_17.sp4_h_r_9 <X> T_26_17.lc_trk_g1_1
 (17 4)  (1365 276)  (1365 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1366 276)  (1366 276)  routing T_26_17.sp4_h_r_9 <X> T_26_17.lc_trk_g1_1
 (26 4)  (1374 276)  (1374 276)  routing T_26_17.lc_trk_g2_4 <X> T_26_17.wire_logic_cluster/lc_2/in_0
 (35 4)  (1383 276)  (1383 276)  routing T_26_17.lc_trk_g2_6 <X> T_26_17.input_2_2
 (36 4)  (1384 276)  (1384 276)  LC_2 Logic Functioning bit
 (43 4)  (1391 276)  (1391 276)  LC_2 Logic Functioning bit
 (53 4)  (1401 276)  (1401 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (8 5)  (1356 277)  (1356 277)  routing T_26_17.sp4_h_l_41 <X> T_26_17.sp4_v_b_4
 (9 5)  (1357 277)  (1357 277)  routing T_26_17.sp4_h_l_41 <X> T_26_17.sp4_v_b_4
 (28 5)  (1376 277)  (1376 277)  routing T_26_17.lc_trk_g2_4 <X> T_26_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 277)  (1377 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (1380 277)  (1380 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1381 277)  (1381 277)  routing T_26_17.lc_trk_g2_6 <X> T_26_17.input_2_2
 (35 5)  (1383 277)  (1383 277)  routing T_26_17.lc_trk_g2_6 <X> T_26_17.input_2_2
 (37 5)  (1385 277)  (1385 277)  LC_2 Logic Functioning bit
 (42 5)  (1390 277)  (1390 277)  LC_2 Logic Functioning bit
 (28 6)  (1376 278)  (1376 278)  routing T_26_17.lc_trk_g2_4 <X> T_26_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 278)  (1377 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1378 278)  (1378 278)  routing T_26_17.lc_trk_g2_4 <X> T_26_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1379 278)  (1379 278)  routing T_26_17.lc_trk_g2_6 <X> T_26_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1380 278)  (1380 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1381 278)  (1381 278)  routing T_26_17.lc_trk_g2_6 <X> T_26_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (1385 278)  (1385 278)  LC_3 Logic Functioning bit
 (39 6)  (1387 278)  (1387 278)  LC_3 Logic Functioning bit
 (31 7)  (1379 279)  (1379 279)  routing T_26_17.lc_trk_g2_6 <X> T_26_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (1385 279)  (1385 279)  LC_3 Logic Functioning bit
 (39 7)  (1387 279)  (1387 279)  LC_3 Logic Functioning bit
 (53 7)  (1401 279)  (1401 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 10)  (1362 282)  (1362 282)  routing T_26_17.sp4_v_t_17 <X> T_26_17.lc_trk_g2_4
 (25 10)  (1373 282)  (1373 282)  routing T_26_17.sp4_v_b_30 <X> T_26_17.lc_trk_g2_6
 (16 11)  (1364 283)  (1364 283)  routing T_26_17.sp4_v_t_17 <X> T_26_17.lc_trk_g2_4
 (17 11)  (1365 283)  (1365 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1370 283)  (1370 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1371 283)  (1371 283)  routing T_26_17.sp4_v_b_30 <X> T_26_17.lc_trk_g2_6
 (26 12)  (1374 284)  (1374 284)  routing T_26_17.lc_trk_g2_4 <X> T_26_17.wire_logic_cluster/lc_6/in_0
 (31 12)  (1379 284)  (1379 284)  routing T_26_17.lc_trk_g3_6 <X> T_26_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 284)  (1380 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1381 284)  (1381 284)  routing T_26_17.lc_trk_g3_6 <X> T_26_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1382 284)  (1382 284)  routing T_26_17.lc_trk_g3_6 <X> T_26_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (1383 284)  (1383 284)  routing T_26_17.lc_trk_g2_6 <X> T_26_17.input_2_6
 (36 12)  (1384 284)  (1384 284)  LC_6 Logic Functioning bit
 (38 12)  (1386 284)  (1386 284)  LC_6 Logic Functioning bit
 (39 12)  (1387 284)  (1387 284)  LC_6 Logic Functioning bit
 (43 12)  (1391 284)  (1391 284)  LC_6 Logic Functioning bit
 (46 12)  (1394 284)  (1394 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (4 13)  (1352 285)  (1352 285)  routing T_26_17.sp4_h_l_36 <X> T_26_17.sp4_h_r_9
 (6 13)  (1354 285)  (1354 285)  routing T_26_17.sp4_h_l_36 <X> T_26_17.sp4_h_r_9
 (15 13)  (1363 285)  (1363 285)  routing T_26_17.sp4_v_t_29 <X> T_26_17.lc_trk_g3_0
 (16 13)  (1364 285)  (1364 285)  routing T_26_17.sp4_v_t_29 <X> T_26_17.lc_trk_g3_0
 (17 13)  (1365 285)  (1365 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (28 13)  (1376 285)  (1376 285)  routing T_26_17.lc_trk_g2_4 <X> T_26_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 285)  (1377 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1379 285)  (1379 285)  routing T_26_17.lc_trk_g3_6 <X> T_26_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (1380 285)  (1380 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1381 285)  (1381 285)  routing T_26_17.lc_trk_g2_6 <X> T_26_17.input_2_6
 (35 13)  (1383 285)  (1383 285)  routing T_26_17.lc_trk_g2_6 <X> T_26_17.input_2_6
 (37 13)  (1385 285)  (1385 285)  LC_6 Logic Functioning bit
 (38 13)  (1386 285)  (1386 285)  LC_6 Logic Functioning bit
 (39 13)  (1387 285)  (1387 285)  LC_6 Logic Functioning bit
 (42 13)  (1390 285)  (1390 285)  LC_6 Logic Functioning bit
 (0 14)  (1348 286)  (1348 286)  routing T_26_17.lc_trk_g3_5 <X> T_26_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 286)  (1349 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1362 286)  (1362 286)  routing T_26_17.sp12_v_t_3 <X> T_26_17.lc_trk_g3_4
 (17 14)  (1365 286)  (1365 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (1373 286)  (1373 286)  routing T_26_17.wire_logic_cluster/lc_6/out <X> T_26_17.lc_trk_g3_6
 (0 15)  (1348 287)  (1348 287)  routing T_26_17.lc_trk_g3_5 <X> T_26_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (1349 287)  (1349 287)  routing T_26_17.lc_trk_g3_5 <X> T_26_17.wire_logic_cluster/lc_7/s_r
 (14 15)  (1362 287)  (1362 287)  routing T_26_17.sp12_v_t_3 <X> T_26_17.lc_trk_g3_4
 (15 15)  (1363 287)  (1363 287)  routing T_26_17.sp12_v_t_3 <X> T_26_17.lc_trk_g3_4
 (17 15)  (1365 287)  (1365 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (1370 287)  (1370 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_28_17

 (5 10)  (1461 282)  (1461 282)  routing T_28_17.sp4_v_b_6 <X> T_28_17.sp4_h_l_43


IO_Tile_33_17

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit


IO_Tile_0_16

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_4_16

 (11 4)  (191 260)  (191 260)  routing T_4_16.sp4_h_r_0 <X> T_4_16.sp4_v_b_5


LogicTile_6_16

 (21 0)  (309 256)  (309 256)  routing T_6_16.sp4_h_r_11 <X> T_6_16.lc_trk_g0_3
 (22 0)  (310 256)  (310 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (311 256)  (311 256)  routing T_6_16.sp4_h_r_11 <X> T_6_16.lc_trk_g0_3
 (24 0)  (312 256)  (312 256)  routing T_6_16.sp4_h_r_11 <X> T_6_16.lc_trk_g0_3
 (15 1)  (303 257)  (303 257)  routing T_6_16.bot_op_0 <X> T_6_16.lc_trk_g0_0
 (17 1)  (305 257)  (305 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (310 257)  (310 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (288 258)  (288 258)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (2 2)  (290 258)  (290 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (288 259)  (288 259)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (2 3)  (290 259)  (290 259)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (1 4)  (289 260)  (289 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (290 260)  (290 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (15 4)  (303 260)  (303 260)  routing T_6_16.bot_op_1 <X> T_6_16.lc_trk_g1_1
 (17 4)  (305 260)  (305 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (1 5)  (289 261)  (289 261)  routing T_6_16.lc_trk_g0_2 <X> T_6_16.wire_logic_cluster/lc_7/cen
 (22 5)  (310 261)  (310 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (312 261)  (312 261)  routing T_6_16.bot_op_2 <X> T_6_16.lc_trk_g1_2
 (29 8)  (317 264)  (317 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 264)  (320 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 264)  (322 264)  routing T_6_16.lc_trk_g1_2 <X> T_6_16.wire_logic_cluster/lc_4/in_3
 (38 8)  (326 264)  (326 264)  LC_4 Logic Functioning bit
 (39 8)  (327 264)  (327 264)  LC_4 Logic Functioning bit
 (42 8)  (330 264)  (330 264)  LC_4 Logic Functioning bit
 (43 8)  (331 264)  (331 264)  LC_4 Logic Functioning bit
 (45 8)  (333 264)  (333 264)  LC_4 Logic Functioning bit
 (46 8)  (334 264)  (334 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (296 265)  (296 265)  routing T_6_16.sp4_h_r_7 <X> T_6_16.sp4_v_b_7
 (29 9)  (317 265)  (317 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 265)  (318 265)  routing T_6_16.lc_trk_g0_3 <X> T_6_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 265)  (319 265)  routing T_6_16.lc_trk_g1_2 <X> T_6_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 265)  (320 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (322 265)  (322 265)  routing T_6_16.lc_trk_g1_1 <X> T_6_16.input_2_4
 (39 9)  (327 265)  (327 265)  LC_4 Logic Functioning bit
 (41 9)  (329 265)  (329 265)  LC_4 Logic Functioning bit
 (43 9)  (331 265)  (331 265)  LC_4 Logic Functioning bit
 (15 12)  (303 268)  (303 268)  routing T_6_16.sp4_h_r_41 <X> T_6_16.lc_trk_g3_1
 (16 12)  (304 268)  (304 268)  routing T_6_16.sp4_h_r_41 <X> T_6_16.lc_trk_g3_1
 (17 12)  (305 268)  (305 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (306 268)  (306 268)  routing T_6_16.sp4_h_r_41 <X> T_6_16.lc_trk_g3_1
 (18 13)  (306 269)  (306 269)  routing T_6_16.sp4_h_r_41 <X> T_6_16.lc_trk_g3_1


LogicTile_7_16

 (3 0)  (345 256)  (345 256)  routing T_7_16.sp12_h_r_0 <X> T_7_16.sp12_v_b_0
 (4 0)  (346 256)  (346 256)  routing T_7_16.sp4_v_t_41 <X> T_7_16.sp4_v_b_0
 (6 0)  (348 256)  (348 256)  routing T_7_16.sp4_v_t_41 <X> T_7_16.sp4_v_b_0
 (21 0)  (363 256)  (363 256)  routing T_7_16.wire_logic_cluster/lc_3/out <X> T_7_16.lc_trk_g0_3
 (22 0)  (364 256)  (364 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (367 256)  (367 256)  routing T_7_16.sp4_h_l_7 <X> T_7_16.lc_trk_g0_2
 (29 0)  (371 256)  (371 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 256)  (374 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 256)  (375 256)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 256)  (376 256)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 256)  (378 256)  LC_0 Logic Functioning bit
 (37 0)  (379 256)  (379 256)  LC_0 Logic Functioning bit
 (38 0)  (380 256)  (380 256)  LC_0 Logic Functioning bit
 (39 0)  (381 256)  (381 256)  LC_0 Logic Functioning bit
 (41 0)  (383 256)  (383 256)  LC_0 Logic Functioning bit
 (43 0)  (385 256)  (385 256)  LC_0 Logic Functioning bit
 (3 1)  (345 257)  (345 257)  routing T_7_16.sp12_h_r_0 <X> T_7_16.sp12_v_b_0
 (16 1)  (358 257)  (358 257)  routing T_7_16.sp12_h_r_8 <X> T_7_16.lc_trk_g0_0
 (17 1)  (359 257)  (359 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (364 257)  (364 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (365 257)  (365 257)  routing T_7_16.sp4_h_l_7 <X> T_7_16.lc_trk_g0_2
 (24 1)  (366 257)  (366 257)  routing T_7_16.sp4_h_l_7 <X> T_7_16.lc_trk_g0_2
 (25 1)  (367 257)  (367 257)  routing T_7_16.sp4_h_l_7 <X> T_7_16.lc_trk_g0_2
 (30 1)  (372 257)  (372 257)  routing T_7_16.lc_trk_g0_3 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 257)  (373 257)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 257)  (378 257)  LC_0 Logic Functioning bit
 (37 1)  (379 257)  (379 257)  LC_0 Logic Functioning bit
 (38 1)  (380 257)  (380 257)  LC_0 Logic Functioning bit
 (39 1)  (381 257)  (381 257)  LC_0 Logic Functioning bit
 (41 1)  (383 257)  (383 257)  LC_0 Logic Functioning bit
 (43 1)  (385 257)  (385 257)  LC_0 Logic Functioning bit
 (47 1)  (389 257)  (389 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (395 257)  (395 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (344 258)  (344 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (27 2)  (369 258)  (369 258)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 258)  (370 258)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 258)  (371 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 258)  (374 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 258)  (375 258)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 258)  (376 258)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 258)  (378 258)  LC_1 Logic Functioning bit
 (37 2)  (379 258)  (379 258)  LC_1 Logic Functioning bit
 (38 2)  (380 258)  (380 258)  LC_1 Logic Functioning bit
 (39 2)  (381 258)  (381 258)  LC_1 Logic Functioning bit
 (40 2)  (382 258)  (382 258)  LC_1 Logic Functioning bit
 (41 2)  (383 258)  (383 258)  LC_1 Logic Functioning bit
 (42 2)  (384 258)  (384 258)  LC_1 Logic Functioning bit
 (43 2)  (385 258)  (385 258)  LC_1 Logic Functioning bit
 (46 2)  (388 258)  (388 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (392 258)  (392 258)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (344 259)  (344 259)  routing T_7_16.lc_trk_g0_0 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (27 3)  (369 259)  (369 259)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 259)  (370 259)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 259)  (371 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 259)  (373 259)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 259)  (378 259)  LC_1 Logic Functioning bit
 (37 3)  (379 259)  (379 259)  LC_1 Logic Functioning bit
 (38 3)  (380 259)  (380 259)  LC_1 Logic Functioning bit
 (39 3)  (381 259)  (381 259)  LC_1 Logic Functioning bit
 (41 3)  (383 259)  (383 259)  LC_1 Logic Functioning bit
 (42 3)  (384 259)  (384 259)  LC_1 Logic Functioning bit
 (43 3)  (385 259)  (385 259)  LC_1 Logic Functioning bit
 (1 4)  (343 260)  (343 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (363 260)  (363 260)  routing T_7_16.wire_logic_cluster/lc_3/out <X> T_7_16.lc_trk_g1_3
 (22 4)  (364 260)  (364 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (369 260)  (369 260)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 260)  (370 260)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 260)  (371 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 260)  (373 260)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 260)  (374 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 260)  (376 260)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 260)  (378 260)  LC_2 Logic Functioning bit
 (37 4)  (379 260)  (379 260)  LC_2 Logic Functioning bit
 (42 4)  (384 260)  (384 260)  LC_2 Logic Functioning bit
 (43 4)  (385 260)  (385 260)  LC_2 Logic Functioning bit
 (1 5)  (343 261)  (343 261)  routing T_7_16.lc_trk_g0_2 <X> T_7_16.wire_logic_cluster/lc_7/cen
 (8 5)  (350 261)  (350 261)  routing T_7_16.sp4_h_r_4 <X> T_7_16.sp4_v_b_4
 (26 5)  (368 261)  (368 261)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 261)  (369 261)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 261)  (371 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (374 261)  (374 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (375 261)  (375 261)  routing T_7_16.lc_trk_g2_2 <X> T_7_16.input_2_2
 (35 5)  (377 261)  (377 261)  routing T_7_16.lc_trk_g2_2 <X> T_7_16.input_2_2
 (36 5)  (378 261)  (378 261)  LC_2 Logic Functioning bit
 (37 5)  (379 261)  (379 261)  LC_2 Logic Functioning bit
 (38 5)  (380 261)  (380 261)  LC_2 Logic Functioning bit
 (39 5)  (381 261)  (381 261)  LC_2 Logic Functioning bit
 (40 5)  (382 261)  (382 261)  LC_2 Logic Functioning bit
 (41 5)  (383 261)  (383 261)  LC_2 Logic Functioning bit
 (43 5)  (385 261)  (385 261)  LC_2 Logic Functioning bit
 (8 6)  (350 262)  (350 262)  routing T_7_16.sp4_h_r_4 <X> T_7_16.sp4_h_l_41
 (14 6)  (356 262)  (356 262)  routing T_7_16.sp4_v_t_1 <X> T_7_16.lc_trk_g1_4
 (27 6)  (369 262)  (369 262)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 262)  (370 262)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 262)  (371 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 262)  (374 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 262)  (375 262)  routing T_7_16.lc_trk_g2_0 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (379 262)  (379 262)  LC_3 Logic Functioning bit
 (41 6)  (383 262)  (383 262)  LC_3 Logic Functioning bit
 (42 6)  (384 262)  (384 262)  LC_3 Logic Functioning bit
 (43 6)  (385 262)  (385 262)  LC_3 Logic Functioning bit
 (45 6)  (387 262)  (387 262)  LC_3 Logic Functioning bit
 (46 6)  (388 262)  (388 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (390 262)  (390 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (392 262)  (392 262)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (350 263)  (350 263)  routing T_7_16.sp4_h_r_4 <X> T_7_16.sp4_v_t_41
 (9 7)  (351 263)  (351 263)  routing T_7_16.sp4_h_r_4 <X> T_7_16.sp4_v_t_41
 (14 7)  (356 263)  (356 263)  routing T_7_16.sp4_v_t_1 <X> T_7_16.lc_trk_g1_4
 (16 7)  (358 263)  (358 263)  routing T_7_16.sp4_v_t_1 <X> T_7_16.lc_trk_g1_4
 (17 7)  (359 263)  (359 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 7)  (369 263)  (369 263)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 263)  (370 263)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 263)  (371 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (379 263)  (379 263)  LC_3 Logic Functioning bit
 (42 7)  (384 263)  (384 263)  LC_3 Logic Functioning bit
 (48 7)  (390 263)  (390 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (393 263)  (393 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (354 264)  (354 264)  routing T_7_16.sp4_v_b_8 <X> T_7_16.sp4_h_r_8
 (14 8)  (356 264)  (356 264)  routing T_7_16.wire_logic_cluster/lc_0/out <X> T_7_16.lc_trk_g2_0
 (25 8)  (367 264)  (367 264)  routing T_7_16.bnl_op_2 <X> T_7_16.lc_trk_g2_2
 (29 8)  (371 264)  (371 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 264)  (374 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 264)  (375 264)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 264)  (376 264)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 264)  (378 264)  LC_4 Logic Functioning bit
 (38 8)  (380 264)  (380 264)  LC_4 Logic Functioning bit
 (43 8)  (385 264)  (385 264)  LC_4 Logic Functioning bit
 (47 8)  (389 264)  (389 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (11 9)  (353 265)  (353 265)  routing T_7_16.sp4_v_b_8 <X> T_7_16.sp4_h_r_8
 (17 9)  (359 265)  (359 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (364 265)  (364 265)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (367 265)  (367 265)  routing T_7_16.bnl_op_2 <X> T_7_16.lc_trk_g2_2
 (26 9)  (368 265)  (368 265)  routing T_7_16.lc_trk_g2_2 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 265)  (370 265)  routing T_7_16.lc_trk_g2_2 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 265)  (371 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 265)  (372 265)  routing T_7_16.lc_trk_g0_3 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 265)  (374 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (375 265)  (375 265)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.input_2_4
 (34 9)  (376 265)  (376 265)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.input_2_4
 (37 9)  (379 265)  (379 265)  LC_4 Logic Functioning bit
 (39 9)  (381 265)  (381 265)  LC_4 Logic Functioning bit
 (40 9)  (382 265)  (382 265)  LC_4 Logic Functioning bit
 (41 9)  (383 265)  (383 265)  LC_4 Logic Functioning bit
 (27 10)  (369 266)  (369 266)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 266)  (370 266)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 266)  (371 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 266)  (374 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 266)  (376 266)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 266)  (378 266)  LC_5 Logic Functioning bit
 (37 10)  (379 266)  (379 266)  LC_5 Logic Functioning bit
 (38 10)  (380 266)  (380 266)  LC_5 Logic Functioning bit
 (39 10)  (381 266)  (381 266)  LC_5 Logic Functioning bit
 (40 10)  (382 266)  (382 266)  LC_5 Logic Functioning bit
 (42 10)  (384 266)  (384 266)  LC_5 Logic Functioning bit
 (43 10)  (385 266)  (385 266)  LC_5 Logic Functioning bit
 (26 11)  (368 267)  (368 267)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 267)  (369 267)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 267)  (370 267)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 267)  (371 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 267)  (373 267)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 267)  (374 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (375 267)  (375 267)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.input_2_5
 (34 11)  (376 267)  (376 267)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.input_2_5
 (37 11)  (379 267)  (379 267)  LC_5 Logic Functioning bit
 (38 11)  (380 267)  (380 267)  LC_5 Logic Functioning bit
 (39 11)  (381 267)  (381 267)  LC_5 Logic Functioning bit
 (40 11)  (382 267)  (382 267)  LC_5 Logic Functioning bit
 (41 11)  (383 267)  (383 267)  LC_5 Logic Functioning bit
 (42 11)  (384 267)  (384 267)  LC_5 Logic Functioning bit
 (43 11)  (385 267)  (385 267)  LC_5 Logic Functioning bit
 (51 11)  (393 267)  (393 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (356 268)  (356 268)  routing T_7_16.bnl_op_0 <X> T_7_16.lc_trk_g3_0
 (17 12)  (359 268)  (359 268)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (360 268)  (360 268)  routing T_7_16.bnl_op_1 <X> T_7_16.lc_trk_g3_1
 (22 12)  (364 268)  (364 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (365 268)  (365 268)  routing T_7_16.sp4_h_r_27 <X> T_7_16.lc_trk_g3_3
 (24 12)  (366 268)  (366 268)  routing T_7_16.sp4_h_r_27 <X> T_7_16.lc_trk_g3_3
 (25 12)  (367 268)  (367 268)  routing T_7_16.bnl_op_2 <X> T_7_16.lc_trk_g3_2
 (27 12)  (369 268)  (369 268)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 268)  (370 268)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 268)  (371 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 268)  (374 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (378 268)  (378 268)  LC_6 Logic Functioning bit
 (37 12)  (379 268)  (379 268)  LC_6 Logic Functioning bit
 (38 12)  (380 268)  (380 268)  LC_6 Logic Functioning bit
 (39 12)  (381 268)  (381 268)  LC_6 Logic Functioning bit
 (41 12)  (383 268)  (383 268)  LC_6 Logic Functioning bit
 (43 12)  (385 268)  (385 268)  LC_6 Logic Functioning bit
 (14 13)  (356 269)  (356 269)  routing T_7_16.bnl_op_0 <X> T_7_16.lc_trk_g3_0
 (17 13)  (359 269)  (359 269)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (360 269)  (360 269)  routing T_7_16.bnl_op_1 <X> T_7_16.lc_trk_g3_1
 (21 13)  (363 269)  (363 269)  routing T_7_16.sp4_h_r_27 <X> T_7_16.lc_trk_g3_3
 (22 13)  (364 269)  (364 269)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (367 269)  (367 269)  routing T_7_16.bnl_op_2 <X> T_7_16.lc_trk_g3_2
 (27 13)  (369 269)  (369 269)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 269)  (370 269)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 269)  (371 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 269)  (373 269)  routing T_7_16.lc_trk_g0_3 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (379 269)  (379 269)  LC_6 Logic Functioning bit
 (39 13)  (381 269)  (381 269)  LC_6 Logic Functioning bit
 (52 13)  (394 269)  (394 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (27 14)  (369 270)  (369 270)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 270)  (370 270)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 270)  (371 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 270)  (374 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 270)  (376 270)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 270)  (378 270)  LC_7 Logic Functioning bit
 (38 14)  (380 270)  (380 270)  LC_7 Logic Functioning bit
 (43 14)  (385 270)  (385 270)  LC_7 Logic Functioning bit
 (51 14)  (393 270)  (393 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (368 271)  (368 271)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 271)  (369 271)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 271)  (370 271)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 271)  (371 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 271)  (373 271)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 271)  (374 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (375 271)  (375 271)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.input_2_7
 (34 15)  (376 271)  (376 271)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.input_2_7


LogicTile_9_16

 (26 0)  (464 256)  (464 256)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 256)  (465 256)  routing T_9_16.lc_trk_g1_0 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 256)  (467 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 256)  (469 256)  routing T_9_16.lc_trk_g0_5 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (473 256)  (473 256)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.input_2_0
 (37 0)  (475 256)  (475 256)  LC_0 Logic Functioning bit
 (41 0)  (479 256)  (479 256)  LC_0 Logic Functioning bit
 (43 0)  (481 256)  (481 256)  LC_0 Logic Functioning bit
 (45 0)  (483 256)  (483 256)  LC_0 Logic Functioning bit
 (46 0)  (484 256)  (484 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (5 1)  (443 257)  (443 257)  routing T_9_16.sp4_h_r_0 <X> T_9_16.sp4_v_b_0
 (14 1)  (452 257)  (452 257)  routing T_9_16.sp4_h_r_0 <X> T_9_16.lc_trk_g0_0
 (15 1)  (453 257)  (453 257)  routing T_9_16.sp4_h_r_0 <X> T_9_16.lc_trk_g0_0
 (16 1)  (454 257)  (454 257)  routing T_9_16.sp4_h_r_0 <X> T_9_16.lc_trk_g0_0
 (17 1)  (455 257)  (455 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (460 257)  (460 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (462 257)  (462 257)  routing T_9_16.bot_op_2 <X> T_9_16.lc_trk_g0_2
 (26 1)  (464 257)  (464 257)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 257)  (465 257)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 257)  (466 257)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 257)  (470 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (474 257)  (474 257)  LC_0 Logic Functioning bit
 (41 1)  (479 257)  (479 257)  LC_0 Logic Functioning bit
 (43 1)  (481 257)  (481 257)  LC_0 Logic Functioning bit
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (452 258)  (452 258)  routing T_9_16.wire_logic_cluster/lc_4/out <X> T_9_16.lc_trk_g0_4
 (15 2)  (453 258)  (453 258)  routing T_9_16.bot_op_5 <X> T_9_16.lc_trk_g0_5
 (17 2)  (455 258)  (455 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (465 258)  (465 258)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 258)  (466 258)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 258)  (467 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 258)  (470 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 258)  (472 258)  routing T_9_16.lc_trk_g1_1 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 258)  (474 258)  LC_1 Logic Functioning bit
 (37 2)  (475 258)  (475 258)  LC_1 Logic Functioning bit
 (39 2)  (477 258)  (477 258)  LC_1 Logic Functioning bit
 (43 2)  (481 258)  (481 258)  LC_1 Logic Functioning bit
 (45 2)  (483 258)  (483 258)  LC_1 Logic Functioning bit
 (53 2)  (491 258)  (491 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (2 3)  (440 259)  (440 259)  routing T_9_16.lc_trk_g0_0 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (17 3)  (455 259)  (455 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (464 259)  (464 259)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 259)  (465 259)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 259)  (467 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 259)  (468 259)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 259)  (470 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (471 259)  (471 259)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.input_2_1
 (34 3)  (472 259)  (472 259)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.input_2_1
 (36 3)  (474 259)  (474 259)  LC_1 Logic Functioning bit
 (38 3)  (476 259)  (476 259)  LC_1 Logic Functioning bit
 (14 4)  (452 260)  (452 260)  routing T_9_16.wire_logic_cluster/lc_0/out <X> T_9_16.lc_trk_g1_0
 (17 4)  (455 260)  (455 260)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (456 260)  (456 260)  routing T_9_16.wire_logic_cluster/lc_1/out <X> T_9_16.lc_trk_g1_1
 (22 4)  (460 260)  (460 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (461 260)  (461 260)  routing T_9_16.sp12_h_r_11 <X> T_9_16.lc_trk_g1_3
 (27 4)  (465 260)  (465 260)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 260)  (466 260)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 260)  (467 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 260)  (471 260)  routing T_9_16.lc_trk_g2_1 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 260)  (474 260)  LC_2 Logic Functioning bit
 (38 4)  (476 260)  (476 260)  LC_2 Logic Functioning bit
 (41 4)  (479 260)  (479 260)  LC_2 Logic Functioning bit
 (45 4)  (483 260)  (483 260)  LC_2 Logic Functioning bit
 (8 5)  (446 261)  (446 261)  routing T_9_16.sp4_h_r_4 <X> T_9_16.sp4_v_b_4
 (17 5)  (455 261)  (455 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (460 261)  (460 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (462 261)  (462 261)  routing T_9_16.bot_op_2 <X> T_9_16.lc_trk_g1_2
 (26 5)  (464 261)  (464 261)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 261)  (466 261)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 261)  (467 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 261)  (470 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (473 261)  (473 261)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.input_2_2
 (36 5)  (474 261)  (474 261)  LC_2 Logic Functioning bit
 (39 5)  (477 261)  (477 261)  LC_2 Logic Functioning bit
 (40 5)  (478 261)  (478 261)  LC_2 Logic Functioning bit
 (15 6)  (453 262)  (453 262)  routing T_9_16.bot_op_5 <X> T_9_16.lc_trk_g1_5
 (17 6)  (455 262)  (455 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (27 6)  (465 262)  (465 262)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 262)  (466 262)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 262)  (467 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 262)  (469 262)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 262)  (474 262)  LC_3 Logic Functioning bit
 (45 6)  (483 262)  (483 262)  LC_3 Logic Functioning bit
 (52 6)  (490 262)  (490 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (442 263)  (442 263)  routing T_9_16.sp4_v_b_10 <X> T_9_16.sp4_h_l_38
 (8 7)  (446 263)  (446 263)  routing T_9_16.sp4_h_r_4 <X> T_9_16.sp4_v_t_41
 (9 7)  (447 263)  (447 263)  routing T_9_16.sp4_h_r_4 <X> T_9_16.sp4_v_t_41
 (26 7)  (464 263)  (464 263)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 263)  (465 263)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 263)  (467 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 263)  (468 263)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 263)  (470 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (471 263)  (471 263)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.input_2_3
 (34 7)  (472 263)  (472 263)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.input_2_3
 (36 7)  (474 263)  (474 263)  LC_3 Logic Functioning bit
 (37 7)  (475 263)  (475 263)  LC_3 Logic Functioning bit
 (38 7)  (476 263)  (476 263)  LC_3 Logic Functioning bit
 (41 7)  (479 263)  (479 263)  LC_3 Logic Functioning bit
 (43 7)  (481 263)  (481 263)  LC_3 Logic Functioning bit
 (13 8)  (451 264)  (451 264)  routing T_9_16.sp4_h_l_45 <X> T_9_16.sp4_v_b_8
 (17 8)  (455 264)  (455 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (463 264)  (463 264)  routing T_9_16.wire_logic_cluster/lc_2/out <X> T_9_16.lc_trk_g2_2
 (26 8)  (464 264)  (464 264)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 264)  (465 264)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 264)  (466 264)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 264)  (467 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 264)  (472 264)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 264)  (473 264)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.input_2_4
 (36 8)  (474 264)  (474 264)  LC_4 Logic Functioning bit
 (38 8)  (476 264)  (476 264)  LC_4 Logic Functioning bit
 (42 8)  (480 264)  (480 264)  LC_4 Logic Functioning bit
 (43 8)  (481 264)  (481 264)  LC_4 Logic Functioning bit
 (45 8)  (483 264)  (483 264)  LC_4 Logic Functioning bit
 (8 9)  (446 265)  (446 265)  routing T_9_16.sp4_h_l_42 <X> T_9_16.sp4_v_b_7
 (9 9)  (447 265)  (447 265)  routing T_9_16.sp4_h_l_42 <X> T_9_16.sp4_v_b_7
 (12 9)  (450 265)  (450 265)  routing T_9_16.sp4_h_l_45 <X> T_9_16.sp4_v_b_8
 (22 9)  (460 265)  (460 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (464 265)  (464 265)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 265)  (466 265)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 265)  (467 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 265)  (469 265)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 265)  (470 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (480 265)  (480 265)  LC_4 Logic Functioning bit
 (43 9)  (481 265)  (481 265)  LC_4 Logic Functioning bit
 (17 10)  (455 266)  (455 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 266)  (456 266)  routing T_9_16.wire_logic_cluster/lc_5/out <X> T_9_16.lc_trk_g2_5
 (21 10)  (459 266)  (459 266)  routing T_9_16.wire_logic_cluster/lc_7/out <X> T_9_16.lc_trk_g2_7
 (22 10)  (460 266)  (460 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (463 266)  (463 266)  routing T_9_16.wire_logic_cluster/lc_6/out <X> T_9_16.lc_trk_g2_6
 (26 10)  (464 266)  (464 266)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 266)  (465 266)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 266)  (467 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 266)  (468 266)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 266)  (470 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 266)  (471 266)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 266)  (473 266)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.input_2_5
 (38 10)  (476 266)  (476 266)  LC_5 Logic Functioning bit
 (45 10)  (483 266)  (483 266)  LC_5 Logic Functioning bit
 (47 10)  (485 266)  (485 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (460 267)  (460 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (466 267)  (466 267)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 267)  (467 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 267)  (469 267)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 267)  (470 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (471 267)  (471 267)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.input_2_5
 (34 11)  (472 267)  (472 267)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.input_2_5
 (37 11)  (475 267)  (475 267)  LC_5 Logic Functioning bit
 (38 11)  (476 267)  (476 267)  LC_5 Logic Functioning bit
 (39 11)  (477 267)  (477 267)  LC_5 Logic Functioning bit
 (40 11)  (478 267)  (478 267)  LC_5 Logic Functioning bit
 (42 11)  (480 267)  (480 267)  LC_5 Logic Functioning bit
 (21 12)  (459 268)  (459 268)  routing T_9_16.wire_logic_cluster/lc_3/out <X> T_9_16.lc_trk_g3_3
 (22 12)  (460 268)  (460 268)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (465 268)  (465 268)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 268)  (466 268)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 268)  (472 268)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 268)  (473 268)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (36 12)  (474 268)  (474 268)  LC_6 Logic Functioning bit
 (38 12)  (476 268)  (476 268)  LC_6 Logic Functioning bit
 (42 12)  (480 268)  (480 268)  LC_6 Logic Functioning bit
 (43 12)  (481 268)  (481 268)  LC_6 Logic Functioning bit
 (45 12)  (483 268)  (483 268)  LC_6 Logic Functioning bit
 (15 13)  (453 269)  (453 269)  routing T_9_16.sp4_v_t_29 <X> T_9_16.lc_trk_g3_0
 (16 13)  (454 269)  (454 269)  routing T_9_16.sp4_v_t_29 <X> T_9_16.lc_trk_g3_0
 (17 13)  (455 269)  (455 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (464 269)  (464 269)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 269)  (465 269)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 269)  (467 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 269)  (469 269)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 269)  (470 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (471 269)  (471 269)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (35 13)  (473 269)  (473 269)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (42 13)  (480 269)  (480 269)  LC_6 Logic Functioning bit
 (43 13)  (481 269)  (481 269)  LC_6 Logic Functioning bit
 (21 14)  (459 270)  (459 270)  routing T_9_16.sp4_v_t_26 <X> T_9_16.lc_trk_g3_7
 (22 14)  (460 270)  (460 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 270)  (461 270)  routing T_9_16.sp4_v_t_26 <X> T_9_16.lc_trk_g3_7
 (26 14)  (464 270)  (464 270)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 270)  (465 270)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 270)  (467 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 270)  (468 270)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 270)  (469 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 270)  (471 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 270)  (472 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (43 14)  (481 270)  (481 270)  LC_7 Logic Functioning bit
 (45 14)  (483 270)  (483 270)  LC_7 Logic Functioning bit
 (47 14)  (485 270)  (485 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (453 271)  (453 271)  routing T_9_16.sp4_v_t_33 <X> T_9_16.lc_trk_g3_4
 (16 15)  (454 271)  (454 271)  routing T_9_16.sp4_v_t_33 <X> T_9_16.lc_trk_g3_4
 (17 15)  (455 271)  (455 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (459 271)  (459 271)  routing T_9_16.sp4_v_t_26 <X> T_9_16.lc_trk_g3_7
 (26 15)  (464 271)  (464 271)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 271)  (466 271)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 271)  (467 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 271)  (469 271)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 271)  (470 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (471 271)  (471 271)  routing T_9_16.lc_trk_g2_1 <X> T_9_16.input_2_7
 (37 15)  (475 271)  (475 271)  LC_7 Logic Functioning bit
 (39 15)  (477 271)  (477 271)  LC_7 Logic Functioning bit
 (40 15)  (478 271)  (478 271)  LC_7 Logic Functioning bit
 (42 15)  (480 271)  (480 271)  LC_7 Logic Functioning bit
 (43 15)  (481 271)  (481 271)  LC_7 Logic Functioning bit


LogicTile_10_16

 (17 0)  (509 256)  (509 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 256)  (510 256)  routing T_10_16.wire_logic_cluster/lc_1/out <X> T_10_16.lc_trk_g0_1
 (22 0)  (514 256)  (514 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (517 256)  (517 256)  routing T_10_16.lft_op_2 <X> T_10_16.lc_trk_g0_2
 (26 0)  (518 256)  (518 256)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 256)  (519 256)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 256)  (523 256)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 256)  (525 256)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 256)  (527 256)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.input_2_0
 (37 0)  (529 256)  (529 256)  LC_0 Logic Functioning bit
 (41 0)  (533 256)  (533 256)  LC_0 Logic Functioning bit
 (43 0)  (535 256)  (535 256)  LC_0 Logic Functioning bit
 (45 0)  (537 256)  (537 256)  LC_0 Logic Functioning bit
 (8 1)  (500 257)  (500 257)  routing T_10_16.sp4_h_r_1 <X> T_10_16.sp4_v_b_1
 (22 1)  (514 257)  (514 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (516 257)  (516 257)  routing T_10_16.lft_op_2 <X> T_10_16.lc_trk_g0_2
 (28 1)  (520 257)  (520 257)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 257)  (524 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (525 257)  (525 257)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.input_2_0
 (35 1)  (527 257)  (527 257)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.input_2_0
 (36 1)  (528 257)  (528 257)  LC_0 Logic Functioning bit
 (41 1)  (533 257)  (533 257)  LC_0 Logic Functioning bit
 (43 1)  (535 257)  (535 257)  LC_0 Logic Functioning bit
 (47 1)  (539 257)  (539 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 258)  (492 258)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (17 2)  (509 258)  (509 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (510 258)  (510 258)  routing T_10_16.wire_logic_cluster/lc_5/out <X> T_10_16.lc_trk_g0_5
 (26 2)  (518 258)  (518 258)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 258)  (520 258)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 258)  (522 258)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 258)  (523 258)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 258)  (526 258)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 258)  (529 258)  LC_1 Logic Functioning bit
 (42 2)  (534 258)  (534 258)  LC_1 Logic Functioning bit
 (45 2)  (537 258)  (537 258)  LC_1 Logic Functioning bit
 (0 3)  (492 259)  (492 259)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 3)  (494 259)  (494 259)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (15 3)  (507 259)  (507 259)  routing T_10_16.bot_op_4 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (28 3)  (520 259)  (520 259)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 259)  (523 259)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 259)  (524 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (528 259)  (528 259)  LC_1 Logic Functioning bit
 (37 3)  (529 259)  (529 259)  LC_1 Logic Functioning bit
 (39 3)  (531 259)  (531 259)  LC_1 Logic Functioning bit
 (43 3)  (535 259)  (535 259)  LC_1 Logic Functioning bit
 (47 3)  (539 259)  (539 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (11 4)  (503 260)  (503 260)  routing T_10_16.sp4_h_l_46 <X> T_10_16.sp4_v_b_5
 (13 4)  (505 260)  (505 260)  routing T_10_16.sp4_h_l_46 <X> T_10_16.sp4_v_b_5
 (14 4)  (506 260)  (506 260)  routing T_10_16.wire_logic_cluster/lc_0/out <X> T_10_16.lc_trk_g1_0
 (15 4)  (507 260)  (507 260)  routing T_10_16.lft_op_1 <X> T_10_16.lc_trk_g1_1
 (17 4)  (509 260)  (509 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (510 260)  (510 260)  routing T_10_16.lft_op_1 <X> T_10_16.lc_trk_g1_1
 (21 4)  (513 260)  (513 260)  routing T_10_16.wire_logic_cluster/lc_3/out <X> T_10_16.lc_trk_g1_3
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (518 260)  (518 260)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 260)  (525 260)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 260)  (526 260)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 260)  (528 260)  LC_2 Logic Functioning bit
 (38 4)  (530 260)  (530 260)  LC_2 Logic Functioning bit
 (42 4)  (534 260)  (534 260)  LC_2 Logic Functioning bit
 (43 4)  (535 260)  (535 260)  LC_2 Logic Functioning bit
 (45 4)  (537 260)  (537 260)  LC_2 Logic Functioning bit
 (47 4)  (539 260)  (539 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (12 5)  (504 261)  (504 261)  routing T_10_16.sp4_h_l_46 <X> T_10_16.sp4_v_b_5
 (17 5)  (509 261)  (509 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 261)  (522 261)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 261)  (523 261)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 261)  (524 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (525 261)  (525 261)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.input_2_2
 (35 5)  (527 261)  (527 261)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.input_2_2
 (42 5)  (534 261)  (534 261)  LC_2 Logic Functioning bit
 (43 5)  (535 261)  (535 261)  LC_2 Logic Functioning bit
 (14 6)  (506 262)  (506 262)  routing T_10_16.wire_logic_cluster/lc_4/out <X> T_10_16.lc_trk_g1_4
 (26 6)  (518 262)  (518 262)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 262)  (519 262)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 262)  (523 262)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 262)  (525 262)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 262)  (527 262)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.input_2_3
 (43 6)  (535 262)  (535 262)  LC_3 Logic Functioning bit
 (45 6)  (537 262)  (537 262)  LC_3 Logic Functioning bit
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (520 263)  (520 263)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 263)  (521 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 263)  (522 263)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 263)  (524 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (525 263)  (525 263)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.input_2_3
 (34 7)  (526 263)  (526 263)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.input_2_3
 (36 7)  (528 263)  (528 263)  LC_3 Logic Functioning bit
 (38 7)  (530 263)  (530 263)  LC_3 Logic Functioning bit
 (41 7)  (533 263)  (533 263)  LC_3 Logic Functioning bit
 (42 7)  (534 263)  (534 263)  LC_3 Logic Functioning bit
 (43 7)  (535 263)  (535 263)  LC_3 Logic Functioning bit
 (46 7)  (538 263)  (538 263)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (11 8)  (503 264)  (503 264)  routing T_10_16.sp4_v_t_40 <X> T_10_16.sp4_v_b_8
 (25 8)  (517 264)  (517 264)  routing T_10_16.wire_logic_cluster/lc_2/out <X> T_10_16.lc_trk_g2_2
 (26 8)  (518 264)  (518 264)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 264)  (519 264)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 264)  (522 264)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 264)  (525 264)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 264)  (529 264)  LC_4 Logic Functioning bit
 (41 8)  (533 264)  (533 264)  LC_4 Logic Functioning bit
 (43 8)  (535 264)  (535 264)  LC_4 Logic Functioning bit
 (45 8)  (537 264)  (537 264)  LC_4 Logic Functioning bit
 (47 8)  (539 264)  (539 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (12 9)  (504 265)  (504 265)  routing T_10_16.sp4_v_t_40 <X> T_10_16.sp4_v_b_8
 (22 9)  (514 265)  (514 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (520 265)  (520 265)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 265)  (524 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (525 265)  (525 265)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.input_2_4
 (35 9)  (527 265)  (527 265)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.input_2_4
 (36 9)  (528 265)  (528 265)  LC_4 Logic Functioning bit
 (41 9)  (533 265)  (533 265)  LC_4 Logic Functioning bit
 (43 9)  (535 265)  (535 265)  LC_4 Logic Functioning bit
 (17 10)  (509 266)  (509 266)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (510 266)  (510 266)  routing T_10_16.bnl_op_5 <X> T_10_16.lc_trk_g2_5
 (25 10)  (517 266)  (517 266)  routing T_10_16.wire_logic_cluster/lc_6/out <X> T_10_16.lc_trk_g2_6
 (26 10)  (518 266)  (518 266)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 266)  (520 266)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 266)  (522 266)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 266)  (523 266)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (527 266)  (527 266)  routing T_10_16.lc_trk_g0_5 <X> T_10_16.input_2_5
 (37 10)  (529 266)  (529 266)  LC_5 Logic Functioning bit
 (42 10)  (534 266)  (534 266)  LC_5 Logic Functioning bit
 (45 10)  (537 266)  (537 266)  LC_5 Logic Functioning bit
 (51 10)  (543 266)  (543 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (507 267)  (507 267)  routing T_10_16.sp4_v_t_33 <X> T_10_16.lc_trk_g2_4
 (16 11)  (508 267)  (508 267)  routing T_10_16.sp4_v_t_33 <X> T_10_16.lc_trk_g2_4
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (510 267)  (510 267)  routing T_10_16.bnl_op_5 <X> T_10_16.lc_trk_g2_5
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (520 267)  (520 267)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 267)  (524 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (528 267)  (528 267)  LC_5 Logic Functioning bit
 (37 11)  (529 267)  (529 267)  LC_5 Logic Functioning bit
 (39 11)  (531 267)  (531 267)  LC_5 Logic Functioning bit
 (43 11)  (535 267)  (535 267)  LC_5 Logic Functioning bit
 (15 12)  (507 268)  (507 268)  routing T_10_16.sp4_h_r_41 <X> T_10_16.lc_trk_g3_1
 (16 12)  (508 268)  (508 268)  routing T_10_16.sp4_h_r_41 <X> T_10_16.lc_trk_g3_1
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (510 268)  (510 268)  routing T_10_16.sp4_h_r_41 <X> T_10_16.lc_trk_g3_1
 (25 12)  (517 268)  (517 268)  routing T_10_16.bnl_op_2 <X> T_10_16.lc_trk_g3_2
 (29 12)  (521 268)  (521 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 268)  (525 268)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 268)  (526 268)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 268)  (527 268)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.input_2_6
 (36 12)  (528 268)  (528 268)  LC_6 Logic Functioning bit
 (38 12)  (530 268)  (530 268)  LC_6 Logic Functioning bit
 (42 12)  (534 268)  (534 268)  LC_6 Logic Functioning bit
 (43 12)  (535 268)  (535 268)  LC_6 Logic Functioning bit
 (45 12)  (537 268)  (537 268)  LC_6 Logic Functioning bit
 (18 13)  (510 269)  (510 269)  routing T_10_16.sp4_h_r_41 <X> T_10_16.lc_trk_g3_1
 (19 13)  (511 269)  (511 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (517 269)  (517 269)  routing T_10_16.bnl_op_2 <X> T_10_16.lc_trk_g3_2
 (26 13)  (518 269)  (518 269)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 269)  (522 269)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 269)  (523 269)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 269)  (524 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (525 269)  (525 269)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.input_2_6
 (35 13)  (527 269)  (527 269)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.input_2_6
 (42 13)  (534 269)  (534 269)  LC_6 Logic Functioning bit
 (43 13)  (535 269)  (535 269)  LC_6 Logic Functioning bit
 (48 13)  (540 269)  (540 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (506 270)  (506 270)  routing T_10_16.sp4_v_b_36 <X> T_10_16.lc_trk_g3_4
 (21 14)  (513 270)  (513 270)  routing T_10_16.wire_logic_cluster/lc_7/out <X> T_10_16.lc_trk_g3_7
 (22 14)  (514 270)  (514 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (519 270)  (519 270)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 270)  (520 270)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 270)  (521 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 270)  (522 270)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 270)  (524 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 270)  (526 270)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 270)  (528 270)  LC_7 Logic Functioning bit
 (45 14)  (537 270)  (537 270)  LC_7 Logic Functioning bit
 (14 15)  (506 271)  (506 271)  routing T_10_16.sp4_v_b_36 <X> T_10_16.lc_trk_g3_4
 (16 15)  (508 271)  (508 271)  routing T_10_16.sp4_v_b_36 <X> T_10_16.lc_trk_g3_4
 (17 15)  (509 271)  (509 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (518 271)  (518 271)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 271)  (519 271)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 271)  (520 271)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 271)  (521 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 271)  (522 271)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 271)  (524 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (527 271)  (527 271)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.input_2_7
 (36 15)  (528 271)  (528 271)  LC_7 Logic Functioning bit
 (37 15)  (529 271)  (529 271)  LC_7 Logic Functioning bit
 (38 15)  (530 271)  (530 271)  LC_7 Logic Functioning bit
 (41 15)  (533 271)  (533 271)  LC_7 Logic Functioning bit
 (43 15)  (535 271)  (535 271)  LC_7 Logic Functioning bit


LogicTile_11_16

 (11 0)  (557 256)  (557 256)  routing T_11_16.sp4_h_l_45 <X> T_11_16.sp4_v_b_2
 (13 0)  (559 256)  (559 256)  routing T_11_16.sp4_h_l_45 <X> T_11_16.sp4_v_b_2
 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 256)  (570 256)  routing T_11_16.bot_op_3 <X> T_11_16.lc_trk_g0_3
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 256)  (576 256)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 256)  (580 256)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 256)  (582 256)  LC_0 Logic Functioning bit
 (37 0)  (583 256)  (583 256)  LC_0 Logic Functioning bit
 (39 0)  (585 256)  (585 256)  LC_0 Logic Functioning bit
 (43 0)  (589 256)  (589 256)  LC_0 Logic Functioning bit
 (45 0)  (591 256)  (591 256)  LC_0 Logic Functioning bit
 (52 0)  (598 256)  (598 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (10 1)  (556 257)  (556 257)  routing T_11_16.sp4_h_r_8 <X> T_11_16.sp4_v_b_1
 (12 1)  (558 257)  (558 257)  routing T_11_16.sp4_h_l_45 <X> T_11_16.sp4_v_b_2
 (26 1)  (572 257)  (572 257)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 257)  (573 257)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 257)  (576 257)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 257)  (578 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 257)  (580 257)  routing T_11_16.lc_trk_g1_1 <X> T_11_16.input_2_0
 (36 1)  (582 257)  (582 257)  LC_0 Logic Functioning bit
 (37 1)  (583 257)  (583 257)  LC_0 Logic Functioning bit
 (38 1)  (584 257)  (584 257)  LC_0 Logic Functioning bit
 (39 1)  (585 257)  (585 257)  LC_0 Logic Functioning bit
 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 258)  (560 258)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g0_4
 (22 2)  (568 258)  (568 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (574 258)  (574 258)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 258)  (576 258)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 258)  (577 258)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 258)  (582 258)  LC_1 Logic Functioning bit
 (38 2)  (584 258)  (584 258)  LC_1 Logic Functioning bit
 (41 2)  (587 258)  (587 258)  LC_1 Logic Functioning bit
 (43 2)  (589 258)  (589 258)  LC_1 Logic Functioning bit
 (14 3)  (560 259)  (560 259)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g0_4
 (15 3)  (561 259)  (561 259)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g0_4
 (16 3)  (562 259)  (562 259)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g0_4
 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (567 259)  (567 259)  routing T_11_16.sp4_r_v_b_31 <X> T_11_16.lc_trk_g0_7
 (26 3)  (572 259)  (572 259)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 259)  (573 259)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 259)  (574 259)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (583 259)  (583 259)  LC_1 Logic Functioning bit
 (39 3)  (585 259)  (585 259)  LC_1 Logic Functioning bit
 (41 3)  (587 259)  (587 259)  LC_1 Logic Functioning bit
 (43 3)  (589 259)  (589 259)  LC_1 Logic Functioning bit
 (48 3)  (594 259)  (594 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (5 4)  (551 260)  (551 260)  routing T_11_16.sp4_v_t_38 <X> T_11_16.sp4_h_r_3
 (11 4)  (557 260)  (557 260)  routing T_11_16.sp4_h_l_46 <X> T_11_16.sp4_v_b_5
 (13 4)  (559 260)  (559 260)  routing T_11_16.sp4_h_l_46 <X> T_11_16.sp4_v_b_5
 (14 4)  (560 260)  (560 260)  routing T_11_16.wire_logic_cluster/lc_0/out <X> T_11_16.lc_trk_g1_0
 (15 4)  (561 260)  (561 260)  routing T_11_16.sp4_h_r_9 <X> T_11_16.lc_trk_g1_1
 (16 4)  (562 260)  (562 260)  routing T_11_16.sp4_h_r_9 <X> T_11_16.lc_trk_g1_1
 (17 4)  (563 260)  (563 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (564 260)  (564 260)  routing T_11_16.sp4_h_r_9 <X> T_11_16.lc_trk_g1_1
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (569 260)  (569 260)  routing T_11_16.sp4_v_b_19 <X> T_11_16.lc_trk_g1_3
 (24 4)  (570 260)  (570 260)  routing T_11_16.sp4_v_b_19 <X> T_11_16.lc_trk_g1_3
 (25 4)  (571 260)  (571 260)  routing T_11_16.wire_logic_cluster/lc_2/out <X> T_11_16.lc_trk_g1_2
 (27 4)  (573 260)  (573 260)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 260)  (579 260)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 260)  (580 260)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 260)  (582 260)  LC_2 Logic Functioning bit
 (38 4)  (584 260)  (584 260)  LC_2 Logic Functioning bit
 (41 4)  (587 260)  (587 260)  LC_2 Logic Functioning bit
 (43 4)  (589 260)  (589 260)  LC_2 Logic Functioning bit
 (45 4)  (591 260)  (591 260)  LC_2 Logic Functioning bit
 (51 4)  (597 260)  (597 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (8 5)  (554 261)  (554 261)  routing T_11_16.sp4_h_l_41 <X> T_11_16.sp4_v_b_4
 (9 5)  (555 261)  (555 261)  routing T_11_16.sp4_h_l_41 <X> T_11_16.sp4_v_b_4
 (12 5)  (558 261)  (558 261)  routing T_11_16.sp4_h_l_46 <X> T_11_16.sp4_v_b_5
 (17 5)  (563 261)  (563 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (568 261)  (568 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (572 261)  (572 261)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 261)  (574 261)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 261)  (576 261)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (37 5)  (583 261)  (583 261)  LC_2 Logic Functioning bit
 (39 5)  (585 261)  (585 261)  LC_2 Logic Functioning bit
 (41 5)  (587 261)  (587 261)  LC_2 Logic Functioning bit
 (43 5)  (589 261)  (589 261)  LC_2 Logic Functioning bit
 (8 6)  (554 262)  (554 262)  routing T_11_16.sp4_h_r_8 <X> T_11_16.sp4_h_l_41
 (10 6)  (556 262)  (556 262)  routing T_11_16.sp4_h_r_8 <X> T_11_16.sp4_h_l_41
 (14 6)  (560 262)  (560 262)  routing T_11_16.sp4_h_l_1 <X> T_11_16.lc_trk_g1_4
 (28 6)  (574 262)  (574 262)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 262)  (576 262)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 262)  (577 262)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 262)  (579 262)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 262)  (580 262)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (41 6)  (587 262)  (587 262)  LC_3 Logic Functioning bit
 (43 6)  (589 262)  (589 262)  LC_3 Logic Functioning bit
 (15 7)  (561 263)  (561 263)  routing T_11_16.sp4_h_l_1 <X> T_11_16.lc_trk_g1_4
 (16 7)  (562 263)  (562 263)  routing T_11_16.sp4_h_l_1 <X> T_11_16.lc_trk_g1_4
 (17 7)  (563 263)  (563 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 263)  (576 263)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 263)  (577 263)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 263)  (578 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 263)  (581 263)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.input_2_3
 (36 7)  (582 263)  (582 263)  LC_3 Logic Functioning bit
 (37 7)  (583 263)  (583 263)  LC_3 Logic Functioning bit
 (39 7)  (585 263)  (585 263)  LC_3 Logic Functioning bit
 (41 7)  (587 263)  (587 263)  LC_3 Logic Functioning bit
 (43 7)  (589 263)  (589 263)  LC_3 Logic Functioning bit
 (5 8)  (551 264)  (551 264)  routing T_11_16.sp4_v_b_6 <X> T_11_16.sp4_h_r_6
 (10 8)  (556 264)  (556 264)  routing T_11_16.sp4_v_t_39 <X> T_11_16.sp4_h_r_7
 (15 8)  (561 264)  (561 264)  routing T_11_16.tnr_op_1 <X> T_11_16.lc_trk_g2_1
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (567 264)  (567 264)  routing T_11_16.sp4_h_r_35 <X> T_11_16.lc_trk_g2_3
 (22 8)  (568 264)  (568 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (569 264)  (569 264)  routing T_11_16.sp4_h_r_35 <X> T_11_16.lc_trk_g2_3
 (24 8)  (570 264)  (570 264)  routing T_11_16.sp4_h_r_35 <X> T_11_16.lc_trk_g2_3
 (26 8)  (572 264)  (572 264)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 264)  (574 264)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 264)  (575 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 264)  (580 264)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 264)  (582 264)  LC_4 Logic Functioning bit
 (37 8)  (583 264)  (583 264)  LC_4 Logic Functioning bit
 (38 8)  (584 264)  (584 264)  LC_4 Logic Functioning bit
 (39 8)  (585 264)  (585 264)  LC_4 Logic Functioning bit
 (41 8)  (587 264)  (587 264)  LC_4 Logic Functioning bit
 (43 8)  (589 264)  (589 264)  LC_4 Logic Functioning bit
 (6 9)  (552 265)  (552 265)  routing T_11_16.sp4_v_b_6 <X> T_11_16.sp4_h_r_6
 (10 9)  (556 265)  (556 265)  routing T_11_16.sp4_h_r_2 <X> T_11_16.sp4_v_b_7
 (22 9)  (568 265)  (568 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (569 265)  (569 265)  routing T_11_16.sp12_v_b_18 <X> T_11_16.lc_trk_g2_2
 (25 9)  (571 265)  (571 265)  routing T_11_16.sp12_v_b_18 <X> T_11_16.lc_trk_g2_2
 (29 9)  (575 265)  (575 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 265)  (576 265)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (582 265)  (582 265)  LC_4 Logic Functioning bit
 (38 9)  (584 265)  (584 265)  LC_4 Logic Functioning bit
 (14 10)  (560 266)  (560 266)  routing T_11_16.sp4_v_b_36 <X> T_11_16.lc_trk_g2_4
 (19 10)  (565 266)  (565 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (25 10)  (571 266)  (571 266)  routing T_11_16.sp4_v_b_30 <X> T_11_16.lc_trk_g2_6
 (27 10)  (573 266)  (573 266)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 266)  (574 266)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 266)  (577 266)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 266)  (579 266)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 266)  (580 266)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (37 10)  (583 266)  (583 266)  LC_5 Logic Functioning bit
 (41 10)  (587 266)  (587 266)  LC_5 Logic Functioning bit
 (43 10)  (589 266)  (589 266)  LC_5 Logic Functioning bit
 (50 10)  (596 266)  (596 266)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (560 267)  (560 267)  routing T_11_16.sp4_v_b_36 <X> T_11_16.lc_trk_g2_4
 (16 11)  (562 267)  (562 267)  routing T_11_16.sp4_v_b_36 <X> T_11_16.lc_trk_g2_4
 (17 11)  (563 267)  (563 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (568 267)  (568 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (569 267)  (569 267)  routing T_11_16.sp4_v_b_30 <X> T_11_16.lc_trk_g2_6
 (30 11)  (576 267)  (576 267)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 267)  (577 267)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (37 11)  (583 267)  (583 267)  LC_5 Logic Functioning bit
 (41 11)  (587 267)  (587 267)  LC_5 Logic Functioning bit
 (43 11)  (589 267)  (589 267)  LC_5 Logic Functioning bit
 (12 12)  (558 268)  (558 268)  routing T_11_16.sp4_v_t_46 <X> T_11_16.sp4_h_r_11
 (14 12)  (560 268)  (560 268)  routing T_11_16.sp4_v_b_24 <X> T_11_16.lc_trk_g3_0
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 268)  (570 268)  routing T_11_16.tnr_op_3 <X> T_11_16.lc_trk_g3_3
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 268)  (576 268)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 268)  (577 268)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 268)  (580 268)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 268)  (581 268)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.input_2_6
 (36 12)  (582 268)  (582 268)  LC_6 Logic Functioning bit
 (37 12)  (583 268)  (583 268)  LC_6 Logic Functioning bit
 (39 12)  (585 268)  (585 268)  LC_6 Logic Functioning bit
 (43 12)  (589 268)  (589 268)  LC_6 Logic Functioning bit
 (45 12)  (591 268)  (591 268)  LC_6 Logic Functioning bit
 (4 13)  (550 269)  (550 269)  routing T_11_16.sp4_v_t_41 <X> T_11_16.sp4_h_r_9
 (16 13)  (562 269)  (562 269)  routing T_11_16.sp4_v_b_24 <X> T_11_16.lc_trk_g3_0
 (17 13)  (563 269)  (563 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (568 269)  (568 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (572 269)  (572 269)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 269)  (573 269)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 269)  (576 269)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 269)  (578 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (579 269)  (579 269)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.input_2_6
 (34 13)  (580 269)  (580 269)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.input_2_6
 (36 13)  (582 269)  (582 269)  LC_6 Logic Functioning bit
 (37 13)  (583 269)  (583 269)  LC_6 Logic Functioning bit
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (39 13)  (585 269)  (585 269)  LC_6 Logic Functioning bit
 (46 13)  (592 269)  (592 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (594 269)  (594 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (558 270)  (558 270)  routing T_11_16.sp4_h_r_8 <X> T_11_16.sp4_h_l_46
 (16 14)  (562 270)  (562 270)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g3_5
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 270)  (564 270)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g3_5
 (22 14)  (568 270)  (568 270)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (570 270)  (570 270)  routing T_11_16.tnr_op_7 <X> T_11_16.lc_trk_g3_7
 (13 15)  (559 271)  (559 271)  routing T_11_16.sp4_h_r_8 <X> T_11_16.sp4_h_l_46
 (18 15)  (564 271)  (564 271)  routing T_11_16.sp4_v_b_37 <X> T_11_16.lc_trk_g3_5


LogicTile_12_16

 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (42 0)  (642 256)  (642 256)  LC_0 Logic Functioning bit
 (44 0)  (644 256)  (644 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (48 0)  (648 256)  (648 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (3 1)  (603 257)  (603 257)  routing T_12_16.sp12_h_l_23 <X> T_12_16.sp12_v_b_0
 (12 1)  (612 257)  (612 257)  routing T_12_16.sp4_h_r_2 <X> T_12_16.sp4_v_b_2
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (41 1)  (641 257)  (641 257)  LC_0 Logic Functioning bit
 (42 1)  (642 257)  (642 257)  LC_0 Logic Functioning bit
 (49 1)  (649 257)  (649 257)  Carry_In_Mux bit 

 (0 2)  (600 258)  (600 258)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (4 2)  (604 258)  (604 258)  routing T_12_16.sp4_h_r_6 <X> T_12_16.sp4_v_t_37
 (6 2)  (606 258)  (606 258)  routing T_12_16.sp4_h_r_6 <X> T_12_16.sp4_v_t_37
 (11 2)  (611 258)  (611 258)  routing T_12_16.sp4_v_b_11 <X> T_12_16.sp4_v_t_39
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (42 2)  (642 258)  (642 258)  LC_1 Logic Functioning bit
 (44 2)  (644 258)  (644 258)  LC_1 Logic Functioning bit
 (45 2)  (645 258)  (645 258)  LC_1 Logic Functioning bit
 (2 3)  (602 259)  (602 259)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (5 3)  (605 259)  (605 259)  routing T_12_16.sp4_h_r_6 <X> T_12_16.sp4_v_t_37
 (12 3)  (612 259)  (612 259)  routing T_12_16.sp4_v_b_11 <X> T_12_16.sp4_v_t_39
 (15 3)  (615 259)  (615 259)  routing T_12_16.sp4_v_t_9 <X> T_12_16.lc_trk_g0_4
 (16 3)  (616 259)  (616 259)  routing T_12_16.sp4_v_t_9 <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (42 3)  (642 259)  (642 259)  LC_1 Logic Functioning bit
 (52 3)  (652 259)  (652 259)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (601 260)  (601 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (608 260)  (608 260)  routing T_12_16.sp4_h_l_45 <X> T_12_16.sp4_h_r_4
 (10 4)  (610 260)  (610 260)  routing T_12_16.sp4_h_l_45 <X> T_12_16.sp4_h_r_4
 (14 4)  (614 260)  (614 260)  routing T_12_16.bnr_op_0 <X> T_12_16.lc_trk_g1_0
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (41 4)  (641 260)  (641 260)  LC_2 Logic Functioning bit
 (42 4)  (642 260)  (642 260)  LC_2 Logic Functioning bit
 (0 5)  (600 261)  (600 261)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (1 5)  (601 261)  (601 261)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (11 5)  (611 261)  (611 261)  routing T_12_16.sp4_h_l_40 <X> T_12_16.sp4_h_r_5
 (14 5)  (614 261)  (614 261)  routing T_12_16.bnr_op_0 <X> T_12_16.lc_trk_g1_0
 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (621 261)  (621 261)  routing T_12_16.sp4_r_v_b_27 <X> T_12_16.lc_trk_g1_3
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (41 5)  (641 261)  (641 261)  LC_2 Logic Functioning bit
 (42 5)  (642 261)  (642 261)  LC_2 Logic Functioning bit
 (14 8)  (614 264)  (614 264)  routing T_12_16.sp4_h_l_21 <X> T_12_16.lc_trk_g2_0
 (4 9)  (604 265)  (604 265)  routing T_12_16.sp4_h_l_47 <X> T_12_16.sp4_h_r_6
 (6 9)  (606 265)  (606 265)  routing T_12_16.sp4_h_l_47 <X> T_12_16.sp4_h_r_6
 (15 9)  (615 265)  (615 265)  routing T_12_16.sp4_h_l_21 <X> T_12_16.lc_trk_g2_0
 (16 9)  (616 265)  (616 265)  routing T_12_16.sp4_h_l_21 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (5 12)  (605 268)  (605 268)  routing T_12_16.sp4_v_t_44 <X> T_12_16.sp4_h_r_9
 (12 12)  (612 268)  (612 268)  routing T_12_16.sp4_v_t_46 <X> T_12_16.sp4_h_r_11
 (14 12)  (614 268)  (614 268)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g3_0
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 268)  (618 268)  routing T_12_16.wire_logic_cluster/lc_1/out <X> T_12_16.lc_trk_g3_1
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (601 271)  (601 271)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r


LogicTile_13_16

 (8 0)  (662 256)  (662 256)  routing T_13_16.sp4_h_l_36 <X> T_13_16.sp4_h_r_1
 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (37 0)  (691 256)  (691 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (42 0)  (696 256)  (696 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (4 1)  (658 257)  (658 257)  routing T_13_16.sp4_v_t_42 <X> T_13_16.sp4_h_r_0
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 257)  (687 257)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.input_2_0
 (34 1)  (688 257)  (688 257)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.input_2_0
 (35 1)  (689 257)  (689 257)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.input_2_0
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (43 1)  (697 257)  (697 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (666 258)  (666 258)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_h_l_39
 (14 2)  (668 258)  (668 258)  routing T_13_16.sp12_h_l_3 <X> T_13_16.lc_trk_g0_4
 (15 2)  (669 258)  (669 258)  routing T_13_16.sp4_h_r_21 <X> T_13_16.lc_trk_g0_5
 (16 2)  (670 258)  (670 258)  routing T_13_16.sp4_h_r_21 <X> T_13_16.lc_trk_g0_5
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (672 258)  (672 258)  routing T_13_16.sp4_h_r_21 <X> T_13_16.lc_trk_g0_5
 (27 2)  (681 258)  (681 258)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (50 2)  (704 258)  (704 258)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (658 259)  (658 259)  routing T_13_16.sp4_h_r_4 <X> T_13_16.sp4_h_l_37
 (6 3)  (660 259)  (660 259)  routing T_13_16.sp4_h_r_4 <X> T_13_16.sp4_h_l_37
 (9 3)  (663 259)  (663 259)  routing T_13_16.sp4_v_b_5 <X> T_13_16.sp4_v_t_36
 (10 3)  (664 259)  (664 259)  routing T_13_16.sp4_v_b_5 <X> T_13_16.sp4_v_t_36
 (12 3)  (666 259)  (666 259)  routing T_13_16.sp4_h_l_39 <X> T_13_16.sp4_v_t_39
 (13 3)  (667 259)  (667 259)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_h_l_39
 (14 3)  (668 259)  (668 259)  routing T_13_16.sp12_h_l_3 <X> T_13_16.lc_trk_g0_4
 (15 3)  (669 259)  (669 259)  routing T_13_16.sp12_h_l_3 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (18 3)  (672 259)  (672 259)  routing T_13_16.sp4_h_r_21 <X> T_13_16.lc_trk_g0_5
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 259)  (684 259)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (41 3)  (695 259)  (695 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (47 3)  (701 259)  (701 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (659 260)  (659 260)  routing T_13_16.sp4_v_t_38 <X> T_13_16.sp4_h_r_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (677 260)  (677 260)  routing T_13_16.sp4_h_r_3 <X> T_13_16.lc_trk_g1_3
 (24 4)  (678 260)  (678 260)  routing T_13_16.sp4_h_r_3 <X> T_13_16.lc_trk_g1_3
 (25 4)  (679 260)  (679 260)  routing T_13_16.wire_logic_cluster/lc_2/out <X> T_13_16.lc_trk_g1_2
 (26 4)  (680 260)  (680 260)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 260)  (681 260)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 260)  (684 260)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 260)  (688 260)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (37 4)  (691 260)  (691 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (39 4)  (693 260)  (693 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (43 4)  (697 260)  (697 260)  LC_2 Logic Functioning bit
 (45 4)  (699 260)  (699 260)  LC_2 Logic Functioning bit
 (52 4)  (706 260)  (706 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (11 5)  (665 261)  (665 261)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_h_r_5
 (13 5)  (667 261)  (667 261)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_h_r_5
 (21 5)  (675 261)  (675 261)  routing T_13_16.sp4_h_r_3 <X> T_13_16.lc_trk_g1_3
 (22 5)  (676 261)  (676 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (39 5)  (693 261)  (693 261)  LC_2 Logic Functioning bit
 (48 5)  (702 261)  (702 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (707 261)  (707 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (8 6)  (662 262)  (662 262)  routing T_13_16.sp4_h_r_4 <X> T_13_16.sp4_h_l_41
 (11 6)  (665 262)  (665 262)  routing T_13_16.sp4_v_b_2 <X> T_13_16.sp4_v_t_40
 (14 6)  (668 262)  (668 262)  routing T_13_16.wire_logic_cluster/lc_4/out <X> T_13_16.lc_trk_g1_4
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (680 262)  (680 262)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 262)  (681 262)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 262)  (682 262)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 262)  (685 262)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 262)  (688 262)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (37 6)  (691 262)  (691 262)  LC_3 Logic Functioning bit
 (38 6)  (692 262)  (692 262)  LC_3 Logic Functioning bit
 (39 6)  (693 262)  (693 262)  LC_3 Logic Functioning bit
 (40 6)  (694 262)  (694 262)  LC_3 Logic Functioning bit
 (41 6)  (695 262)  (695 262)  LC_3 Logic Functioning bit
 (42 6)  (696 262)  (696 262)  LC_3 Logic Functioning bit
 (43 6)  (697 262)  (697 262)  LC_3 Logic Functioning bit
 (12 7)  (666 263)  (666 263)  routing T_13_16.sp4_v_b_2 <X> T_13_16.sp4_v_t_40
 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (672 263)  (672 263)  routing T_13_16.sp4_r_v_b_29 <X> T_13_16.lc_trk_g1_5
 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (677 263)  (677 263)  routing T_13_16.sp12_h_r_14 <X> T_13_16.lc_trk_g1_6
 (26 7)  (680 263)  (680 263)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 263)  (682 263)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 263)  (684 263)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 263)  (690 263)  LC_3 Logic Functioning bit
 (38 7)  (692 263)  (692 263)  LC_3 Logic Functioning bit
 (40 7)  (694 263)  (694 263)  LC_3 Logic Functioning bit
 (41 7)  (695 263)  (695 263)  LC_3 Logic Functioning bit
 (42 7)  (696 263)  (696 263)  LC_3 Logic Functioning bit
 (43 7)  (697 263)  (697 263)  LC_3 Logic Functioning bit
 (8 8)  (662 264)  (662 264)  routing T_13_16.sp4_v_b_7 <X> T_13_16.sp4_h_r_7
 (9 8)  (663 264)  (663 264)  routing T_13_16.sp4_v_b_7 <X> T_13_16.sp4_h_r_7
 (16 8)  (670 264)  (670 264)  routing T_13_16.sp4_v_t_12 <X> T_13_16.lc_trk_g2_1
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (672 264)  (672 264)  routing T_13_16.sp4_v_t_12 <X> T_13_16.lc_trk_g2_1
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 264)  (677 264)  routing T_13_16.sp4_h_r_27 <X> T_13_16.lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.sp4_h_r_27 <X> T_13_16.lc_trk_g2_3
 (26 8)  (680 264)  (680 264)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 264)  (684 264)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 264)  (687 264)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 264)  (688 264)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 264)  (690 264)  LC_4 Logic Functioning bit
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (39 8)  (693 264)  (693 264)  LC_4 Logic Functioning bit
 (46 8)  (700 264)  (700 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (701 264)  (701 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (704 264)  (704 264)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (675 265)  (675 265)  routing T_13_16.sp4_h_r_27 <X> T_13_16.lc_trk_g2_3
 (27 9)  (681 265)  (681 265)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 265)  (682 265)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (39 9)  (693 265)  (693 265)  LC_4 Logic Functioning bit
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 266)  (672 266)  routing T_13_16.wire_logic_cluster/lc_5/out <X> T_13_16.lc_trk_g2_5
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (678 266)  (678 266)  routing T_13_16.tnl_op_7 <X> T_13_16.lc_trk_g2_7
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 266)  (681 266)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 266)  (682 266)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 266)  (685 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 266)  (687 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (41 10)  (695 266)  (695 266)  LC_5 Logic Functioning bit
 (43 10)  (697 266)  (697 266)  LC_5 Logic Functioning bit
 (45 10)  (699 266)  (699 266)  LC_5 Logic Functioning bit
 (46 10)  (700 266)  (700 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (704 266)  (704 266)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (675 267)  (675 267)  routing T_13_16.tnl_op_7 <X> T_13_16.lc_trk_g2_7
 (28 11)  (682 267)  (682 267)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (39 11)  (693 267)  (693 267)  LC_5 Logic Functioning bit
 (40 11)  (694 267)  (694 267)  LC_5 Logic Functioning bit
 (43 11)  (697 267)  (697 267)  LC_5 Logic Functioning bit
 (15 12)  (669 268)  (669 268)  routing T_13_16.sp4_h_r_41 <X> T_13_16.lc_trk_g3_1
 (16 12)  (670 268)  (670 268)  routing T_13_16.sp4_h_r_41 <X> T_13_16.lc_trk_g3_1
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (672 268)  (672 268)  routing T_13_16.sp4_h_r_41 <X> T_13_16.lc_trk_g3_1
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 268)  (678 268)  routing T_13_16.tnr_op_3 <X> T_13_16.lc_trk_g3_3
 (25 12)  (679 268)  (679 268)  routing T_13_16.sp4_h_r_42 <X> T_13_16.lc_trk_g3_2
 (26 12)  (680 268)  (680 268)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 268)  (682 268)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (41 12)  (695 268)  (695 268)  LC_6 Logic Functioning bit
 (43 12)  (697 268)  (697 268)  LC_6 Logic Functioning bit
 (18 13)  (672 269)  (672 269)  routing T_13_16.sp4_h_r_41 <X> T_13_16.lc_trk_g3_1
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (677 269)  (677 269)  routing T_13_16.sp4_h_r_42 <X> T_13_16.lc_trk_g3_2
 (24 13)  (678 269)  (678 269)  routing T_13_16.sp4_h_r_42 <X> T_13_16.lc_trk_g3_2
 (25 13)  (679 269)  (679 269)  routing T_13_16.sp4_h_r_42 <X> T_13_16.lc_trk_g3_2
 (27 13)  (681 269)  (681 269)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 269)  (685 269)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 269)  (686 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (687 269)  (687 269)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.input_2_6
 (34 13)  (688 269)  (688 269)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.input_2_6
 (35 13)  (689 269)  (689 269)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.input_2_6
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (40 13)  (694 269)  (694 269)  LC_6 Logic Functioning bit
 (41 13)  (695 269)  (695 269)  LC_6 Logic Functioning bit
 (43 13)  (697 269)  (697 269)  LC_6 Logic Functioning bit
 (5 14)  (659 270)  (659 270)  routing T_13_16.sp4_v_t_44 <X> T_13_16.sp4_h_l_44
 (12 14)  (666 270)  (666 270)  routing T_13_16.sp4_v_b_11 <X> T_13_16.sp4_h_l_46
 (15 14)  (669 270)  (669 270)  routing T_13_16.sp4_h_l_16 <X> T_13_16.lc_trk_g3_5
 (16 14)  (670 270)  (670 270)  routing T_13_16.sp4_h_l_16 <X> T_13_16.lc_trk_g3_5
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (680 270)  (680 270)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 270)  (681 270)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 270)  (682 270)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 270)  (688 270)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 270)  (689 270)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.input_2_7
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (41 14)  (695 270)  (695 270)  LC_7 Logic Functioning bit
 (43 14)  (697 270)  (697 270)  LC_7 Logic Functioning bit
 (52 14)  (706 270)  (706 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (6 15)  (660 271)  (660 271)  routing T_13_16.sp4_v_t_44 <X> T_13_16.sp4_h_l_44
 (18 15)  (672 271)  (672 271)  routing T_13_16.sp4_h_l_16 <X> T_13_16.lc_trk_g3_5
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (677 271)  (677 271)  routing T_13_16.sp4_h_r_30 <X> T_13_16.lc_trk_g3_6
 (24 15)  (678 271)  (678 271)  routing T_13_16.sp4_h_r_30 <X> T_13_16.lc_trk_g3_6
 (25 15)  (679 271)  (679 271)  routing T_13_16.sp4_h_r_30 <X> T_13_16.lc_trk_g3_6
 (28 15)  (682 271)  (682 271)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 271)  (684 271)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 271)  (686 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (688 271)  (688 271)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.input_2_7
 (35 15)  (689 271)  (689 271)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.input_2_7
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit
 (39 15)  (693 271)  (693 271)  LC_7 Logic Functioning bit
 (41 15)  (695 271)  (695 271)  LC_7 Logic Functioning bit
 (43 15)  (697 271)  (697 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (5 0)  (713 256)  (713 256)  routing T_14_16.sp4_v_t_37 <X> T_14_16.sp4_h_r_0
 (11 0)  (719 256)  (719 256)  routing T_14_16.sp4_v_t_43 <X> T_14_16.sp4_v_b_2
 (13 0)  (721 256)  (721 256)  routing T_14_16.sp4_v_t_43 <X> T_14_16.sp4_v_b_2
 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 256)  (726 256)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g0_1
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (732 256)  (732 256)  routing T_14_16.top_op_3 <X> T_14_16.lc_trk_g0_3
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 256)  (745 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (48 0)  (756 256)  (756 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (722 257)  (722 257)  routing T_14_16.sp4_r_v_b_35 <X> T_14_16.lc_trk_g0_0
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (729 257)  (729 257)  routing T_14_16.top_op_3 <X> T_14_16.lc_trk_g0_3
 (30 1)  (738 257)  (738 257)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 258)  (722 258)  routing T_14_16.lft_op_4 <X> T_14_16.lc_trk_g0_4
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 258)  (726 258)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g0_5
 (21 2)  (729 258)  (729 258)  routing T_14_16.sp4_h_l_2 <X> T_14_16.lc_trk_g0_7
 (22 2)  (730 258)  (730 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (731 258)  (731 258)  routing T_14_16.sp4_h_l_2 <X> T_14_16.lc_trk_g0_7
 (24 2)  (732 258)  (732 258)  routing T_14_16.sp4_h_l_2 <X> T_14_16.lc_trk_g0_7
 (26 2)  (734 258)  (734 258)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (52 2)  (760 258)  (760 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (723 259)  (723 259)  routing T_14_16.lft_op_4 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (735 259)  (735 259)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 259)  (736 259)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 259)  (740 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (43 3)  (751 259)  (751 259)  LC_1 Logic Functioning bit
 (4 4)  (712 260)  (712 260)  routing T_14_16.sp4_v_t_38 <X> T_14_16.sp4_v_b_3
 (5 4)  (713 260)  (713 260)  routing T_14_16.sp4_v_t_38 <X> T_14_16.sp4_h_r_3
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 260)  (731 260)  routing T_14_16.sp4_v_b_19 <X> T_14_16.lc_trk_g1_3
 (24 4)  (732 260)  (732 260)  routing T_14_16.sp4_v_b_19 <X> T_14_16.lc_trk_g1_3
 (27 4)  (735 260)  (735 260)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 260)  (736 260)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 260)  (738 260)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (38 4)  (746 260)  (746 260)  LC_2 Logic Functioning bit
 (46 4)  (754 260)  (754 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 261)  (744 261)  LC_2 Logic Functioning bit
 (38 5)  (746 261)  (746 261)  LC_2 Logic Functioning bit
 (9 6)  (717 262)  (717 262)  routing T_14_16.sp4_h_r_1 <X> T_14_16.sp4_h_l_41
 (10 6)  (718 262)  (718 262)  routing T_14_16.sp4_h_r_1 <X> T_14_16.sp4_h_l_41
 (11 6)  (719 262)  (719 262)  routing T_14_16.sp4_h_r_11 <X> T_14_16.sp4_v_t_40
 (13 6)  (721 262)  (721 262)  routing T_14_16.sp4_h_r_11 <X> T_14_16.sp4_v_t_40
 (14 6)  (722 262)  (722 262)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g1_4
 (8 7)  (716 263)  (716 263)  routing T_14_16.sp4_h_r_4 <X> T_14_16.sp4_v_t_41
 (9 7)  (717 263)  (717 263)  routing T_14_16.sp4_h_r_4 <X> T_14_16.sp4_v_t_41
 (12 7)  (720 263)  (720 263)  routing T_14_16.sp4_h_r_11 <X> T_14_16.sp4_v_t_40
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (14 8)  (722 264)  (722 264)  routing T_14_16.sp4_v_b_24 <X> T_14_16.lc_trk_g2_0
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 264)  (738 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 264)  (743 264)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.input_2_4
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (43 8)  (751 264)  (751 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (47 8)  (755 264)  (755 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (6 9)  (714 265)  (714 265)  routing T_14_16.sp4_h_l_43 <X> T_14_16.sp4_h_r_6
 (13 9)  (721 265)  (721 265)  routing T_14_16.sp4_v_t_38 <X> T_14_16.sp4_h_r_8
 (16 9)  (724 265)  (724 265)  routing T_14_16.sp4_v_b_24 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (28 9)  (736 265)  (736 265)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 265)  (741 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.input_2_4
 (34 9)  (742 265)  (742 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.input_2_4
 (35 9)  (743 265)  (743 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.input_2_4
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (8 10)  (716 266)  (716 266)  routing T_14_16.sp4_h_r_11 <X> T_14_16.sp4_h_l_42
 (10 10)  (718 266)  (718 266)  routing T_14_16.sp4_h_r_11 <X> T_14_16.sp4_h_l_42
 (11 10)  (719 266)  (719 266)  routing T_14_16.sp4_v_b_5 <X> T_14_16.sp4_v_t_45
 (12 10)  (720 266)  (720 266)  routing T_14_16.sp4_v_b_8 <X> T_14_16.sp4_h_l_45
 (16 10)  (724 266)  (724 266)  routing T_14_16.sp4_v_t_16 <X> T_14_16.lc_trk_g2_5
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (726 266)  (726 266)  routing T_14_16.sp4_v_t_16 <X> T_14_16.lc_trk_g2_5
 (25 10)  (733 266)  (733 266)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g2_6
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 266)  (738 266)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 266)  (743 266)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.input_2_5
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (45 10)  (753 266)  (753 266)  LC_5 Logic Functioning bit
 (46 10)  (754 266)  (754 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (12 11)  (720 267)  (720 267)  routing T_14_16.sp4_v_b_5 <X> T_14_16.sp4_v_t_45
 (14 11)  (722 267)  (722 267)  routing T_14_16.sp12_v_b_20 <X> T_14_16.lc_trk_g2_4
 (16 11)  (724 267)  (724 267)  routing T_14_16.sp12_v_b_20 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 267)  (731 267)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g2_6
 (25 11)  (733 267)  (733 267)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g2_6
 (27 11)  (735 267)  (735 267)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 267)  (736 267)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 267)  (739 267)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 267)  (740 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (37 11)  (745 267)  (745 267)  LC_5 Logic Functioning bit
 (38 11)  (746 267)  (746 267)  LC_5 Logic Functioning bit
 (42 11)  (750 267)  (750 267)  LC_5 Logic Functioning bit
 (46 11)  (754 267)  (754 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (713 268)  (713 268)  routing T_14_16.sp4_v_t_44 <X> T_14_16.sp4_h_r_9
 (14 12)  (722 268)  (722 268)  routing T_14_16.sp4_h_r_40 <X> T_14_16.lc_trk_g3_0
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 268)  (731 268)  routing T_14_16.sp4_v_t_30 <X> T_14_16.lc_trk_g3_3
 (24 12)  (732 268)  (732 268)  routing T_14_16.sp4_v_t_30 <X> T_14_16.lc_trk_g3_3
 (25 12)  (733 268)  (733 268)  routing T_14_16.sp4_h_r_42 <X> T_14_16.lc_trk_g3_2
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (41 12)  (749 268)  (749 268)  LC_6 Logic Functioning bit
 (43 12)  (751 268)  (751 268)  LC_6 Logic Functioning bit
 (47 12)  (755 268)  (755 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (722 269)  (722 269)  routing T_14_16.sp4_h_r_40 <X> T_14_16.lc_trk_g3_0
 (15 13)  (723 269)  (723 269)  routing T_14_16.sp4_h_r_40 <X> T_14_16.lc_trk_g3_0
 (16 13)  (724 269)  (724 269)  routing T_14_16.sp4_h_r_40 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 269)  (731 269)  routing T_14_16.sp4_h_r_42 <X> T_14_16.lc_trk_g3_2
 (24 13)  (732 269)  (732 269)  routing T_14_16.sp4_h_r_42 <X> T_14_16.lc_trk_g3_2
 (25 13)  (733 269)  (733 269)  routing T_14_16.sp4_h_r_42 <X> T_14_16.lc_trk_g3_2
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 269)  (738 269)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 269)  (739 269)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (39 13)  (747 269)  (747 269)  LC_6 Logic Functioning bit
 (41 13)  (749 269)  (749 269)  LC_6 Logic Functioning bit
 (43 13)  (751 269)  (751 269)  LC_6 Logic Functioning bit
 (5 14)  (713 270)  (713 270)  routing T_14_16.sp4_v_t_38 <X> T_14_16.sp4_h_l_44
 (21 14)  (729 270)  (729 270)  routing T_14_16.sp4_v_t_26 <X> T_14_16.lc_trk_g3_7
 (22 14)  (730 270)  (730 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 270)  (731 270)  routing T_14_16.sp4_v_t_26 <X> T_14_16.lc_trk_g3_7
 (25 14)  (733 270)  (733 270)  routing T_14_16.sp4_h_r_38 <X> T_14_16.lc_trk_g3_6
 (27 14)  (735 270)  (735 270)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 270)  (736 270)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 270)  (739 270)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 270)  (741 270)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 270)  (744 270)  LC_7 Logic Functioning bit
 (37 14)  (745 270)  (745 270)  LC_7 Logic Functioning bit
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (39 14)  (747 270)  (747 270)  LC_7 Logic Functioning bit
 (41 14)  (749 270)  (749 270)  LC_7 Logic Functioning bit
 (43 14)  (751 270)  (751 270)  LC_7 Logic Functioning bit
 (47 14)  (755 270)  (755 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (4 15)  (712 271)  (712 271)  routing T_14_16.sp4_v_t_38 <X> T_14_16.sp4_h_l_44
 (6 15)  (714 271)  (714 271)  routing T_14_16.sp4_v_t_38 <X> T_14_16.sp4_h_l_44
 (9 15)  (717 271)  (717 271)  routing T_14_16.sp4_v_b_2 <X> T_14_16.sp4_v_t_47
 (10 15)  (718 271)  (718 271)  routing T_14_16.sp4_v_b_2 <X> T_14_16.sp4_v_t_47
 (15 15)  (723 271)  (723 271)  routing T_14_16.sp4_v_t_33 <X> T_14_16.lc_trk_g3_4
 (16 15)  (724 271)  (724 271)  routing T_14_16.sp4_v_t_33 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (729 271)  (729 271)  routing T_14_16.sp4_v_t_26 <X> T_14_16.lc_trk_g3_7
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (731 271)  (731 271)  routing T_14_16.sp4_h_r_38 <X> T_14_16.lc_trk_g3_6
 (24 15)  (732 271)  (732 271)  routing T_14_16.sp4_h_r_38 <X> T_14_16.lc_trk_g3_6
 (26 15)  (734 271)  (734 271)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 271)  (738 271)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 271)  (744 271)  LC_7 Logic Functioning bit
 (38 15)  (746 271)  (746 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 256)  (786 256)  routing T_15_16.bot_op_3 <X> T_15_16.lc_trk_g0_3
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (53 0)  (815 256)  (815 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (777 257)  (777 257)  routing T_15_16.sp4_v_t_5 <X> T_15_16.lc_trk_g0_0
 (16 1)  (778 257)  (778 257)  routing T_15_16.sp4_v_t_5 <X> T_15_16.lc_trk_g0_0
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (785 257)  (785 257)  routing T_15_16.sp4_h_r_2 <X> T_15_16.lc_trk_g0_2
 (24 1)  (786 257)  (786 257)  routing T_15_16.sp4_h_r_2 <X> T_15_16.lc_trk_g0_2
 (25 1)  (787 257)  (787 257)  routing T_15_16.sp4_h_r_2 <X> T_15_16.lc_trk_g0_2
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 257)  (792 257)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (765 258)  (765 258)  routing T_15_16.sp12_h_r_0 <X> T_15_16.sp12_h_l_23
 (14 2)  (776 258)  (776 258)  routing T_15_16.sp4_h_l_9 <X> T_15_16.lc_trk_g0_4
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (789 258)  (789 258)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 258)  (792 258)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 258)  (793 258)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 258)  (795 258)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 258)  (796 258)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 258)  (799 258)  LC_1 Logic Functioning bit
 (39 2)  (801 258)  (801 258)  LC_1 Logic Functioning bit
 (46 2)  (808 258)  (808 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (3 3)  (765 259)  (765 259)  routing T_15_16.sp12_h_r_0 <X> T_15_16.sp12_h_l_23
 (5 3)  (767 259)  (767 259)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_v_t_37
 (14 3)  (776 259)  (776 259)  routing T_15_16.sp4_h_l_9 <X> T_15_16.lc_trk_g0_4
 (15 3)  (777 259)  (777 259)  routing T_15_16.sp4_h_l_9 <X> T_15_16.lc_trk_g0_4
 (16 3)  (778 259)  (778 259)  routing T_15_16.sp4_h_l_9 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (780 259)  (780 259)  routing T_15_16.sp4_r_v_b_29 <X> T_15_16.lc_trk_g0_5
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (787 259)  (787 259)  routing T_15_16.sp4_r_v_b_30 <X> T_15_16.lc_trk_g0_6
 (30 3)  (792 259)  (792 259)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 259)  (793 259)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (39 3)  (801 259)  (801 259)  LC_1 Logic Functioning bit
 (48 3)  (810 259)  (810 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (783 260)  (783 260)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 260)  (792 260)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 260)  (799 260)  LC_2 Logic Functioning bit
 (42 4)  (804 260)  (804 260)  LC_2 Logic Functioning bit
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (16 5)  (778 261)  (778 261)  routing T_15_16.sp12_h_r_8 <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 261)  (794 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 261)  (795 261)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.input_2_2
 (35 5)  (797 261)  (797 261)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.input_2_2
 (36 5)  (798 261)  (798 261)  LC_2 Logic Functioning bit
 (37 5)  (799 261)  (799 261)  LC_2 Logic Functioning bit
 (38 5)  (800 261)  (800 261)  LC_2 Logic Functioning bit
 (42 5)  (804 261)  (804 261)  LC_2 Logic Functioning bit
 (53 5)  (815 261)  (815 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (774 262)  (774 262)  routing T_15_16.sp4_h_r_2 <X> T_15_16.sp4_h_l_40
 (13 6)  (775 262)  (775 262)  routing T_15_16.sp4_h_r_5 <X> T_15_16.sp4_v_t_40
 (14 6)  (776 262)  (776 262)  routing T_15_16.sp4_h_l_1 <X> T_15_16.lc_trk_g1_4
 (15 6)  (777 262)  (777 262)  routing T_15_16.sp4_v_b_21 <X> T_15_16.lc_trk_g1_5
 (16 6)  (778 262)  (778 262)  routing T_15_16.sp4_v_b_21 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (783 262)  (783 262)  routing T_15_16.sp4_h_l_2 <X> T_15_16.lc_trk_g1_7
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (785 262)  (785 262)  routing T_15_16.sp4_h_l_2 <X> T_15_16.lc_trk_g1_7
 (24 6)  (786 262)  (786 262)  routing T_15_16.sp4_h_l_2 <X> T_15_16.lc_trk_g1_7
 (26 6)  (788 262)  (788 262)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 262)  (799 262)  LC_3 Logic Functioning bit
 (39 6)  (801 262)  (801 262)  LC_3 Logic Functioning bit
 (45 6)  (807 262)  (807 262)  LC_3 Logic Functioning bit
 (12 7)  (774 263)  (774 263)  routing T_15_16.sp4_h_r_5 <X> T_15_16.sp4_v_t_40
 (13 7)  (775 263)  (775 263)  routing T_15_16.sp4_h_r_2 <X> T_15_16.sp4_h_l_40
 (15 7)  (777 263)  (777 263)  routing T_15_16.sp4_h_l_1 <X> T_15_16.lc_trk_g1_4
 (16 7)  (778 263)  (778 263)  routing T_15_16.sp4_h_l_1 <X> T_15_16.lc_trk_g1_4
 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 263)  (786 263)  routing T_15_16.bot_op_6 <X> T_15_16.lc_trk_g1_6
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (795 263)  (795 263)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.input_2_3
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (37 7)  (799 263)  (799 263)  LC_3 Logic Functioning bit
 (38 7)  (800 263)  (800 263)  LC_3 Logic Functioning bit
 (42 7)  (804 263)  (804 263)  LC_3 Logic Functioning bit
 (12 8)  (774 264)  (774 264)  routing T_15_16.sp4_v_b_2 <X> T_15_16.sp4_h_r_8
 (16 8)  (778 264)  (778 264)  routing T_15_16.sp4_v_t_12 <X> T_15_16.lc_trk_g2_1
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (780 264)  (780 264)  routing T_15_16.sp4_v_t_12 <X> T_15_16.lc_trk_g2_1
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (786 264)  (786 264)  routing T_15_16.tnl_op_3 <X> T_15_16.lc_trk_g2_3
 (25 8)  (787 264)  (787 264)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g2_2
 (26 8)  (788 264)  (788 264)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 264)  (789 264)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 264)  (793 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 264)  (796 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (37 8)  (799 264)  (799 264)  LC_4 Logic Functioning bit
 (38 8)  (800 264)  (800 264)  LC_4 Logic Functioning bit
 (39 8)  (801 264)  (801 264)  LC_4 Logic Functioning bit
 (41 8)  (803 264)  (803 264)  LC_4 Logic Functioning bit
 (43 8)  (805 264)  (805 264)  LC_4 Logic Functioning bit
 (45 8)  (807 264)  (807 264)  LC_4 Logic Functioning bit
 (51 8)  (813 264)  (813 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (11 9)  (773 265)  (773 265)  routing T_15_16.sp4_v_b_2 <X> T_15_16.sp4_h_r_8
 (13 9)  (775 265)  (775 265)  routing T_15_16.sp4_v_b_2 <X> T_15_16.sp4_h_r_8
 (21 9)  (783 265)  (783 265)  routing T_15_16.tnl_op_3 <X> T_15_16.lc_trk_g2_3
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (789 265)  (789 265)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 265)  (798 265)  LC_4 Logic Functioning bit
 (38 9)  (800 265)  (800 265)  LC_4 Logic Functioning bit
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 266)  (780 266)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g2_5
 (25 10)  (787 266)  (787 266)  routing T_15_16.rgt_op_6 <X> T_15_16.lc_trk_g2_6
 (26 10)  (788 266)  (788 266)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (41 10)  (803 266)  (803 266)  LC_5 Logic Functioning bit
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (11 11)  (773 267)  (773 267)  routing T_15_16.sp4_h_r_0 <X> T_15_16.sp4_h_l_45
 (13 11)  (775 267)  (775 267)  routing T_15_16.sp4_h_r_0 <X> T_15_16.sp4_h_l_45
 (14 11)  (776 267)  (776 267)  routing T_15_16.sp4_r_v_b_36 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 267)  (786 267)  routing T_15_16.rgt_op_6 <X> T_15_16.lc_trk_g2_6
 (28 11)  (790 267)  (790 267)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 267)  (798 267)  LC_5 Logic Functioning bit
 (38 11)  (800 267)  (800 267)  LC_5 Logic Functioning bit
 (40 11)  (802 267)  (802 267)  LC_5 Logic Functioning bit
 (42 11)  (804 267)  (804 267)  LC_5 Logic Functioning bit
 (8 12)  (770 268)  (770 268)  routing T_15_16.sp4_h_l_47 <X> T_15_16.sp4_h_r_10
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (28 12)  (790 268)  (790 268)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 268)  (797 268)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_6
 (37 12)  (799 268)  (799 268)  LC_6 Logic Functioning bit
 (42 12)  (804 268)  (804 268)  LC_6 Logic Functioning bit
 (11 13)  (773 269)  (773 269)  routing T_15_16.sp4_h_l_46 <X> T_15_16.sp4_h_r_11
 (18 13)  (780 269)  (780 269)  routing T_15_16.sp4_r_v_b_41 <X> T_15_16.lc_trk_g3_1
 (27 13)  (789 269)  (789 269)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 269)  (790 269)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 269)  (792 269)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 269)  (794 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 269)  (795 269)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_6
 (35 13)  (797 269)  (797 269)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_6
 (36 13)  (798 269)  (798 269)  LC_6 Logic Functioning bit
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (43 13)  (805 269)  (805 269)  LC_6 Logic Functioning bit
 (51 13)  (813 269)  (813 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (3 14)  (765 270)  (765 270)  routing T_15_16.sp12_h_r_1 <X> T_15_16.sp12_v_t_22
 (4 14)  (766 270)  (766 270)  routing T_15_16.sp4_v_b_1 <X> T_15_16.sp4_v_t_44
 (6 14)  (768 270)  (768 270)  routing T_15_16.sp4_v_b_1 <X> T_15_16.sp4_v_t_44
 (14 14)  (776 270)  (776 270)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g3_4
 (15 14)  (777 270)  (777 270)  routing T_15_16.sp4_h_l_16 <X> T_15_16.lc_trk_g3_5
 (16 14)  (778 270)  (778 270)  routing T_15_16.sp4_h_l_16 <X> T_15_16.lc_trk_g3_5
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (790 270)  (790 270)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 270)  (792 270)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 270)  (793 270)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (37 14)  (799 270)  (799 270)  LC_7 Logic Functioning bit
 (38 14)  (800 270)  (800 270)  LC_7 Logic Functioning bit
 (39 14)  (801 270)  (801 270)  LC_7 Logic Functioning bit
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (3 15)  (765 271)  (765 271)  routing T_15_16.sp12_h_r_1 <X> T_15_16.sp12_v_t_22
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (780 271)  (780 271)  routing T_15_16.sp4_h_l_16 <X> T_15_16.lc_trk_g3_5
 (21 15)  (783 271)  (783 271)  routing T_15_16.sp4_r_v_b_47 <X> T_15_16.lc_trk_g3_7
 (26 15)  (788 271)  (788 271)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 271)  (790 271)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 271)  (798 271)  LC_7 Logic Functioning bit
 (38 15)  (800 271)  (800 271)  LC_7 Logic Functioning bit
 (51 15)  (813 271)  (813 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_16

 (14 0)  (830 256)  (830 256)  routing T_16_16.sp12_h_r_0 <X> T_16_16.lc_trk_g0_0
 (17 0)  (833 256)  (833 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (837 256)  (837 256)  routing T_16_16.sp4_h_r_19 <X> T_16_16.lc_trk_g0_3
 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (839 256)  (839 256)  routing T_16_16.sp4_h_r_19 <X> T_16_16.lc_trk_g0_3
 (24 0)  (840 256)  (840 256)  routing T_16_16.sp4_h_r_19 <X> T_16_16.lc_trk_g0_3
 (25 0)  (841 256)  (841 256)  routing T_16_16.lft_op_2 <X> T_16_16.lc_trk_g0_2
 (26 0)  (842 256)  (842 256)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 256)  (850 256)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 256)  (853 256)  LC_0 Logic Functioning bit
 (39 0)  (855 256)  (855 256)  LC_0 Logic Functioning bit
 (45 0)  (861 256)  (861 256)  LC_0 Logic Functioning bit
 (4 1)  (820 257)  (820 257)  routing T_16_16.sp4_v_t_42 <X> T_16_16.sp4_h_r_0
 (14 1)  (830 257)  (830 257)  routing T_16_16.sp12_h_r_0 <X> T_16_16.lc_trk_g0_0
 (15 1)  (831 257)  (831 257)  routing T_16_16.sp12_h_r_0 <X> T_16_16.lc_trk_g0_0
 (17 1)  (833 257)  (833 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (21 1)  (837 257)  (837 257)  routing T_16_16.sp4_h_r_19 <X> T_16_16.lc_trk_g0_3
 (22 1)  (838 257)  (838 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 257)  (840 257)  routing T_16_16.lft_op_2 <X> T_16_16.lc_trk_g0_2
 (26 1)  (842 257)  (842 257)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 257)  (843 257)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 257)  (846 257)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 257)  (848 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (852 257)  (852 257)  LC_0 Logic Functioning bit
 (37 1)  (853 257)  (853 257)  LC_0 Logic Functioning bit
 (38 1)  (854 257)  (854 257)  LC_0 Logic Functioning bit
 (42 1)  (858 257)  (858 257)  LC_0 Logic Functioning bit
 (48 1)  (864 257)  (864 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 258)  (830 258)  routing T_16_16.sp4_h_l_1 <X> T_16_16.lc_trk_g0_4
 (22 2)  (838 258)  (838 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (841 258)  (841 258)  routing T_16_16.sp4_v_t_3 <X> T_16_16.lc_trk_g0_6
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 258)  (846 258)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 258)  (849 258)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 258)  (850 258)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (37 2)  (853 258)  (853 258)  LC_1 Logic Functioning bit
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (41 2)  (857 258)  (857 258)  LC_1 Logic Functioning bit
 (43 2)  (859 258)  (859 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (15 3)  (831 259)  (831 259)  routing T_16_16.sp4_h_l_1 <X> T_16_16.lc_trk_g0_4
 (16 3)  (832 259)  (832 259)  routing T_16_16.sp4_h_l_1 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (837 259)  (837 259)  routing T_16_16.sp4_r_v_b_31 <X> T_16_16.lc_trk_g0_7
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (839 259)  (839 259)  routing T_16_16.sp4_v_t_3 <X> T_16_16.lc_trk_g0_6
 (25 3)  (841 259)  (841 259)  routing T_16_16.sp4_v_t_3 <X> T_16_16.lc_trk_g0_6
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 259)  (852 259)  LC_1 Logic Functioning bit
 (38 3)  (854 259)  (854 259)  LC_1 Logic Functioning bit
 (51 3)  (867 259)  (867 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (8 4)  (824 260)  (824 260)  routing T_16_16.sp4_h_l_41 <X> T_16_16.sp4_h_r_4
 (14 4)  (830 260)  (830 260)  routing T_16_16.wire_logic_cluster/lc_0/out <X> T_16_16.lc_trk_g1_0
 (21 4)  (837 260)  (837 260)  routing T_16_16.lft_op_3 <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 260)  (840 260)  routing T_16_16.lft_op_3 <X> T_16_16.lc_trk_g1_3
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (4 6)  (820 262)  (820 262)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_v_t_38
 (14 6)  (830 262)  (830 262)  routing T_16_16.wire_logic_cluster/lc_4/out <X> T_16_16.lc_trk_g1_4
 (21 6)  (837 262)  (837 262)  routing T_16_16.sp12_h_l_4 <X> T_16_16.lc_trk_g1_7
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (840 262)  (840 262)  routing T_16_16.sp12_h_l_4 <X> T_16_16.lc_trk_g1_7
 (26 6)  (842 262)  (842 262)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 262)  (844 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 262)  (846 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (5 7)  (821 263)  (821 263)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_v_t_38
 (10 7)  (826 263)  (826 263)  routing T_16_16.sp4_h_l_46 <X> T_16_16.sp4_v_t_41
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (837 263)  (837 263)  routing T_16_16.sp12_h_l_4 <X> T_16_16.lc_trk_g1_7
 (22 7)  (838 263)  (838 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (841 263)  (841 263)  routing T_16_16.sp4_r_v_b_30 <X> T_16_16.lc_trk_g1_6
 (27 7)  (843 263)  (843 263)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 263)  (844 263)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (856 263)  (856 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (48 7)  (864 263)  (864 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (6 8)  (822 264)  (822 264)  routing T_16_16.sp4_h_r_1 <X> T_16_16.sp4_v_b_6
 (16 8)  (832 264)  (832 264)  routing T_16_16.sp4_v_b_33 <X> T_16_16.lc_trk_g2_1
 (17 8)  (833 264)  (833 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (834 264)  (834 264)  routing T_16_16.sp4_v_b_33 <X> T_16_16.lc_trk_g2_1
 (22 8)  (838 264)  (838 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (839 264)  (839 264)  routing T_16_16.sp4_h_r_27 <X> T_16_16.lc_trk_g2_3
 (24 8)  (840 264)  (840 264)  routing T_16_16.sp4_h_r_27 <X> T_16_16.lc_trk_g2_3
 (26 8)  (842 264)  (842 264)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 264)  (847 264)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (37 8)  (853 264)  (853 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (39 8)  (855 264)  (855 264)  LC_4 Logic Functioning bit
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (45 8)  (861 264)  (861 264)  LC_4 Logic Functioning bit
 (4 9)  (820 265)  (820 265)  routing T_16_16.sp4_h_l_47 <X> T_16_16.sp4_h_r_6
 (6 9)  (822 265)  (822 265)  routing T_16_16.sp4_h_l_47 <X> T_16_16.sp4_h_r_6
 (18 9)  (834 265)  (834 265)  routing T_16_16.sp4_v_b_33 <X> T_16_16.lc_trk_g2_1
 (21 9)  (837 265)  (837 265)  routing T_16_16.sp4_h_r_27 <X> T_16_16.lc_trk_g2_3
 (22 9)  (838 265)  (838 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 265)  (839 265)  routing T_16_16.sp4_h_l_15 <X> T_16_16.lc_trk_g2_2
 (24 9)  (840 265)  (840 265)  routing T_16_16.sp4_h_l_15 <X> T_16_16.lc_trk_g2_2
 (25 9)  (841 265)  (841 265)  routing T_16_16.sp4_h_l_15 <X> T_16_16.lc_trk_g2_2
 (26 9)  (842 265)  (842 265)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 265)  (844 265)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 265)  (853 265)  LC_4 Logic Functioning bit
 (39 9)  (855 265)  (855 265)  LC_4 Logic Functioning bit
 (46 9)  (862 265)  (862 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 10)  (828 266)  (828 266)  routing T_16_16.sp4_v_t_39 <X> T_16_16.sp4_h_l_45
 (16 10)  (832 266)  (832 266)  routing T_16_16.sp12_v_t_10 <X> T_16_16.lc_trk_g2_5
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (27 10)  (843 266)  (843 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 266)  (844 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 266)  (846 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (41 10)  (857 266)  (857 266)  LC_5 Logic Functioning bit
 (43 10)  (859 266)  (859 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (47 10)  (863 266)  (863 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (11 11)  (827 267)  (827 267)  routing T_16_16.sp4_v_t_39 <X> T_16_16.sp4_h_l_45
 (13 11)  (829 267)  (829 267)  routing T_16_16.sp4_v_t_39 <X> T_16_16.sp4_h_l_45
 (14 11)  (830 267)  (830 267)  routing T_16_16.sp4_h_l_17 <X> T_16_16.lc_trk_g2_4
 (15 11)  (831 267)  (831 267)  routing T_16_16.sp4_h_l_17 <X> T_16_16.lc_trk_g2_4
 (16 11)  (832 267)  (832 267)  routing T_16_16.sp4_h_l_17 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 267)  (841 267)  routing T_16_16.sp4_r_v_b_38 <X> T_16_16.lc_trk_g2_6
 (26 11)  (842 267)  (842 267)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 267)  (848 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (849 267)  (849 267)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.input_2_5
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (41 11)  (857 267)  (857 267)  LC_5 Logic Functioning bit
 (43 11)  (859 267)  (859 267)  LC_5 Logic Functioning bit
 (51 11)  (867 267)  (867 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 268)  (834 268)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g3_1
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 268)  (846 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (41 12)  (857 268)  (857 268)  LC_6 Logic Functioning bit
 (43 12)  (859 268)  (859 268)  LC_6 Logic Functioning bit
 (6 13)  (822 269)  (822 269)  routing T_16_16.sp4_h_l_44 <X> T_16_16.sp4_h_r_9
 (26 13)  (842 269)  (842 269)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 269)  (843 269)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 269)  (847 269)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (41 13)  (857 269)  (857 269)  LC_6 Logic Functioning bit
 (43 13)  (859 269)  (859 269)  LC_6 Logic Functioning bit
 (8 14)  (824 270)  (824 270)  routing T_16_16.sp4_v_t_41 <X> T_16_16.sp4_h_l_47
 (9 14)  (825 270)  (825 270)  routing T_16_16.sp4_v_t_41 <X> T_16_16.sp4_h_l_47
 (10 14)  (826 270)  (826 270)  routing T_16_16.sp4_v_t_41 <X> T_16_16.sp4_h_l_47
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 270)  (834 270)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g3_5
 (26 14)  (842 270)  (842 270)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 270)  (843 270)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 270)  (845 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (851 270)  (851 270)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.input_2_7
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (39 14)  (855 270)  (855 270)  LC_7 Logic Functioning bit
 (42 14)  (858 270)  (858 270)  LC_7 Logic Functioning bit
 (43 14)  (859 270)  (859 270)  LC_7 Logic Functioning bit
 (52 14)  (868 270)  (868 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (10 15)  (826 271)  (826 271)  routing T_16_16.sp4_h_l_40 <X> T_16_16.sp4_v_t_47
 (16 15)  (832 271)  (832 271)  routing T_16_16.sp12_v_b_12 <X> T_16_16.lc_trk_g3_4
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (26 15)  (842 271)  (842 271)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 271)  (845 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 271)  (846 271)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 271)  (847 271)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 271)  (848 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (850 271)  (850 271)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.input_2_7
 (35 15)  (851 271)  (851 271)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.input_2_7
 (36 15)  (852 271)  (852 271)  LC_7 Logic Functioning bit
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (38 15)  (854 271)  (854 271)  LC_7 Logic Functioning bit
 (39 15)  (855 271)  (855 271)  LC_7 Logic Functioning bit
 (40 15)  (856 271)  (856 271)  LC_7 Logic Functioning bit
 (41 15)  (857 271)  (857 271)  LC_7 Logic Functioning bit
 (42 15)  (858 271)  (858 271)  LC_7 Logic Functioning bit
 (43 15)  (859 271)  (859 271)  LC_7 Logic Functioning bit


LogicTile_17_16

 (14 0)  (888 256)  (888 256)  routing T_17_16.sp12_h_r_0 <X> T_17_16.lc_trk_g0_0
 (21 0)  (895 256)  (895 256)  routing T_17_16.sp4_h_r_19 <X> T_17_16.lc_trk_g0_3
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (897 256)  (897 256)  routing T_17_16.sp4_h_r_19 <X> T_17_16.lc_trk_g0_3
 (24 0)  (898 256)  (898 256)  routing T_17_16.sp4_h_r_19 <X> T_17_16.lc_trk_g0_3
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 256)  (904 256)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 256)  (910 256)  LC_0 Logic Functioning bit
 (41 0)  (915 256)  (915 256)  LC_0 Logic Functioning bit
 (43 0)  (917 256)  (917 256)  LC_0 Logic Functioning bit
 (8 1)  (882 257)  (882 257)  routing T_17_16.sp4_v_t_47 <X> T_17_16.sp4_v_b_1
 (10 1)  (884 257)  (884 257)  routing T_17_16.sp4_v_t_47 <X> T_17_16.sp4_v_b_1
 (14 1)  (888 257)  (888 257)  routing T_17_16.sp12_h_r_0 <X> T_17_16.lc_trk_g0_0
 (15 1)  (889 257)  (889 257)  routing T_17_16.sp12_h_r_0 <X> T_17_16.lc_trk_g0_0
 (17 1)  (891 257)  (891 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (21 1)  (895 257)  (895 257)  routing T_17_16.sp4_h_r_19 <X> T_17_16.lc_trk_g0_3
 (22 1)  (896 257)  (896 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (901 257)  (901 257)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 257)  (902 257)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 257)  (904 257)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 257)  (905 257)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 257)  (906 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (907 257)  (907 257)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.input_2_0
 (34 1)  (908 257)  (908 257)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.input_2_0
 (35 1)  (909 257)  (909 257)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.input_2_0
 (36 1)  (910 257)  (910 257)  LC_0 Logic Functioning bit
 (37 1)  (911 257)  (911 257)  LC_0 Logic Functioning bit
 (39 1)  (913 257)  (913 257)  LC_0 Logic Functioning bit
 (41 1)  (915 257)  (915 257)  LC_0 Logic Functioning bit
 (43 1)  (917 257)  (917 257)  LC_0 Logic Functioning bit
 (51 1)  (925 257)  (925 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (12 2)  (886 258)  (886 258)  routing T_17_16.sp4_v_t_39 <X> T_17_16.sp4_h_l_39
 (22 2)  (896 258)  (896 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (902 258)  (902 258)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 258)  (904 258)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 258)  (905 258)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 258)  (908 258)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 258)  (910 258)  LC_1 Logic Functioning bit
 (37 2)  (911 258)  (911 258)  LC_1 Logic Functioning bit
 (38 2)  (912 258)  (912 258)  LC_1 Logic Functioning bit
 (39 2)  (913 258)  (913 258)  LC_1 Logic Functioning bit
 (41 2)  (915 258)  (915 258)  LC_1 Logic Functioning bit
 (43 2)  (917 258)  (917 258)  LC_1 Logic Functioning bit
 (5 3)  (879 259)  (879 259)  routing T_17_16.sp4_h_l_37 <X> T_17_16.sp4_v_t_37
 (11 3)  (885 259)  (885 259)  routing T_17_16.sp4_v_t_39 <X> T_17_16.sp4_h_l_39
 (21 3)  (895 259)  (895 259)  routing T_17_16.sp4_r_v_b_31 <X> T_17_16.lc_trk_g0_7
 (30 3)  (904 259)  (904 259)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 259)  (910 259)  LC_1 Logic Functioning bit
 (37 3)  (911 259)  (911 259)  LC_1 Logic Functioning bit
 (38 3)  (912 259)  (912 259)  LC_1 Logic Functioning bit
 (39 3)  (913 259)  (913 259)  LC_1 Logic Functioning bit
 (41 3)  (915 259)  (915 259)  LC_1 Logic Functioning bit
 (43 3)  (917 259)  (917 259)  LC_1 Logic Functioning bit
 (46 3)  (920 259)  (920 259)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (925 259)  (925 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (8 4)  (882 260)  (882 260)  routing T_17_16.sp4_v_b_10 <X> T_17_16.sp4_h_r_4
 (9 4)  (883 260)  (883 260)  routing T_17_16.sp4_v_b_10 <X> T_17_16.sp4_h_r_4
 (10 4)  (884 260)  (884 260)  routing T_17_16.sp4_v_b_10 <X> T_17_16.sp4_h_r_4
 (11 4)  (885 260)  (885 260)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_v_b_5
 (13 4)  (887 260)  (887 260)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_v_b_5
 (14 4)  (888 260)  (888 260)  routing T_17_16.lft_op_0 <X> T_17_16.lc_trk_g1_0
 (15 4)  (889 260)  (889 260)  routing T_17_16.sp4_h_l_4 <X> T_17_16.lc_trk_g1_1
 (16 4)  (890 260)  (890 260)  routing T_17_16.sp4_h_l_4 <X> T_17_16.lc_trk_g1_1
 (17 4)  (891 260)  (891 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 260)  (892 260)  routing T_17_16.sp4_h_l_4 <X> T_17_16.lc_trk_g1_1
 (11 5)  (885 261)  (885 261)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_h_r_5
 (13 5)  (887 261)  (887 261)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_h_r_5
 (15 5)  (889 261)  (889 261)  routing T_17_16.lft_op_0 <X> T_17_16.lc_trk_g1_0
 (17 5)  (891 261)  (891 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (892 261)  (892 261)  routing T_17_16.sp4_h_l_4 <X> T_17_16.lc_trk_g1_1
 (22 5)  (896 261)  (896 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (897 261)  (897 261)  routing T_17_16.sp12_h_l_17 <X> T_17_16.lc_trk_g1_2
 (25 5)  (899 261)  (899 261)  routing T_17_16.sp12_h_l_17 <X> T_17_16.lc_trk_g1_2
 (3 6)  (877 262)  (877 262)  routing T_17_16.sp12_h_r_0 <X> T_17_16.sp12_v_t_23
 (4 6)  (878 262)  (878 262)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_t_38
 (8 6)  (882 262)  (882 262)  routing T_17_16.sp4_h_r_8 <X> T_17_16.sp4_h_l_41
 (10 6)  (884 262)  (884 262)  routing T_17_16.sp4_h_r_8 <X> T_17_16.sp4_h_l_41
 (14 6)  (888 262)  (888 262)  routing T_17_16.sp4_h_l_9 <X> T_17_16.lc_trk_g1_4
 (15 6)  (889 262)  (889 262)  routing T_17_16.sp4_v_b_21 <X> T_17_16.lc_trk_g1_5
 (16 6)  (890 262)  (890 262)  routing T_17_16.sp4_v_b_21 <X> T_17_16.lc_trk_g1_5
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (895 262)  (895 262)  routing T_17_16.sp12_h_l_4 <X> T_17_16.lc_trk_g1_7
 (22 6)  (896 262)  (896 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (898 262)  (898 262)  routing T_17_16.sp12_h_l_4 <X> T_17_16.lc_trk_g1_7
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (46 6)  (920 262)  (920 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (877 263)  (877 263)  routing T_17_16.sp12_h_r_0 <X> T_17_16.sp12_v_t_23
 (5 7)  (879 263)  (879 263)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_t_38
 (14 7)  (888 263)  (888 263)  routing T_17_16.sp4_h_l_9 <X> T_17_16.lc_trk_g1_4
 (15 7)  (889 263)  (889 263)  routing T_17_16.sp4_h_l_9 <X> T_17_16.lc_trk_g1_4
 (16 7)  (890 263)  (890 263)  routing T_17_16.sp4_h_l_9 <X> T_17_16.lc_trk_g1_4
 (17 7)  (891 263)  (891 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (895 263)  (895 263)  routing T_17_16.sp12_h_l_4 <X> T_17_16.lc_trk_g1_7
 (28 7)  (902 263)  (902 263)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 263)  (904 263)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (39 7)  (913 263)  (913 263)  LC_3 Logic Functioning bit
 (41 7)  (915 263)  (915 263)  LC_3 Logic Functioning bit
 (43 7)  (917 263)  (917 263)  LC_3 Logic Functioning bit
 (11 8)  (885 264)  (885 264)  routing T_17_16.sp4_v_t_40 <X> T_17_16.sp4_v_b_8
 (16 8)  (890 264)  (890 264)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g2_1
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 264)  (892 264)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g2_1
 (26 8)  (900 264)  (900 264)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 264)  (901 264)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 264)  (905 264)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 264)  (907 264)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 264)  (910 264)  LC_4 Logic Functioning bit
 (37 8)  (911 264)  (911 264)  LC_4 Logic Functioning bit
 (38 8)  (912 264)  (912 264)  LC_4 Logic Functioning bit
 (39 8)  (913 264)  (913 264)  LC_4 Logic Functioning bit
 (41 8)  (915 264)  (915 264)  LC_4 Logic Functioning bit
 (43 8)  (917 264)  (917 264)  LC_4 Logic Functioning bit
 (4 9)  (878 265)  (878 265)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_h_r_6
 (12 9)  (886 265)  (886 265)  routing T_17_16.sp4_v_t_40 <X> T_17_16.sp4_v_b_8
 (18 9)  (892 265)  (892 265)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g2_1
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 265)  (902 265)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 265)  (904 265)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 265)  (905 265)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (38 9)  (912 265)  (912 265)  LC_4 Logic Functioning bit
 (6 10)  (880 266)  (880 266)  routing T_17_16.sp4_h_l_36 <X> T_17_16.sp4_v_t_43
 (11 10)  (885 266)  (885 266)  routing T_17_16.sp4_h_r_2 <X> T_17_16.sp4_v_t_45
 (13 10)  (887 266)  (887 266)  routing T_17_16.sp4_h_r_2 <X> T_17_16.sp4_v_t_45
 (15 10)  (889 266)  (889 266)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g2_5
 (16 10)  (890 266)  (890 266)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g2_5
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (895 266)  (895 266)  routing T_17_16.sp4_h_l_34 <X> T_17_16.lc_trk_g2_7
 (22 10)  (896 266)  (896 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (897 266)  (897 266)  routing T_17_16.sp4_h_l_34 <X> T_17_16.lc_trk_g2_7
 (24 10)  (898 266)  (898 266)  routing T_17_16.sp4_h_l_34 <X> T_17_16.lc_trk_g2_7
 (26 10)  (900 266)  (900 266)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 266)  (910 266)  LC_5 Logic Functioning bit
 (38 10)  (912 266)  (912 266)  LC_5 Logic Functioning bit
 (41 10)  (915 266)  (915 266)  LC_5 Logic Functioning bit
 (43 10)  (917 266)  (917 266)  LC_5 Logic Functioning bit
 (8 11)  (882 267)  (882 267)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_t_42
 (12 11)  (886 267)  (886 267)  routing T_17_16.sp4_h_r_2 <X> T_17_16.sp4_v_t_45
 (18 11)  (892 267)  (892 267)  routing T_17_16.sp4_h_l_16 <X> T_17_16.lc_trk_g2_5
 (21 11)  (895 267)  (895 267)  routing T_17_16.sp4_h_l_34 <X> T_17_16.lc_trk_g2_7
 (22 11)  (896 267)  (896 267)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (898 267)  (898 267)  routing T_17_16.tnl_op_6 <X> T_17_16.lc_trk_g2_6
 (25 11)  (899 267)  (899 267)  routing T_17_16.tnl_op_6 <X> T_17_16.lc_trk_g2_6
 (28 11)  (902 267)  (902 267)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 267)  (905 267)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 267)  (906 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (907 267)  (907 267)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.input_2_5
 (34 11)  (908 267)  (908 267)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.input_2_5
 (35 11)  (909 267)  (909 267)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.input_2_5
 (43 11)  (917 267)  (917 267)  LC_5 Logic Functioning bit
 (48 11)  (922 267)  (922 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (895 268)  (895 268)  routing T_17_16.sp4_h_r_35 <X> T_17_16.lc_trk_g3_3
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (897 268)  (897 268)  routing T_17_16.sp4_h_r_35 <X> T_17_16.lc_trk_g3_3
 (24 12)  (898 268)  (898 268)  routing T_17_16.sp4_h_r_35 <X> T_17_16.lc_trk_g3_3
 (25 12)  (899 268)  (899 268)  routing T_17_16.sp4_h_r_42 <X> T_17_16.lc_trk_g3_2
 (26 12)  (900 268)  (900 268)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (31 12)  (905 268)  (905 268)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 268)  (909 268)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.input_2_6
 (36 12)  (910 268)  (910 268)  LC_6 Logic Functioning bit
 (37 12)  (911 268)  (911 268)  LC_6 Logic Functioning bit
 (38 12)  (912 268)  (912 268)  LC_6 Logic Functioning bit
 (42 12)  (916 268)  (916 268)  LC_6 Logic Functioning bit
 (22 13)  (896 269)  (896 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (897 269)  (897 269)  routing T_17_16.sp4_h_r_42 <X> T_17_16.lc_trk_g3_2
 (24 13)  (898 269)  (898 269)  routing T_17_16.sp4_h_r_42 <X> T_17_16.lc_trk_g3_2
 (25 13)  (899 269)  (899 269)  routing T_17_16.sp4_h_r_42 <X> T_17_16.lc_trk_g3_2
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 269)  (902 269)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 269)  (906 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (907 269)  (907 269)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.input_2_6
 (34 13)  (908 269)  (908 269)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.input_2_6
 (35 13)  (909 269)  (909 269)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.input_2_6
 (36 13)  (910 269)  (910 269)  LC_6 Logic Functioning bit
 (37 13)  (911 269)  (911 269)  LC_6 Logic Functioning bit
 (39 13)  (913 269)  (913 269)  LC_6 Logic Functioning bit
 (43 13)  (917 269)  (917 269)  LC_6 Logic Functioning bit
 (15 14)  (889 270)  (889 270)  routing T_17_16.sp4_h_r_45 <X> T_17_16.lc_trk_g3_5
 (16 14)  (890 270)  (890 270)  routing T_17_16.sp4_h_r_45 <X> T_17_16.lc_trk_g3_5
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (892 270)  (892 270)  routing T_17_16.sp4_h_r_45 <X> T_17_16.lc_trk_g3_5
 (21 14)  (895 270)  (895 270)  routing T_17_16.sp4_v_t_26 <X> T_17_16.lc_trk_g3_7
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 270)  (897 270)  routing T_17_16.sp4_v_t_26 <X> T_17_16.lc_trk_g3_7
 (27 14)  (901 270)  (901 270)  routing T_17_16.lc_trk_g1_1 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 270)  (905 270)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 270)  (907 270)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 270)  (908 270)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 270)  (910 270)  LC_7 Logic Functioning bit
 (38 14)  (912 270)  (912 270)  LC_7 Logic Functioning bit
 (41 14)  (915 270)  (915 270)  LC_7 Logic Functioning bit
 (43 14)  (917 270)  (917 270)  LC_7 Logic Functioning bit
 (11 15)  (885 271)  (885 271)  routing T_17_16.sp4_h_r_11 <X> T_17_16.sp4_h_l_46
 (18 15)  (892 271)  (892 271)  routing T_17_16.sp4_h_r_45 <X> T_17_16.lc_trk_g3_5
 (21 15)  (895 271)  (895 271)  routing T_17_16.sp4_v_t_26 <X> T_17_16.lc_trk_g3_7
 (27 15)  (901 271)  (901 271)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 271)  (903 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (910 271)  (910 271)  LC_7 Logic Functioning bit
 (38 15)  (912 271)  (912 271)  LC_7 Logic Functioning bit
 (40 15)  (914 271)  (914 271)  LC_7 Logic Functioning bit
 (42 15)  (916 271)  (916 271)  LC_7 Logic Functioning bit


LogicTile_18_16

 (9 0)  (937 256)  (937 256)  routing T_18_16.sp4_v_t_36 <X> T_18_16.sp4_h_r_1
 (17 0)  (945 256)  (945 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (953 256)  (953 256)  routing T_18_16.sp12_h_r_2 <X> T_18_16.lc_trk_g0_2
 (27 0)  (955 256)  (955 256)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 256)  (958 256)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 256)  (961 256)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 256)  (962 256)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 256)  (963 256)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_0
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (37 0)  (965 256)  (965 256)  LC_0 Logic Functioning bit
 (39 0)  (967 256)  (967 256)  LC_0 Logic Functioning bit
 (41 0)  (969 256)  (969 256)  LC_0 Logic Functioning bit
 (43 0)  (971 256)  (971 256)  LC_0 Logic Functioning bit
 (10 1)  (938 257)  (938 257)  routing T_18_16.sp4_h_r_8 <X> T_18_16.sp4_v_b_1
 (22 1)  (950 257)  (950 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (952 257)  (952 257)  routing T_18_16.sp12_h_r_2 <X> T_18_16.lc_trk_g0_2
 (25 1)  (953 257)  (953 257)  routing T_18_16.sp12_h_r_2 <X> T_18_16.lc_trk_g0_2
 (26 1)  (954 257)  (954 257)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 257)  (955 257)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 257)  (956 257)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 257)  (960 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (962 257)  (962 257)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_0
 (35 1)  (963 257)  (963 257)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_0
 (36 1)  (964 257)  (964 257)  LC_0 Logic Functioning bit
 (37 1)  (965 257)  (965 257)  LC_0 Logic Functioning bit
 (38 1)  (966 257)  (966 257)  LC_0 Logic Functioning bit
 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (936 258)  (936 258)  routing T_18_16.sp4_v_t_36 <X> T_18_16.sp4_h_l_36
 (9 2)  (937 258)  (937 258)  routing T_18_16.sp4_v_t_36 <X> T_18_16.sp4_h_l_36
 (11 2)  (939 258)  (939 258)  routing T_18_16.sp4_h_r_8 <X> T_18_16.sp4_v_t_39
 (13 2)  (941 258)  (941 258)  routing T_18_16.sp4_h_r_8 <X> T_18_16.sp4_v_t_39
 (26 2)  (954 258)  (954 258)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 258)  (957 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 258)  (958 258)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 258)  (961 258)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 258)  (962 258)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 258)  (964 258)  LC_1 Logic Functioning bit
 (37 2)  (965 258)  (965 258)  LC_1 Logic Functioning bit
 (41 2)  (969 258)  (969 258)  LC_1 Logic Functioning bit
 (43 2)  (971 258)  (971 258)  LC_1 Logic Functioning bit
 (50 2)  (978 258)  (978 258)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (933 259)  (933 259)  routing T_18_16.sp4_h_l_37 <X> T_18_16.sp4_v_t_37
 (11 3)  (939 259)  (939 259)  routing T_18_16.sp4_h_r_6 <X> T_18_16.sp4_h_l_39
 (12 3)  (940 259)  (940 259)  routing T_18_16.sp4_h_r_8 <X> T_18_16.sp4_v_t_39
 (13 3)  (941 259)  (941 259)  routing T_18_16.sp4_h_r_6 <X> T_18_16.sp4_h_l_39
 (22 3)  (950 259)  (950 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (951 259)  (951 259)  routing T_18_16.sp12_h_r_14 <X> T_18_16.lc_trk_g0_6
 (26 3)  (954 259)  (954 259)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 259)  (955 259)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 259)  (957 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 259)  (958 259)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 259)  (959 259)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 259)  (964 259)  LC_1 Logic Functioning bit
 (37 3)  (965 259)  (965 259)  LC_1 Logic Functioning bit
 (40 3)  (968 259)  (968 259)  LC_1 Logic Functioning bit
 (43 3)  (971 259)  (971 259)  LC_1 Logic Functioning bit
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (932 260)  (932 260)  routing T_18_16.sp4_h_l_38 <X> T_18_16.sp4_v_b_3
 (25 4)  (953 260)  (953 260)  routing T_18_16.bnr_op_2 <X> T_18_16.lc_trk_g1_2
 (1 5)  (929 261)  (929 261)  routing T_18_16.lc_trk_g0_2 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (5 5)  (933 261)  (933 261)  routing T_18_16.sp4_h_l_38 <X> T_18_16.sp4_v_b_3
 (9 5)  (937 261)  (937 261)  routing T_18_16.sp4_v_t_41 <X> T_18_16.sp4_v_b_4
 (22 5)  (950 261)  (950 261)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (953 261)  (953 261)  routing T_18_16.bnr_op_2 <X> T_18_16.lc_trk_g1_2
 (8 6)  (936 262)  (936 262)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_h_l_41
 (9 6)  (937 262)  (937 262)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_h_l_41
 (10 6)  (938 262)  (938 262)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_h_l_41
 (16 6)  (944 262)  (944 262)  routing T_18_16.sp12_h_r_13 <X> T_18_16.lc_trk_g1_5
 (17 6)  (945 262)  (945 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (949 262)  (949 262)  routing T_18_16.lft_op_7 <X> T_18_16.lc_trk_g1_7
 (22 6)  (950 262)  (950 262)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (952 262)  (952 262)  routing T_18_16.lft_op_7 <X> T_18_16.lc_trk_g1_7
 (25 6)  (953 262)  (953 262)  routing T_18_16.lft_op_6 <X> T_18_16.lc_trk_g1_6
 (28 6)  (956 262)  (956 262)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 262)  (957 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 262)  (960 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 262)  (961 262)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 262)  (962 262)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 262)  (964 262)  LC_3 Logic Functioning bit
 (37 6)  (965 262)  (965 262)  LC_3 Logic Functioning bit
 (38 6)  (966 262)  (966 262)  LC_3 Logic Functioning bit
 (41 6)  (969 262)  (969 262)  LC_3 Logic Functioning bit
 (43 6)  (971 262)  (971 262)  LC_3 Logic Functioning bit
 (16 7)  (944 263)  (944 263)  routing T_18_16.sp12_h_r_12 <X> T_18_16.lc_trk_g1_4
 (17 7)  (945 263)  (945 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (950 263)  (950 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (952 263)  (952 263)  routing T_18_16.lft_op_6 <X> T_18_16.lc_trk_g1_6
 (27 7)  (955 263)  (955 263)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 263)  (956 263)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 263)  (957 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 263)  (958 263)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 263)  (959 263)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 263)  (960 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (961 263)  (961 263)  routing T_18_16.lc_trk_g2_3 <X> T_18_16.input_2_3
 (35 7)  (963 263)  (963 263)  routing T_18_16.lc_trk_g2_3 <X> T_18_16.input_2_3
 (36 7)  (964 263)  (964 263)  LC_3 Logic Functioning bit
 (40 7)  (968 263)  (968 263)  LC_3 Logic Functioning bit
 (42 7)  (970 263)  (970 263)  LC_3 Logic Functioning bit
 (13 8)  (941 264)  (941 264)  routing T_18_16.sp4_h_l_45 <X> T_18_16.sp4_v_b_8
 (17 8)  (945 264)  (945 264)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (946 264)  (946 264)  routing T_18_16.bnl_op_1 <X> T_18_16.lc_trk_g2_1
 (22 8)  (950 264)  (950 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (951 264)  (951 264)  routing T_18_16.sp4_v_t_30 <X> T_18_16.lc_trk_g2_3
 (24 8)  (952 264)  (952 264)  routing T_18_16.sp4_v_t_30 <X> T_18_16.lc_trk_g2_3
 (25 8)  (953 264)  (953 264)  routing T_18_16.sp4_h_r_34 <X> T_18_16.lc_trk_g2_2
 (29 8)  (957 264)  (957 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 264)  (961 264)  routing T_18_16.lc_trk_g2_1 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 264)  (964 264)  LC_4 Logic Functioning bit
 (37 8)  (965 264)  (965 264)  LC_4 Logic Functioning bit
 (43 8)  (971 264)  (971 264)  LC_4 Logic Functioning bit
 (50 8)  (978 264)  (978 264)  Cascade bit: LH_LC04_inmux02_5

 (9 9)  (937 265)  (937 265)  routing T_18_16.sp4_v_t_42 <X> T_18_16.sp4_v_b_7
 (12 9)  (940 265)  (940 265)  routing T_18_16.sp4_h_l_45 <X> T_18_16.sp4_v_b_8
 (18 9)  (946 265)  (946 265)  routing T_18_16.bnl_op_1 <X> T_18_16.lc_trk_g2_1
 (22 9)  (950 265)  (950 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 265)  (951 265)  routing T_18_16.sp4_h_r_34 <X> T_18_16.lc_trk_g2_2
 (24 9)  (952 265)  (952 265)  routing T_18_16.sp4_h_r_34 <X> T_18_16.lc_trk_g2_2
 (26 9)  (954 265)  (954 265)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 265)  (955 265)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 265)  (956 265)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 265)  (957 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 265)  (964 265)  LC_4 Logic Functioning bit
 (37 9)  (965 265)  (965 265)  LC_4 Logic Functioning bit
 (38 9)  (966 265)  (966 265)  LC_4 Logic Functioning bit
 (41 9)  (969 265)  (969 265)  LC_4 Logic Functioning bit
 (42 9)  (970 265)  (970 265)  LC_4 Logic Functioning bit
 (4 10)  (932 266)  (932 266)  routing T_18_16.sp4_h_r_6 <X> T_18_16.sp4_v_t_43
 (25 10)  (953 266)  (953 266)  routing T_18_16.sp4_v_b_30 <X> T_18_16.lc_trk_g2_6
 (27 10)  (955 266)  (955 266)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 266)  (956 266)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 266)  (959 266)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 266)  (961 266)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 266)  (964 266)  LC_5 Logic Functioning bit
 (37 10)  (965 266)  (965 266)  LC_5 Logic Functioning bit
 (41 10)  (969 266)  (969 266)  LC_5 Logic Functioning bit
 (43 10)  (971 266)  (971 266)  LC_5 Logic Functioning bit
 (50 10)  (978 266)  (978 266)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (933 267)  (933 267)  routing T_18_16.sp4_h_r_6 <X> T_18_16.sp4_v_t_43
 (22 11)  (950 267)  (950 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (951 267)  (951 267)  routing T_18_16.sp4_v_b_30 <X> T_18_16.lc_trk_g2_6
 (31 11)  (959 267)  (959 267)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 267)  (964 267)  LC_5 Logic Functioning bit
 (37 11)  (965 267)  (965 267)  LC_5 Logic Functioning bit
 (41 11)  (969 267)  (969 267)  LC_5 Logic Functioning bit
 (43 11)  (971 267)  (971 267)  LC_5 Logic Functioning bit
 (4 12)  (932 268)  (932 268)  routing T_18_16.sp4_v_t_44 <X> T_18_16.sp4_v_b_9
 (11 12)  (939 268)  (939 268)  routing T_18_16.sp4_v_t_45 <X> T_18_16.sp4_v_b_11
 (14 12)  (942 268)  (942 268)  routing T_18_16.sp4_v_b_24 <X> T_18_16.lc_trk_g3_0
 (17 12)  (945 268)  (945 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 268)  (946 268)  routing T_18_16.wire_logic_cluster/lc_1/out <X> T_18_16.lc_trk_g3_1
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (955 268)  (955 268)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 268)  (959 268)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 268)  (961 268)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 268)  (962 268)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 268)  (964 268)  LC_6 Logic Functioning bit
 (38 12)  (966 268)  (966 268)  LC_6 Logic Functioning bit
 (42 12)  (970 268)  (970 268)  LC_6 Logic Functioning bit
 (43 12)  (971 268)  (971 268)  LC_6 Logic Functioning bit
 (45 12)  (973 268)  (973 268)  LC_6 Logic Functioning bit
 (47 12)  (975 268)  (975 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (978 268)  (978 268)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (979 268)  (979 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (980 268)  (980 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (53 12)  (981 268)  (981 268)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (9 13)  (937 269)  (937 269)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_v_b_10
 (12 13)  (940 269)  (940 269)  routing T_18_16.sp4_v_t_45 <X> T_18_16.sp4_v_b_11
 (16 13)  (944 269)  (944 269)  routing T_18_16.sp4_v_b_24 <X> T_18_16.lc_trk_g3_0
 (17 13)  (945 269)  (945 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (30 13)  (958 269)  (958 269)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 269)  (959 269)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 269)  (964 269)  LC_6 Logic Functioning bit
 (38 13)  (966 269)  (966 269)  LC_6 Logic Functioning bit
 (42 13)  (970 269)  (970 269)  LC_6 Logic Functioning bit
 (43 13)  (971 269)  (971 269)  LC_6 Logic Functioning bit
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (939 270)  (939 270)  routing T_18_16.sp4_h_l_43 <X> T_18_16.sp4_v_t_46
 (12 14)  (940 270)  (940 270)  routing T_18_16.sp4_h_r_8 <X> T_18_16.sp4_h_l_46
 (0 15)  (928 271)  (928 271)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 271)  (929 271)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (13 15)  (941 271)  (941 271)  routing T_18_16.sp4_h_r_8 <X> T_18_16.sp4_h_l_46
 (22 15)  (950 271)  (950 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_19_16

 (5 0)  (987 256)  (987 256)  routing T_19_16.sp4_v_t_37 <X> T_19_16.sp4_h_r_0
 (14 0)  (996 256)  (996 256)  routing T_19_16.sp12_h_r_0 <X> T_19_16.lc_trk_g0_0
 (21 0)  (1003 256)  (1003 256)  routing T_19_16.sp4_h_r_19 <X> T_19_16.lc_trk_g0_3
 (22 0)  (1004 256)  (1004 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1005 256)  (1005 256)  routing T_19_16.sp4_h_r_19 <X> T_19_16.lc_trk_g0_3
 (24 0)  (1006 256)  (1006 256)  routing T_19_16.sp4_h_r_19 <X> T_19_16.lc_trk_g0_3
 (27 0)  (1009 256)  (1009 256)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 256)  (1010 256)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 256)  (1011 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 256)  (1012 256)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 256)  (1013 256)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (1023 256)  (1023 256)  LC_0 Logic Functioning bit
 (43 0)  (1025 256)  (1025 256)  LC_0 Logic Functioning bit
 (45 0)  (1027 256)  (1027 256)  LC_0 Logic Functioning bit
 (47 0)  (1029 256)  (1029 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (1030 256)  (1030 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (996 257)  (996 257)  routing T_19_16.sp12_h_r_0 <X> T_19_16.lc_trk_g0_0
 (15 1)  (997 257)  (997 257)  routing T_19_16.sp12_h_r_0 <X> T_19_16.lc_trk_g0_0
 (17 1)  (999 257)  (999 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (21 1)  (1003 257)  (1003 257)  routing T_19_16.sp4_h_r_19 <X> T_19_16.lc_trk_g0_3
 (28 1)  (1010 257)  (1010 257)  routing T_19_16.lc_trk_g2_0 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 257)  (1012 257)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 257)  (1013 257)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 257)  (1018 257)  LC_0 Logic Functioning bit
 (37 1)  (1019 257)  (1019 257)  LC_0 Logic Functioning bit
 (38 1)  (1020 257)  (1020 257)  LC_0 Logic Functioning bit
 (39 1)  (1021 257)  (1021 257)  LC_0 Logic Functioning bit
 (40 1)  (1022 257)  (1022 257)  LC_0 Logic Functioning bit
 (42 1)  (1024 257)  (1024 257)  LC_0 Logic Functioning bit
 (47 1)  (1029 257)  (1029 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_3 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (987 258)  (987 258)  routing T_19_16.sp4_v_b_0 <X> T_19_16.sp4_h_l_37
 (9 2)  (991 258)  (991 258)  routing T_19_16.sp4_h_r_10 <X> T_19_16.sp4_h_l_36
 (10 2)  (992 258)  (992 258)  routing T_19_16.sp4_h_r_10 <X> T_19_16.sp4_h_l_36
 (12 2)  (994 258)  (994 258)  routing T_19_16.sp4_v_t_45 <X> T_19_16.sp4_h_l_39
 (15 2)  (997 258)  (997 258)  routing T_19_16.sp4_h_r_5 <X> T_19_16.lc_trk_g0_5
 (16 2)  (998 258)  (998 258)  routing T_19_16.sp4_h_r_5 <X> T_19_16.lc_trk_g0_5
 (17 2)  (999 258)  (999 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (1004 258)  (1004 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1005 258)  (1005 258)  routing T_19_16.sp4_v_b_23 <X> T_19_16.lc_trk_g0_7
 (24 2)  (1006 258)  (1006 258)  routing T_19_16.sp4_v_b_23 <X> T_19_16.lc_trk_g0_7
 (31 2)  (1013 258)  (1013 258)  routing T_19_16.lc_trk_g0_4 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 258)  (1019 258)  LC_1 Logic Functioning bit
 (39 2)  (1021 258)  (1021 258)  LC_1 Logic Functioning bit
 (47 2)  (1029 258)  (1029 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (982 259)  (982 259)  routing T_19_16.glb_netwk_3 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (11 3)  (993 259)  (993 259)  routing T_19_16.sp4_v_t_45 <X> T_19_16.sp4_h_l_39
 (13 3)  (995 259)  (995 259)  routing T_19_16.sp4_v_t_45 <X> T_19_16.sp4_h_l_39
 (14 3)  (996 259)  (996 259)  routing T_19_16.sp4_h_r_4 <X> T_19_16.lc_trk_g0_4
 (15 3)  (997 259)  (997 259)  routing T_19_16.sp4_h_r_4 <X> T_19_16.lc_trk_g0_4
 (16 3)  (998 259)  (998 259)  routing T_19_16.sp4_h_r_4 <X> T_19_16.lc_trk_g0_4
 (17 3)  (999 259)  (999 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (1000 259)  (1000 259)  routing T_19_16.sp4_h_r_5 <X> T_19_16.lc_trk_g0_5
 (26 3)  (1008 259)  (1008 259)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 259)  (1009 259)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 259)  (1010 259)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 259)  (1011 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (1018 259)  (1018 259)  LC_1 Logic Functioning bit
 (38 3)  (1020 259)  (1020 259)  LC_1 Logic Functioning bit
 (5 4)  (987 260)  (987 260)  routing T_19_16.sp4_v_t_38 <X> T_19_16.sp4_h_r_3
 (8 4)  (990 260)  (990 260)  routing T_19_16.sp4_h_l_45 <X> T_19_16.sp4_h_r_4
 (10 4)  (992 260)  (992 260)  routing T_19_16.sp4_h_l_45 <X> T_19_16.sp4_h_r_4
 (25 4)  (1007 260)  (1007 260)  routing T_19_16.sp12_h_r_2 <X> T_19_16.lc_trk_g1_2
 (26 4)  (1008 260)  (1008 260)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 260)  (1009 260)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 260)  (1011 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 260)  (1012 260)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 260)  (1015 260)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 260)  (1016 260)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 260)  (1018 260)  LC_2 Logic Functioning bit
 (38 4)  (1020 260)  (1020 260)  LC_2 Logic Functioning bit
 (40 4)  (1022 260)  (1022 260)  LC_2 Logic Functioning bit
 (41 4)  (1023 260)  (1023 260)  LC_2 Logic Functioning bit
 (42 4)  (1024 260)  (1024 260)  LC_2 Logic Functioning bit
 (43 4)  (1025 260)  (1025 260)  LC_2 Logic Functioning bit
 (22 5)  (1004 261)  (1004 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (1006 261)  (1006 261)  routing T_19_16.sp12_h_r_2 <X> T_19_16.lc_trk_g1_2
 (25 5)  (1007 261)  (1007 261)  routing T_19_16.sp12_h_r_2 <X> T_19_16.lc_trk_g1_2
 (27 5)  (1009 261)  (1009 261)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 261)  (1012 261)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 261)  (1013 261)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 261)  (1018 261)  LC_2 Logic Functioning bit
 (37 5)  (1019 261)  (1019 261)  LC_2 Logic Functioning bit
 (38 5)  (1020 261)  (1020 261)  LC_2 Logic Functioning bit
 (39 5)  (1021 261)  (1021 261)  LC_2 Logic Functioning bit
 (40 5)  (1022 261)  (1022 261)  LC_2 Logic Functioning bit
 (41 5)  (1023 261)  (1023 261)  LC_2 Logic Functioning bit
 (42 5)  (1024 261)  (1024 261)  LC_2 Logic Functioning bit
 (43 5)  (1025 261)  (1025 261)  LC_2 Logic Functioning bit
 (53 5)  (1035 261)  (1035 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (16 6)  (998 262)  (998 262)  routing T_19_16.sp12_h_l_18 <X> T_19_16.lc_trk_g1_5
 (17 6)  (999 262)  (999 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (25 6)  (1007 262)  (1007 262)  routing T_19_16.sp4_h_r_14 <X> T_19_16.lc_trk_g1_6
 (26 6)  (1008 262)  (1008 262)  routing T_19_16.lc_trk_g0_5 <X> T_19_16.wire_logic_cluster/lc_3/in_0
 (31 6)  (1013 262)  (1013 262)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 262)  (1014 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 262)  (1015 262)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 262)  (1016 262)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 262)  (1018 262)  LC_3 Logic Functioning bit
 (38 6)  (1020 262)  (1020 262)  LC_3 Logic Functioning bit
 (47 6)  (1029 262)  (1029 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (1034 262)  (1034 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (1035 262)  (1035 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (11 7)  (993 263)  (993 263)  routing T_19_16.sp4_h_r_5 <X> T_19_16.sp4_h_l_40
 (18 7)  (1000 263)  (1000 263)  routing T_19_16.sp12_h_l_18 <X> T_19_16.lc_trk_g1_5
 (22 7)  (1004 263)  (1004 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1005 263)  (1005 263)  routing T_19_16.sp4_h_r_14 <X> T_19_16.lc_trk_g1_6
 (24 7)  (1006 263)  (1006 263)  routing T_19_16.sp4_h_r_14 <X> T_19_16.lc_trk_g1_6
 (29 7)  (1011 263)  (1011 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 263)  (1013 263)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (1019 263)  (1019 263)  LC_3 Logic Functioning bit
 (39 7)  (1021 263)  (1021 263)  LC_3 Logic Functioning bit
 (9 8)  (991 264)  (991 264)  routing T_19_16.sp4_v_t_42 <X> T_19_16.sp4_h_r_7
 (12 8)  (994 264)  (994 264)  routing T_19_16.sp4_v_t_45 <X> T_19_16.sp4_h_r_8
 (14 8)  (996 264)  (996 264)  routing T_19_16.wire_logic_cluster/lc_0/out <X> T_19_16.lc_trk_g2_0
 (16 8)  (998 264)  (998 264)  routing T_19_16.sp4_v_b_33 <X> T_19_16.lc_trk_g2_1
 (17 8)  (999 264)  (999 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1000 264)  (1000 264)  routing T_19_16.sp4_v_b_33 <X> T_19_16.lc_trk_g2_1
 (28 8)  (1010 264)  (1010 264)  routing T_19_16.lc_trk_g2_1 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 264)  (1011 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (48 8)  (1030 264)  (1030 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (17 9)  (999 265)  (999 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (1000 265)  (1000 265)  routing T_19_16.sp4_v_b_33 <X> T_19_16.lc_trk_g2_1
 (19 9)  (1001 265)  (1001 265)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (26 9)  (1008 265)  (1008 265)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 265)  (1009 265)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 265)  (1010 265)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 265)  (1011 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 265)  (1013 265)  routing T_19_16.lc_trk_g0_3 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (41 9)  (1023 265)  (1023 265)  LC_4 Logic Functioning bit
 (43 9)  (1025 265)  (1025 265)  LC_4 Logic Functioning bit
 (51 9)  (1033 265)  (1033 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (987 266)  (987 266)  routing T_19_16.sp4_v_t_43 <X> T_19_16.sp4_h_l_43
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 266)  (1013 266)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 266)  (1015 266)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (38 10)  (1020 266)  (1020 266)  LC_5 Logic Functioning bit
 (6 11)  (988 267)  (988 267)  routing T_19_16.sp4_v_t_43 <X> T_19_16.sp4_h_l_43
 (19 11)  (1001 267)  (1001 267)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (1004 267)  (1004 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1007 267)  (1007 267)  routing T_19_16.sp4_r_v_b_38 <X> T_19_16.lc_trk_g2_6
 (27 11)  (1009 267)  (1009 267)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 267)  (1010 267)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 267)  (1011 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 267)  (1013 267)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 267)  (1014 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1016 267)  (1016 267)  routing T_19_16.lc_trk_g1_2 <X> T_19_16.input_2_5
 (35 11)  (1017 267)  (1017 267)  routing T_19_16.lc_trk_g1_2 <X> T_19_16.input_2_5
 (37 11)  (1019 267)  (1019 267)  LC_5 Logic Functioning bit
 (38 11)  (1020 267)  (1020 267)  LC_5 Logic Functioning bit
 (39 11)  (1021 267)  (1021 267)  LC_5 Logic Functioning bit
 (40 11)  (1022 267)  (1022 267)  LC_5 Logic Functioning bit
 (42 11)  (1024 267)  (1024 267)  LC_5 Logic Functioning bit
 (52 11)  (1034 267)  (1034 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (8 12)  (990 268)  (990 268)  routing T_19_16.sp4_v_b_10 <X> T_19_16.sp4_h_r_10
 (9 12)  (991 268)  (991 268)  routing T_19_16.sp4_v_b_10 <X> T_19_16.sp4_h_r_10
 (22 12)  (1004 268)  (1004 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1005 268)  (1005 268)  routing T_19_16.sp4_v_t_30 <X> T_19_16.lc_trk_g3_3
 (24 12)  (1006 268)  (1006 268)  routing T_19_16.sp4_v_t_30 <X> T_19_16.lc_trk_g3_3
 (29 12)  (1011 268)  (1011 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 268)  (1013 268)  routing T_19_16.lc_trk_g0_5 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 268)  (1014 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 268)  (1018 268)  LC_6 Logic Functioning bit
 (38 12)  (1020 268)  (1020 268)  LC_6 Logic Functioning bit
 (40 12)  (1022 268)  (1022 268)  LC_6 Logic Functioning bit
 (41 12)  (1023 268)  (1023 268)  LC_6 Logic Functioning bit
 (42 12)  (1024 268)  (1024 268)  LC_6 Logic Functioning bit
 (43 12)  (1025 268)  (1025 268)  LC_6 Logic Functioning bit
 (47 12)  (1029 268)  (1029 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (999 269)  (999 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1004 269)  (1004 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1007 269)  (1007 269)  routing T_19_16.sp4_r_v_b_42 <X> T_19_16.lc_trk_g3_2
 (26 13)  (1008 269)  (1008 269)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 269)  (1009 269)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 269)  (1010 269)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 269)  (1011 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 269)  (1012 269)  routing T_19_16.lc_trk_g0_3 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (1018 269)  (1018 269)  LC_6 Logic Functioning bit
 (37 13)  (1019 269)  (1019 269)  LC_6 Logic Functioning bit
 (38 13)  (1020 269)  (1020 269)  LC_6 Logic Functioning bit
 (39 13)  (1021 269)  (1021 269)  LC_6 Logic Functioning bit
 (40 13)  (1022 269)  (1022 269)  LC_6 Logic Functioning bit
 (41 13)  (1023 269)  (1023 269)  LC_6 Logic Functioning bit
 (42 13)  (1024 269)  (1024 269)  LC_6 Logic Functioning bit
 (43 13)  (1025 269)  (1025 269)  LC_6 Logic Functioning bit
 (51 13)  (1033 269)  (1033 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (1035 269)  (1035 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (11 14)  (993 270)  (993 270)  routing T_19_16.sp4_h_r_5 <X> T_19_16.sp4_v_t_46
 (13 14)  (995 270)  (995 270)  routing T_19_16.sp4_h_r_5 <X> T_19_16.sp4_v_t_46
 (21 14)  (1003 270)  (1003 270)  routing T_19_16.rgt_op_7 <X> T_19_16.lc_trk_g3_7
 (22 14)  (1004 270)  (1004 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1006 270)  (1006 270)  routing T_19_16.rgt_op_7 <X> T_19_16.lc_trk_g3_7
 (8 15)  (990 271)  (990 271)  routing T_19_16.sp4_h_l_47 <X> T_19_16.sp4_v_t_47
 (12 15)  (994 271)  (994 271)  routing T_19_16.sp4_h_r_5 <X> T_19_16.sp4_v_t_46
 (22 15)  (1004 271)  (1004 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_20_16

 (14 0)  (1050 256)  (1050 256)  routing T_20_16.sp4_v_b_8 <X> T_20_16.lc_trk_g0_0
 (21 0)  (1057 256)  (1057 256)  routing T_20_16.sp12_h_r_3 <X> T_20_16.lc_trk_g0_3
 (22 0)  (1058 256)  (1058 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1060 256)  (1060 256)  routing T_20_16.sp12_h_r_3 <X> T_20_16.lc_trk_g0_3
 (26 0)  (1062 256)  (1062 256)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (1064 256)  (1064 256)  routing T_20_16.lc_trk_g2_3 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 256)  (1065 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 256)  (1068 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 256)  (1071 256)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.input_2_0
 (36 0)  (1072 256)  (1072 256)  LC_0 Logic Functioning bit
 (37 0)  (1073 256)  (1073 256)  LC_0 Logic Functioning bit
 (38 0)  (1074 256)  (1074 256)  LC_0 Logic Functioning bit
 (41 0)  (1077 256)  (1077 256)  LC_0 Logic Functioning bit
 (43 0)  (1079 256)  (1079 256)  LC_0 Logic Functioning bit
 (5 1)  (1041 257)  (1041 257)  routing T_20_16.sp4_h_r_0 <X> T_20_16.sp4_v_b_0
 (8 1)  (1044 257)  (1044 257)  routing T_20_16.sp4_h_r_1 <X> T_20_16.sp4_v_b_1
 (14 1)  (1050 257)  (1050 257)  routing T_20_16.sp4_v_b_8 <X> T_20_16.lc_trk_g0_0
 (16 1)  (1052 257)  (1052 257)  routing T_20_16.sp4_v_b_8 <X> T_20_16.lc_trk_g0_0
 (17 1)  (1053 257)  (1053 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (1057 257)  (1057 257)  routing T_20_16.sp12_h_r_3 <X> T_20_16.lc_trk_g0_3
 (22 1)  (1058 257)  (1058 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1061 257)  (1061 257)  routing T_20_16.sp4_r_v_b_33 <X> T_20_16.lc_trk_g0_2
 (26 1)  (1062 257)  (1062 257)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 257)  (1063 257)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 257)  (1064 257)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 257)  (1065 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 257)  (1066 257)  routing T_20_16.lc_trk_g2_3 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 257)  (1067 257)  routing T_20_16.lc_trk_g0_3 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 257)  (1068 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1069 257)  (1069 257)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.input_2_0
 (34 1)  (1070 257)  (1070 257)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.input_2_0
 (36 1)  (1072 257)  (1072 257)  LC_0 Logic Functioning bit
 (40 1)  (1076 257)  (1076 257)  LC_0 Logic Functioning bit
 (42 1)  (1078 257)  (1078 257)  LC_0 Logic Functioning bit
 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 258)  (1037 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1040 258)  (1040 258)  routing T_20_16.sp4_v_b_4 <X> T_20_16.sp4_v_t_37
 (6 2)  (1042 258)  (1042 258)  routing T_20_16.sp4_v_b_4 <X> T_20_16.sp4_v_t_37
 (8 2)  (1044 258)  (1044 258)  routing T_20_16.sp4_v_t_36 <X> T_20_16.sp4_h_l_36
 (9 2)  (1045 258)  (1045 258)  routing T_20_16.sp4_v_t_36 <X> T_20_16.sp4_h_l_36
 (14 2)  (1050 258)  (1050 258)  routing T_20_16.sp4_h_l_1 <X> T_20_16.lc_trk_g0_4
 (28 2)  (1064 258)  (1064 258)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 258)  (1065 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 258)  (1066 258)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 258)  (1068 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 258)  (1069 258)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 258)  (1070 258)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 258)  (1072 258)  LC_1 Logic Functioning bit
 (37 2)  (1073 258)  (1073 258)  LC_1 Logic Functioning bit
 (43 2)  (1079 258)  (1079 258)  LC_1 Logic Functioning bit
 (50 2)  (1086 258)  (1086 258)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (1051 259)  (1051 259)  routing T_20_16.sp4_h_l_1 <X> T_20_16.lc_trk_g0_4
 (16 3)  (1052 259)  (1052 259)  routing T_20_16.sp4_h_l_1 <X> T_20_16.lc_trk_g0_4
 (17 3)  (1053 259)  (1053 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (1058 259)  (1058 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1059 259)  (1059 259)  routing T_20_16.sp4_h_r_6 <X> T_20_16.lc_trk_g0_6
 (24 3)  (1060 259)  (1060 259)  routing T_20_16.sp4_h_r_6 <X> T_20_16.lc_trk_g0_6
 (25 3)  (1061 259)  (1061 259)  routing T_20_16.sp4_h_r_6 <X> T_20_16.lc_trk_g0_6
 (26 3)  (1062 259)  (1062 259)  routing T_20_16.lc_trk_g0_3 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 259)  (1065 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 259)  (1066 259)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 259)  (1067 259)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 259)  (1072 259)  LC_1 Logic Functioning bit
 (37 3)  (1073 259)  (1073 259)  LC_1 Logic Functioning bit
 (38 3)  (1074 259)  (1074 259)  LC_1 Logic Functioning bit
 (41 3)  (1077 259)  (1077 259)  LC_1 Logic Functioning bit
 (42 3)  (1078 259)  (1078 259)  LC_1 Logic Functioning bit
 (1 4)  (1037 260)  (1037 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (1039 260)  (1039 260)  routing T_20_16.sp12_v_t_23 <X> T_20_16.sp12_h_r_0
 (15 4)  (1051 260)  (1051 260)  routing T_20_16.sp4_h_r_1 <X> T_20_16.lc_trk_g1_1
 (16 4)  (1052 260)  (1052 260)  routing T_20_16.sp4_h_r_1 <X> T_20_16.lc_trk_g1_1
 (17 4)  (1053 260)  (1053 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (1062 260)  (1062 260)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 260)  (1063 260)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 260)  (1064 260)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 260)  (1065 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 260)  (1068 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 260)  (1069 260)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 260)  (1070 260)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 260)  (1072 260)  LC_2 Logic Functioning bit
 (37 4)  (1073 260)  (1073 260)  LC_2 Logic Functioning bit
 (38 4)  (1074 260)  (1074 260)  LC_2 Logic Functioning bit
 (39 4)  (1075 260)  (1075 260)  LC_2 Logic Functioning bit
 (41 4)  (1077 260)  (1077 260)  LC_2 Logic Functioning bit
 (43 4)  (1079 260)  (1079 260)  LC_2 Logic Functioning bit
 (1 5)  (1037 261)  (1037 261)  routing T_20_16.lc_trk_g0_2 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (18 5)  (1054 261)  (1054 261)  routing T_20_16.sp4_h_r_1 <X> T_20_16.lc_trk_g1_1
 (26 5)  (1062 261)  (1062 261)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 261)  (1063 261)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 261)  (1064 261)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 261)  (1065 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 261)  (1066 261)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (1072 261)  (1072 261)  LC_2 Logic Functioning bit
 (38 5)  (1074 261)  (1074 261)  LC_2 Logic Functioning bit
 (4 6)  (1040 262)  (1040 262)  routing T_20_16.sp4_h_r_3 <X> T_20_16.sp4_v_t_38
 (17 6)  (1053 262)  (1053 262)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1054 262)  (1054 262)  routing T_20_16.bnr_op_5 <X> T_20_16.lc_trk_g1_5
 (21 6)  (1057 262)  (1057 262)  routing T_20_16.sp4_h_l_2 <X> T_20_16.lc_trk_g1_7
 (22 6)  (1058 262)  (1058 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1059 262)  (1059 262)  routing T_20_16.sp4_h_l_2 <X> T_20_16.lc_trk_g1_7
 (24 6)  (1060 262)  (1060 262)  routing T_20_16.sp4_h_l_2 <X> T_20_16.lc_trk_g1_7
 (27 6)  (1063 262)  (1063 262)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 262)  (1065 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 262)  (1066 262)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 262)  (1067 262)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 262)  (1068 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 262)  (1069 262)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 262)  (1070 262)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 262)  (1073 262)  LC_3 Logic Functioning bit
 (41 6)  (1077 262)  (1077 262)  LC_3 Logic Functioning bit
 (42 6)  (1078 262)  (1078 262)  LC_3 Logic Functioning bit
 (43 6)  (1079 262)  (1079 262)  LC_3 Logic Functioning bit
 (50 6)  (1086 262)  (1086 262)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (1041 263)  (1041 263)  routing T_20_16.sp4_h_r_3 <X> T_20_16.sp4_v_t_38
 (6 7)  (1042 263)  (1042 263)  routing T_20_16.sp4_h_r_3 <X> T_20_16.sp4_h_l_38
 (10 7)  (1046 263)  (1046 263)  routing T_20_16.sp4_h_l_46 <X> T_20_16.sp4_v_t_41
 (18 7)  (1054 263)  (1054 263)  routing T_20_16.bnr_op_5 <X> T_20_16.lc_trk_g1_5
 (26 7)  (1062 263)  (1062 263)  routing T_20_16.lc_trk_g0_3 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 263)  (1065 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 263)  (1066 263)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 263)  (1067 263)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 263)  (1072 263)  LC_3 Logic Functioning bit
 (43 7)  (1079 263)  (1079 263)  LC_3 Logic Functioning bit
 (17 8)  (1053 264)  (1053 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 264)  (1054 264)  routing T_20_16.wire_logic_cluster/lc_1/out <X> T_20_16.lc_trk_g2_1
 (21 8)  (1057 264)  (1057 264)  routing T_20_16.sp4_h_r_35 <X> T_20_16.lc_trk_g2_3
 (22 8)  (1058 264)  (1058 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1059 264)  (1059 264)  routing T_20_16.sp4_h_r_35 <X> T_20_16.lc_trk_g2_3
 (24 8)  (1060 264)  (1060 264)  routing T_20_16.sp4_h_r_35 <X> T_20_16.lc_trk_g2_3
 (32 8)  (1068 264)  (1068 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 264)  (1069 264)  routing T_20_16.lc_trk_g2_1 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 264)  (1072 264)  LC_4 Logic Functioning bit
 (37 8)  (1073 264)  (1073 264)  LC_4 Logic Functioning bit
 (39 8)  (1075 264)  (1075 264)  LC_4 Logic Functioning bit
 (43 8)  (1079 264)  (1079 264)  LC_4 Logic Functioning bit
 (45 8)  (1081 264)  (1081 264)  LC_4 Logic Functioning bit
 (46 8)  (1082 264)  (1082 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1086 264)  (1086 264)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (1089 264)  (1089 264)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (11 9)  (1047 265)  (1047 265)  routing T_20_16.sp4_h_l_37 <X> T_20_16.sp4_h_r_8
 (13 9)  (1049 265)  (1049 265)  routing T_20_16.sp4_h_l_37 <X> T_20_16.sp4_h_r_8
 (27 9)  (1063 265)  (1063 265)  routing T_20_16.lc_trk_g1_1 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 265)  (1065 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (1072 265)  (1072 265)  LC_4 Logic Functioning bit
 (37 9)  (1073 265)  (1073 265)  LC_4 Logic Functioning bit
 (38 9)  (1074 265)  (1074 265)  LC_4 Logic Functioning bit
 (42 9)  (1078 265)  (1078 265)  LC_4 Logic Functioning bit
 (4 10)  (1040 266)  (1040 266)  routing T_20_16.sp4_h_r_0 <X> T_20_16.sp4_v_t_43
 (6 10)  (1042 266)  (1042 266)  routing T_20_16.sp4_h_r_0 <X> T_20_16.sp4_v_t_43
 (21 10)  (1057 266)  (1057 266)  routing T_20_16.sp4_h_r_39 <X> T_20_16.lc_trk_g2_7
 (22 10)  (1058 266)  (1058 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1059 266)  (1059 266)  routing T_20_16.sp4_h_r_39 <X> T_20_16.lc_trk_g2_7
 (24 10)  (1060 266)  (1060 266)  routing T_20_16.sp4_h_r_39 <X> T_20_16.lc_trk_g2_7
 (27 10)  (1063 266)  (1063 266)  routing T_20_16.lc_trk_g1_1 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 266)  (1065 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 266)  (1067 266)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 266)  (1068 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 266)  (1070 266)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 266)  (1073 266)  LC_5 Logic Functioning bit
 (39 10)  (1075 266)  (1075 266)  LC_5 Logic Functioning bit
 (5 11)  (1041 267)  (1041 267)  routing T_20_16.sp4_h_r_0 <X> T_20_16.sp4_v_t_43
 (12 11)  (1048 267)  (1048 267)  routing T_20_16.sp4_h_l_45 <X> T_20_16.sp4_v_t_45
 (22 11)  (1058 267)  (1058 267)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1060 267)  (1060 267)  routing T_20_16.tnl_op_6 <X> T_20_16.lc_trk_g2_6
 (25 11)  (1061 267)  (1061 267)  routing T_20_16.tnl_op_6 <X> T_20_16.lc_trk_g2_6
 (26 11)  (1062 267)  (1062 267)  routing T_20_16.lc_trk_g0_3 <X> T_20_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 267)  (1065 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (21 12)  (1057 268)  (1057 268)  routing T_20_16.sp4_v_t_22 <X> T_20_16.lc_trk_g3_3
 (22 12)  (1058 268)  (1058 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1059 268)  (1059 268)  routing T_20_16.sp4_v_t_22 <X> T_20_16.lc_trk_g3_3
 (25 12)  (1061 268)  (1061 268)  routing T_20_16.sp4_h_r_34 <X> T_20_16.lc_trk_g3_2
 (26 12)  (1062 268)  (1062 268)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 268)  (1063 268)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 268)  (1064 268)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 268)  (1065 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 268)  (1066 268)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 268)  (1067 268)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 268)  (1068 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 268)  (1069 268)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (1076 268)  (1076 268)  LC_6 Logic Functioning bit
 (42 12)  (1078 268)  (1078 268)  LC_6 Logic Functioning bit
 (50 12)  (1086 268)  (1086 268)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (1053 269)  (1053 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (1057 269)  (1057 269)  routing T_20_16.sp4_v_t_22 <X> T_20_16.lc_trk_g3_3
 (22 13)  (1058 269)  (1058 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 269)  (1059 269)  routing T_20_16.sp4_h_r_34 <X> T_20_16.lc_trk_g3_2
 (24 13)  (1060 269)  (1060 269)  routing T_20_16.sp4_h_r_34 <X> T_20_16.lc_trk_g3_2
 (26 13)  (1062 269)  (1062 269)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 269)  (1063 269)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 269)  (1064 269)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 269)  (1065 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 269)  (1066 269)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 269)  (1067 269)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 269)  (1072 269)  LC_6 Logic Functioning bit
 (40 13)  (1076 269)  (1076 269)  LC_6 Logic Functioning bit
 (42 13)  (1078 269)  (1078 269)  LC_6 Logic Functioning bit
 (43 13)  (1079 269)  (1079 269)  LC_6 Logic Functioning bit
 (1 14)  (1037 270)  (1037 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (1045 270)  (1045 270)  routing T_20_16.sp4_v_b_10 <X> T_20_16.sp4_h_l_47
 (17 14)  (1053 270)  (1053 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1057 270)  (1057 270)  routing T_20_16.sp4_h_l_34 <X> T_20_16.lc_trk_g3_7
 (22 14)  (1058 270)  (1058 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1059 270)  (1059 270)  routing T_20_16.sp4_h_l_34 <X> T_20_16.lc_trk_g3_7
 (24 14)  (1060 270)  (1060 270)  routing T_20_16.sp4_h_l_34 <X> T_20_16.lc_trk_g3_7
 (29 14)  (1065 270)  (1065 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 270)  (1067 270)  routing T_20_16.lc_trk_g0_6 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 270)  (1068 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 270)  (1072 270)  LC_7 Logic Functioning bit
 (37 14)  (1073 270)  (1073 270)  LC_7 Logic Functioning bit
 (38 14)  (1074 270)  (1074 270)  LC_7 Logic Functioning bit
 (47 14)  (1083 270)  (1083 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (1086 270)  (1086 270)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1087 270)  (1087 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (1037 271)  (1037 271)  routing T_20_16.lc_trk_g0_4 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (9 15)  (1045 271)  (1045 271)  routing T_20_16.sp4_v_b_2 <X> T_20_16.sp4_v_t_47
 (10 15)  (1046 271)  (1046 271)  routing T_20_16.sp4_v_b_2 <X> T_20_16.sp4_v_t_47
 (18 15)  (1054 271)  (1054 271)  routing T_20_16.sp4_r_v_b_45 <X> T_20_16.lc_trk_g3_5
 (21 15)  (1057 271)  (1057 271)  routing T_20_16.sp4_h_l_34 <X> T_20_16.lc_trk_g3_7
 (22 15)  (1058 271)  (1058 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1059 271)  (1059 271)  routing T_20_16.sp4_h_r_30 <X> T_20_16.lc_trk_g3_6
 (24 15)  (1060 271)  (1060 271)  routing T_20_16.sp4_h_r_30 <X> T_20_16.lc_trk_g3_6
 (25 15)  (1061 271)  (1061 271)  routing T_20_16.sp4_h_r_30 <X> T_20_16.lc_trk_g3_6
 (31 15)  (1067 271)  (1067 271)  routing T_20_16.lc_trk_g0_6 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 271)  (1072 271)  LC_7 Logic Functioning bit
 (37 15)  (1073 271)  (1073 271)  LC_7 Logic Functioning bit
 (38 15)  (1074 271)  (1074 271)  LC_7 Logic Functioning bit
 (48 15)  (1084 271)  (1084 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (1087 271)  (1087 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_21_16

 (3 0)  (1093 256)  (1093 256)  routing T_21_16.sp12_h_r_0 <X> T_21_16.sp12_v_b_0
 (4 0)  (1094 256)  (1094 256)  routing T_21_16.sp4_v_t_41 <X> T_21_16.sp4_v_b_0
 (6 0)  (1096 256)  (1096 256)  routing T_21_16.sp4_v_t_41 <X> T_21_16.sp4_v_b_0
 (9 0)  (1099 256)  (1099 256)  routing T_21_16.sp4_v_t_36 <X> T_21_16.sp4_h_r_1
 (25 0)  (1115 256)  (1115 256)  routing T_21_16.sp4_h_r_10 <X> T_21_16.lc_trk_g0_2
 (28 0)  (1118 256)  (1118 256)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 256)  (1119 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 256)  (1120 256)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 256)  (1122 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 256)  (1124 256)  routing T_21_16.lc_trk_g1_0 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 256)  (1125 256)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.input_2_0
 (36 0)  (1126 256)  (1126 256)  LC_0 Logic Functioning bit
 (41 0)  (1131 256)  (1131 256)  LC_0 Logic Functioning bit
 (43 0)  (1133 256)  (1133 256)  LC_0 Logic Functioning bit
 (3 1)  (1093 257)  (1093 257)  routing T_21_16.sp12_h_r_0 <X> T_21_16.sp12_v_b_0
 (8 1)  (1098 257)  (1098 257)  routing T_21_16.sp4_v_t_47 <X> T_21_16.sp4_v_b_1
 (10 1)  (1100 257)  (1100 257)  routing T_21_16.sp4_v_t_47 <X> T_21_16.sp4_v_b_1
 (11 1)  (1101 257)  (1101 257)  routing T_21_16.sp4_h_l_39 <X> T_21_16.sp4_h_r_2
 (22 1)  (1112 257)  (1112 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1113 257)  (1113 257)  routing T_21_16.sp4_h_r_10 <X> T_21_16.lc_trk_g0_2
 (24 1)  (1114 257)  (1114 257)  routing T_21_16.sp4_h_r_10 <X> T_21_16.lc_trk_g0_2
 (26 1)  (1116 257)  (1116 257)  routing T_21_16.lc_trk_g0_2 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 257)  (1119 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 257)  (1120 257)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 257)  (1122 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1123 257)  (1123 257)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.input_2_0
 (34 1)  (1124 257)  (1124 257)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.input_2_0
 (36 1)  (1126 257)  (1126 257)  LC_0 Logic Functioning bit
 (37 1)  (1127 257)  (1127 257)  LC_0 Logic Functioning bit
 (38 1)  (1128 257)  (1128 257)  LC_0 Logic Functioning bit
 (40 1)  (1130 257)  (1130 257)  LC_0 Logic Functioning bit
 (42 1)  (1132 257)  (1132 257)  LC_0 Logic Functioning bit
 (0 2)  (1090 258)  (1090 258)  routing T_21_16.glb_netwk_6 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 258)  (1091 258)  routing T_21_16.glb_netwk_6 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 258)  (1092 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (1118 258)  (1118 258)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 258)  (1119 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 258)  (1120 258)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 258)  (1122 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 258)  (1123 258)  routing T_21_16.lc_trk_g2_0 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 258)  (1126 258)  LC_1 Logic Functioning bit
 (37 2)  (1127 258)  (1127 258)  LC_1 Logic Functioning bit
 (43 2)  (1133 258)  (1133 258)  LC_1 Logic Functioning bit
 (50 2)  (1140 258)  (1140 258)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (1102 259)  (1102 259)  routing T_21_16.sp4_h_l_39 <X> T_21_16.sp4_v_t_39
 (14 3)  (1104 259)  (1104 259)  routing T_21_16.sp4_r_v_b_28 <X> T_21_16.lc_trk_g0_4
 (17 3)  (1107 259)  (1107 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (1117 259)  (1117 259)  routing T_21_16.lc_trk_g1_0 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 259)  (1119 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 259)  (1126 259)  LC_1 Logic Functioning bit
 (37 3)  (1127 259)  (1127 259)  LC_1 Logic Functioning bit
 (38 3)  (1128 259)  (1128 259)  LC_1 Logic Functioning bit
 (41 3)  (1131 259)  (1131 259)  LC_1 Logic Functioning bit
 (42 3)  (1132 259)  (1132 259)  LC_1 Logic Functioning bit
 (1 4)  (1091 260)  (1091 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (1098 260)  (1098 260)  routing T_21_16.sp4_h_l_41 <X> T_21_16.sp4_h_r_4
 (13 4)  (1103 260)  (1103 260)  routing T_21_16.sp4_v_t_40 <X> T_21_16.sp4_v_b_5
 (14 4)  (1104 260)  (1104 260)  routing T_21_16.sp4_h_r_8 <X> T_21_16.lc_trk_g1_0
 (21 4)  (1111 260)  (1111 260)  routing T_21_16.sp12_h_r_3 <X> T_21_16.lc_trk_g1_3
 (22 4)  (1112 260)  (1112 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1114 260)  (1114 260)  routing T_21_16.sp12_h_r_3 <X> T_21_16.lc_trk_g1_3
 (31 4)  (1121 260)  (1121 260)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 260)  (1122 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 260)  (1123 260)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 260)  (1124 260)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 260)  (1125 260)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.input_2_2
 (36 4)  (1126 260)  (1126 260)  LC_2 Logic Functioning bit
 (37 4)  (1127 260)  (1127 260)  LC_2 Logic Functioning bit
 (39 4)  (1129 260)  (1129 260)  LC_2 Logic Functioning bit
 (43 4)  (1133 260)  (1133 260)  LC_2 Logic Functioning bit
 (0 5)  (1090 261)  (1090 261)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 261)  (1091 261)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_7/cen
 (11 5)  (1101 261)  (1101 261)  routing T_21_16.sp4_h_l_40 <X> T_21_16.sp4_h_r_5
 (15 5)  (1105 261)  (1105 261)  routing T_21_16.sp4_h_r_8 <X> T_21_16.lc_trk_g1_0
 (16 5)  (1106 261)  (1106 261)  routing T_21_16.sp4_h_r_8 <X> T_21_16.lc_trk_g1_0
 (17 5)  (1107 261)  (1107 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (1111 261)  (1111 261)  routing T_21_16.sp12_h_r_3 <X> T_21_16.lc_trk_g1_3
 (22 5)  (1112 261)  (1112 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1113 261)  (1113 261)  routing T_21_16.sp4_h_r_2 <X> T_21_16.lc_trk_g1_2
 (24 5)  (1114 261)  (1114 261)  routing T_21_16.sp4_h_r_2 <X> T_21_16.lc_trk_g1_2
 (25 5)  (1115 261)  (1115 261)  routing T_21_16.sp4_h_r_2 <X> T_21_16.lc_trk_g1_2
 (26 5)  (1116 261)  (1116 261)  routing T_21_16.lc_trk_g0_2 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 261)  (1119 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 261)  (1121 261)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 261)  (1122 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1124 261)  (1124 261)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.input_2_2
 (35 5)  (1125 261)  (1125 261)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.input_2_2
 (36 5)  (1126 261)  (1126 261)  LC_2 Logic Functioning bit
 (37 5)  (1127 261)  (1127 261)  LC_2 Logic Functioning bit
 (38 5)  (1128 261)  (1128 261)  LC_2 Logic Functioning bit
 (42 5)  (1132 261)  (1132 261)  LC_2 Logic Functioning bit
 (14 6)  (1104 262)  (1104 262)  routing T_21_16.sp4_h_l_1 <X> T_21_16.lc_trk_g1_4
 (15 6)  (1105 262)  (1105 262)  routing T_21_16.bot_op_5 <X> T_21_16.lc_trk_g1_5
 (17 6)  (1107 262)  (1107 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (1112 262)  (1112 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (28 6)  (1118 262)  (1118 262)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 262)  (1119 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 262)  (1122 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 262)  (1127 262)  LC_3 Logic Functioning bit
 (41 6)  (1131 262)  (1131 262)  LC_3 Logic Functioning bit
 (42 6)  (1132 262)  (1132 262)  LC_3 Logic Functioning bit
 (43 6)  (1133 262)  (1133 262)  LC_3 Logic Functioning bit
 (50 6)  (1140 262)  (1140 262)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (1094 263)  (1094 263)  routing T_21_16.sp4_v_b_10 <X> T_21_16.sp4_h_l_38
 (8 7)  (1098 263)  (1098 263)  routing T_21_16.sp4_h_r_10 <X> T_21_16.sp4_v_t_41
 (9 7)  (1099 263)  (1099 263)  routing T_21_16.sp4_h_r_10 <X> T_21_16.sp4_v_t_41
 (10 7)  (1100 263)  (1100 263)  routing T_21_16.sp4_h_r_10 <X> T_21_16.sp4_v_t_41
 (15 7)  (1105 263)  (1105 263)  routing T_21_16.sp4_h_l_1 <X> T_21_16.lc_trk_g1_4
 (16 7)  (1106 263)  (1106 263)  routing T_21_16.sp4_h_l_1 <X> T_21_16.lc_trk_g1_4
 (17 7)  (1107 263)  (1107 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 7)  (1117 263)  (1117 263)  routing T_21_16.lc_trk_g1_0 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 263)  (1119 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 263)  (1120 263)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 263)  (1121 263)  routing T_21_16.lc_trk_g0_2 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 263)  (1126 263)  LC_3 Logic Functioning bit
 (43 7)  (1133 263)  (1133 263)  LC_3 Logic Functioning bit
 (3 8)  (1093 264)  (1093 264)  routing T_21_16.sp12_v_t_22 <X> T_21_16.sp12_v_b_1
 (17 8)  (1107 264)  (1107 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1108 264)  (1108 264)  routing T_21_16.wire_logic_cluster/lc_1/out <X> T_21_16.lc_trk_g2_1
 (21 8)  (1111 264)  (1111 264)  routing T_21_16.sp4_v_t_14 <X> T_21_16.lc_trk_g2_3
 (22 8)  (1112 264)  (1112 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1113 264)  (1113 264)  routing T_21_16.sp4_v_t_14 <X> T_21_16.lc_trk_g2_3
 (28 8)  (1118 264)  (1118 264)  routing T_21_16.lc_trk_g2_1 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 264)  (1119 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 264)  (1121 264)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 264)  (1122 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 264)  (1124 264)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 264)  (1126 264)  LC_4 Logic Functioning bit
 (37 8)  (1127 264)  (1127 264)  LC_4 Logic Functioning bit
 (41 8)  (1131 264)  (1131 264)  LC_4 Logic Functioning bit
 (43 8)  (1133 264)  (1133 264)  LC_4 Logic Functioning bit
 (45 8)  (1135 264)  (1135 264)  LC_4 Logic Functioning bit
 (47 8)  (1137 264)  (1137 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (1140 264)  (1140 264)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (1096 265)  (1096 265)  routing T_21_16.sp4_h_l_43 <X> T_21_16.sp4_h_r_6
 (9 9)  (1099 265)  (1099 265)  routing T_21_16.sp4_v_t_42 <X> T_21_16.sp4_v_b_7
 (12 9)  (1102 265)  (1102 265)  routing T_21_16.sp4_h_r_8 <X> T_21_16.sp4_v_b_8
 (14 9)  (1104 265)  (1104 265)  routing T_21_16.sp4_h_r_24 <X> T_21_16.lc_trk_g2_0
 (15 9)  (1105 265)  (1105 265)  routing T_21_16.sp4_h_r_24 <X> T_21_16.lc_trk_g2_0
 (16 9)  (1106 265)  (1106 265)  routing T_21_16.sp4_h_r_24 <X> T_21_16.lc_trk_g2_0
 (17 9)  (1107 265)  (1107 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (1112 265)  (1112 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1113 265)  (1113 265)  routing T_21_16.sp4_v_b_42 <X> T_21_16.lc_trk_g2_2
 (24 9)  (1114 265)  (1114 265)  routing T_21_16.sp4_v_b_42 <X> T_21_16.lc_trk_g2_2
 (36 9)  (1126 265)  (1126 265)  LC_4 Logic Functioning bit
 (37 9)  (1127 265)  (1127 265)  LC_4 Logic Functioning bit
 (41 9)  (1131 265)  (1131 265)  LC_4 Logic Functioning bit
 (43 9)  (1133 265)  (1133 265)  LC_4 Logic Functioning bit
 (3 10)  (1093 266)  (1093 266)  routing T_21_16.sp12_v_t_22 <X> T_21_16.sp12_h_l_22
 (13 10)  (1103 266)  (1103 266)  routing T_21_16.sp4_h_r_8 <X> T_21_16.sp4_v_t_45
 (14 10)  (1104 266)  (1104 266)  routing T_21_16.sp4_h_r_36 <X> T_21_16.lc_trk_g2_4
 (22 10)  (1112 266)  (1112 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1113 266)  (1113 266)  routing T_21_16.sp4_v_b_47 <X> T_21_16.lc_trk_g2_7
 (24 10)  (1114 266)  (1114 266)  routing T_21_16.sp4_v_b_47 <X> T_21_16.lc_trk_g2_7
 (26 10)  (1116 266)  (1116 266)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (1119 266)  (1119 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 266)  (1121 266)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 266)  (1122 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 266)  (1124 266)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (12 11)  (1102 267)  (1102 267)  routing T_21_16.sp4_h_r_8 <X> T_21_16.sp4_v_t_45
 (15 11)  (1105 267)  (1105 267)  routing T_21_16.sp4_h_r_36 <X> T_21_16.lc_trk_g2_4
 (16 11)  (1106 267)  (1106 267)  routing T_21_16.sp4_h_r_36 <X> T_21_16.lc_trk_g2_4
 (17 11)  (1107 267)  (1107 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (1112 267)  (1112 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1115 267)  (1115 267)  routing T_21_16.sp4_r_v_b_38 <X> T_21_16.lc_trk_g2_6
 (27 11)  (1117 267)  (1117 267)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 267)  (1119 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 267)  (1120 267)  routing T_21_16.lc_trk_g0_2 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 267)  (1122 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1124 267)  (1124 267)  routing T_21_16.lc_trk_g1_0 <X> T_21_16.input_2_5
 (38 11)  (1128 267)  (1128 267)  LC_5 Logic Functioning bit
 (22 12)  (1112 268)  (1112 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1113 268)  (1113 268)  routing T_21_16.sp4_h_r_27 <X> T_21_16.lc_trk_g3_3
 (24 12)  (1114 268)  (1114 268)  routing T_21_16.sp4_h_r_27 <X> T_21_16.lc_trk_g3_3
 (28 12)  (1118 268)  (1118 268)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 268)  (1119 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 268)  (1122 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 268)  (1124 268)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 268)  (1126 268)  LC_6 Logic Functioning bit
 (43 12)  (1133 268)  (1133 268)  LC_6 Logic Functioning bit
 (50 12)  (1140 268)  (1140 268)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (1111 269)  (1111 269)  routing T_21_16.sp4_h_r_27 <X> T_21_16.lc_trk_g3_3
 (26 13)  (1116 269)  (1116 269)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 269)  (1117 269)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 269)  (1118 269)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 269)  (1119 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 269)  (1120 269)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 269)  (1121 269)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 269)  (1126 269)  LC_6 Logic Functioning bit
 (40 13)  (1130 269)  (1130 269)  LC_6 Logic Functioning bit
 (42 13)  (1132 269)  (1132 269)  LC_6 Logic Functioning bit
 (43 13)  (1133 269)  (1133 269)  LC_6 Logic Functioning bit
 (1 14)  (1091 270)  (1091 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (1098 270)  (1098 270)  routing T_21_16.sp4_h_r_10 <X> T_21_16.sp4_h_l_47
 (12 14)  (1102 270)  (1102 270)  routing T_21_16.sp4_v_t_46 <X> T_21_16.sp4_h_l_46
 (15 14)  (1105 270)  (1105 270)  routing T_21_16.tnr_op_5 <X> T_21_16.lc_trk_g3_5
 (17 14)  (1107 270)  (1107 270)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (1111 270)  (1111 270)  routing T_21_16.rgt_op_7 <X> T_21_16.lc_trk_g3_7
 (22 14)  (1112 270)  (1112 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1114 270)  (1114 270)  routing T_21_16.rgt_op_7 <X> T_21_16.lc_trk_g3_7
 (25 14)  (1115 270)  (1115 270)  routing T_21_16.sp12_v_b_6 <X> T_21_16.lc_trk_g3_6
 (28 14)  (1118 270)  (1118 270)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 270)  (1119 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 270)  (1120 270)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 270)  (1121 270)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 270)  (1122 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 270)  (1123 270)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 270)  (1124 270)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 270)  (1126 270)  LC_7 Logic Functioning bit
 (37 14)  (1127 270)  (1127 270)  LC_7 Logic Functioning bit
 (38 14)  (1128 270)  (1128 270)  LC_7 Logic Functioning bit
 (50 14)  (1140 270)  (1140 270)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (1091 271)  (1091 271)  routing T_21_16.lc_trk_g0_4 <X> T_21_16.wire_logic_cluster/lc_7/s_r
 (11 15)  (1101 271)  (1101 271)  routing T_21_16.sp4_v_t_46 <X> T_21_16.sp4_h_l_46
 (22 15)  (1112 271)  (1112 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1114 271)  (1114 271)  routing T_21_16.sp12_v_b_6 <X> T_21_16.lc_trk_g3_6
 (25 15)  (1115 271)  (1115 271)  routing T_21_16.sp12_v_b_6 <X> T_21_16.lc_trk_g3_6
 (30 15)  (1120 271)  (1120 271)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 271)  (1121 271)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 271)  (1126 271)  LC_7 Logic Functioning bit
 (37 15)  (1127 271)  (1127 271)  LC_7 Logic Functioning bit
 (38 15)  (1128 271)  (1128 271)  LC_7 Logic Functioning bit
 (46 15)  (1136 271)  (1136 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (1141 271)  (1141 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (1143 271)  (1143 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_22_16

 (9 0)  (1153 256)  (1153 256)  routing T_22_16.sp4_v_t_36 <X> T_22_16.sp4_h_r_1
 (14 0)  (1158 256)  (1158 256)  routing T_22_16.sp4_h_l_5 <X> T_22_16.lc_trk_g0_0
 (16 0)  (1160 256)  (1160 256)  routing T_22_16.sp12_h_l_14 <X> T_22_16.lc_trk_g0_1
 (17 0)  (1161 256)  (1161 256)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (22 0)  (1166 256)  (1166 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1167 256)  (1167 256)  routing T_22_16.sp12_h_r_11 <X> T_22_16.lc_trk_g0_3
 (14 1)  (1158 257)  (1158 257)  routing T_22_16.sp4_h_l_5 <X> T_22_16.lc_trk_g0_0
 (15 1)  (1159 257)  (1159 257)  routing T_22_16.sp4_h_l_5 <X> T_22_16.lc_trk_g0_0
 (16 1)  (1160 257)  (1160 257)  routing T_22_16.sp4_h_l_5 <X> T_22_16.lc_trk_g0_0
 (17 1)  (1161 257)  (1161 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (1162 257)  (1162 257)  routing T_22_16.sp12_h_l_14 <X> T_22_16.lc_trk_g0_1
 (0 2)  (1144 258)  (1144 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 258)  (1145 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 258)  (1158 258)  routing T_22_16.wire_logic_cluster/lc_4/out <X> T_22_16.lc_trk_g0_4
 (17 3)  (1161 259)  (1161 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (0 4)  (1144 260)  (1144 260)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 260)  (1145 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (1149 260)  (1149 260)  routing T_22_16.sp4_h_l_37 <X> T_22_16.sp4_h_r_3
 (21 4)  (1165 260)  (1165 260)  routing T_22_16.sp4_h_r_19 <X> T_22_16.lc_trk_g1_3
 (22 4)  (1166 260)  (1166 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1167 260)  (1167 260)  routing T_22_16.sp4_h_r_19 <X> T_22_16.lc_trk_g1_3
 (24 4)  (1168 260)  (1168 260)  routing T_22_16.sp4_h_r_19 <X> T_22_16.lc_trk_g1_3
 (0 5)  (1144 261)  (1144 261)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 261)  (1145 261)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (4 5)  (1148 261)  (1148 261)  routing T_22_16.sp4_h_l_37 <X> T_22_16.sp4_h_r_3
 (21 5)  (1165 261)  (1165 261)  routing T_22_16.sp4_h_r_19 <X> T_22_16.lc_trk_g1_3
 (14 6)  (1158 262)  (1158 262)  routing T_22_16.sp4_h_l_1 <X> T_22_16.lc_trk_g1_4
 (29 6)  (1173 262)  (1173 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 262)  (1174 262)  routing T_22_16.lc_trk_g0_4 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 262)  (1176 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 262)  (1177 262)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 262)  (1179 262)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.input_2_3
 (36 6)  (1180 262)  (1180 262)  LC_3 Logic Functioning bit
 (38 6)  (1182 262)  (1182 262)  LC_3 Logic Functioning bit
 (41 6)  (1185 262)  (1185 262)  LC_3 Logic Functioning bit
 (42 6)  (1186 262)  (1186 262)  LC_3 Logic Functioning bit
 (43 6)  (1187 262)  (1187 262)  LC_3 Logic Functioning bit
 (51 6)  (1195 262)  (1195 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (4 7)  (1148 263)  (1148 263)  routing T_22_16.sp4_v_b_10 <X> T_22_16.sp4_h_l_38
 (15 7)  (1159 263)  (1159 263)  routing T_22_16.sp4_h_l_1 <X> T_22_16.lc_trk_g1_4
 (16 7)  (1160 263)  (1160 263)  routing T_22_16.sp4_h_l_1 <X> T_22_16.lc_trk_g1_4
 (17 7)  (1161 263)  (1161 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (1166 263)  (1166 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1167 263)  (1167 263)  routing T_22_16.sp4_v_b_22 <X> T_22_16.lc_trk_g1_6
 (24 7)  (1168 263)  (1168 263)  routing T_22_16.sp4_v_b_22 <X> T_22_16.lc_trk_g1_6
 (26 7)  (1170 263)  (1170 263)  routing T_22_16.lc_trk_g0_3 <X> T_22_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 263)  (1173 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 263)  (1175 263)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 263)  (1176 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1178 263)  (1178 263)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.input_2_3
 (35 7)  (1179 263)  (1179 263)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.input_2_3
 (36 7)  (1180 263)  (1180 263)  LC_3 Logic Functioning bit
 (40 7)  (1184 263)  (1184 263)  LC_3 Logic Functioning bit
 (42 7)  (1186 263)  (1186 263)  LC_3 Logic Functioning bit
 (43 7)  (1187 263)  (1187 263)  LC_3 Logic Functioning bit
 (14 8)  (1158 264)  (1158 264)  routing T_22_16.sp4_h_l_21 <X> T_22_16.lc_trk_g2_0
 (16 8)  (1160 264)  (1160 264)  routing T_22_16.sp12_v_t_6 <X> T_22_16.lc_trk_g2_1
 (17 8)  (1161 264)  (1161 264)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (25 8)  (1169 264)  (1169 264)  routing T_22_16.sp4_v_b_26 <X> T_22_16.lc_trk_g2_2
 (26 8)  (1170 264)  (1170 264)  routing T_22_16.lc_trk_g0_4 <X> T_22_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (1173 264)  (1173 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 264)  (1175 264)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 264)  (1176 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 264)  (1178 264)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 264)  (1179 264)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.input_2_4
 (38 8)  (1182 264)  (1182 264)  LC_4 Logic Functioning bit
 (40 8)  (1184 264)  (1184 264)  LC_4 Logic Functioning bit
 (41 8)  (1185 264)  (1185 264)  LC_4 Logic Functioning bit
 (42 8)  (1186 264)  (1186 264)  LC_4 Logic Functioning bit
 (45 8)  (1189 264)  (1189 264)  LC_4 Logic Functioning bit
 (46 8)  (1190 264)  (1190 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (1196 264)  (1196 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (1159 265)  (1159 265)  routing T_22_16.sp4_h_l_21 <X> T_22_16.lc_trk_g2_0
 (16 9)  (1160 265)  (1160 265)  routing T_22_16.sp4_h_l_21 <X> T_22_16.lc_trk_g2_0
 (17 9)  (1161 265)  (1161 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (1166 265)  (1166 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1167 265)  (1167 265)  routing T_22_16.sp4_v_b_26 <X> T_22_16.lc_trk_g2_2
 (29 9)  (1173 265)  (1173 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (1176 265)  (1176 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1177 265)  (1177 265)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.input_2_4
 (34 9)  (1178 265)  (1178 265)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.input_2_4
 (41 9)  (1185 265)  (1185 265)  LC_4 Logic Functioning bit
 (43 9)  (1187 265)  (1187 265)  LC_4 Logic Functioning bit
 (46 9)  (1190 265)  (1190 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (1191 265)  (1191 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (1192 265)  (1192 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (1195 265)  (1195 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (1197 265)  (1197 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (1149 266)  (1149 266)  routing T_22_16.sp4_v_b_6 <X> T_22_16.sp4_h_l_43
 (21 10)  (1165 266)  (1165 266)  routing T_22_16.wire_logic_cluster/lc_7/out <X> T_22_16.lc_trk_g2_7
 (22 10)  (1166 266)  (1166 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1171 266)  (1171 266)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 266)  (1173 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 266)  (1176 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 266)  (1177 266)  routing T_22_16.lc_trk_g2_0 <X> T_22_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 266)  (1180 266)  LC_5 Logic Functioning bit
 (37 10)  (1181 266)  (1181 266)  LC_5 Logic Functioning bit
 (38 10)  (1182 266)  (1182 266)  LC_5 Logic Functioning bit
 (39 10)  (1183 266)  (1183 266)  LC_5 Logic Functioning bit
 (41 10)  (1185 266)  (1185 266)  LC_5 Logic Functioning bit
 (43 10)  (1187 266)  (1187 266)  LC_5 Logic Functioning bit
 (9 11)  (1153 267)  (1153 267)  routing T_22_16.sp4_v_b_11 <X> T_22_16.sp4_v_t_42
 (10 11)  (1154 267)  (1154 267)  routing T_22_16.sp4_v_b_11 <X> T_22_16.sp4_v_t_42
 (11 11)  (1155 267)  (1155 267)  routing T_22_16.sp4_h_r_8 <X> T_22_16.sp4_h_l_45
 (28 11)  (1172 267)  (1172 267)  routing T_22_16.lc_trk_g2_1 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 267)  (1173 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 267)  (1174 267)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (1180 267)  (1180 267)  LC_5 Logic Functioning bit
 (37 11)  (1181 267)  (1181 267)  LC_5 Logic Functioning bit
 (38 11)  (1182 267)  (1182 267)  LC_5 Logic Functioning bit
 (39 11)  (1183 267)  (1183 267)  LC_5 Logic Functioning bit
 (40 11)  (1184 267)  (1184 267)  LC_5 Logic Functioning bit
 (41 11)  (1185 267)  (1185 267)  LC_5 Logic Functioning bit
 (42 11)  (1186 267)  (1186 267)  LC_5 Logic Functioning bit
 (43 11)  (1187 267)  (1187 267)  LC_5 Logic Functioning bit
 (4 12)  (1148 268)  (1148 268)  routing T_22_16.sp4_v_t_36 <X> T_22_16.sp4_v_b_9
 (6 12)  (1150 268)  (1150 268)  routing T_22_16.sp4_v_t_36 <X> T_22_16.sp4_v_b_9
 (22 12)  (1166 268)  (1166 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1167 268)  (1167 268)  routing T_22_16.sp12_v_b_11 <X> T_22_16.lc_trk_g3_3
 (25 12)  (1169 268)  (1169 268)  routing T_22_16.sp4_h_r_42 <X> T_22_16.lc_trk_g3_2
 (27 12)  (1171 268)  (1171 268)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 268)  (1172 268)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 268)  (1173 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 268)  (1175 268)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 268)  (1176 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 268)  (1177 268)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 268)  (1180 268)  LC_6 Logic Functioning bit
 (38 12)  (1182 268)  (1182 268)  LC_6 Logic Functioning bit
 (50 12)  (1194 268)  (1194 268)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (1166 269)  (1166 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1167 269)  (1167 269)  routing T_22_16.sp4_h_r_42 <X> T_22_16.lc_trk_g3_2
 (24 13)  (1168 269)  (1168 269)  routing T_22_16.sp4_h_r_42 <X> T_22_16.lc_trk_g3_2
 (25 13)  (1169 269)  (1169 269)  routing T_22_16.sp4_h_r_42 <X> T_22_16.lc_trk_g3_2
 (29 13)  (1173 269)  (1173 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 269)  (1174 269)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 269)  (1175 269)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 269)  (1180 269)  LC_6 Logic Functioning bit
 (38 13)  (1182 269)  (1182 269)  LC_6 Logic Functioning bit
 (39 13)  (1183 269)  (1183 269)  LC_6 Logic Functioning bit
 (4 14)  (1148 270)  (1148 270)  routing T_22_16.sp4_h_r_9 <X> T_22_16.sp4_v_t_44
 (10 14)  (1154 270)  (1154 270)  routing T_22_16.sp4_v_b_5 <X> T_22_16.sp4_h_l_47
 (12 14)  (1156 270)  (1156 270)  routing T_22_16.sp4_v_t_40 <X> T_22_16.sp4_h_l_46
 (15 14)  (1159 270)  (1159 270)  routing T_22_16.sp4_h_r_45 <X> T_22_16.lc_trk_g3_5
 (16 14)  (1160 270)  (1160 270)  routing T_22_16.sp4_h_r_45 <X> T_22_16.lc_trk_g3_5
 (17 14)  (1161 270)  (1161 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1162 270)  (1162 270)  routing T_22_16.sp4_h_r_45 <X> T_22_16.lc_trk_g3_5
 (28 14)  (1172 270)  (1172 270)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 270)  (1173 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 270)  (1175 270)  routing T_22_16.lc_trk_g0_4 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 270)  (1176 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 270)  (1180 270)  LC_7 Logic Functioning bit
 (38 14)  (1182 270)  (1182 270)  LC_7 Logic Functioning bit
 (41 14)  (1185 270)  (1185 270)  LC_7 Logic Functioning bit
 (43 14)  (1187 270)  (1187 270)  LC_7 Logic Functioning bit
 (46 14)  (1190 270)  (1190 270)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (1195 270)  (1195 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (1149 271)  (1149 271)  routing T_22_16.sp4_h_r_9 <X> T_22_16.sp4_v_t_44
 (11 15)  (1155 271)  (1155 271)  routing T_22_16.sp4_v_t_40 <X> T_22_16.sp4_h_l_46
 (13 15)  (1157 271)  (1157 271)  routing T_22_16.sp4_v_t_40 <X> T_22_16.sp4_h_l_46
 (18 15)  (1162 271)  (1162 271)  routing T_22_16.sp4_h_r_45 <X> T_22_16.lc_trk_g3_5
 (26 15)  (1170 271)  (1170 271)  routing T_22_16.lc_trk_g0_3 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 271)  (1173 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 271)  (1174 271)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (37 15)  (1181 271)  (1181 271)  LC_7 Logic Functioning bit
 (39 15)  (1183 271)  (1183 271)  LC_7 Logic Functioning bit


LogicTile_23_16

 (27 0)  (1225 256)  (1225 256)  routing T_23_16.lc_trk_g1_0 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 256)  (1227 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 256)  (1229 256)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 256)  (1230 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 256)  (1231 256)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 256)  (1233 256)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.input_2_0
 (36 0)  (1234 256)  (1234 256)  LC_0 Logic Functioning bit
 (41 0)  (1239 256)  (1239 256)  LC_0 Logic Functioning bit
 (43 0)  (1241 256)  (1241 256)  LC_0 Logic Functioning bit
 (45 0)  (1243 256)  (1243 256)  LC_0 Logic Functioning bit
 (47 0)  (1245 256)  (1245 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (1225 257)  (1225 257)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 257)  (1226 257)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 257)  (1227 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1230 257)  (1230 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1231 257)  (1231 257)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.input_2_0
 (34 1)  (1232 257)  (1232 257)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.input_2_0
 (36 1)  (1234 257)  (1234 257)  LC_0 Logic Functioning bit
 (38 1)  (1236 257)  (1236 257)  LC_0 Logic Functioning bit
 (39 1)  (1237 257)  (1237 257)  LC_0 Logic Functioning bit
 (41 1)  (1239 257)  (1239 257)  LC_0 Logic Functioning bit
 (43 1)  (1241 257)  (1241 257)  LC_0 Logic Functioning bit
 (47 1)  (1245 257)  (1245 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (1249 257)  (1249 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1198 258)  (1198 258)  routing T_23_16.glb_netwk_6 <X> T_23_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 258)  (1199 258)  routing T_23_16.glb_netwk_6 <X> T_23_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 258)  (1200 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1206 258)  (1206 258)  routing T_23_16.sp4_v_t_42 <X> T_23_16.sp4_h_l_36
 (9 2)  (1207 258)  (1207 258)  routing T_23_16.sp4_v_t_42 <X> T_23_16.sp4_h_l_36
 (10 2)  (1208 258)  (1208 258)  routing T_23_16.sp4_v_t_42 <X> T_23_16.sp4_h_l_36
 (12 2)  (1210 258)  (1210 258)  routing T_23_16.sp4_v_t_39 <X> T_23_16.sp4_h_l_39
 (26 2)  (1224 258)  (1224 258)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 258)  (1225 258)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 258)  (1226 258)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 258)  (1227 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 258)  (1228 258)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 258)  (1230 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 258)  (1231 258)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 258)  (1232 258)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 258)  (1234 258)  LC_1 Logic Functioning bit
 (37 2)  (1235 258)  (1235 258)  LC_1 Logic Functioning bit
 (38 2)  (1236 258)  (1236 258)  LC_1 Logic Functioning bit
 (39 2)  (1237 258)  (1237 258)  LC_1 Logic Functioning bit
 (45 2)  (1243 258)  (1243 258)  LC_1 Logic Functioning bit
 (47 2)  (1245 258)  (1245 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (1250 258)  (1250 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (11 3)  (1209 259)  (1209 259)  routing T_23_16.sp4_v_t_39 <X> T_23_16.sp4_h_l_39
 (28 3)  (1226 259)  (1226 259)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 259)  (1227 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (1234 259)  (1234 259)  LC_1 Logic Functioning bit
 (38 3)  (1236 259)  (1236 259)  LC_1 Logic Functioning bit
 (40 3)  (1238 259)  (1238 259)  LC_1 Logic Functioning bit
 (42 3)  (1240 259)  (1240 259)  LC_1 Logic Functioning bit
 (47 3)  (1245 259)  (1245 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (1249 259)  (1249 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (1198 260)  (1198 260)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 260)  (1199 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1212 260)  (1212 260)  routing T_23_16.wire_logic_cluster/lc_0/out <X> T_23_16.lc_trk_g1_0
 (26 4)  (1224 260)  (1224 260)  routing T_23_16.lc_trk_g1_5 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (1225 260)  (1225 260)  routing T_23_16.lc_trk_g1_0 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 260)  (1227 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 260)  (1230 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 260)  (1231 260)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 260)  (1232 260)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (1235 260)  (1235 260)  LC_2 Logic Functioning bit
 (39 4)  (1237 260)  (1237 260)  LC_2 Logic Functioning bit
 (41 4)  (1239 260)  (1239 260)  LC_2 Logic Functioning bit
 (43 4)  (1241 260)  (1241 260)  LC_2 Logic Functioning bit
 (45 4)  (1243 260)  (1243 260)  LC_2 Logic Functioning bit
 (46 4)  (1244 260)  (1244 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (1198 261)  (1198 261)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 261)  (1199 261)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_7/cen
 (17 5)  (1215 261)  (1215 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (1225 261)  (1225 261)  routing T_23_16.lc_trk_g1_5 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 261)  (1227 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 261)  (1229 261)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1234 261)  (1234 261)  LC_2 Logic Functioning bit
 (37 5)  (1235 261)  (1235 261)  LC_2 Logic Functioning bit
 (38 5)  (1236 261)  (1236 261)  LC_2 Logic Functioning bit
 (39 5)  (1237 261)  (1237 261)  LC_2 Logic Functioning bit
 (47 5)  (1245 261)  (1245 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (1246 261)  (1246 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (1249 261)  (1249 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (1213 262)  (1213 262)  routing T_23_16.bot_op_5 <X> T_23_16.lc_trk_g1_5
 (17 6)  (1215 262)  (1215 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (17 10)  (1215 266)  (1215 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (14 11)  (1212 267)  (1212 267)  routing T_23_16.sp4_h_l_17 <X> T_23_16.lc_trk_g2_4
 (15 11)  (1213 267)  (1213 267)  routing T_23_16.sp4_h_l_17 <X> T_23_16.lc_trk_g2_4
 (16 11)  (1214 267)  (1214 267)  routing T_23_16.sp4_h_l_17 <X> T_23_16.lc_trk_g2_4
 (17 11)  (1215 267)  (1215 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (1216 267)  (1216 267)  routing T_23_16.sp4_r_v_b_37 <X> T_23_16.lc_trk_g2_5
 (17 12)  (1215 268)  (1215 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 268)  (1216 268)  routing T_23_16.wire_logic_cluster/lc_1/out <X> T_23_16.lc_trk_g3_1
 (22 12)  (1220 268)  (1220 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1221 268)  (1221 268)  routing T_23_16.sp12_v_b_19 <X> T_23_16.lc_trk_g3_3
 (25 12)  (1223 268)  (1223 268)  routing T_23_16.wire_logic_cluster/lc_2/out <X> T_23_16.lc_trk_g3_2
 (8 13)  (1206 269)  (1206 269)  routing T_23_16.sp4_h_l_41 <X> T_23_16.sp4_v_b_10
 (9 13)  (1207 269)  (1207 269)  routing T_23_16.sp4_h_l_41 <X> T_23_16.sp4_v_b_10
 (10 13)  (1208 269)  (1208 269)  routing T_23_16.sp4_h_l_41 <X> T_23_16.sp4_v_b_10
 (21 13)  (1219 269)  (1219 269)  routing T_23_16.sp12_v_b_19 <X> T_23_16.lc_trk_g3_3
 (22 13)  (1220 269)  (1220 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (1198 270)  (1198 270)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 270)  (1199 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (1214 270)  (1214 270)  routing T_23_16.sp4_v_t_16 <X> T_23_16.lc_trk_g3_5
 (17 14)  (1215 270)  (1215 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1216 270)  (1216 270)  routing T_23_16.sp4_v_t_16 <X> T_23_16.lc_trk_g3_5
 (1 15)  (1199 271)  (1199 271)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.wire_logic_cluster/lc_7/s_r


LogicTile_24_16

 (26 0)  (1278 256)  (1278 256)  routing T_24_16.lc_trk_g0_4 <X> T_24_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 256)  (1279 256)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 256)  (1280 256)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 256)  (1281 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 256)  (1283 256)  routing T_24_16.lc_trk_g1_6 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 256)  (1284 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 256)  (1286 256)  routing T_24_16.lc_trk_g1_6 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 256)  (1288 256)  LC_0 Logic Functioning bit
 (37 0)  (1289 256)  (1289 256)  LC_0 Logic Functioning bit
 (38 0)  (1290 256)  (1290 256)  LC_0 Logic Functioning bit
 (39 0)  (1291 256)  (1291 256)  LC_0 Logic Functioning bit
 (41 0)  (1293 256)  (1293 256)  LC_0 Logic Functioning bit
 (43 0)  (1295 256)  (1295 256)  LC_0 Logic Functioning bit
 (45 0)  (1297 256)  (1297 256)  LC_0 Logic Functioning bit
 (52 0)  (1304 256)  (1304 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (1274 257)  (1274 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1275 257)  (1275 257)  routing T_24_16.sp4_v_b_18 <X> T_24_16.lc_trk_g0_2
 (24 1)  (1276 257)  (1276 257)  routing T_24_16.sp4_v_b_18 <X> T_24_16.lc_trk_g0_2
 (29 1)  (1281 257)  (1281 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 257)  (1283 257)  routing T_24_16.lc_trk_g1_6 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (1288 257)  (1288 257)  LC_0 Logic Functioning bit
 (38 1)  (1290 257)  (1290 257)  LC_0 Logic Functioning bit
 (44 1)  (1296 257)  (1296 257)  LC_0 Logic Functioning bit
 (45 1)  (1297 257)  (1297 257)  LC_0 Logic Functioning bit
 (0 2)  (1252 258)  (1252 258)  routing T_24_16.lc_trk_g3_1 <X> T_24_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 258)  (1254 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (27 2)  (1279 258)  (1279 258)  routing T_24_16.lc_trk_g3_3 <X> T_24_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 258)  (1280 258)  routing T_24_16.lc_trk_g3_3 <X> T_24_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 258)  (1281 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 258)  (1283 258)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 258)  (1284 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 258)  (1285 258)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (1289 258)  (1289 258)  LC_1 Logic Functioning bit
 (39 2)  (1291 258)  (1291 258)  LC_1 Logic Functioning bit
 (52 2)  (1304 258)  (1304 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1252 259)  (1252 259)  routing T_24_16.lc_trk_g3_1 <X> T_24_16.wire_logic_cluster/lc_7/clk
 (2 3)  (1254 259)  (1254 259)  routing T_24_16.lc_trk_g3_1 <X> T_24_16.wire_logic_cluster/lc_7/clk
 (15 3)  (1267 259)  (1267 259)  routing T_24_16.sp4_v_t_9 <X> T_24_16.lc_trk_g0_4
 (16 3)  (1268 259)  (1268 259)  routing T_24_16.sp4_v_t_9 <X> T_24_16.lc_trk_g0_4
 (17 3)  (1269 259)  (1269 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (30 3)  (1282 259)  (1282 259)  routing T_24_16.lc_trk_g3_3 <X> T_24_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (1283 259)  (1283 259)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (1289 259)  (1289 259)  LC_1 Logic Functioning bit
 (39 3)  (1291 259)  (1291 259)  LC_1 Logic Functioning bit
 (35 4)  (1287 260)  (1287 260)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.input_2_2
 (36 4)  (1288 260)  (1288 260)  LC_2 Logic Functioning bit
 (43 4)  (1295 260)  (1295 260)  LC_2 Logic Functioning bit
 (52 4)  (1304 260)  (1304 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (1278 261)  (1278 261)  routing T_24_16.lc_trk_g0_2 <X> T_24_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 261)  (1281 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (1284 261)  (1284 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1285 261)  (1285 261)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.input_2_2
 (35 5)  (1287 261)  (1287 261)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.input_2_2
 (37 5)  (1289 261)  (1289 261)  LC_2 Logic Functioning bit
 (42 5)  (1294 261)  (1294 261)  LC_2 Logic Functioning bit
 (13 6)  (1265 262)  (1265 262)  routing T_24_16.sp4_h_r_5 <X> T_24_16.sp4_v_t_40
 (29 6)  (1281 262)  (1281 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 262)  (1283 262)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 262)  (1284 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 262)  (1285 262)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (1289 262)  (1289 262)  LC_3 Logic Functioning bit
 (39 6)  (1291 262)  (1291 262)  LC_3 Logic Functioning bit
 (52 6)  (1304 262)  (1304 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (12 7)  (1264 263)  (1264 263)  routing T_24_16.sp4_h_r_5 <X> T_24_16.sp4_v_t_40
 (22 7)  (1274 263)  (1274 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1275 263)  (1275 263)  routing T_24_16.sp4_h_r_6 <X> T_24_16.lc_trk_g1_6
 (24 7)  (1276 263)  (1276 263)  routing T_24_16.sp4_h_r_6 <X> T_24_16.lc_trk_g1_6
 (25 7)  (1277 263)  (1277 263)  routing T_24_16.sp4_h_r_6 <X> T_24_16.lc_trk_g1_6
 (30 7)  (1282 263)  (1282 263)  routing T_24_16.lc_trk_g0_2 <X> T_24_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 263)  (1283 263)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (1289 263)  (1289 263)  LC_3 Logic Functioning bit
 (39 7)  (1291 263)  (1291 263)  LC_3 Logic Functioning bit
 (11 8)  (1263 264)  (1263 264)  routing T_24_16.sp4_v_t_40 <X> T_24_16.sp4_v_b_8
 (35 8)  (1287 264)  (1287 264)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.input_2_4
 (36 8)  (1288 264)  (1288 264)  LC_4 Logic Functioning bit
 (43 8)  (1295 264)  (1295 264)  LC_4 Logic Functioning bit
 (12 9)  (1264 265)  (1264 265)  routing T_24_16.sp4_v_t_40 <X> T_24_16.sp4_v_b_8
 (26 9)  (1278 265)  (1278 265)  routing T_24_16.lc_trk_g3_3 <X> T_24_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 265)  (1279 265)  routing T_24_16.lc_trk_g3_3 <X> T_24_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 265)  (1280 265)  routing T_24_16.lc_trk_g3_3 <X> T_24_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 265)  (1281 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (1284 265)  (1284 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1285 265)  (1285 265)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.input_2_4
 (35 9)  (1287 265)  (1287 265)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.input_2_4
 (37 9)  (1289 265)  (1289 265)  LC_4 Logic Functioning bit
 (42 9)  (1294 265)  (1294 265)  LC_4 Logic Functioning bit
 (51 9)  (1303 265)  (1303 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (1256 266)  (1256 266)  routing T_24_16.sp4_h_r_6 <X> T_24_16.sp4_v_t_43
 (17 10)  (1269 266)  (1269 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1270 266)  (1270 266)  routing T_24_16.wire_logic_cluster/lc_5/out <X> T_24_16.lc_trk_g2_5
 (26 10)  (1278 266)  (1278 266)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (1281 266)  (1281 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 266)  (1283 266)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 266)  (1284 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 266)  (1285 266)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 266)  (1288 266)  LC_5 Logic Functioning bit
 (38 10)  (1290 266)  (1290 266)  LC_5 Logic Functioning bit
 (41 10)  (1293 266)  (1293 266)  LC_5 Logic Functioning bit
 (43 10)  (1295 266)  (1295 266)  LC_5 Logic Functioning bit
 (52 10)  (1304 266)  (1304 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (5 11)  (1257 267)  (1257 267)  routing T_24_16.sp4_h_r_6 <X> T_24_16.sp4_v_t_43
 (14 11)  (1266 267)  (1266 267)  routing T_24_16.sp12_v_b_20 <X> T_24_16.lc_trk_g2_4
 (16 11)  (1268 267)  (1268 267)  routing T_24_16.sp12_v_b_20 <X> T_24_16.lc_trk_g2_4
 (17 11)  (1269 267)  (1269 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (1274 267)  (1274 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1275 267)  (1275 267)  routing T_24_16.sp4_v_b_46 <X> T_24_16.lc_trk_g2_6
 (24 11)  (1276 267)  (1276 267)  routing T_24_16.sp4_v_b_46 <X> T_24_16.lc_trk_g2_6
 (28 11)  (1280 267)  (1280 267)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 267)  (1281 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 267)  (1282 267)  routing T_24_16.lc_trk_g0_2 <X> T_24_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (1283 267)  (1283 267)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 267)  (1288 267)  LC_5 Logic Functioning bit
 (38 11)  (1290 267)  (1290 267)  LC_5 Logic Functioning bit
 (40 11)  (1292 267)  (1292 267)  LC_5 Logic Functioning bit
 (42 11)  (1294 267)  (1294 267)  LC_5 Logic Functioning bit
 (17 12)  (1269 268)  (1269 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1274 268)  (1274 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1275 268)  (1275 268)  routing T_24_16.sp4_h_r_27 <X> T_24_16.lc_trk_g3_3
 (24 12)  (1276 268)  (1276 268)  routing T_24_16.sp4_h_r_27 <X> T_24_16.lc_trk_g3_3
 (17 13)  (1269 269)  (1269 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1270 269)  (1270 269)  routing T_24_16.sp4_r_v_b_41 <X> T_24_16.lc_trk_g3_1
 (21 13)  (1273 269)  (1273 269)  routing T_24_16.sp4_h_r_27 <X> T_24_16.lc_trk_g3_3
 (0 14)  (1252 270)  (1252 270)  routing T_24_16.lc_trk_g2_4 <X> T_24_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 270)  (1253 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 271)  (1253 271)  routing T_24_16.lc_trk_g2_4 <X> T_24_16.wire_logic_cluster/lc_7/s_r


RAM_Tile_25_16

 (0 0)  (1306 256)  (1306 256)  Negative Clock bit

 (2 0)  (1308 256)  (1308 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (27 4)  (1333 260)  (1333 260)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.wire_bram/ram/WDATA_5
 (28 4)  (1334 260)  (1334 260)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.wire_bram/ram/WDATA_5
 (29 4)  (1335 260)  (1335 260)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_6 wire_bram/ram/WDATA_5
 (30 4)  (1336 260)  (1336 260)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.wire_bram/ram/WDATA_5
 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (30 5)  (1336 261)  (1336 261)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.wire_bram/ram/WDATA_5
 (39 5)  (1345 261)  (1345 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (14 10)  (1320 266)  (1320 266)  routing T_25_16.sp4_h_r_36 <X> T_25_16.lc_trk_g2_4
 (22 10)  (1328 266)  (1328 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (15 11)  (1321 267)  (1321 267)  routing T_25_16.sp4_h_r_36 <X> T_25_16.lc_trk_g2_4
 (16 11)  (1322 267)  (1322 267)  routing T_25_16.sp4_h_r_36 <X> T_25_16.lc_trk_g2_4
 (17 11)  (1323 267)  (1323 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (1327 267)  (1327 267)  routing T_25_16.sp4_r_v_b_39 <X> T_25_16.lc_trk_g2_7
 (28 12)  (1334 268)  (1334 268)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.wire_bram/ram/WDATA_1
 (29 12)  (1335 268)  (1335 268)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_1
 (30 12)  (1336 268)  (1336 268)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.wire_bram/ram/WDATA_1
 (30 13)  (1336 269)  (1336 269)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.wire_bram/ram/WDATA_1
 (39 13)  (1345 269)  (1345 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_1 sp4_v_t_1
 (0 14)  (1306 270)  (1306 270)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE
 (22 15)  (1328 271)  (1328 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1329 271)  (1329 271)  routing T_25_16.sp4_v_b_46 <X> T_25_16.lc_trk_g3_6
 (24 15)  (1330 271)  (1330 271)  routing T_25_16.sp4_v_b_46 <X> T_25_16.lc_trk_g3_6


LogicTile_26_16

 (2 2)  (1350 258)  (1350 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (4 2)  (1352 258)  (1352 258)  routing T_26_16.sp4_v_b_0 <X> T_26_16.sp4_v_t_37
 (0 3)  (1348 259)  (1348 259)  routing T_26_16.lc_trk_g1_1 <X> T_26_16.wire_logic_cluster/lc_7/clk
 (2 3)  (1350 259)  (1350 259)  routing T_26_16.lc_trk_g1_1 <X> T_26_16.wire_logic_cluster/lc_7/clk
 (15 4)  (1363 260)  (1363 260)  routing T_26_16.sp4_v_b_17 <X> T_26_16.lc_trk_g1_1
 (16 4)  (1364 260)  (1364 260)  routing T_26_16.sp4_v_b_17 <X> T_26_16.lc_trk_g1_1
 (17 4)  (1365 260)  (1365 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (9 5)  (1357 261)  (1357 261)  routing T_26_16.sp4_v_t_41 <X> T_26_16.sp4_v_b_4
 (17 6)  (1365 262)  (1365 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (3 7)  (1351 263)  (1351 263)  routing T_26_16.sp12_h_l_23 <X> T_26_16.sp12_v_t_23
 (22 7)  (1370 263)  (1370 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1372 263)  (1372 263)  routing T_26_16.bot_op_6 <X> T_26_16.lc_trk_g1_6
 (1 14)  (1349 270)  (1349 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (1364 270)  (1364 270)  routing T_26_16.sp4_v_b_37 <X> T_26_16.lc_trk_g3_5
 (17 14)  (1365 270)  (1365 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1366 270)  (1366 270)  routing T_26_16.sp4_v_b_37 <X> T_26_16.lc_trk_g3_5
 (21 14)  (1369 270)  (1369 270)  routing T_26_16.sp12_v_b_7 <X> T_26_16.lc_trk_g3_7
 (22 14)  (1370 270)  (1370 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1372 270)  (1372 270)  routing T_26_16.sp12_v_b_7 <X> T_26_16.lc_trk_g3_7
 (26 14)  (1374 270)  (1374 270)  routing T_26_16.lc_trk_g1_6 <X> T_26_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (1375 270)  (1375 270)  routing T_26_16.lc_trk_g3_5 <X> T_26_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (1376 270)  (1376 270)  routing T_26_16.lc_trk_g3_5 <X> T_26_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 270)  (1377 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1378 270)  (1378 270)  routing T_26_16.lc_trk_g3_5 <X> T_26_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (1379 270)  (1379 270)  routing T_26_16.lc_trk_g3_7 <X> T_26_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1380 270)  (1380 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1381 270)  (1381 270)  routing T_26_16.lc_trk_g3_7 <X> T_26_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1382 270)  (1382 270)  routing T_26_16.lc_trk_g3_7 <X> T_26_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1384 270)  (1384 270)  LC_7 Logic Functioning bit
 (37 14)  (1385 270)  (1385 270)  LC_7 Logic Functioning bit
 (38 14)  (1386 270)  (1386 270)  LC_7 Logic Functioning bit
 (39 14)  (1387 270)  (1387 270)  LC_7 Logic Functioning bit
 (41 14)  (1389 270)  (1389 270)  LC_7 Logic Functioning bit
 (43 14)  (1391 270)  (1391 270)  LC_7 Logic Functioning bit
 (45 14)  (1393 270)  (1393 270)  LC_7 Logic Functioning bit
 (46 14)  (1394 270)  (1394 270)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (1348 271)  (1348 271)  routing T_26_16.lc_trk_g1_5 <X> T_26_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (1349 271)  (1349 271)  routing T_26_16.lc_trk_g1_5 <X> T_26_16.wire_logic_cluster/lc_7/s_r
 (18 15)  (1366 271)  (1366 271)  routing T_26_16.sp4_v_b_37 <X> T_26_16.lc_trk_g3_5
 (21 15)  (1369 271)  (1369 271)  routing T_26_16.sp12_v_b_7 <X> T_26_16.lc_trk_g3_7
 (26 15)  (1374 271)  (1374 271)  routing T_26_16.lc_trk_g1_6 <X> T_26_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (1375 271)  (1375 271)  routing T_26_16.lc_trk_g1_6 <X> T_26_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1377 271)  (1377 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1379 271)  (1379 271)  routing T_26_16.lc_trk_g3_7 <X> T_26_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1384 271)  (1384 271)  LC_7 Logic Functioning bit
 (38 15)  (1386 271)  (1386 271)  LC_7 Logic Functioning bit
 (45 15)  (1393 271)  (1393 271)  LC_7 Logic Functioning bit


LogicTile_27_16

 (11 4)  (1413 260)  (1413 260)  routing T_27_16.sp4_v_t_39 <X> T_27_16.sp4_v_b_5
 (12 5)  (1414 261)  (1414 261)  routing T_27_16.sp4_v_t_39 <X> T_27_16.sp4_v_b_5


IO_Tile_33_16

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit


LogicTile_3_15

 (3 0)  (129 240)  (129 240)  routing T_3_15.sp12_h_r_0 <X> T_3_15.sp12_v_b_0
 (3 1)  (129 241)  (129 241)  routing T_3_15.sp12_h_r_0 <X> T_3_15.sp12_v_b_0


LogicTile_6_15

 (17 0)  (305 240)  (305 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (306 240)  (306 240)  routing T_6_15.wire_logic_cluster/lc_1/out <X> T_6_15.lc_trk_g0_1
 (26 0)  (314 240)  (314 240)  routing T_6_15.lc_trk_g1_7 <X> T_6_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 240)  (315 240)  routing T_6_15.lc_trk_g1_4 <X> T_6_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 240)  (317 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 240)  (318 240)  routing T_6_15.lc_trk_g1_4 <X> T_6_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 240)  (319 240)  routing T_6_15.lc_trk_g3_6 <X> T_6_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 240)  (320 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 240)  (321 240)  routing T_6_15.lc_trk_g3_6 <X> T_6_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 240)  (322 240)  routing T_6_15.lc_trk_g3_6 <X> T_6_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (325 240)  (325 240)  LC_0 Logic Functioning bit
 (39 0)  (327 240)  (327 240)  LC_0 Logic Functioning bit
 (45 0)  (333 240)  (333 240)  LC_0 Logic Functioning bit
 (47 0)  (335 240)  (335 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (310 241)  (310 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (311 241)  (311 241)  routing T_6_15.sp4_v_b_18 <X> T_6_15.lc_trk_g0_2
 (24 1)  (312 241)  (312 241)  routing T_6_15.sp4_v_b_18 <X> T_6_15.lc_trk_g0_2
 (26 1)  (314 241)  (314 241)  routing T_6_15.lc_trk_g1_7 <X> T_6_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 241)  (315 241)  routing T_6_15.lc_trk_g1_7 <X> T_6_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 241)  (317 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 241)  (319 241)  routing T_6_15.lc_trk_g3_6 <X> T_6_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (324 241)  (324 241)  LC_0 Logic Functioning bit
 (37 1)  (325 241)  (325 241)  LC_0 Logic Functioning bit
 (38 1)  (326 241)  (326 241)  LC_0 Logic Functioning bit
 (39 1)  (327 241)  (327 241)  LC_0 Logic Functioning bit
 (40 1)  (328 241)  (328 241)  LC_0 Logic Functioning bit
 (42 1)  (330 241)  (330 241)  LC_0 Logic Functioning bit
 (46 1)  (334 241)  (334 241)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (52 1)  (340 241)  (340 241)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (288 242)  (288 242)  routing T_6_15.lc_trk_g3_1 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (2 2)  (290 242)  (290 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (22 2)  (310 242)  (310 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (316 242)  (316 242)  routing T_6_15.lc_trk_g2_2 <X> T_6_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 242)  (317 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 242)  (320 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 242)  (322 242)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (328 242)  (328 242)  LC_1 Logic Functioning bit
 (45 2)  (333 242)  (333 242)  LC_1 Logic Functioning bit
 (0 3)  (288 243)  (288 243)  routing T_6_15.lc_trk_g3_1 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (2 3)  (290 243)  (290 243)  routing T_6_15.lc_trk_g3_1 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (21 3)  (309 243)  (309 243)  routing T_6_15.sp4_r_v_b_31 <X> T_6_15.lc_trk_g0_7
 (29 3)  (317 243)  (317 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 243)  (318 243)  routing T_6_15.lc_trk_g2_2 <X> T_6_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 243)  (319 243)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 243)  (320 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (321 243)  (321 243)  routing T_6_15.lc_trk_g2_3 <X> T_6_15.input_2_1
 (35 3)  (323 243)  (323 243)  routing T_6_15.lc_trk_g2_3 <X> T_6_15.input_2_1
 (37 3)  (325 243)  (325 243)  LC_1 Logic Functioning bit
 (39 3)  (327 243)  (327 243)  LC_1 Logic Functioning bit
 (40 3)  (328 243)  (328 243)  LC_1 Logic Functioning bit
 (41 3)  (329 243)  (329 243)  LC_1 Logic Functioning bit
 (42 3)  (330 243)  (330 243)  LC_1 Logic Functioning bit
 (46 3)  (334 243)  (334 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (335 243)  (335 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (289 244)  (289 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (303 244)  (303 244)  routing T_6_15.sp12_h_r_1 <X> T_6_15.lc_trk_g1_1
 (17 4)  (305 244)  (305 244)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (306 244)  (306 244)  routing T_6_15.sp12_h_r_1 <X> T_6_15.lc_trk_g1_1
 (21 4)  (309 244)  (309 244)  routing T_6_15.sp4_h_r_11 <X> T_6_15.lc_trk_g1_3
 (22 4)  (310 244)  (310 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (311 244)  (311 244)  routing T_6_15.sp4_h_r_11 <X> T_6_15.lc_trk_g1_3
 (24 4)  (312 244)  (312 244)  routing T_6_15.sp4_h_r_11 <X> T_6_15.lc_trk_g1_3
 (26 4)  (314 244)  (314 244)  routing T_6_15.lc_trk_g2_6 <X> T_6_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (317 244)  (317 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 244)  (318 244)  routing T_6_15.lc_trk_g0_7 <X> T_6_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 244)  (320 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 244)  (321 244)  routing T_6_15.lc_trk_g2_1 <X> T_6_15.wire_logic_cluster/lc_2/in_3
 (38 4)  (326 244)  (326 244)  LC_2 Logic Functioning bit
 (41 4)  (329 244)  (329 244)  LC_2 Logic Functioning bit
 (43 4)  (331 244)  (331 244)  LC_2 Logic Functioning bit
 (45 4)  (333 244)  (333 244)  LC_2 Logic Functioning bit
 (46 4)  (334 244)  (334 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (341 244)  (341 244)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (289 245)  (289 245)  routing T_6_15.lc_trk_g0_2 <X> T_6_15.wire_logic_cluster/lc_7/cen
 (18 5)  (306 245)  (306 245)  routing T_6_15.sp12_h_r_1 <X> T_6_15.lc_trk_g1_1
 (26 5)  (314 245)  (314 245)  routing T_6_15.lc_trk_g2_6 <X> T_6_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 245)  (316 245)  routing T_6_15.lc_trk_g2_6 <X> T_6_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 245)  (317 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 245)  (318 245)  routing T_6_15.lc_trk_g0_7 <X> T_6_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (320 245)  (320 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (321 245)  (321 245)  routing T_6_15.lc_trk_g2_2 <X> T_6_15.input_2_2
 (35 5)  (323 245)  (323 245)  routing T_6_15.lc_trk_g2_2 <X> T_6_15.input_2_2
 (39 5)  (327 245)  (327 245)  LC_2 Logic Functioning bit
 (40 5)  (328 245)  (328 245)  LC_2 Logic Functioning bit
 (43 5)  (331 245)  (331 245)  LC_2 Logic Functioning bit
 (46 5)  (334 245)  (334 245)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (21 6)  (309 246)  (309 246)  routing T_6_15.sp4_v_b_7 <X> T_6_15.lc_trk_g1_7
 (22 6)  (310 246)  (310 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (311 246)  (311 246)  routing T_6_15.sp4_v_b_7 <X> T_6_15.lc_trk_g1_7
 (15 7)  (303 247)  (303 247)  routing T_6_15.bot_op_4 <X> T_6_15.lc_trk_g1_4
 (17 7)  (305 247)  (305 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (17 8)  (305 248)  (305 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 248)  (306 248)  routing T_6_15.wire_logic_cluster/lc_1/out <X> T_6_15.lc_trk_g2_1
 (21 8)  (309 248)  (309 248)  routing T_6_15.rgt_op_3 <X> T_6_15.lc_trk_g2_3
 (22 8)  (310 248)  (310 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (312 248)  (312 248)  routing T_6_15.rgt_op_3 <X> T_6_15.lc_trk_g2_3
 (25 8)  (313 248)  (313 248)  routing T_6_15.wire_logic_cluster/lc_2/out <X> T_6_15.lc_trk_g2_2
 (10 9)  (298 249)  (298 249)  routing T_6_15.sp4_h_r_2 <X> T_6_15.sp4_v_b_7
 (22 9)  (310 249)  (310 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (22 10)  (310 250)  (310 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (311 250)  (311 250)  routing T_6_15.sp12_v_t_12 <X> T_6_15.lc_trk_g2_7
 (25 10)  (313 250)  (313 250)  routing T_6_15.rgt_op_6 <X> T_6_15.lc_trk_g2_6
 (22 11)  (310 251)  (310 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (312 251)  (312 251)  routing T_6_15.rgt_op_6 <X> T_6_15.lc_trk_g2_6
 (17 12)  (305 252)  (305 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (310 252)  (310 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (309 253)  (309 253)  routing T_6_15.sp4_r_v_b_43 <X> T_6_15.lc_trk_g3_3
 (26 14)  (314 254)  (314 254)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 254)  (315 254)  routing T_6_15.lc_trk_g1_1 <X> T_6_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 254)  (317 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 254)  (320 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 254)  (321 254)  routing T_6_15.lc_trk_g3_3 <X> T_6_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 254)  (322 254)  routing T_6_15.lc_trk_g3_3 <X> T_6_15.wire_logic_cluster/lc_7/in_3
 (47 14)  (335 254)  (335 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (339 254)  (339 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (310 255)  (310 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (314 255)  (314 255)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 255)  (316 255)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 255)  (317 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 255)  (319 255)  routing T_6_15.lc_trk_g3_3 <X> T_6_15.wire_logic_cluster/lc_7/in_3
 (40 15)  (328 255)  (328 255)  LC_7 Logic Functioning bit
 (42 15)  (330 255)  (330 255)  LC_7 Logic Functioning bit


LogicTile_7_15

 (12 0)  (354 240)  (354 240)  routing T_7_15.sp4_v_b_2 <X> T_7_15.sp4_h_r_2
 (15 0)  (357 240)  (357 240)  routing T_7_15.lft_op_1 <X> T_7_15.lc_trk_g0_1
 (17 0)  (359 240)  (359 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (360 240)  (360 240)  routing T_7_15.lft_op_1 <X> T_7_15.lc_trk_g0_1
 (22 0)  (364 240)  (364 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (367 240)  (367 240)  routing T_7_15.lft_op_2 <X> T_7_15.lc_trk_g0_2
 (27 0)  (369 240)  (369 240)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 240)  (371 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 240)  (374 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (377 240)  (377 240)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.input_2_0
 (36 0)  (378 240)  (378 240)  LC_0 Logic Functioning bit
 (37 0)  (379 240)  (379 240)  LC_0 Logic Functioning bit
 (38 0)  (380 240)  (380 240)  LC_0 Logic Functioning bit
 (42 0)  (384 240)  (384 240)  LC_0 Logic Functioning bit
 (45 0)  (387 240)  (387 240)  LC_0 Logic Functioning bit
 (47 0)  (389 240)  (389 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (11 1)  (353 241)  (353 241)  routing T_7_15.sp4_v_b_2 <X> T_7_15.sp4_h_r_2
 (14 1)  (356 241)  (356 241)  routing T_7_15.top_op_0 <X> T_7_15.lc_trk_g0_0
 (15 1)  (357 241)  (357 241)  routing T_7_15.top_op_0 <X> T_7_15.lc_trk_g0_0
 (17 1)  (359 241)  (359 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (364 241)  (364 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (366 241)  (366 241)  routing T_7_15.lft_op_2 <X> T_7_15.lc_trk_g0_2
 (26 1)  (368 241)  (368 241)  routing T_7_15.lc_trk_g0_2 <X> T_7_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 241)  (371 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 241)  (373 241)  routing T_7_15.lc_trk_g0_3 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 241)  (374 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (375 241)  (375 241)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.input_2_0
 (34 1)  (376 241)  (376 241)  routing T_7_15.lc_trk_g3_5 <X> T_7_15.input_2_0
 (36 1)  (378 241)  (378 241)  LC_0 Logic Functioning bit
 (37 1)  (379 241)  (379 241)  LC_0 Logic Functioning bit
 (42 1)  (384 241)  (384 241)  LC_0 Logic Functioning bit
 (43 1)  (385 241)  (385 241)  LC_0 Logic Functioning bit
 (2 2)  (344 242)  (344 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (29 2)  (371 242)  (371 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 242)  (374 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 242)  (375 242)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 242)  (376 242)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 242)  (378 242)  LC_1 Logic Functioning bit
 (38 2)  (380 242)  (380 242)  LC_1 Logic Functioning bit
 (41 2)  (383 242)  (383 242)  LC_1 Logic Functioning bit
 (43 2)  (385 242)  (385 242)  LC_1 Logic Functioning bit
 (0 3)  (342 243)  (342 243)  routing T_7_15.lc_trk_g1_1 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 3)  (344 243)  (344 243)  routing T_7_15.lc_trk_g1_1 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (14 3)  (356 243)  (356 243)  routing T_7_15.sp4_h_r_4 <X> T_7_15.lc_trk_g0_4
 (15 3)  (357 243)  (357 243)  routing T_7_15.sp4_h_r_4 <X> T_7_15.lc_trk_g0_4
 (16 3)  (358 243)  (358 243)  routing T_7_15.sp4_h_r_4 <X> T_7_15.lc_trk_g0_4
 (17 3)  (359 243)  (359 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (364 243)  (364 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (365 243)  (365 243)  routing T_7_15.sp4_h_r_6 <X> T_7_15.lc_trk_g0_6
 (24 3)  (366 243)  (366 243)  routing T_7_15.sp4_h_r_6 <X> T_7_15.lc_trk_g0_6
 (25 3)  (367 243)  (367 243)  routing T_7_15.sp4_h_r_6 <X> T_7_15.lc_trk_g0_6
 (27 3)  (369 243)  (369 243)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 243)  (371 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (378 243)  (378 243)  LC_1 Logic Functioning bit
 (37 3)  (379 243)  (379 243)  LC_1 Logic Functioning bit
 (38 3)  (380 243)  (380 243)  LC_1 Logic Functioning bit
 (39 3)  (381 243)  (381 243)  LC_1 Logic Functioning bit
 (41 3)  (383 243)  (383 243)  LC_1 Logic Functioning bit
 (43 3)  (385 243)  (385 243)  LC_1 Logic Functioning bit
 (0 4)  (342 244)  (342 244)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (1 4)  (343 244)  (343 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (347 244)  (347 244)  routing T_7_15.sp4_v_t_38 <X> T_7_15.sp4_h_r_3
 (10 4)  (352 244)  (352 244)  routing T_7_15.sp4_v_t_46 <X> T_7_15.sp4_h_r_4
 (14 4)  (356 244)  (356 244)  routing T_7_15.lft_op_0 <X> T_7_15.lc_trk_g1_0
 (15 4)  (357 244)  (357 244)  routing T_7_15.sp4_v_b_17 <X> T_7_15.lc_trk_g1_1
 (16 4)  (358 244)  (358 244)  routing T_7_15.sp4_v_b_17 <X> T_7_15.lc_trk_g1_1
 (17 4)  (359 244)  (359 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (364 244)  (364 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (366 244)  (366 244)  routing T_7_15.top_op_3 <X> T_7_15.lc_trk_g1_3
 (29 4)  (371 244)  (371 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 244)  (373 244)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 244)  (374 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 244)  (376 244)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (379 244)  (379 244)  LC_2 Logic Functioning bit
 (46 4)  (388 244)  (388 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (392 244)  (392 244)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (342 245)  (342 245)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (1 5)  (343 245)  (343 245)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (15 5)  (357 245)  (357 245)  routing T_7_15.lft_op_0 <X> T_7_15.lc_trk_g1_0
 (17 5)  (359 245)  (359 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (363 245)  (363 245)  routing T_7_15.top_op_3 <X> T_7_15.lc_trk_g1_3
 (22 5)  (364 245)  (364 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (366 245)  (366 245)  routing T_7_15.bot_op_2 <X> T_7_15.lc_trk_g1_2
 (26 5)  (368 245)  (368 245)  routing T_7_15.lc_trk_g0_2 <X> T_7_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 245)  (371 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 245)  (373 245)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 245)  (378 245)  LC_2 Logic Functioning bit
 (37 5)  (379 245)  (379 245)  LC_2 Logic Functioning bit
 (38 5)  (380 245)  (380 245)  LC_2 Logic Functioning bit
 (29 6)  (371 246)  (371 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 246)  (372 246)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 246)  (374 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (378 246)  (378 246)  LC_3 Logic Functioning bit
 (38 6)  (380 246)  (380 246)  LC_3 Logic Functioning bit
 (40 6)  (382 246)  (382 246)  LC_3 Logic Functioning bit
 (41 6)  (383 246)  (383 246)  LC_3 Logic Functioning bit
 (42 6)  (384 246)  (384 246)  LC_3 Logic Functioning bit
 (43 6)  (385 246)  (385 246)  LC_3 Logic Functioning bit
 (22 7)  (364 247)  (364 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (365 247)  (365 247)  routing T_7_15.sp4_h_r_6 <X> T_7_15.lc_trk_g1_6
 (24 7)  (366 247)  (366 247)  routing T_7_15.sp4_h_r_6 <X> T_7_15.lc_trk_g1_6
 (25 7)  (367 247)  (367 247)  routing T_7_15.sp4_h_r_6 <X> T_7_15.lc_trk_g1_6
 (27 7)  (369 247)  (369 247)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 247)  (371 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 247)  (372 247)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 247)  (373 247)  routing T_7_15.lc_trk_g0_2 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (379 247)  (379 247)  LC_3 Logic Functioning bit
 (39 7)  (381 247)  (381 247)  LC_3 Logic Functioning bit
 (41 7)  (383 247)  (383 247)  LC_3 Logic Functioning bit
 (43 7)  (385 247)  (385 247)  LC_3 Logic Functioning bit
 (8 8)  (350 248)  (350 248)  routing T_7_15.sp4_h_l_46 <X> T_7_15.sp4_h_r_7
 (10 8)  (352 248)  (352 248)  routing T_7_15.sp4_h_l_46 <X> T_7_15.sp4_h_r_7
 (29 8)  (371 248)  (371 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 248)  (374 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 248)  (376 248)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.wire_logic_cluster/lc_4/in_3
 (46 8)  (388 248)  (388 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (393 248)  (393 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (368 249)  (368 249)  routing T_7_15.lc_trk_g0_2 <X> T_7_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 249)  (371 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 249)  (378 249)  LC_4 Logic Functioning bit
 (38 9)  (380 249)  (380 249)  LC_4 Logic Functioning bit
 (46 9)  (388 249)  (388 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (32 10)  (374 250)  (374 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 250)  (376 250)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 250)  (378 250)  LC_5 Logic Functioning bit
 (38 10)  (380 250)  (380 250)  LC_5 Logic Functioning bit
 (27 11)  (369 251)  (369 251)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 251)  (371 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 251)  (373 251)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (379 251)  (379 251)  LC_5 Logic Functioning bit
 (39 11)  (381 251)  (381 251)  LC_5 Logic Functioning bit
 (8 12)  (350 252)  (350 252)  routing T_7_15.sp4_v_b_10 <X> T_7_15.sp4_h_r_10
 (9 12)  (351 252)  (351 252)  routing T_7_15.sp4_v_b_10 <X> T_7_15.sp4_h_r_10
 (17 12)  (359 252)  (359 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (363 252)  (363 252)  routing T_7_15.sp12_v_t_0 <X> T_7_15.lc_trk_g3_3
 (22 12)  (364 252)  (364 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (366 252)  (366 252)  routing T_7_15.sp12_v_t_0 <X> T_7_15.lc_trk_g3_3
 (26 12)  (368 252)  (368 252)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 252)  (369 252)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 252)  (371 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 252)  (372 252)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 252)  (374 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 252)  (376 252)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 252)  (378 252)  LC_6 Logic Functioning bit
 (37 12)  (379 252)  (379 252)  LC_6 Logic Functioning bit
 (43 12)  (385 252)  (385 252)  LC_6 Logic Functioning bit
 (50 12)  (392 252)  (392 252)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (360 253)  (360 253)  routing T_7_15.sp4_r_v_b_41 <X> T_7_15.lc_trk_g3_1
 (21 13)  (363 253)  (363 253)  routing T_7_15.sp12_v_t_0 <X> T_7_15.lc_trk_g3_3
 (26 13)  (368 253)  (368 253)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 253)  (369 253)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 253)  (370 253)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 253)  (371 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 253)  (372 253)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 253)  (373 253)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 253)  (378 253)  LC_6 Logic Functioning bit
 (37 13)  (379 253)  (379 253)  LC_6 Logic Functioning bit
 (42 13)  (384 253)  (384 253)  LC_6 Logic Functioning bit
 (43 13)  (385 253)  (385 253)  LC_6 Logic Functioning bit
 (1 14)  (343 254)  (343 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (354 254)  (354 254)  routing T_7_15.sp4_v_t_46 <X> T_7_15.sp4_h_l_46
 (17 14)  (359 254)  (359 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (363 254)  (363 254)  routing T_7_15.sp4_h_l_34 <X> T_7_15.lc_trk_g3_7
 (22 14)  (364 254)  (364 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (365 254)  (365 254)  routing T_7_15.sp4_h_l_34 <X> T_7_15.lc_trk_g3_7
 (24 14)  (366 254)  (366 254)  routing T_7_15.sp4_h_l_34 <X> T_7_15.lc_trk_g3_7
 (38 14)  (380 254)  (380 254)  LC_7 Logic Functioning bit
 (41 14)  (383 254)  (383 254)  LC_7 Logic Functioning bit
 (46 14)  (388 254)  (388 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (1 15)  (343 255)  (343 255)  routing T_7_15.lc_trk_g0_4 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (11 15)  (353 255)  (353 255)  routing T_7_15.sp4_v_t_46 <X> T_7_15.sp4_h_l_46
 (18 15)  (360 255)  (360 255)  routing T_7_15.sp4_r_v_b_45 <X> T_7_15.lc_trk_g3_5
 (21 15)  (363 255)  (363 255)  routing T_7_15.sp4_h_l_34 <X> T_7_15.lc_trk_g3_7
 (27 15)  (369 255)  (369 255)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 255)  (371 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (374 255)  (374 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (39 15)  (381 255)  (381 255)  LC_7 Logic Functioning bit
 (40 15)  (382 255)  (382 255)  LC_7 Logic Functioning bit
 (53 15)  (395 255)  (395 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_8_15

 (9 0)  (405 240)  (405 240)  routing T_8_15.sp4_h_l_47 <X> T_8_15.sp4_h_r_1
 (10 0)  (406 240)  (406 240)  routing T_8_15.sp4_h_l_47 <X> T_8_15.sp4_h_r_1
 (8 8)  (404 248)  (404 248)  routing T_8_15.sp4_v_b_1 <X> T_8_15.sp4_h_r_7
 (9 8)  (405 248)  (405 248)  routing T_8_15.sp4_v_b_1 <X> T_8_15.sp4_h_r_7
 (10 8)  (406 248)  (406 248)  routing T_8_15.sp4_v_b_1 <X> T_8_15.sp4_h_r_7
 (8 12)  (404 252)  (404 252)  routing T_8_15.sp4_h_l_47 <X> T_8_15.sp4_h_r_10


LogicTile_9_15

 (14 0)  (452 240)  (452 240)  routing T_9_15.wire_logic_cluster/lc_0/out <X> T_9_15.lc_trk_g0_0
 (15 0)  (453 240)  (453 240)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g0_1
 (16 0)  (454 240)  (454 240)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g0_1
 (17 0)  (455 240)  (455 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (456 240)  (456 240)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g0_1
 (25 0)  (463 240)  (463 240)  routing T_9_15.bnr_op_2 <X> T_9_15.lc_trk_g0_2
 (29 0)  (467 240)  (467 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 240)  (468 240)  routing T_9_15.lc_trk_g0_5 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 240)  (470 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 240)  (471 240)  routing T_9_15.lc_trk_g2_1 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 240)  (473 240)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.input_2_0
 (43 0)  (481 240)  (481 240)  LC_0 Logic Functioning bit
 (45 0)  (483 240)  (483 240)  LC_0 Logic Functioning bit
 (47 0)  (485 240)  (485 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (455 241)  (455 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (460 241)  (460 241)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (463 241)  (463 241)  routing T_9_15.bnr_op_2 <X> T_9_15.lc_trk_g0_2
 (29 1)  (467 241)  (467 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 241)  (470 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (473 241)  (473 241)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.input_2_0
 (37 1)  (475 241)  (475 241)  LC_0 Logic Functioning bit
 (39 1)  (477 241)  (477 241)  LC_0 Logic Functioning bit
 (40 1)  (478 241)  (478 241)  LC_0 Logic Functioning bit
 (42 1)  (480 241)  (480 241)  LC_0 Logic Functioning bit
 (43 1)  (481 241)  (481 241)  LC_0 Logic Functioning bit
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (11 2)  (449 242)  (449 242)  routing T_9_15.sp4_h_l_44 <X> T_9_15.sp4_v_t_39
 (14 2)  (452 242)  (452 242)  routing T_9_15.wire_logic_cluster/lc_4/out <X> T_9_15.lc_trk_g0_4
 (17 2)  (455 242)  (455 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (456 242)  (456 242)  routing T_9_15.wire_logic_cluster/lc_5/out <X> T_9_15.lc_trk_g0_5
 (27 2)  (465 242)  (465 242)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 242)  (466 242)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 242)  (467 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 242)  (468 242)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 242)  (471 242)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 242)  (473 242)  routing T_9_15.lc_trk_g0_5 <X> T_9_15.input_2_1
 (38 2)  (476 242)  (476 242)  LC_1 Logic Functioning bit
 (39 2)  (477 242)  (477 242)  LC_1 Logic Functioning bit
 (45 2)  (483 242)  (483 242)  LC_1 Logic Functioning bit
 (0 3)  (438 243)  (438 243)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 3)  (440 243)  (440 243)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (17 3)  (455 243)  (455 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (460 243)  (460 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (463 243)  (463 243)  routing T_9_15.sp4_r_v_b_30 <X> T_9_15.lc_trk_g0_6
 (28 3)  (466 243)  (466 243)  routing T_9_15.lc_trk_g2_1 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 243)  (467 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 243)  (468 243)  routing T_9_15.lc_trk_g3_7 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 243)  (469 243)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 243)  (470 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (474 243)  (474 243)  LC_1 Logic Functioning bit
 (38 3)  (476 243)  (476 243)  LC_1 Logic Functioning bit
 (39 3)  (477 243)  (477 243)  LC_1 Logic Functioning bit
 (43 3)  (481 243)  (481 243)  LC_1 Logic Functioning bit
 (51 3)  (489 243)  (489 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (453 244)  (453 244)  routing T_9_15.sp4_v_b_17 <X> T_9_15.lc_trk_g1_1
 (16 4)  (454 244)  (454 244)  routing T_9_15.sp4_v_b_17 <X> T_9_15.lc_trk_g1_1
 (17 4)  (455 244)  (455 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (459 244)  (459 244)  routing T_9_15.wire_logic_cluster/lc_3/out <X> T_9_15.lc_trk_g1_3
 (22 4)  (460 244)  (460 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (466 244)  (466 244)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 244)  (467 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 244)  (468 244)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 244)  (469 244)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 244)  (470 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 244)  (471 244)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 244)  (474 244)  LC_2 Logic Functioning bit
 (39 4)  (477 244)  (477 244)  LC_2 Logic Functioning bit
 (40 4)  (478 244)  (478 244)  LC_2 Logic Functioning bit
 (11 5)  (449 245)  (449 245)  routing T_9_15.sp4_h_l_44 <X> T_9_15.sp4_h_r_5
 (13 5)  (451 245)  (451 245)  routing T_9_15.sp4_h_l_44 <X> T_9_15.sp4_h_r_5
 (19 5)  (457 245)  (457 245)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (460 245)  (460 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (462 245)  (462 245)  routing T_9_15.bot_op_2 <X> T_9_15.lc_trk_g1_2
 (26 5)  (464 245)  (464 245)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 245)  (465 245)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 245)  (466 245)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 245)  (467 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 245)  (469 245)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 245)  (470 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (471 245)  (471 245)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.input_2_2
 (34 5)  (472 245)  (472 245)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.input_2_2
 (36 5)  (474 245)  (474 245)  LC_2 Logic Functioning bit
 (37 5)  (475 245)  (475 245)  LC_2 Logic Functioning bit
 (38 5)  (476 245)  (476 245)  LC_2 Logic Functioning bit
 (48 5)  (486 245)  (486 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (11 6)  (449 246)  (449 246)  routing T_9_15.sp4_h_l_37 <X> T_9_15.sp4_v_t_40
 (15 6)  (453 246)  (453 246)  routing T_9_15.sp4_v_b_21 <X> T_9_15.lc_trk_g1_5
 (16 6)  (454 246)  (454 246)  routing T_9_15.sp4_v_b_21 <X> T_9_15.lc_trk_g1_5
 (17 6)  (455 246)  (455 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (465 246)  (465 246)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 246)  (467 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 246)  (470 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 246)  (471 246)  routing T_9_15.lc_trk_g2_0 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 246)  (474 246)  LC_3 Logic Functioning bit
 (38 6)  (476 246)  (476 246)  LC_3 Logic Functioning bit
 (41 6)  (479 246)  (479 246)  LC_3 Logic Functioning bit
 (45 6)  (483 246)  (483 246)  LC_3 Logic Functioning bit
 (50 6)  (488 246)  (488 246)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (464 247)  (464 247)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 247)  (465 247)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 247)  (467 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 247)  (468 247)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (37 7)  (475 247)  (475 247)  LC_3 Logic Functioning bit
 (38 7)  (476 247)  (476 247)  LC_3 Logic Functioning bit
 (41 7)  (479 247)  (479 247)  LC_3 Logic Functioning bit
 (4 8)  (442 248)  (442 248)  routing T_9_15.sp4_h_l_37 <X> T_9_15.sp4_v_b_6
 (6 8)  (444 248)  (444 248)  routing T_9_15.sp4_h_l_37 <X> T_9_15.sp4_v_b_6
 (14 8)  (452 248)  (452 248)  routing T_9_15.sp4_h_l_21 <X> T_9_15.lc_trk_g2_0
 (15 8)  (453 248)  (453 248)  routing T_9_15.sp4_h_r_41 <X> T_9_15.lc_trk_g2_1
 (16 8)  (454 248)  (454 248)  routing T_9_15.sp4_h_r_41 <X> T_9_15.lc_trk_g2_1
 (17 8)  (455 248)  (455 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (456 248)  (456 248)  routing T_9_15.sp4_h_r_41 <X> T_9_15.lc_trk_g2_1
 (25 8)  (463 248)  (463 248)  routing T_9_15.sp4_v_t_23 <X> T_9_15.lc_trk_g2_2
 (26 8)  (464 248)  (464 248)  routing T_9_15.lc_trk_g0_4 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 248)  (467 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 248)  (468 248)  routing T_9_15.lc_trk_g0_5 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 248)  (470 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 248)  (471 248)  routing T_9_15.lc_trk_g2_1 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (43 8)  (481 248)  (481 248)  LC_4 Logic Functioning bit
 (45 8)  (483 248)  (483 248)  LC_4 Logic Functioning bit
 (5 9)  (443 249)  (443 249)  routing T_9_15.sp4_h_l_37 <X> T_9_15.sp4_v_b_6
 (13 9)  (451 249)  (451 249)  routing T_9_15.sp4_v_t_38 <X> T_9_15.sp4_h_r_8
 (15 9)  (453 249)  (453 249)  routing T_9_15.sp4_h_l_21 <X> T_9_15.lc_trk_g2_0
 (16 9)  (454 249)  (454 249)  routing T_9_15.sp4_h_l_21 <X> T_9_15.lc_trk_g2_0
 (17 9)  (455 249)  (455 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (456 249)  (456 249)  routing T_9_15.sp4_h_r_41 <X> T_9_15.lc_trk_g2_1
 (22 9)  (460 249)  (460 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (461 249)  (461 249)  routing T_9_15.sp4_v_t_23 <X> T_9_15.lc_trk_g2_2
 (25 9)  (463 249)  (463 249)  routing T_9_15.sp4_v_t_23 <X> T_9_15.lc_trk_g2_2
 (29 9)  (467 249)  (467 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 249)  (470 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (472 249)  (472 249)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.input_2_4
 (35 9)  (473 249)  (473 249)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.input_2_4
 (37 9)  (475 249)  (475 249)  LC_4 Logic Functioning bit
 (39 9)  (477 249)  (477 249)  LC_4 Logic Functioning bit
 (40 9)  (478 249)  (478 249)  LC_4 Logic Functioning bit
 (42 9)  (480 249)  (480 249)  LC_4 Logic Functioning bit
 (43 9)  (481 249)  (481 249)  LC_4 Logic Functioning bit
 (47 9)  (485 249)  (485 249)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (15 10)  (453 250)  (453 250)  routing T_9_15.sp4_h_l_24 <X> T_9_15.lc_trk_g2_5
 (16 10)  (454 250)  (454 250)  routing T_9_15.sp4_h_l_24 <X> T_9_15.lc_trk_g2_5
 (17 10)  (455 250)  (455 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (456 250)  (456 250)  routing T_9_15.sp4_h_l_24 <X> T_9_15.lc_trk_g2_5
 (21 10)  (459 250)  (459 250)  routing T_9_15.sp4_h_r_39 <X> T_9_15.lc_trk_g2_7
 (22 10)  (460 250)  (460 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (461 250)  (461 250)  routing T_9_15.sp4_h_r_39 <X> T_9_15.lc_trk_g2_7
 (24 10)  (462 250)  (462 250)  routing T_9_15.sp4_h_r_39 <X> T_9_15.lc_trk_g2_7
 (25 10)  (463 250)  (463 250)  routing T_9_15.wire_logic_cluster/lc_6/out <X> T_9_15.lc_trk_g2_6
 (27 10)  (465 250)  (465 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 250)  (466 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 250)  (467 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 250)  (468 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 250)  (470 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 250)  (471 250)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 250)  (472 250)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 250)  (473 250)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.input_2_5
 (36 10)  (474 250)  (474 250)  LC_5 Logic Functioning bit
 (43 10)  (481 250)  (481 250)  LC_5 Logic Functioning bit
 (51 10)  (489 250)  (489 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (460 251)  (460 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (466 251)  (466 251)  routing T_9_15.lc_trk_g2_1 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 251)  (467 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 251)  (469 251)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 251)  (470 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (471 251)  (471 251)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.input_2_5
 (35 11)  (473 251)  (473 251)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.input_2_5
 (36 11)  (474 251)  (474 251)  LC_5 Logic Functioning bit
 (37 11)  (475 251)  (475 251)  LC_5 Logic Functioning bit
 (5 12)  (443 252)  (443 252)  routing T_9_15.sp4_h_l_43 <X> T_9_15.sp4_h_r_9
 (15 12)  (453 252)  (453 252)  routing T_9_15.sp4_h_r_41 <X> T_9_15.lc_trk_g3_1
 (16 12)  (454 252)  (454 252)  routing T_9_15.sp4_h_r_41 <X> T_9_15.lc_trk_g3_1
 (17 12)  (455 252)  (455 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (456 252)  (456 252)  routing T_9_15.sp4_h_r_41 <X> T_9_15.lc_trk_g3_1
 (22 12)  (460 252)  (460 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 252)  (461 252)  routing T_9_15.sp4_h_r_27 <X> T_9_15.lc_trk_g3_3
 (24 12)  (462 252)  (462 252)  routing T_9_15.sp4_h_r_27 <X> T_9_15.lc_trk_g3_3
 (26 12)  (464 252)  (464 252)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 252)  (466 252)  routing T_9_15.lc_trk_g2_1 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 252)  (467 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 252)  (470 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 252)  (472 252)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (475 252)  (475 252)  LC_6 Logic Functioning bit
 (38 12)  (476 252)  (476 252)  LC_6 Logic Functioning bit
 (41 12)  (479 252)  (479 252)  LC_6 Logic Functioning bit
 (45 12)  (483 252)  (483 252)  LC_6 Logic Functioning bit
 (47 12)  (485 252)  (485 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (488 252)  (488 252)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (442 253)  (442 253)  routing T_9_15.sp4_h_l_43 <X> T_9_15.sp4_h_r_9
 (18 13)  (456 253)  (456 253)  routing T_9_15.sp4_h_r_41 <X> T_9_15.lc_trk_g3_1
 (21 13)  (459 253)  (459 253)  routing T_9_15.sp4_h_r_27 <X> T_9_15.lc_trk_g3_3
 (26 13)  (464 253)  (464 253)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 253)  (466 253)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 253)  (467 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 253)  (469 253)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (475 253)  (475 253)  LC_6 Logic Functioning bit
 (39 13)  (477 253)  (477 253)  LC_6 Logic Functioning bit
 (40 13)  (478 253)  (478 253)  LC_6 Logic Functioning bit
 (14 14)  (452 254)  (452 254)  routing T_9_15.sp4_h_r_44 <X> T_9_15.lc_trk_g3_4
 (15 14)  (453 254)  (453 254)  routing T_9_15.sp4_h_l_24 <X> T_9_15.lc_trk_g3_5
 (16 14)  (454 254)  (454 254)  routing T_9_15.sp4_h_l_24 <X> T_9_15.lc_trk_g3_5
 (17 14)  (455 254)  (455 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (456 254)  (456 254)  routing T_9_15.sp4_h_l_24 <X> T_9_15.lc_trk_g3_5
 (21 14)  (459 254)  (459 254)  routing T_9_15.sp12_v_b_7 <X> T_9_15.lc_trk_g3_7
 (22 14)  (460 254)  (460 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (462 254)  (462 254)  routing T_9_15.sp12_v_b_7 <X> T_9_15.lc_trk_g3_7
 (26 14)  (464 254)  (464 254)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 254)  (465 254)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 254)  (467 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 254)  (468 254)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 254)  (470 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 254)  (474 254)  LC_7 Logic Functioning bit
 (37 14)  (475 254)  (475 254)  LC_7 Logic Functioning bit
 (38 14)  (476 254)  (476 254)  LC_7 Logic Functioning bit
 (41 14)  (479 254)  (479 254)  LC_7 Logic Functioning bit
 (43 14)  (481 254)  (481 254)  LC_7 Logic Functioning bit
 (45 14)  (483 254)  (483 254)  LC_7 Logic Functioning bit
 (46 14)  (484 254)  (484 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (5 15)  (443 255)  (443 255)  routing T_9_15.sp4_h_l_44 <X> T_9_15.sp4_v_t_44
 (14 15)  (452 255)  (452 255)  routing T_9_15.sp4_h_r_44 <X> T_9_15.lc_trk_g3_4
 (15 15)  (453 255)  (453 255)  routing T_9_15.sp4_h_r_44 <X> T_9_15.lc_trk_g3_4
 (16 15)  (454 255)  (454 255)  routing T_9_15.sp4_h_r_44 <X> T_9_15.lc_trk_g3_4
 (17 15)  (455 255)  (455 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (459 255)  (459 255)  routing T_9_15.sp12_v_b_7 <X> T_9_15.lc_trk_g3_7
 (27 15)  (465 255)  (465 255)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 255)  (466 255)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 255)  (467 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 255)  (469 255)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 255)  (470 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (475 255)  (475 255)  LC_7 Logic Functioning bit
 (39 15)  (477 255)  (477 255)  LC_7 Logic Functioning bit
 (40 15)  (478 255)  (478 255)  LC_7 Logic Functioning bit
 (42 15)  (480 255)  (480 255)  LC_7 Logic Functioning bit
 (51 15)  (489 255)  (489 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_15

 (4 0)  (496 240)  (496 240)  routing T_10_15.sp4_h_l_37 <X> T_10_15.sp4_v_b_0
 (12 0)  (504 240)  (504 240)  routing T_10_15.sp4_v_t_39 <X> T_10_15.sp4_h_r_2
 (13 0)  (505 240)  (505 240)  routing T_10_15.sp4_h_l_39 <X> T_10_15.sp4_v_b_2
 (25 0)  (517 240)  (517 240)  routing T_10_15.lft_op_2 <X> T_10_15.lc_trk_g0_2
 (28 0)  (520 240)  (520 240)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 240)  (521 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 240)  (524 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 240)  (526 240)  routing T_10_15.lc_trk_g1_0 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 240)  (528 240)  LC_0 Logic Functioning bit
 (38 0)  (530 240)  (530 240)  LC_0 Logic Functioning bit
 (51 0)  (543 240)  (543 240)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (5 1)  (497 241)  (497 241)  routing T_10_15.sp4_h_l_37 <X> T_10_15.sp4_v_b_0
 (12 1)  (504 241)  (504 241)  routing T_10_15.sp4_h_l_39 <X> T_10_15.sp4_v_b_2
 (14 1)  (506 241)  (506 241)  routing T_10_15.sp12_h_r_16 <X> T_10_15.lc_trk_g0_0
 (16 1)  (508 241)  (508 241)  routing T_10_15.sp12_h_r_16 <X> T_10_15.lc_trk_g0_0
 (17 1)  (509 241)  (509 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (514 241)  (514 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (516 241)  (516 241)  routing T_10_15.lft_op_2 <X> T_10_15.lc_trk_g0_2
 (29 1)  (521 241)  (521 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 241)  (522 241)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (36 1)  (528 241)  (528 241)  LC_0 Logic Functioning bit
 (37 1)  (529 241)  (529 241)  LC_0 Logic Functioning bit
 (38 1)  (530 241)  (530 241)  LC_0 Logic Functioning bit
 (39 1)  (531 241)  (531 241)  LC_0 Logic Functioning bit
 (0 2)  (492 242)  (492 242)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (506 242)  (506 242)  routing T_10_15.wire_logic_cluster/lc_4/out <X> T_10_15.lc_trk_g0_4
 (16 2)  (508 242)  (508 242)  routing T_10_15.sp4_v_b_5 <X> T_10_15.lc_trk_g0_5
 (17 2)  (509 242)  (509 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (510 242)  (510 242)  routing T_10_15.sp4_v_b_5 <X> T_10_15.lc_trk_g0_5
 (25 2)  (517 242)  (517 242)  routing T_10_15.bnr_op_6 <X> T_10_15.lc_trk_g0_6
 (27 2)  (519 242)  (519 242)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 242)  (521 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 242)  (523 242)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 242)  (526 242)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 242)  (527 242)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.input_2_1
 (37 2)  (529 242)  (529 242)  LC_1 Logic Functioning bit
 (41 2)  (533 242)  (533 242)  LC_1 Logic Functioning bit
 (43 2)  (535 242)  (535 242)  LC_1 Logic Functioning bit
 (45 2)  (537 242)  (537 242)  LC_1 Logic Functioning bit
 (53 2)  (545 242)  (545 242)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (492 243)  (492 243)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 3)  (494 243)  (494 243)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (9 3)  (501 243)  (501 243)  routing T_10_15.sp4_v_b_5 <X> T_10_15.sp4_v_t_36
 (10 3)  (502 243)  (502 243)  routing T_10_15.sp4_v_b_5 <X> T_10_15.sp4_v_t_36
 (17 3)  (509 243)  (509 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (514 243)  (514 243)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (517 243)  (517 243)  routing T_10_15.bnr_op_6 <X> T_10_15.lc_trk_g0_6
 (27 3)  (519 243)  (519 243)  routing T_10_15.lc_trk_g1_0 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 243)  (521 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 243)  (524 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (525 243)  (525 243)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.input_2_1
 (35 3)  (527 243)  (527 243)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.input_2_1
 (36 3)  (528 243)  (528 243)  LC_1 Logic Functioning bit
 (41 3)  (533 243)  (533 243)  LC_1 Logic Functioning bit
 (43 3)  (535 243)  (535 243)  LC_1 Logic Functioning bit
 (8 4)  (500 244)  (500 244)  routing T_10_15.sp4_h_l_41 <X> T_10_15.sp4_h_r_4
 (14 4)  (506 244)  (506 244)  routing T_10_15.sp4_h_l_5 <X> T_10_15.lc_trk_g1_0
 (17 4)  (509 244)  (509 244)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (510 244)  (510 244)  routing T_10_15.wire_logic_cluster/lc_1/out <X> T_10_15.lc_trk_g1_1
 (21 4)  (513 244)  (513 244)  routing T_10_15.wire_logic_cluster/lc_3/out <X> T_10_15.lc_trk_g1_3
 (22 4)  (514 244)  (514 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (518 244)  (518 244)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 244)  (519 244)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 244)  (520 244)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 244)  (521 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 244)  (526 244)  routing T_10_15.lc_trk_g1_0 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 244)  (527 244)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.input_2_2
 (43 4)  (535 244)  (535 244)  LC_2 Logic Functioning bit
 (45 4)  (537 244)  (537 244)  LC_2 Logic Functioning bit
 (8 5)  (500 245)  (500 245)  routing T_10_15.sp4_h_l_41 <X> T_10_15.sp4_v_b_4
 (9 5)  (501 245)  (501 245)  routing T_10_15.sp4_h_l_41 <X> T_10_15.sp4_v_b_4
 (14 5)  (506 245)  (506 245)  routing T_10_15.sp4_h_l_5 <X> T_10_15.lc_trk_g1_0
 (15 5)  (507 245)  (507 245)  routing T_10_15.sp4_h_l_5 <X> T_10_15.lc_trk_g1_0
 (16 5)  (508 245)  (508 245)  routing T_10_15.sp4_h_l_5 <X> T_10_15.lc_trk_g1_0
 (17 5)  (509 245)  (509 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (514 245)  (514 245)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (515 245)  (515 245)  routing T_10_15.sp12_h_r_10 <X> T_10_15.lc_trk_g1_2
 (27 5)  (519 245)  (519 245)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 245)  (521 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 245)  (522 245)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 245)  (524 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (525 245)  (525 245)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.input_2_2
 (34 5)  (526 245)  (526 245)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.input_2_2
 (36 5)  (528 245)  (528 245)  LC_2 Logic Functioning bit
 (38 5)  (530 245)  (530 245)  LC_2 Logic Functioning bit
 (41 5)  (533 245)  (533 245)  LC_2 Logic Functioning bit
 (42 5)  (534 245)  (534 245)  LC_2 Logic Functioning bit
 (43 5)  (535 245)  (535 245)  LC_2 Logic Functioning bit
 (3 6)  (495 246)  (495 246)  routing T_10_15.sp12_h_r_0 <X> T_10_15.sp12_v_t_23
 (14 6)  (506 246)  (506 246)  routing T_10_15.sp4_h_l_9 <X> T_10_15.lc_trk_g1_4
 (15 6)  (507 246)  (507 246)  routing T_10_15.lft_op_5 <X> T_10_15.lc_trk_g1_5
 (17 6)  (509 246)  (509 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (510 246)  (510 246)  routing T_10_15.lft_op_5 <X> T_10_15.lc_trk_g1_5
 (22 6)  (514 246)  (514 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (516 246)  (516 246)  routing T_10_15.top_op_7 <X> T_10_15.lc_trk_g1_7
 (26 6)  (518 246)  (518 246)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 246)  (521 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 246)  (522 246)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 246)  (524 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 246)  (526 246)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 246)  (528 246)  LC_3 Logic Functioning bit
 (37 6)  (529 246)  (529 246)  LC_3 Logic Functioning bit
 (39 6)  (531 246)  (531 246)  LC_3 Logic Functioning bit
 (43 6)  (535 246)  (535 246)  LC_3 Logic Functioning bit
 (45 6)  (537 246)  (537 246)  LC_3 Logic Functioning bit
 (3 7)  (495 247)  (495 247)  routing T_10_15.sp12_h_r_0 <X> T_10_15.sp12_v_t_23
 (14 7)  (506 247)  (506 247)  routing T_10_15.sp4_h_l_9 <X> T_10_15.lc_trk_g1_4
 (15 7)  (507 247)  (507 247)  routing T_10_15.sp4_h_l_9 <X> T_10_15.lc_trk_g1_4
 (16 7)  (508 247)  (508 247)  routing T_10_15.sp4_h_l_9 <X> T_10_15.lc_trk_g1_4
 (17 7)  (509 247)  (509 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (513 247)  (513 247)  routing T_10_15.top_op_7 <X> T_10_15.lc_trk_g1_7
 (27 7)  (519 247)  (519 247)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 247)  (521 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 247)  (522 247)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 247)  (523 247)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 247)  (524 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (526 247)  (526 247)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.input_2_3
 (35 7)  (527 247)  (527 247)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.input_2_3
 (37 7)  (529 247)  (529 247)  LC_3 Logic Functioning bit
 (39 7)  (531 247)  (531 247)  LC_3 Logic Functioning bit
 (9 8)  (501 248)  (501 248)  routing T_10_15.sp4_v_t_42 <X> T_10_15.sp4_h_r_7
 (12 8)  (504 248)  (504 248)  routing T_10_15.sp4_h_l_40 <X> T_10_15.sp4_h_r_8
 (22 8)  (514 248)  (514 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (517 248)  (517 248)  routing T_10_15.sp4_h_r_34 <X> T_10_15.lc_trk_g2_2
 (29 8)  (521 248)  (521 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 248)  (522 248)  routing T_10_15.lc_trk_g0_5 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 248)  (523 248)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 248)  (524 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 248)  (525 248)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 248)  (527 248)  routing T_10_15.lc_trk_g0_4 <X> T_10_15.input_2_4
 (36 8)  (528 248)  (528 248)  LC_4 Logic Functioning bit
 (37 8)  (529 248)  (529 248)  LC_4 Logic Functioning bit
 (38 8)  (530 248)  (530 248)  LC_4 Logic Functioning bit
 (42 8)  (534 248)  (534 248)  LC_4 Logic Functioning bit
 (45 8)  (537 248)  (537 248)  LC_4 Logic Functioning bit
 (13 9)  (505 249)  (505 249)  routing T_10_15.sp4_h_l_40 <X> T_10_15.sp4_h_r_8
 (21 9)  (513 249)  (513 249)  routing T_10_15.sp4_r_v_b_35 <X> T_10_15.lc_trk_g2_3
 (22 9)  (514 249)  (514 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (515 249)  (515 249)  routing T_10_15.sp4_h_r_34 <X> T_10_15.lc_trk_g2_2
 (24 9)  (516 249)  (516 249)  routing T_10_15.sp4_h_r_34 <X> T_10_15.lc_trk_g2_2
 (26 9)  (518 249)  (518 249)  routing T_10_15.lc_trk_g0_2 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 249)  (521 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 249)  (524 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (528 249)  (528 249)  LC_4 Logic Functioning bit
 (43 9)  (535 249)  (535 249)  LC_4 Logic Functioning bit
 (15 10)  (507 250)  (507 250)  routing T_10_15.sp4_h_r_45 <X> T_10_15.lc_trk_g2_5
 (16 10)  (508 250)  (508 250)  routing T_10_15.sp4_h_r_45 <X> T_10_15.lc_trk_g2_5
 (17 10)  (509 250)  (509 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (510 250)  (510 250)  routing T_10_15.sp4_h_r_45 <X> T_10_15.lc_trk_g2_5
 (21 10)  (513 250)  (513 250)  routing T_10_15.wire_logic_cluster/lc_7/out <X> T_10_15.lc_trk_g2_7
 (22 10)  (514 250)  (514 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (518 250)  (518 250)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 250)  (519 250)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 250)  (520 250)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 250)  (521 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 250)  (522 250)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (527 250)  (527 250)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.input_2_5
 (36 10)  (528 250)  (528 250)  LC_5 Logic Functioning bit
 (41 10)  (533 250)  (533 250)  LC_5 Logic Functioning bit
 (43 10)  (535 250)  (535 250)  LC_5 Logic Functioning bit
 (45 10)  (537 250)  (537 250)  LC_5 Logic Functioning bit
 (18 11)  (510 251)  (510 251)  routing T_10_15.sp4_h_r_45 <X> T_10_15.lc_trk_g2_5
 (28 11)  (520 251)  (520 251)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 251)  (521 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 251)  (523 251)  routing T_10_15.lc_trk_g0_2 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 251)  (524 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (525 251)  (525 251)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.input_2_5
 (35 11)  (527 251)  (527 251)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.input_2_5
 (37 11)  (529 251)  (529 251)  LC_5 Logic Functioning bit
 (41 11)  (533 251)  (533 251)  LC_5 Logic Functioning bit
 (43 11)  (535 251)  (535 251)  LC_5 Logic Functioning bit
 (6 12)  (498 252)  (498 252)  routing T_10_15.sp4_h_r_4 <X> T_10_15.sp4_v_b_9
 (11 12)  (503 252)  (503 252)  routing T_10_15.sp4_v_t_38 <X> T_10_15.sp4_v_b_11
 (13 12)  (505 252)  (505 252)  routing T_10_15.sp4_v_t_38 <X> T_10_15.sp4_v_b_11
 (17 12)  (509 252)  (509 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (517 252)  (517 252)  routing T_10_15.wire_logic_cluster/lc_2/out <X> T_10_15.lc_trk_g3_2
 (28 12)  (520 252)  (520 252)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 252)  (521 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 252)  (524 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 252)  (526 252)  routing T_10_15.lc_trk_g1_0 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 252)  (528 252)  LC_6 Logic Functioning bit
 (38 12)  (530 252)  (530 252)  LC_6 Logic Functioning bit
 (40 12)  (532 252)  (532 252)  LC_6 Logic Functioning bit
 (42 12)  (534 252)  (534 252)  LC_6 Logic Functioning bit
 (51 12)  (543 252)  (543 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (514 253)  (514 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 253)  (518 253)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 253)  (520 253)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 253)  (521 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 253)  (522 253)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (529 253)  (529 253)  LC_6 Logic Functioning bit
 (39 13)  (531 253)  (531 253)  LC_6 Logic Functioning bit
 (6 14)  (498 254)  (498 254)  routing T_10_15.sp4_h_l_41 <X> T_10_15.sp4_v_t_44
 (17 14)  (509 254)  (509 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (510 254)  (510 254)  routing T_10_15.wire_logic_cluster/lc_5/out <X> T_10_15.lc_trk_g3_5
 (19 14)  (511 254)  (511 254)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (26 14)  (518 254)  (518 254)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 254)  (519 254)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 254)  (521 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 254)  (522 254)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 254)  (524 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (527 254)  (527 254)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.input_2_7
 (36 14)  (528 254)  (528 254)  LC_7 Logic Functioning bit
 (38 14)  (530 254)  (530 254)  LC_7 Logic Functioning bit
 (42 14)  (534 254)  (534 254)  LC_7 Logic Functioning bit
 (43 14)  (535 254)  (535 254)  LC_7 Logic Functioning bit
 (45 14)  (537 254)  (537 254)  LC_7 Logic Functioning bit
 (13 15)  (505 255)  (505 255)  routing T_10_15.sp4_v_b_6 <X> T_10_15.sp4_h_l_46
 (19 15)  (511 255)  (511 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (28 15)  (520 255)  (520 255)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 255)  (521 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 255)  (522 255)  routing T_10_15.lc_trk_g1_7 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 255)  (523 255)  routing T_10_15.lc_trk_g0_2 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 255)  (524 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (525 255)  (525 255)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.input_2_7
 (35 15)  (527 255)  (527 255)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.input_2_7
 (42 15)  (534 255)  (534 255)  LC_7 Logic Functioning bit
 (43 15)  (535 255)  (535 255)  LC_7 Logic Functioning bit


LogicTile_11_15

 (17 0)  (563 240)  (563 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 240)  (564 240)  routing T_11_15.wire_logic_cluster/lc_1/out <X> T_11_15.lc_trk_g0_1
 (22 0)  (568 240)  (568 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 240)  (570 240)  routing T_11_15.top_op_3 <X> T_11_15.lc_trk_g0_3
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 240)  (577 240)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (38 0)  (584 240)  (584 240)  LC_0 Logic Functioning bit
 (39 0)  (585 240)  (585 240)  LC_0 Logic Functioning bit
 (42 0)  (588 240)  (588 240)  LC_0 Logic Functioning bit
 (43 0)  (589 240)  (589 240)  LC_0 Logic Functioning bit
 (8 1)  (554 241)  (554 241)  routing T_11_15.sp4_h_l_42 <X> T_11_15.sp4_v_b_1
 (9 1)  (555 241)  (555 241)  routing T_11_15.sp4_h_l_42 <X> T_11_15.sp4_v_b_1
 (10 1)  (556 241)  (556 241)  routing T_11_15.sp4_h_l_42 <X> T_11_15.sp4_v_b_1
 (11 1)  (557 241)  (557 241)  routing T_11_15.sp4_h_l_39 <X> T_11_15.sp4_h_r_2
 (15 1)  (561 241)  (561 241)  routing T_11_15.sp4_v_t_5 <X> T_11_15.lc_trk_g0_0
 (16 1)  (562 241)  (562 241)  routing T_11_15.sp4_v_t_5 <X> T_11_15.lc_trk_g0_0
 (17 1)  (563 241)  (563 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (567 241)  (567 241)  routing T_11_15.top_op_3 <X> T_11_15.lc_trk_g0_3
 (27 1)  (573 241)  (573 241)  routing T_11_15.lc_trk_g1_1 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 241)  (575 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 241)  (577 241)  routing T_11_15.lc_trk_g0_7 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 241)  (578 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (580 241)  (580 241)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.input_2_0
 (35 1)  (581 241)  (581 241)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.input_2_0
 (36 1)  (582 241)  (582 241)  LC_0 Logic Functioning bit
 (37 1)  (583 241)  (583 241)  LC_0 Logic Functioning bit
 (38 1)  (584 241)  (584 241)  LC_0 Logic Functioning bit
 (39 1)  (585 241)  (585 241)  LC_0 Logic Functioning bit
 (40 1)  (586 241)  (586 241)  LC_0 Logic Functioning bit
 (41 1)  (587 241)  (587 241)  LC_0 Logic Functioning bit
 (42 1)  (588 241)  (588 241)  LC_0 Logic Functioning bit
 (43 1)  (589 241)  (589 241)  LC_0 Logic Functioning bit
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (16 2)  (562 242)  (562 242)  routing T_11_15.sp12_h_r_13 <X> T_11_15.lc_trk_g0_5
 (17 2)  (563 242)  (563 242)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 2)  (568 242)  (568 242)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (570 242)  (570 242)  routing T_11_15.bot_op_7 <X> T_11_15.lc_trk_g0_7
 (27 2)  (573 242)  (573 242)  routing T_11_15.lc_trk_g1_1 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 242)  (577 242)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 242)  (582 242)  LC_1 Logic Functioning bit
 (41 2)  (587 242)  (587 242)  LC_1 Logic Functioning bit
 (43 2)  (589 242)  (589 242)  LC_1 Logic Functioning bit
 (45 2)  (591 242)  (591 242)  LC_1 Logic Functioning bit
 (2 3)  (548 243)  (548 243)  routing T_11_15.lc_trk_g0_0 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (22 3)  (568 243)  (568 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 243)  (570 243)  routing T_11_15.bot_op_6 <X> T_11_15.lc_trk_g0_6
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 243)  (577 243)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 243)  (578 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (579 243)  (579 243)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.input_2_1
 (36 3)  (582 243)  (582 243)  LC_1 Logic Functioning bit
 (40 3)  (586 243)  (586 243)  LC_1 Logic Functioning bit
 (42 3)  (588 243)  (588 243)  LC_1 Logic Functioning bit
 (15 4)  (561 244)  (561 244)  routing T_11_15.sp4_h_r_9 <X> T_11_15.lc_trk_g1_1
 (16 4)  (562 244)  (562 244)  routing T_11_15.sp4_h_r_9 <X> T_11_15.lc_trk_g1_1
 (17 4)  (563 244)  (563 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (564 244)  (564 244)  routing T_11_15.sp4_h_r_9 <X> T_11_15.lc_trk_g1_1
 (22 4)  (568 244)  (568 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (569 244)  (569 244)  routing T_11_15.sp4_h_r_3 <X> T_11_15.lc_trk_g1_3
 (24 4)  (570 244)  (570 244)  routing T_11_15.sp4_h_r_3 <X> T_11_15.lc_trk_g1_3
 (25 4)  (571 244)  (571 244)  routing T_11_15.lft_op_2 <X> T_11_15.lc_trk_g1_2
 (26 4)  (572 244)  (572 244)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 244)  (573 244)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 244)  (576 244)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 244)  (579 244)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 244)  (580 244)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 244)  (582 244)  LC_2 Logic Functioning bit
 (37 4)  (583 244)  (583 244)  LC_2 Logic Functioning bit
 (39 4)  (585 244)  (585 244)  LC_2 Logic Functioning bit
 (43 4)  (589 244)  (589 244)  LC_2 Logic Functioning bit
 (45 4)  (591 244)  (591 244)  LC_2 Logic Functioning bit
 (5 5)  (551 245)  (551 245)  routing T_11_15.sp4_h_r_3 <X> T_11_15.sp4_v_b_3
 (16 5)  (562 245)  (562 245)  routing T_11_15.sp12_h_r_8 <X> T_11_15.lc_trk_g1_0
 (17 5)  (563 245)  (563 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (567 245)  (567 245)  routing T_11_15.sp4_h_r_3 <X> T_11_15.lc_trk_g1_3
 (22 5)  (568 245)  (568 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (570 245)  (570 245)  routing T_11_15.lft_op_2 <X> T_11_15.lc_trk_g1_2
 (27 5)  (573 245)  (573 245)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 245)  (575 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 245)  (576 245)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 245)  (577 245)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 245)  (578 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (579 245)  (579 245)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.input_2_2
 (34 5)  (580 245)  (580 245)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.input_2_2
 (37 5)  (583 245)  (583 245)  LC_2 Logic Functioning bit
 (39 5)  (585 245)  (585 245)  LC_2 Logic Functioning bit
 (48 5)  (594 245)  (594 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (561 246)  (561 246)  routing T_11_15.sp4_h_r_13 <X> T_11_15.lc_trk_g1_5
 (16 6)  (562 246)  (562 246)  routing T_11_15.sp4_h_r_13 <X> T_11_15.lc_trk_g1_5
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (564 246)  (564 246)  routing T_11_15.sp4_h_r_13 <X> T_11_15.lc_trk_g1_5
 (21 6)  (567 246)  (567 246)  routing T_11_15.sp4_h_l_2 <X> T_11_15.lc_trk_g1_7
 (22 6)  (568 246)  (568 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (569 246)  (569 246)  routing T_11_15.sp4_h_l_2 <X> T_11_15.lc_trk_g1_7
 (24 6)  (570 246)  (570 246)  routing T_11_15.sp4_h_l_2 <X> T_11_15.lc_trk_g1_7
 (27 6)  (573 246)  (573 246)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 246)  (579 246)  routing T_11_15.lc_trk_g2_0 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 246)  (582 246)  LC_3 Logic Functioning bit
 (38 6)  (584 246)  (584 246)  LC_3 Logic Functioning bit
 (41 6)  (587 246)  (587 246)  LC_3 Logic Functioning bit
 (43 6)  (589 246)  (589 246)  LC_3 Logic Functioning bit
 (22 7)  (568 247)  (568 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 247)  (570 247)  routing T_11_15.bot_op_6 <X> T_11_15.lc_trk_g1_6
 (26 7)  (572 247)  (572 247)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 247)  (573 247)  routing T_11_15.lc_trk_g1_2 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 247)  (575 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 247)  (576 247)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (37 7)  (583 247)  (583 247)  LC_3 Logic Functioning bit
 (39 7)  (585 247)  (585 247)  LC_3 Logic Functioning bit
 (41 7)  (587 247)  (587 247)  LC_3 Logic Functioning bit
 (43 7)  (589 247)  (589 247)  LC_3 Logic Functioning bit
 (11 8)  (557 248)  (557 248)  routing T_11_15.sp4_h_r_3 <X> T_11_15.sp4_v_b_8
 (14 8)  (560 248)  (560 248)  routing T_11_15.sp4_v_t_21 <X> T_11_15.lc_trk_g2_0
 (15 8)  (561 248)  (561 248)  routing T_11_15.sp4_h_r_33 <X> T_11_15.lc_trk_g2_1
 (16 8)  (562 248)  (562 248)  routing T_11_15.sp4_h_r_33 <X> T_11_15.lc_trk_g2_1
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 248)  (564 248)  routing T_11_15.sp4_h_r_33 <X> T_11_15.lc_trk_g2_1
 (27 8)  (573 248)  (573 248)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 248)  (574 248)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 248)  (577 248)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 248)  (579 248)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 248)  (582 248)  LC_4 Logic Functioning bit
 (37 8)  (583 248)  (583 248)  LC_4 Logic Functioning bit
 (38 8)  (584 248)  (584 248)  LC_4 Logic Functioning bit
 (39 8)  (585 248)  (585 248)  LC_4 Logic Functioning bit
 (41 8)  (587 248)  (587 248)  LC_4 Logic Functioning bit
 (43 8)  (589 248)  (589 248)  LC_4 Logic Functioning bit
 (4 9)  (550 249)  (550 249)  routing T_11_15.sp4_h_l_47 <X> T_11_15.sp4_h_r_6
 (6 9)  (552 249)  (552 249)  routing T_11_15.sp4_h_l_47 <X> T_11_15.sp4_h_r_6
 (14 9)  (560 249)  (560 249)  routing T_11_15.sp4_v_t_21 <X> T_11_15.lc_trk_g2_0
 (16 9)  (562 249)  (562 249)  routing T_11_15.sp4_v_t_21 <X> T_11_15.lc_trk_g2_0
 (17 9)  (563 249)  (563 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (28 9)  (574 249)  (574 249)  routing T_11_15.lc_trk_g2_0 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 249)  (575 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 249)  (577 249)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 249)  (582 249)  LC_4 Logic Functioning bit
 (38 9)  (584 249)  (584 249)  LC_4 Logic Functioning bit
 (21 10)  (567 250)  (567 250)  routing T_11_15.sp4_v_t_26 <X> T_11_15.lc_trk_g2_7
 (22 10)  (568 250)  (568 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (569 250)  (569 250)  routing T_11_15.sp4_v_t_26 <X> T_11_15.lc_trk_g2_7
 (27 10)  (573 250)  (573 250)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 250)  (575 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 250)  (576 250)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 250)  (577 250)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 250)  (579 250)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 250)  (582 250)  LC_5 Logic Functioning bit
 (37 10)  (583 250)  (583 250)  LC_5 Logic Functioning bit
 (41 10)  (587 250)  (587 250)  LC_5 Logic Functioning bit
 (43 10)  (589 250)  (589 250)  LC_5 Logic Functioning bit
 (47 10)  (593 250)  (593 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (596 250)  (596 250)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (561 251)  (561 251)  routing T_11_15.sp4_v_t_33 <X> T_11_15.lc_trk_g2_4
 (16 11)  (562 251)  (562 251)  routing T_11_15.sp4_v_t_33 <X> T_11_15.lc_trk_g2_4
 (17 11)  (563 251)  (563 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (567 251)  (567 251)  routing T_11_15.sp4_v_t_26 <X> T_11_15.lc_trk_g2_7
 (22 11)  (568 251)  (568 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 251)  (571 251)  routing T_11_15.sp4_r_v_b_38 <X> T_11_15.lc_trk_g2_6
 (30 11)  (576 251)  (576 251)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 251)  (577 251)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 251)  (582 251)  LC_5 Logic Functioning bit
 (37 11)  (583 251)  (583 251)  LC_5 Logic Functioning bit
 (41 11)  (587 251)  (587 251)  LC_5 Logic Functioning bit
 (43 11)  (589 251)  (589 251)  LC_5 Logic Functioning bit
 (15 12)  (561 252)  (561 252)  routing T_11_15.sp4_h_r_33 <X> T_11_15.lc_trk_g3_1
 (16 12)  (562 252)  (562 252)  routing T_11_15.sp4_h_r_33 <X> T_11_15.lc_trk_g3_1
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (564 252)  (564 252)  routing T_11_15.sp4_h_r_33 <X> T_11_15.lc_trk_g3_1
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 252)  (569 252)  routing T_11_15.sp4_v_t_30 <X> T_11_15.lc_trk_g3_3
 (24 12)  (570 252)  (570 252)  routing T_11_15.sp4_v_t_30 <X> T_11_15.lc_trk_g3_3
 (25 12)  (571 252)  (571 252)  routing T_11_15.wire_logic_cluster/lc_2/out <X> T_11_15.lc_trk_g3_2
 (26 12)  (572 252)  (572 252)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 252)  (573 252)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 252)  (574 252)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 252)  (575 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 252)  (576 252)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 252)  (578 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (581 252)  (581 252)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.input_2_6
 (36 12)  (582 252)  (582 252)  LC_6 Logic Functioning bit
 (37 12)  (583 252)  (583 252)  LC_6 Logic Functioning bit
 (38 12)  (584 252)  (584 252)  LC_6 Logic Functioning bit
 (47 12)  (593 252)  (593 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (12 13)  (558 253)  (558 253)  routing T_11_15.sp4_h_r_11 <X> T_11_15.sp4_v_b_11
 (16 13)  (562 253)  (562 253)  routing T_11_15.sp12_v_b_8 <X> T_11_15.lc_trk_g3_0
 (17 13)  (563 253)  (563 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (568 253)  (568 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (572 253)  (572 253)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 253)  (574 253)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 253)  (575 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 253)  (576 253)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 253)  (577 253)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 253)  (578 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (579 253)  (579 253)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.input_2_6
 (36 13)  (582 253)  (582 253)  LC_6 Logic Functioning bit
 (37 13)  (583 253)  (583 253)  LC_6 Logic Functioning bit
 (39 13)  (585 253)  (585 253)  LC_6 Logic Functioning bit
 (41 13)  (587 253)  (587 253)  LC_6 Logic Functioning bit
 (43 13)  (589 253)  (589 253)  LC_6 Logic Functioning bit
 (26 14)  (572 254)  (572 254)  routing T_11_15.lc_trk_g0_5 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (574 254)  (574 254)  routing T_11_15.lc_trk_g2_0 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 254)  (575 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 254)  (579 254)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 254)  (580 254)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 254)  (582 254)  LC_7 Logic Functioning bit
 (41 14)  (587 254)  (587 254)  LC_7 Logic Functioning bit
 (43 14)  (589 254)  (589 254)  LC_7 Logic Functioning bit
 (51 14)  (597 254)  (597 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (568 255)  (568 255)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (569 255)  (569 255)  routing T_11_15.sp12_v_t_21 <X> T_11_15.lc_trk_g3_6
 (25 15)  (571 255)  (571 255)  routing T_11_15.sp12_v_t_21 <X> T_11_15.lc_trk_g3_6
 (29 15)  (575 255)  (575 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 255)  (577 255)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 255)  (578 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (580 255)  (580 255)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.input_2_7
 (36 15)  (582 255)  (582 255)  LC_7 Logic Functioning bit
 (37 15)  (583 255)  (583 255)  LC_7 Logic Functioning bit
 (39 15)  (585 255)  (585 255)  LC_7 Logic Functioning bit
 (41 15)  (587 255)  (587 255)  LC_7 Logic Functioning bit
 (43 15)  (589 255)  (589 255)  LC_7 Logic Functioning bit


LogicTile_12_15

 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (42 0)  (642 240)  (642 240)  LC_0 Logic Functioning bit
 (44 0)  (644 240)  (644 240)  LC_0 Logic Functioning bit
 (45 0)  (645 240)  (645 240)  LC_0 Logic Functioning bit
 (48 0)  (648 240)  (648 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (12 1)  (612 241)  (612 241)  routing T_12_15.sp4_h_r_2 <X> T_12_15.sp4_v_b_2
 (36 1)  (636 241)  (636 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (41 1)  (641 241)  (641 241)  LC_0 Logic Functioning bit
 (42 1)  (642 241)  (642 241)  LC_0 Logic Functioning bit
 (49 1)  (649 241)  (649 241)  Carry_In_Mux bit 

 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (6 2)  (606 242)  (606 242)  routing T_12_15.sp4_h_l_42 <X> T_12_15.sp4_v_t_37
 (27 2)  (627 242)  (627 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (42 2)  (642 242)  (642 242)  LC_1 Logic Functioning bit
 (44 2)  (644 242)  (644 242)  LC_1 Logic Functioning bit
 (45 2)  (645 242)  (645 242)  LC_1 Logic Functioning bit
 (0 3)  (600 243)  (600 243)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 3)  (602 243)  (602 243)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (36 3)  (636 243)  (636 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (41 3)  (641 243)  (641 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (47 3)  (647 243)  (647 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (600 244)  (600 244)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (1 4)  (601 244)  (601 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (621 244)  (621 244)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 244)  (625 244)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g1_2
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (42 4)  (642 244)  (642 244)  LC_2 Logic Functioning bit
 (44 4)  (644 244)  (644 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (0 5)  (600 245)  (600 245)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (1 5)  (601 245)  (601 245)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 245)  (630 245)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (51 5)  (651 245)  (651 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 246)  (618 246)  routing T_12_15.wire_logic_cluster/lc_5/out <X> T_12_15.lc_trk_g1_5
 (25 6)  (625 246)  (625 246)  routing T_12_15.wire_logic_cluster/lc_6/out <X> T_12_15.lc_trk_g1_6
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (42 6)  (642 246)  (642 246)  LC_3 Logic Functioning bit
 (44 6)  (644 246)  (644 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (53 6)  (653 246)  (653 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (608 247)  (608 247)  routing T_12_15.sp4_h_r_10 <X> T_12_15.sp4_v_t_41
 (9 7)  (609 247)  (609 247)  routing T_12_15.sp4_h_r_10 <X> T_12_15.sp4_v_t_41
 (10 7)  (610 247)  (610 247)  routing T_12_15.sp4_h_r_10 <X> T_12_15.sp4_v_t_41
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 248)  (628 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 248)  (630 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (42 8)  (642 248)  (642 248)  LC_4 Logic Functioning bit
 (44 8)  (644 248)  (644 248)  LC_4 Logic Functioning bit
 (45 8)  (645 248)  (645 248)  LC_4 Logic Functioning bit
 (8 9)  (608 249)  (608 249)  routing T_12_15.sp4_h_l_36 <X> T_12_15.sp4_v_b_7
 (9 9)  (609 249)  (609 249)  routing T_12_15.sp4_h_l_36 <X> T_12_15.sp4_v_b_7
 (10 9)  (610 249)  (610 249)  routing T_12_15.sp4_h_l_36 <X> T_12_15.sp4_v_b_7
 (36 9)  (636 249)  (636 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (42 9)  (642 249)  (642 249)  LC_4 Logic Functioning bit
 (48 9)  (648 249)  (648 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (42 10)  (642 250)  (642 250)  LC_5 Logic Functioning bit
 (44 10)  (644 250)  (644 250)  LC_5 Logic Functioning bit
 (45 10)  (645 250)  (645 250)  LC_5 Logic Functioning bit
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (39 11)  (639 251)  (639 251)  LC_5 Logic Functioning bit
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (42 11)  (642 251)  (642 251)  LC_5 Logic Functioning bit
 (51 11)  (651 251)  (651 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (2 12)  (602 252)  (602 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (6 12)  (606 252)  (606 252)  routing T_12_15.sp4_h_r_4 <X> T_12_15.sp4_v_b_9
 (14 12)  (614 252)  (614 252)  routing T_12_15.wire_logic_cluster/lc_0/out <X> T_12_15.lc_trk_g3_0
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g3_1
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (41 12)  (641 252)  (641 252)  LC_6 Logic Functioning bit
 (42 12)  (642 252)  (642 252)  LC_6 Logic Functioning bit
 (44 12)  (644 252)  (644 252)  LC_6 Logic Functioning bit
 (45 12)  (645 252)  (645 252)  LC_6 Logic Functioning bit
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (621 253)  (621 253)  routing T_12_15.sp4_r_v_b_43 <X> T_12_15.lc_trk_g3_3
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (41 13)  (641 253)  (641 253)  LC_6 Logic Functioning bit
 (42 13)  (642 253)  (642 253)  LC_6 Logic Functioning bit
 (46 13)  (646 253)  (646 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (600 254)  (600 254)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 254)  (614 254)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g3_4
 (15 14)  (615 254)  (615 254)  routing T_12_15.sp4_h_l_16 <X> T_12_15.lc_trk_g3_5
 (16 14)  (616 254)  (616 254)  routing T_12_15.sp4_h_l_16 <X> T_12_15.lc_trk_g3_5
 (17 14)  (617 254)  (617 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (621 254)  (621 254)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g3_7
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 254)  (628 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 254)  (630 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (41 14)  (641 254)  (641 254)  LC_7 Logic Functioning bit
 (42 14)  (642 254)  (642 254)  LC_7 Logic Functioning bit
 (44 14)  (644 254)  (644 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (46 14)  (646 254)  (646 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (600 255)  (600 255)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 255)  (601 255)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (618 255)  (618 255)  routing T_12_15.sp4_h_l_16 <X> T_12_15.lc_trk_g3_5
 (30 15)  (630 255)  (630 255)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit
 (41 15)  (641 255)  (641 255)  LC_7 Logic Functioning bit
 (42 15)  (642 255)  (642 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (14 0)  (668 240)  (668 240)  routing T_13_15.sp4_v_b_8 <X> T_13_15.lc_trk_g0_0
 (25 0)  (679 240)  (679 240)  routing T_13_15.sp4_v_b_2 <X> T_13_15.lc_trk_g0_2
 (26 0)  (680 240)  (680 240)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 240)  (685 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 240)  (687 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 240)  (689 240)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.input_2_0
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (14 1)  (668 241)  (668 241)  routing T_13_15.sp4_v_b_8 <X> T_13_15.lc_trk_g0_0
 (16 1)  (670 241)  (670 241)  routing T_13_15.sp4_v_b_8 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 241)  (677 241)  routing T_13_15.sp4_v_b_2 <X> T_13_15.lc_trk_g0_2
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (43 1)  (697 241)  (697 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (668 242)  (668 242)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g0_4
 (0 3)  (654 243)  (654 243)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 3)  (656 243)  (656 243)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (12 3)  (666 243)  (666 243)  routing T_13_15.sp4_h_l_39 <X> T_13_15.sp4_v_t_39
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (0 4)  (654 244)  (654 244)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (1 4)  (655 244)  (655 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (657 244)  (657 244)  routing T_13_15.sp12_v_t_23 <X> T_13_15.sp12_h_r_0
 (5 4)  (659 244)  (659 244)  routing T_13_15.sp4_v_t_38 <X> T_13_15.sp4_h_r_3
 (8 4)  (662 244)  (662 244)  routing T_13_15.sp4_h_l_45 <X> T_13_15.sp4_h_r_4
 (10 4)  (664 244)  (664 244)  routing T_13_15.sp4_h_l_45 <X> T_13_15.sp4_h_r_4
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (680 244)  (680 244)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 244)  (682 244)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (37 4)  (691 244)  (691 244)  LC_2 Logic Functioning bit
 (38 4)  (692 244)  (692 244)  LC_2 Logic Functioning bit
 (39 4)  (693 244)  (693 244)  LC_2 Logic Functioning bit
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (42 4)  (696 244)  (696 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (1 5)  (655 245)  (655 245)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (27 5)  (681 245)  (681 245)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 245)  (686 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (688 245)  (688 245)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.input_2_2
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (38 5)  (692 245)  (692 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (40 5)  (694 245)  (694 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (14 6)  (668 246)  (668 246)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g1_4
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (38 6)  (692 246)  (692 246)  LC_3 Logic Functioning bit
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (41 6)  (695 246)  (695 246)  LC_3 Logic Functioning bit
 (42 6)  (696 246)  (696 246)  LC_3 Logic Functioning bit
 (43 6)  (697 246)  (697 246)  LC_3 Logic Functioning bit
 (50 6)  (704 246)  (704 246)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (707 246)  (707 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (5 7)  (659 247)  (659 247)  routing T_13_15.sp4_h_l_38 <X> T_13_15.sp4_v_t_38
 (14 7)  (668 247)  (668 247)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g1_4
 (16 7)  (670 247)  (670 247)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (37 7)  (691 247)  (691 247)  LC_3 Logic Functioning bit
 (38 7)  (692 247)  (692 247)  LC_3 Logic Functioning bit
 (39 7)  (693 247)  (693 247)  LC_3 Logic Functioning bit
 (41 7)  (695 247)  (695 247)  LC_3 Logic Functioning bit
 (42 7)  (696 247)  (696 247)  LC_3 Logic Functioning bit
 (43 7)  (697 247)  (697 247)  LC_3 Logic Functioning bit
 (2 8)  (656 248)  (656 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (668 248)  (668 248)  routing T_13_15.sp4_h_l_21 <X> T_13_15.lc_trk_g2_0
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (681 248)  (681 248)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 248)  (685 248)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (37 8)  (691 248)  (691 248)  LC_4 Logic Functioning bit
 (38 8)  (692 248)  (692 248)  LC_4 Logic Functioning bit
 (39 8)  (693 248)  (693 248)  LC_4 Logic Functioning bit
 (41 8)  (695 248)  (695 248)  LC_4 Logic Functioning bit
 (42 8)  (696 248)  (696 248)  LC_4 Logic Functioning bit
 (50 8)  (704 248)  (704 248)  Cascade bit: LH_LC04_inmux02_5

 (9 9)  (663 249)  (663 249)  routing T_13_15.sp4_v_t_42 <X> T_13_15.sp4_v_b_7
 (15 9)  (669 249)  (669 249)  routing T_13_15.sp4_h_l_21 <X> T_13_15.lc_trk_g2_0
 (16 9)  (670 249)  (670 249)  routing T_13_15.sp4_h_l_21 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 249)  (677 249)  routing T_13_15.sp4_v_b_42 <X> T_13_15.lc_trk_g2_2
 (24 9)  (678 249)  (678 249)  routing T_13_15.sp4_v_b_42 <X> T_13_15.lc_trk_g2_2
 (31 9)  (685 249)  (685 249)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 249)  (690 249)  LC_4 Logic Functioning bit
 (37 9)  (691 249)  (691 249)  LC_4 Logic Functioning bit
 (38 9)  (692 249)  (692 249)  LC_4 Logic Functioning bit
 (39 9)  (693 249)  (693 249)  LC_4 Logic Functioning bit
 (41 9)  (695 249)  (695 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (680 250)  (680 250)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 250)  (689 250)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.input_2_5
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (42 10)  (696 250)  (696 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (51 10)  (705 250)  (705 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (668 251)  (668 251)  routing T_13_15.sp4_h_l_17 <X> T_13_15.lc_trk_g2_4
 (15 11)  (669 251)  (669 251)  routing T_13_15.sp4_h_l_17 <X> T_13_15.lc_trk_g2_4
 (16 11)  (670 251)  (670 251)  routing T_13_15.sp4_h_l_17 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (19 11)  (673 251)  (673 251)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (21 11)  (675 251)  (675 251)  routing T_13_15.sp4_r_v_b_39 <X> T_13_15.lc_trk_g2_7
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 251)  (682 251)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (687 251)  (687 251)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.input_2_5
 (34 11)  (688 251)  (688 251)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.input_2_5
 (35 11)  (689 251)  (689 251)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.input_2_5
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (43 11)  (697 251)  (697 251)  LC_5 Logic Functioning bit
 (14 12)  (668 252)  (668 252)  routing T_13_15.wire_logic_cluster/lc_0/out <X> T_13_15.lc_trk_g3_0
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (19 12)  (673 252)  (673 252)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (678 253)  (678 253)  routing T_13_15.tnl_op_2 <X> T_13_15.lc_trk_g3_2
 (25 13)  (679 253)  (679 253)  routing T_13_15.tnl_op_2 <X> T_13_15.lc_trk_g3_2
 (25 14)  (679 254)  (679 254)  routing T_13_15.sp4_v_b_30 <X> T_13_15.lc_trk_g3_6
 (8 15)  (662 255)  (662 255)  routing T_13_15.sp4_h_r_10 <X> T_13_15.sp4_v_t_47
 (9 15)  (663 255)  (663 255)  routing T_13_15.sp4_h_r_10 <X> T_13_15.sp4_v_t_47
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (677 255)  (677 255)  routing T_13_15.sp4_v_b_30 <X> T_13_15.lc_trk_g3_6


LogicTile_14_15

 (9 0)  (717 240)  (717 240)  routing T_14_15.sp4_v_t_36 <X> T_14_15.sp4_h_r_1
 (14 0)  (722 240)  (722 240)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g0_0
 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 240)  (726 240)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g0_1
 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 240)  (741 240)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (52 0)  (760 240)  (760 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (722 241)  (722 241)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g0_0
 (15 1)  (723 241)  (723 241)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g0_0
 (16 1)  (724 241)  (724 241)  routing T_14_15.sp4_h_l_5 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 241)  (738 241)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (37 1)  (745 241)  (745 241)  LC_0 Logic Functioning bit
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (40 1)  (748 241)  (748 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (713 242)  (713 242)  routing T_14_15.sp4_v_t_37 <X> T_14_15.sp4_h_l_37
 (14 2)  (722 242)  (722 242)  routing T_14_15.sp4_h_l_1 <X> T_14_15.lc_trk_g0_4
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 242)  (741 242)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (40 2)  (748 242)  (748 242)  LC_1 Logic Functioning bit
 (42 2)  (750 242)  (750 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (51 2)  (759 242)  (759 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (6 3)  (714 243)  (714 243)  routing T_14_15.sp4_v_t_37 <X> T_14_15.sp4_h_l_37
 (15 3)  (723 243)  (723 243)  routing T_14_15.sp4_h_l_1 <X> T_14_15.lc_trk_g0_4
 (16 3)  (724 243)  (724 243)  routing T_14_15.sp4_h_l_1 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (733 243)  (733 243)  routing T_14_15.sp4_r_v_b_30 <X> T_14_15.lc_trk_g0_6
 (27 3)  (735 243)  (735 243)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 243)  (738 243)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 243)  (740 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (37 3)  (745 243)  (745 243)  LC_1 Logic Functioning bit
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (15 4)  (723 244)  (723 244)  routing T_14_15.sp4_h_l_4 <X> T_14_15.lc_trk_g1_1
 (16 4)  (724 244)  (724 244)  routing T_14_15.sp4_h_l_4 <X> T_14_15.lc_trk_g1_1
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 244)  (726 244)  routing T_14_15.sp4_h_l_4 <X> T_14_15.lc_trk_g1_1
 (21 4)  (729 244)  (729 244)  routing T_14_15.sp4_h_r_11 <X> T_14_15.lc_trk_g1_3
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (731 244)  (731 244)  routing T_14_15.sp4_h_r_11 <X> T_14_15.lc_trk_g1_3
 (24 4)  (732 244)  (732 244)  routing T_14_15.sp4_h_r_11 <X> T_14_15.lc_trk_g1_3
 (25 4)  (733 244)  (733 244)  routing T_14_15.sp4_h_r_10 <X> T_14_15.lc_trk_g1_2
 (26 4)  (734 244)  (734 244)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 244)  (736 244)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 244)  (742 244)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (15 5)  (723 245)  (723 245)  routing T_14_15.sp4_v_t_5 <X> T_14_15.lc_trk_g1_0
 (16 5)  (724 245)  (724 245)  routing T_14_15.sp4_v_t_5 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (726 245)  (726 245)  routing T_14_15.sp4_h_l_4 <X> T_14_15.lc_trk_g1_1
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (731 245)  (731 245)  routing T_14_15.sp4_h_r_10 <X> T_14_15.lc_trk_g1_2
 (24 5)  (732 245)  (732 245)  routing T_14_15.sp4_h_r_10 <X> T_14_15.lc_trk_g1_2
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 245)  (740 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 245)  (742 245)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.input_2_2
 (35 5)  (743 245)  (743 245)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.input_2_2
 (36 5)  (744 245)  (744 245)  LC_2 Logic Functioning bit
 (37 5)  (745 245)  (745 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (41 5)  (749 245)  (749 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.wire_logic_cluster/lc_5/out <X> T_14_15.lc_trk_g1_5
 (19 6)  (727 246)  (727 246)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 246)  (738 246)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (43 6)  (751 246)  (751 246)  LC_3 Logic Functioning bit
 (50 6)  (758 246)  (758 246)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (717 247)  (717 247)  routing T_14_15.sp4_v_b_4 <X> T_14_15.sp4_v_t_41
 (13 7)  (721 247)  (721 247)  routing T_14_15.sp4_v_b_0 <X> T_14_15.sp4_h_l_40
 (14 7)  (722 247)  (722 247)  routing T_14_15.sp4_r_v_b_28 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (735 247)  (735 247)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 247)  (736 247)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (53 7)  (761 247)  (761 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (712 248)  (712 248)  routing T_14_15.sp4_h_l_43 <X> T_14_15.sp4_v_b_6
 (14 8)  (722 248)  (722 248)  routing T_14_15.sp12_v_b_0 <X> T_14_15.lc_trk_g2_0
 (5 9)  (713 249)  (713 249)  routing T_14_15.sp4_h_l_43 <X> T_14_15.sp4_v_b_6
 (14 9)  (722 249)  (722 249)  routing T_14_15.sp12_v_b_0 <X> T_14_15.lc_trk_g2_0
 (15 9)  (723 249)  (723 249)  routing T_14_15.sp12_v_b_0 <X> T_14_15.lc_trk_g2_0
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 250)  (731 250)  routing T_14_15.sp4_v_b_47 <X> T_14_15.lc_trk_g2_7
 (24 10)  (732 250)  (732 250)  routing T_14_15.sp4_v_b_47 <X> T_14_15.lc_trk_g2_7
 (25 10)  (733 250)  (733 250)  routing T_14_15.bnl_op_6 <X> T_14_15.lc_trk_g2_6
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 250)  (739 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 250)  (745 250)  LC_5 Logic Functioning bit
 (39 10)  (747 250)  (747 250)  LC_5 Logic Functioning bit
 (45 10)  (753 250)  (753 250)  LC_5 Logic Functioning bit
 (46 10)  (754 250)  (754 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (756 250)  (756 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (759 250)  (759 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (716 251)  (716 251)  routing T_14_15.sp4_h_l_42 <X> T_14_15.sp4_v_t_42
 (14 11)  (722 251)  (722 251)  routing T_14_15.tnl_op_4 <X> T_14_15.lc_trk_g2_4
 (15 11)  (723 251)  (723 251)  routing T_14_15.tnl_op_4 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (733 251)  (733 251)  routing T_14_15.bnl_op_6 <X> T_14_15.lc_trk_g2_6
 (27 11)  (735 251)  (735 251)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 251)  (740 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (742 251)  (742 251)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.input_2_5
 (35 11)  (743 251)  (743 251)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.input_2_5
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (37 11)  (745 251)  (745 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (12 12)  (720 252)  (720 252)  routing T_14_15.sp4_h_l_45 <X> T_14_15.sp4_h_r_11
 (21 12)  (729 252)  (729 252)  routing T_14_15.sp4_h_r_43 <X> T_14_15.lc_trk_g3_3
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (731 252)  (731 252)  routing T_14_15.sp4_h_r_43 <X> T_14_15.lc_trk_g3_3
 (24 12)  (732 252)  (732 252)  routing T_14_15.sp4_h_r_43 <X> T_14_15.lc_trk_g3_3
 (26 12)  (734 252)  (734 252)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 252)  (738 252)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 252)  (739 252)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 252)  (741 252)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 252)  (742 252)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 252)  (743 252)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.input_2_6
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (41 12)  (749 252)  (749 252)  LC_6 Logic Functioning bit
 (43 12)  (751 252)  (751 252)  LC_6 Logic Functioning bit
 (45 12)  (753 252)  (753 252)  LC_6 Logic Functioning bit
 (46 12)  (754 252)  (754 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (8 13)  (716 253)  (716 253)  routing T_14_15.sp4_h_l_47 <X> T_14_15.sp4_v_b_10
 (9 13)  (717 253)  (717 253)  routing T_14_15.sp4_h_l_47 <X> T_14_15.sp4_v_b_10
 (13 13)  (721 253)  (721 253)  routing T_14_15.sp4_h_l_45 <X> T_14_15.sp4_h_r_11
 (15 13)  (723 253)  (723 253)  routing T_14_15.sp4_v_t_29 <X> T_14_15.lc_trk_g3_0
 (16 13)  (724 253)  (724 253)  routing T_14_15.sp4_v_t_29 <X> T_14_15.lc_trk_g3_0
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (729 253)  (729 253)  routing T_14_15.sp4_h_r_43 <X> T_14_15.lc_trk_g3_3
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (731 253)  (731 253)  routing T_14_15.sp12_v_t_9 <X> T_14_15.lc_trk_g3_2
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 253)  (740 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (741 253)  (741 253)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.input_2_6
 (34 13)  (742 253)  (742 253)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.input_2_6
 (37 13)  (745 253)  (745 253)  LC_6 Logic Functioning bit
 (40 13)  (748 253)  (748 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (46 13)  (754 253)  (754 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (755 253)  (755 253)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (2 14)  (710 254)  (710 254)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (16 14)  (724 254)  (724 254)  routing T_14_15.sp4_v_t_16 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 254)  (726 254)  routing T_14_15.sp4_v_t_16 <X> T_14_15.lc_trk_g3_5
 (21 14)  (729 254)  (729 254)  routing T_14_15.sp4_h_r_39 <X> T_14_15.lc_trk_g3_7
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (731 254)  (731 254)  routing T_14_15.sp4_h_r_39 <X> T_14_15.lc_trk_g3_7
 (24 14)  (732 254)  (732 254)  routing T_14_15.sp4_h_r_39 <X> T_14_15.lc_trk_g3_7
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 254)  (739 254)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (743 254)  (743 254)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.input_2_7
 (37 14)  (745 254)  (745 254)  LC_7 Logic Functioning bit
 (40 14)  (748 254)  (748 254)  LC_7 Logic Functioning bit
 (42 14)  (750 254)  (750 254)  LC_7 Logic Functioning bit
 (14 15)  (722 255)  (722 255)  routing T_14_15.tnl_op_4 <X> T_14_15.lc_trk_g3_4
 (15 15)  (723 255)  (723 255)  routing T_14_15.tnl_op_4 <X> T_14_15.lc_trk_g3_4
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (730 255)  (730 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 255)  (732 255)  routing T_14_15.tnl_op_6 <X> T_14_15.lc_trk_g3_6
 (25 15)  (733 255)  (733 255)  routing T_14_15.tnl_op_6 <X> T_14_15.lc_trk_g3_6
 (27 15)  (735 255)  (735 255)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 255)  (736 255)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 255)  (739 255)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 255)  (740 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (741 255)  (741 255)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.input_2_7
 (34 15)  (742 255)  (742 255)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.input_2_7
 (35 15)  (743 255)  (743 255)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.input_2_7
 (37 15)  (745 255)  (745 255)  LC_7 Logic Functioning bit
 (42 15)  (750 255)  (750 255)  LC_7 Logic Functioning bit
 (52 15)  (760 255)  (760 255)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_15_15

 (3 0)  (765 240)  (765 240)  routing T_15_15.sp12_h_r_0 <X> T_15_15.sp12_v_b_0
 (27 0)  (789 240)  (789 240)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 240)  (798 240)  LC_0 Logic Functioning bit
 (39 0)  (801 240)  (801 240)  LC_0 Logic Functioning bit
 (41 0)  (803 240)  (803 240)  LC_0 Logic Functioning bit
 (42 0)  (804 240)  (804 240)  LC_0 Logic Functioning bit
 (44 0)  (806 240)  (806 240)  LC_0 Logic Functioning bit
 (45 0)  (807 240)  (807 240)  LC_0 Logic Functioning bit
 (3 1)  (765 241)  (765 241)  routing T_15_15.sp12_h_r_0 <X> T_15_15.sp12_v_b_0
 (36 1)  (798 241)  (798 241)  LC_0 Logic Functioning bit
 (39 1)  (801 241)  (801 241)  LC_0 Logic Functioning bit
 (41 1)  (803 241)  (803 241)  LC_0 Logic Functioning bit
 (42 1)  (804 241)  (804 241)  LC_0 Logic Functioning bit
 (49 1)  (811 241)  (811 241)  Carry_In_Mux bit 

 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_3 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (775 242)  (775 242)  routing T_15_15.sp4_v_b_2 <X> T_15_15.sp4_v_t_39
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (39 2)  (801 242)  (801 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (42 2)  (804 242)  (804 242)  LC_1 Logic Functioning bit
 (44 2)  (806 242)  (806 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (46 2)  (808 242)  (808 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (762 243)  (762 243)  routing T_15_15.glb_netwk_3 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (39 3)  (801 243)  (801 243)  LC_1 Logic Functioning bit
 (41 3)  (803 243)  (803 243)  LC_1 Logic Functioning bit
 (42 3)  (804 243)  (804 243)  LC_1 Logic Functioning bit
 (21 4)  (783 244)  (783 244)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 244)  (792 244)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (42 4)  (804 244)  (804 244)  LC_2 Logic Functioning bit
 (44 4)  (806 244)  (806 244)  LC_2 Logic Functioning bit
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (46 4)  (808 244)  (808 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (766 245)  (766 245)  routing T_15_15.sp4_v_t_47 <X> T_15_15.sp4_h_r_3
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (41 5)  (803 245)  (803 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (5 6)  (767 246)  (767 246)  routing T_15_15.sp4_v_t_38 <X> T_15_15.sp4_h_l_38
 (10 6)  (772 246)  (772 246)  routing T_15_15.sp4_v_b_11 <X> T_15_15.sp4_h_l_41
 (14 6)  (776 246)  (776 246)  routing T_15_15.sp4_h_l_9 <X> T_15_15.lc_trk_g1_4
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 246)  (780 246)  routing T_15_15.wire_logic_cluster/lc_5/out <X> T_15_15.lc_trk_g1_5
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (39 6)  (801 246)  (801 246)  LC_3 Logic Functioning bit
 (41 6)  (803 246)  (803 246)  LC_3 Logic Functioning bit
 (42 6)  (804 246)  (804 246)  LC_3 Logic Functioning bit
 (44 6)  (806 246)  (806 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (6 7)  (768 247)  (768 247)  routing T_15_15.sp4_v_t_38 <X> T_15_15.sp4_h_l_38
 (14 7)  (776 247)  (776 247)  routing T_15_15.sp4_h_l_9 <X> T_15_15.lc_trk_g1_4
 (15 7)  (777 247)  (777 247)  routing T_15_15.sp4_h_l_9 <X> T_15_15.lc_trk_g1_4
 (16 7)  (778 247)  (778 247)  routing T_15_15.sp4_h_l_9 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (19 7)  (781 247)  (781 247)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (41 7)  (803 247)  (803 247)  LC_3 Logic Functioning bit
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 248)  (790 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 248)  (792 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 248)  (798 248)  LC_4 Logic Functioning bit
 (39 8)  (801 248)  (801 248)  LC_4 Logic Functioning bit
 (41 8)  (803 248)  (803 248)  LC_4 Logic Functioning bit
 (42 8)  (804 248)  (804 248)  LC_4 Logic Functioning bit
 (44 8)  (806 248)  (806 248)  LC_4 Logic Functioning bit
 (45 8)  (807 248)  (807 248)  LC_4 Logic Functioning bit
 (8 9)  (770 249)  (770 249)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_v_b_7
 (9 9)  (771 249)  (771 249)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_v_b_7
 (10 9)  (772 249)  (772 249)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_v_b_7
 (36 9)  (798 249)  (798 249)  LC_4 Logic Functioning bit
 (39 9)  (801 249)  (801 249)  LC_4 Logic Functioning bit
 (41 9)  (803 249)  (803 249)  LC_4 Logic Functioning bit
 (42 9)  (804 249)  (804 249)  LC_4 Logic Functioning bit
 (53 9)  (815 249)  (815 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 250)  (792 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (39 10)  (801 250)  (801 250)  LC_5 Logic Functioning bit
 (41 10)  (803 250)  (803 250)  LC_5 Logic Functioning bit
 (42 10)  (804 250)  (804 250)  LC_5 Logic Functioning bit
 (44 10)  (806 250)  (806 250)  LC_5 Logic Functioning bit
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (13 11)  (775 251)  (775 251)  routing T_15_15.sp4_v_b_3 <X> T_15_15.sp4_h_l_45
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (41 11)  (803 251)  (803 251)  LC_5 Logic Functioning bit
 (42 11)  (804 251)  (804 251)  LC_5 Logic Functioning bit
 (53 11)  (815 251)  (815 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (776 252)  (776 252)  routing T_15_15.wire_logic_cluster/lc_0/out <X> T_15_15.lc_trk_g3_0
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g3_1
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 252)  (790 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 252)  (792 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (39 12)  (801 252)  (801 252)  LC_6 Logic Functioning bit
 (41 12)  (803 252)  (803 252)  LC_6 Logic Functioning bit
 (42 12)  (804 252)  (804 252)  LC_6 Logic Functioning bit
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 253)  (792 253)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (39 13)  (801 253)  (801 253)  LC_6 Logic Functioning bit
 (41 13)  (803 253)  (803 253)  LC_6 Logic Functioning bit
 (42 13)  (804 253)  (804 253)  LC_6 Logic Functioning bit
 (0 14)  (762 254)  (762 254)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 254)  (776 254)  routing T_15_15.wire_logic_cluster/lc_4/out <X> T_15_15.lc_trk_g3_4
 (25 14)  (787 254)  (787 254)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g3_6
 (1 15)  (763 255)  (763 255)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (3 15)  (765 255)  (765 255)  routing T_15_15.sp12_h_l_22 <X> T_15_15.sp12_v_t_22
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_15

 (5 0)  (821 240)  (821 240)  routing T_16_15.sp4_h_l_44 <X> T_16_15.sp4_h_r_0
 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 240)  (840 240)  routing T_16_15.top_op_3 <X> T_16_15.lc_trk_g0_3
 (25 0)  (841 240)  (841 240)  routing T_16_15.wire_logic_cluster/lc_2/out <X> T_16_15.lc_trk_g0_2
 (26 0)  (842 240)  (842 240)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 240)  (846 240)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (37 0)  (853 240)  (853 240)  LC_0 Logic Functioning bit
 (38 0)  (854 240)  (854 240)  LC_0 Logic Functioning bit
 (39 0)  (855 240)  (855 240)  LC_0 Logic Functioning bit
 (41 0)  (857 240)  (857 240)  LC_0 Logic Functioning bit
 (42 0)  (858 240)  (858 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (4 1)  (820 241)  (820 241)  routing T_16_15.sp4_h_l_44 <X> T_16_15.sp4_h_r_0
 (19 1)  (835 241)  (835 241)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (21 1)  (837 241)  (837 241)  routing T_16_15.top_op_3 <X> T_16_15.lc_trk_g0_3
 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (842 241)  (842 241)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 241)  (843 241)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (849 241)  (849 241)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.input_2_0
 (35 1)  (851 241)  (851 241)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.input_2_0
 (36 1)  (852 241)  (852 241)  LC_0 Logic Functioning bit
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (38 1)  (854 241)  (854 241)  LC_0 Logic Functioning bit
 (39 1)  (855 241)  (855 241)  LC_0 Logic Functioning bit
 (40 1)  (856 241)  (856 241)  LC_0 Logic Functioning bit
 (41 1)  (857 241)  (857 241)  LC_0 Logic Functioning bit
 (42 1)  (858 241)  (858 241)  LC_0 Logic Functioning bit
 (43 1)  (859 241)  (859 241)  LC_0 Logic Functioning bit
 (51 1)  (867 241)  (867 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (833 242)  (833 242)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (834 242)  (834 242)  routing T_16_15.bnr_op_5 <X> T_16_15.lc_trk_g0_5
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (842 242)  (842 242)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 242)  (844 242)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 242)  (849 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 242)  (850 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (37 2)  (853 242)  (853 242)  LC_1 Logic Functioning bit
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (39 2)  (855 242)  (855 242)  LC_1 Logic Functioning bit
 (41 2)  (857 242)  (857 242)  LC_1 Logic Functioning bit
 (43 2)  (859 242)  (859 242)  LC_1 Logic Functioning bit
 (45 2)  (861 242)  (861 242)  LC_1 Logic Functioning bit
 (18 3)  (834 243)  (834 243)  routing T_16_15.bnr_op_5 <X> T_16_15.lc_trk_g0_5
 (21 3)  (837 243)  (837 243)  routing T_16_15.sp4_r_v_b_31 <X> T_16_15.lc_trk_g0_7
 (26 3)  (842 243)  (842 243)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 243)  (853 243)  LC_1 Logic Functioning bit
 (39 3)  (855 243)  (855 243)  LC_1 Logic Functioning bit
 (53 3)  (869 243)  (869 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (821 244)  (821 244)  routing T_16_15.sp4_v_b_9 <X> T_16_15.sp4_h_r_3
 (14 4)  (830 244)  (830 244)  routing T_16_15.bnr_op_0 <X> T_16_15.lc_trk_g1_0
 (21 4)  (837 244)  (837 244)  routing T_16_15.wire_logic_cluster/lc_3/out <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (847 244)  (847 244)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 244)  (850 244)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (38 4)  (854 244)  (854 244)  LC_2 Logic Functioning bit
 (41 4)  (857 244)  (857 244)  LC_2 Logic Functioning bit
 (45 4)  (861 244)  (861 244)  LC_2 Logic Functioning bit
 (47 4)  (863 244)  (863 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (4 5)  (820 245)  (820 245)  routing T_16_15.sp4_v_b_9 <X> T_16_15.sp4_h_r_3
 (6 5)  (822 245)  (822 245)  routing T_16_15.sp4_v_b_9 <X> T_16_15.sp4_h_r_3
 (14 5)  (830 245)  (830 245)  routing T_16_15.bnr_op_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (839 245)  (839 245)  routing T_16_15.sp4_h_r_2 <X> T_16_15.lc_trk_g1_2
 (24 5)  (840 245)  (840 245)  routing T_16_15.sp4_h_r_2 <X> T_16_15.lc_trk_g1_2
 (25 5)  (841 245)  (841 245)  routing T_16_15.sp4_h_r_2 <X> T_16_15.lc_trk_g1_2
 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 245)  (848 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (849 245)  (849 245)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.input_2_2
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (37 5)  (853 245)  (853 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (40 5)  (856 245)  (856 245)  LC_2 Logic Functioning bit
 (11 6)  (827 246)  (827 246)  routing T_16_15.sp4_h_l_37 <X> T_16_15.sp4_v_t_40
 (14 6)  (830 246)  (830 246)  routing T_16_15.wire_logic_cluster/lc_4/out <X> T_16_15.lc_trk_g1_4
 (16 6)  (832 246)  (832 246)  routing T_16_15.sp12_h_r_13 <X> T_16_15.lc_trk_g1_5
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (842 246)  (842 246)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 246)  (844 246)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 246)  (850 246)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (41 6)  (857 246)  (857 246)  LC_3 Logic Functioning bit
 (43 6)  (859 246)  (859 246)  LC_3 Logic Functioning bit
 (45 6)  (861 246)  (861 246)  LC_3 Logic Functioning bit
 (17 7)  (833 247)  (833 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (841 247)  (841 247)  routing T_16_15.sp4_r_v_b_30 <X> T_16_15.lc_trk_g1_6
 (26 7)  (842 247)  (842 247)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 247)  (843 247)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 247)  (844 247)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (39 7)  (855 247)  (855 247)  LC_3 Logic Functioning bit
 (52 7)  (868 247)  (868 247)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (5 8)  (821 248)  (821 248)  routing T_16_15.sp4_v_b_6 <X> T_16_15.sp4_h_r_6
 (22 8)  (838 248)  (838 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (839 248)  (839 248)  routing T_16_15.sp12_v_b_11 <X> T_16_15.lc_trk_g2_3
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 248)  (847 248)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (41 8)  (857 248)  (857 248)  LC_4 Logic Functioning bit
 (43 8)  (859 248)  (859 248)  LC_4 Logic Functioning bit
 (45 8)  (861 248)  (861 248)  LC_4 Logic Functioning bit
 (6 9)  (822 249)  (822 249)  routing T_16_15.sp4_v_b_6 <X> T_16_15.sp4_h_r_6
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (838 249)  (838 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (844 249)  (844 249)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 249)  (846 249)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 249)  (852 249)  LC_4 Logic Functioning bit
 (38 9)  (854 249)  (854 249)  LC_4 Logic Functioning bit
 (53 9)  (869 249)  (869 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (831 250)  (831 250)  routing T_16_15.tnl_op_5 <X> T_16_15.lc_trk_g2_5
 (17 10)  (833 250)  (833 250)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (841 250)  (841 250)  routing T_16_15.sp4_v_b_30 <X> T_16_15.lc_trk_g2_6
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 250)  (849 250)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (41 10)  (857 250)  (857 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (46 10)  (862 250)  (862 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (8 11)  (824 251)  (824 251)  routing T_16_15.sp4_h_r_1 <X> T_16_15.sp4_v_t_42
 (9 11)  (825 251)  (825 251)  routing T_16_15.sp4_h_r_1 <X> T_16_15.sp4_v_t_42
 (10 11)  (826 251)  (826 251)  routing T_16_15.sp4_h_r_1 <X> T_16_15.sp4_v_t_42
 (18 11)  (834 251)  (834 251)  routing T_16_15.tnl_op_5 <X> T_16_15.lc_trk_g2_5
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 251)  (839 251)  routing T_16_15.sp4_v_b_30 <X> T_16_15.lc_trk_g2_6
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 251)  (843 251)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 251)  (847 251)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (39 11)  (855 251)  (855 251)  LC_5 Logic Functioning bit
 (41 11)  (857 251)  (857 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 252)  (834 252)  routing T_16_15.wire_logic_cluster/lc_1/out <X> T_16_15.lc_trk_g3_1
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 252)  (839 252)  routing T_16_15.sp4_h_r_27 <X> T_16_15.lc_trk_g3_3
 (24 12)  (840 252)  (840 252)  routing T_16_15.sp4_h_r_27 <X> T_16_15.lc_trk_g3_3
 (10 13)  (826 253)  (826 253)  routing T_16_15.sp4_h_r_5 <X> T_16_15.sp4_v_b_10
 (21 13)  (837 253)  (837 253)  routing T_16_15.sp4_h_r_27 <X> T_16_15.lc_trk_g3_3
 (9 14)  (825 254)  (825 254)  routing T_16_15.sp4_h_r_7 <X> T_16_15.sp4_h_l_47
 (10 14)  (826 254)  (826 254)  routing T_16_15.sp4_h_r_7 <X> T_16_15.sp4_h_l_47
 (21 14)  (837 254)  (837 254)  routing T_16_15.wire_logic_cluster/lc_7/out <X> T_16_15.lc_trk_g3_7
 (22 14)  (838 254)  (838 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (841 254)  (841 254)  routing T_16_15.sp4_h_r_38 <X> T_16_15.lc_trk_g3_6
 (27 14)  (843 254)  (843 254)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 254)  (844 254)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (851 254)  (851 254)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.input_2_7
 (37 14)  (853 254)  (853 254)  LC_7 Logic Functioning bit
 (38 14)  (854 254)  (854 254)  LC_7 Logic Functioning bit
 (39 14)  (855 254)  (855 254)  LC_7 Logic Functioning bit
 (41 14)  (857 254)  (857 254)  LC_7 Logic Functioning bit
 (42 14)  (858 254)  (858 254)  LC_7 Logic Functioning bit
 (43 14)  (859 254)  (859 254)  LC_7 Logic Functioning bit
 (8 15)  (824 255)  (824 255)  routing T_16_15.sp4_h_r_10 <X> T_16_15.sp4_v_t_47
 (9 15)  (825 255)  (825 255)  routing T_16_15.sp4_h_r_10 <X> T_16_15.sp4_v_t_47
 (22 15)  (838 255)  (838 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (839 255)  (839 255)  routing T_16_15.sp4_h_r_38 <X> T_16_15.lc_trk_g3_6
 (24 15)  (840 255)  (840 255)  routing T_16_15.sp4_h_r_38 <X> T_16_15.lc_trk_g3_6
 (26 15)  (842 255)  (842 255)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 255)  (844 255)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 255)  (846 255)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 255)  (847 255)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 255)  (848 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (849 255)  (849 255)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.input_2_7
 (36 15)  (852 255)  (852 255)  LC_7 Logic Functioning bit
 (37 15)  (853 255)  (853 255)  LC_7 Logic Functioning bit
 (39 15)  (855 255)  (855 255)  LC_7 Logic Functioning bit
 (40 15)  (856 255)  (856 255)  LC_7 Logic Functioning bit
 (41 15)  (857 255)  (857 255)  LC_7 Logic Functioning bit
 (43 15)  (859 255)  (859 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (14 0)  (888 240)  (888 240)  routing T_17_15.sp4_v_b_0 <X> T_17_15.lc_trk_g0_0
 (21 0)  (895 240)  (895 240)  routing T_17_15.sp4_h_r_19 <X> T_17_15.lc_trk_g0_3
 (22 0)  (896 240)  (896 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (897 240)  (897 240)  routing T_17_15.sp4_h_r_19 <X> T_17_15.lc_trk_g0_3
 (24 0)  (898 240)  (898 240)  routing T_17_15.sp4_h_r_19 <X> T_17_15.lc_trk_g0_3
 (26 0)  (900 240)  (900 240)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 240)  (901 240)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 240)  (902 240)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 240)  (908 240)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 240)  (910 240)  LC_0 Logic Functioning bit
 (37 0)  (911 240)  (911 240)  LC_0 Logic Functioning bit
 (38 0)  (912 240)  (912 240)  LC_0 Logic Functioning bit
 (39 0)  (913 240)  (913 240)  LC_0 Logic Functioning bit
 (41 0)  (915 240)  (915 240)  LC_0 Logic Functioning bit
 (43 0)  (917 240)  (917 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (16 1)  (890 241)  (890 241)  routing T_17_15.sp4_v_b_0 <X> T_17_15.lc_trk_g0_0
 (17 1)  (891 241)  (891 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (21 1)  (895 241)  (895 241)  routing T_17_15.sp4_h_r_19 <X> T_17_15.lc_trk_g0_3
 (26 1)  (900 241)  (900 241)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 241)  (910 241)  LC_0 Logic Functioning bit
 (38 1)  (912 241)  (912 241)  LC_0 Logic Functioning bit
 (44 1)  (918 241)  (918 241)  LC_0 Logic Functioning bit
 (45 1)  (919 241)  (919 241)  LC_0 Logic Functioning bit
 (53 1)  (927 241)  (927 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (6 2)  (880 242)  (880 242)  routing T_17_15.sp4_h_l_42 <X> T_17_15.sp4_v_t_37
 (28 2)  (902 242)  (902 242)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 242)  (903 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 242)  (904 242)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 242)  (907 242)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 242)  (908 242)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 242)  (911 242)  LC_1 Logic Functioning bit
 (39 2)  (913 242)  (913 242)  LC_1 Logic Functioning bit
 (2 3)  (876 243)  (876 243)  routing T_17_15.lc_trk_g0_0 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (8 3)  (882 243)  (882 243)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_36
 (9 3)  (883 243)  (883 243)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_36
 (22 3)  (896 243)  (896 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 243)  (898 243)  routing T_17_15.bot_op_6 <X> T_17_15.lc_trk_g0_6
 (30 3)  (904 243)  (904 243)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 243)  (905 243)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 243)  (911 243)  LC_1 Logic Functioning bit
 (39 3)  (913 243)  (913 243)  LC_1 Logic Functioning bit
 (9 4)  (883 244)  (883 244)  routing T_17_15.sp4_v_t_41 <X> T_17_15.sp4_h_r_4
 (14 4)  (888 244)  (888 244)  routing T_17_15.sp4_h_l_5 <X> T_17_15.lc_trk_g1_0
 (17 4)  (891 244)  (891 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (4 5)  (878 245)  (878 245)  routing T_17_15.sp4_v_t_47 <X> T_17_15.sp4_h_r_3
 (14 5)  (888 245)  (888 245)  routing T_17_15.sp4_h_l_5 <X> T_17_15.lc_trk_g1_0
 (15 5)  (889 245)  (889 245)  routing T_17_15.sp4_h_l_5 <X> T_17_15.lc_trk_g1_0
 (16 5)  (890 245)  (890 245)  routing T_17_15.sp4_h_l_5 <X> T_17_15.lc_trk_g1_0
 (17 5)  (891 245)  (891 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (892 245)  (892 245)  routing T_17_15.sp4_r_v_b_25 <X> T_17_15.lc_trk_g1_1
 (12 6)  (886 246)  (886 246)  routing T_17_15.sp4_v_t_40 <X> T_17_15.sp4_h_l_40
 (27 6)  (901 246)  (901 246)  routing T_17_15.lc_trk_g1_1 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 246)  (905 246)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 246)  (907 246)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 246)  (911 246)  LC_3 Logic Functioning bit
 (39 6)  (913 246)  (913 246)  LC_3 Logic Functioning bit
 (52 6)  (926 246)  (926 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (11 7)  (885 247)  (885 247)  routing T_17_15.sp4_v_t_40 <X> T_17_15.sp4_h_l_40
 (37 7)  (911 247)  (911 247)  LC_3 Logic Functioning bit
 (39 7)  (913 247)  (913 247)  LC_3 Logic Functioning bit
 (51 7)  (925 247)  (925 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (2 8)  (876 248)  (876 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 248)  (908 248)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (30 9)  (904 249)  (904 249)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 249)  (905 249)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (38 9)  (912 249)  (912 249)  LC_4 Logic Functioning bit
 (9 10)  (883 250)  (883 250)  routing T_17_15.sp4_v_b_7 <X> T_17_15.sp4_h_l_42
 (14 10)  (888 250)  (888 250)  routing T_17_15.sp4_h_r_36 <X> T_17_15.lc_trk_g2_4
 (15 11)  (889 251)  (889 251)  routing T_17_15.sp4_h_r_36 <X> T_17_15.lc_trk_g2_4
 (16 11)  (890 251)  (890 251)  routing T_17_15.sp4_h_r_36 <X> T_17_15.lc_trk_g2_4
 (17 11)  (891 251)  (891 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (14 12)  (888 252)  (888 252)  routing T_17_15.sp4_h_l_21 <X> T_17_15.lc_trk_g3_0
 (22 12)  (896 252)  (896 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 252)  (897 252)  routing T_17_15.sp4_h_r_27 <X> T_17_15.lc_trk_g3_3
 (24 12)  (898 252)  (898 252)  routing T_17_15.sp4_h_r_27 <X> T_17_15.lc_trk_g3_3
 (25 12)  (899 252)  (899 252)  routing T_17_15.sp4_h_r_42 <X> T_17_15.lc_trk_g3_2
 (36 12)  (910 252)  (910 252)  LC_6 Logic Functioning bit
 (37 12)  (911 252)  (911 252)  LC_6 Logic Functioning bit
 (38 12)  (912 252)  (912 252)  LC_6 Logic Functioning bit
 (39 12)  (913 252)  (913 252)  LC_6 Logic Functioning bit
 (40 12)  (914 252)  (914 252)  LC_6 Logic Functioning bit
 (41 12)  (915 252)  (915 252)  LC_6 Logic Functioning bit
 (42 12)  (916 252)  (916 252)  LC_6 Logic Functioning bit
 (43 12)  (917 252)  (917 252)  LC_6 Logic Functioning bit
 (47 12)  (921 252)  (921 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (889 253)  (889 253)  routing T_17_15.sp4_h_l_21 <X> T_17_15.lc_trk_g3_0
 (16 13)  (890 253)  (890 253)  routing T_17_15.sp4_h_l_21 <X> T_17_15.lc_trk_g3_0
 (17 13)  (891 253)  (891 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (895 253)  (895 253)  routing T_17_15.sp4_h_r_27 <X> T_17_15.lc_trk_g3_3
 (22 13)  (896 253)  (896 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (897 253)  (897 253)  routing T_17_15.sp4_h_r_42 <X> T_17_15.lc_trk_g3_2
 (24 13)  (898 253)  (898 253)  routing T_17_15.sp4_h_r_42 <X> T_17_15.lc_trk_g3_2
 (25 13)  (899 253)  (899 253)  routing T_17_15.sp4_h_r_42 <X> T_17_15.lc_trk_g3_2
 (36 13)  (910 253)  (910 253)  LC_6 Logic Functioning bit
 (37 13)  (911 253)  (911 253)  LC_6 Logic Functioning bit
 (38 13)  (912 253)  (912 253)  LC_6 Logic Functioning bit
 (39 13)  (913 253)  (913 253)  LC_6 Logic Functioning bit
 (40 13)  (914 253)  (914 253)  LC_6 Logic Functioning bit
 (41 13)  (915 253)  (915 253)  LC_6 Logic Functioning bit
 (42 13)  (916 253)  (916 253)  LC_6 Logic Functioning bit
 (43 13)  (917 253)  (917 253)  LC_6 Logic Functioning bit
 (51 13)  (925 253)  (925 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (927 253)  (927 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (874 254)  (874 254)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 254)  (889 254)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g3_5
 (16 14)  (890 254)  (890 254)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g3_5
 (17 14)  (891 254)  (891 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (892 254)  (892 254)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g3_5
 (0 15)  (874 255)  (874 255)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 255)  (875 255)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (18 15)  (892 255)  (892 255)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g3_5


LogicTile_18_15

 (15 0)  (943 240)  (943 240)  routing T_18_15.bot_op_1 <X> T_18_15.lc_trk_g0_1
 (17 0)  (945 240)  (945 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (950 240)  (950 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 240)  (952 240)  routing T_18_15.bot_op_3 <X> T_18_15.lc_trk_g0_3
 (4 1)  (932 241)  (932 241)  routing T_18_15.sp4_v_t_42 <X> T_18_15.sp4_h_r_0
 (8 1)  (936 241)  (936 241)  routing T_18_15.sp4_h_r_1 <X> T_18_15.sp4_v_b_1
 (11 1)  (939 241)  (939 241)  routing T_18_15.sp4_h_l_39 <X> T_18_15.sp4_h_r_2
 (14 1)  (942 241)  (942 241)  routing T_18_15.sp4_r_v_b_35 <X> T_18_15.lc_trk_g0_0
 (17 1)  (945 241)  (945 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (950 241)  (950 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (952 241)  (952 241)  routing T_18_15.bot_op_2 <X> T_18_15.lc_trk_g0_2
 (4 2)  (932 242)  (932 242)  routing T_18_15.sp4_h_r_6 <X> T_18_15.sp4_v_t_37
 (6 2)  (934 242)  (934 242)  routing T_18_15.sp4_h_r_6 <X> T_18_15.sp4_v_t_37
 (15 2)  (943 242)  (943 242)  routing T_18_15.sp4_v_b_21 <X> T_18_15.lc_trk_g0_5
 (16 2)  (944 242)  (944 242)  routing T_18_15.sp4_v_b_21 <X> T_18_15.lc_trk_g0_5
 (17 2)  (945 242)  (945 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (27 2)  (955 242)  (955 242)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 242)  (956 242)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 242)  (958 242)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 242)  (959 242)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (963 242)  (963 242)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.input_2_1
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (41 2)  (969 242)  (969 242)  LC_1 Logic Functioning bit
 (43 2)  (971 242)  (971 242)  LC_1 Logic Functioning bit
 (5 3)  (933 243)  (933 243)  routing T_18_15.sp4_h_r_6 <X> T_18_15.sp4_v_t_37
 (8 3)  (936 243)  (936 243)  routing T_18_15.sp4_h_r_7 <X> T_18_15.sp4_v_t_36
 (9 3)  (937 243)  (937 243)  routing T_18_15.sp4_h_r_7 <X> T_18_15.sp4_v_t_36
 (10 3)  (938 243)  (938 243)  routing T_18_15.sp4_h_r_7 <X> T_18_15.sp4_v_t_36
 (22 3)  (950 243)  (950 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (953 243)  (953 243)  routing T_18_15.sp4_r_v_b_30 <X> T_18_15.lc_trk_g0_6
 (26 3)  (954 243)  (954 243)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 243)  (956 243)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 243)  (957 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 243)  (959 243)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 243)  (960 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (961 243)  (961 243)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.input_2_1
 (34 3)  (962 243)  (962 243)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.input_2_1
 (36 3)  (964 243)  (964 243)  LC_1 Logic Functioning bit
 (37 3)  (965 243)  (965 243)  LC_1 Logic Functioning bit
 (39 3)  (967 243)  (967 243)  LC_1 Logic Functioning bit
 (41 3)  (969 243)  (969 243)  LC_1 Logic Functioning bit
 (43 3)  (971 243)  (971 243)  LC_1 Logic Functioning bit
 (51 3)  (979 243)  (979 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (932 244)  (932 244)  routing T_18_15.sp4_h_l_44 <X> T_18_15.sp4_v_b_3
 (6 4)  (934 244)  (934 244)  routing T_18_15.sp4_h_l_44 <X> T_18_15.sp4_v_b_3
 (17 4)  (945 244)  (945 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (37 4)  (965 244)  (965 244)  LC_2 Logic Functioning bit
 (38 4)  (966 244)  (966 244)  LC_2 Logic Functioning bit
 (39 4)  (967 244)  (967 244)  LC_2 Logic Functioning bit
 (41 4)  (969 244)  (969 244)  LC_2 Logic Functioning bit
 (43 4)  (971 244)  (971 244)  LC_2 Logic Functioning bit
 (46 4)  (974 244)  (974 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (5 5)  (933 245)  (933 245)  routing T_18_15.sp4_h_l_44 <X> T_18_15.sp4_v_b_3
 (18 5)  (946 245)  (946 245)  routing T_18_15.sp4_r_v_b_25 <X> T_18_15.lc_trk_g1_1
 (26 5)  (954 245)  (954 245)  routing T_18_15.lc_trk_g0_2 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 245)  (957 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 245)  (959 245)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 245)  (964 245)  LC_2 Logic Functioning bit
 (37 5)  (965 245)  (965 245)  LC_2 Logic Functioning bit
 (38 5)  (966 245)  (966 245)  LC_2 Logic Functioning bit
 (39 5)  (967 245)  (967 245)  LC_2 Logic Functioning bit
 (40 5)  (968 245)  (968 245)  LC_2 Logic Functioning bit
 (41 5)  (969 245)  (969 245)  LC_2 Logic Functioning bit
 (42 5)  (970 245)  (970 245)  LC_2 Logic Functioning bit
 (43 5)  (971 245)  (971 245)  LC_2 Logic Functioning bit
 (5 6)  (933 246)  (933 246)  routing T_18_15.sp4_v_t_38 <X> T_18_15.sp4_h_l_38
 (29 6)  (957 246)  (957 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (35 6)  (963 246)  (963 246)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.input_2_3
 (53 6)  (981 246)  (981 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (6 7)  (934 247)  (934 247)  routing T_18_15.sp4_v_t_38 <X> T_18_15.sp4_h_l_38
 (26 7)  (954 247)  (954 247)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 247)  (955 247)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 247)  (956 247)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 247)  (957 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 247)  (960 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (961 247)  (961 247)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.input_2_3
 (35 7)  (963 247)  (963 247)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.input_2_3
 (39 7)  (967 247)  (967 247)  LC_3 Logic Functioning bit
 (40 7)  (968 247)  (968 247)  LC_3 Logic Functioning bit
 (46 7)  (974 247)  (974 247)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (979 247)  (979 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (943 248)  (943 248)  routing T_18_15.sp4_h_r_41 <X> T_18_15.lc_trk_g2_1
 (16 8)  (944 248)  (944 248)  routing T_18_15.sp4_h_r_41 <X> T_18_15.lc_trk_g2_1
 (17 8)  (945 248)  (945 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (946 248)  (946 248)  routing T_18_15.sp4_h_r_41 <X> T_18_15.lc_trk_g2_1
 (22 8)  (950 248)  (950 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (951 248)  (951 248)  routing T_18_15.sp4_h_r_27 <X> T_18_15.lc_trk_g2_3
 (24 8)  (952 248)  (952 248)  routing T_18_15.sp4_h_r_27 <X> T_18_15.lc_trk_g2_3
 (25 8)  (953 248)  (953 248)  routing T_18_15.sp4_h_r_34 <X> T_18_15.lc_trk_g2_2
 (28 8)  (956 248)  (956 248)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 248)  (958 248)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 248)  (961 248)  routing T_18_15.lc_trk_g2_1 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 248)  (965 248)  LC_4 Logic Functioning bit
 (39 8)  (967 248)  (967 248)  LC_4 Logic Functioning bit
 (51 8)  (979 248)  (979 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (946 249)  (946 249)  routing T_18_15.sp4_h_r_41 <X> T_18_15.lc_trk_g2_1
 (21 9)  (949 249)  (949 249)  routing T_18_15.sp4_h_r_27 <X> T_18_15.lc_trk_g2_3
 (22 9)  (950 249)  (950 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 249)  (951 249)  routing T_18_15.sp4_h_r_34 <X> T_18_15.lc_trk_g2_2
 (24 9)  (952 249)  (952 249)  routing T_18_15.sp4_h_r_34 <X> T_18_15.lc_trk_g2_2
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 249)  (958 249)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (3 10)  (931 250)  (931 250)  routing T_18_15.sp12_v_t_22 <X> T_18_15.sp12_h_l_22
 (12 10)  (940 250)  (940 250)  routing T_18_15.sp4_v_b_8 <X> T_18_15.sp4_h_l_45
 (13 10)  (941 250)  (941 250)  routing T_18_15.sp4_h_r_8 <X> T_18_15.sp4_v_t_45
 (16 10)  (944 250)  (944 250)  routing T_18_15.sp4_v_b_37 <X> T_18_15.lc_trk_g2_5
 (17 10)  (945 250)  (945 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (946 250)  (946 250)  routing T_18_15.sp4_v_b_37 <X> T_18_15.lc_trk_g2_5
 (21 10)  (949 250)  (949 250)  routing T_18_15.sp4_v_t_26 <X> T_18_15.lc_trk_g2_7
 (22 10)  (950 250)  (950 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (951 250)  (951 250)  routing T_18_15.sp4_v_t_26 <X> T_18_15.lc_trk_g2_7
 (26 10)  (954 250)  (954 250)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 250)  (958 250)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 250)  (961 250)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 250)  (963 250)  routing T_18_15.lc_trk_g0_5 <X> T_18_15.input_2_5
 (36 10)  (964 250)  (964 250)  LC_5 Logic Functioning bit
 (37 10)  (965 250)  (965 250)  LC_5 Logic Functioning bit
 (38 10)  (966 250)  (966 250)  LC_5 Logic Functioning bit
 (39 10)  (967 250)  (967 250)  LC_5 Logic Functioning bit
 (40 10)  (968 250)  (968 250)  LC_5 Logic Functioning bit
 (41 10)  (969 250)  (969 250)  LC_5 Logic Functioning bit
 (42 10)  (970 250)  (970 250)  LC_5 Logic Functioning bit
 (43 10)  (971 250)  (971 250)  LC_5 Logic Functioning bit
 (12 11)  (940 251)  (940 251)  routing T_18_15.sp4_h_r_8 <X> T_18_15.sp4_v_t_45
 (18 11)  (946 251)  (946 251)  routing T_18_15.sp4_v_b_37 <X> T_18_15.lc_trk_g2_5
 (21 11)  (949 251)  (949 251)  routing T_18_15.sp4_v_t_26 <X> T_18_15.lc_trk_g2_7
 (28 11)  (956 251)  (956 251)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 251)  (957 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 251)  (958 251)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 251)  (959 251)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 251)  (960 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (964 251)  (964 251)  LC_5 Logic Functioning bit
 (37 11)  (965 251)  (965 251)  LC_5 Logic Functioning bit
 (38 11)  (966 251)  (966 251)  LC_5 Logic Functioning bit
 (39 11)  (967 251)  (967 251)  LC_5 Logic Functioning bit
 (41 11)  (969 251)  (969 251)  LC_5 Logic Functioning bit
 (42 11)  (970 251)  (970 251)  LC_5 Logic Functioning bit
 (43 11)  (971 251)  (971 251)  LC_5 Logic Functioning bit
 (48 11)  (976 251)  (976 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (942 252)  (942 252)  routing T_18_15.sp4_v_b_24 <X> T_18_15.lc_trk_g3_0
 (28 12)  (956 252)  (956 252)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 252)  (958 252)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 252)  (961 252)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 252)  (962 252)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (965 252)  (965 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (48 12)  (976 252)  (976 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (16 13)  (944 253)  (944 253)  routing T_18_15.sp4_v_b_24 <X> T_18_15.lc_trk_g3_0
 (17 13)  (945 253)  (945 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (950 253)  (950 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (953 253)  (953 253)  routing T_18_15.sp4_r_v_b_42 <X> T_18_15.lc_trk_g3_2
 (29 13)  (957 253)  (957 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 253)  (958 253)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (8 14)  (936 254)  (936 254)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_47
 (9 14)  (937 254)  (937 254)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_l_47
 (11 14)  (939 254)  (939 254)  routing T_18_15.sp4_h_r_5 <X> T_18_15.sp4_v_t_46
 (13 14)  (941 254)  (941 254)  routing T_18_15.sp4_h_r_5 <X> T_18_15.sp4_v_t_46
 (16 14)  (944 254)  (944 254)  routing T_18_15.sp4_v_b_37 <X> T_18_15.lc_trk_g3_5
 (17 14)  (945 254)  (945 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (946 254)  (946 254)  routing T_18_15.sp4_v_b_37 <X> T_18_15.lc_trk_g3_5
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 254)  (962 254)  routing T_18_15.lc_trk_g1_1 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 254)  (963 254)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.input_2_7
 (39 14)  (967 254)  (967 254)  LC_7 Logic Functioning bit
 (48 14)  (976 254)  (976 254)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (12 15)  (940 255)  (940 255)  routing T_18_15.sp4_h_r_5 <X> T_18_15.sp4_v_t_46
 (14 15)  (942 255)  (942 255)  routing T_18_15.tnl_op_4 <X> T_18_15.lc_trk_g3_4
 (15 15)  (943 255)  (943 255)  routing T_18_15.tnl_op_4 <X> T_18_15.lc_trk_g3_4
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (946 255)  (946 255)  routing T_18_15.sp4_v_b_37 <X> T_18_15.lc_trk_g3_5
 (32 15)  (960 255)  (960 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (961 255)  (961 255)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.input_2_7
 (35 15)  (963 255)  (963 255)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.input_2_7
 (39 15)  (967 255)  (967 255)  LC_7 Logic Functioning bit


LogicTile_19_15

 (5 0)  (987 240)  (987 240)  routing T_19_15.sp4_v_b_6 <X> T_19_15.sp4_h_r_0
 (27 0)  (1009 240)  (1009 240)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 240)  (1010 240)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 240)  (1011 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 240)  (1014 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 240)  (1016 240)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 240)  (1018 240)  LC_0 Logic Functioning bit
 (38 0)  (1020 240)  (1020 240)  LC_0 Logic Functioning bit
 (41 0)  (1023 240)  (1023 240)  LC_0 Logic Functioning bit
 (43 0)  (1025 240)  (1025 240)  LC_0 Logic Functioning bit
 (45 0)  (1027 240)  (1027 240)  LC_0 Logic Functioning bit
 (46 0)  (1028 240)  (1028 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (1030 240)  (1030 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (1035 240)  (1035 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (986 241)  (986 241)  routing T_19_15.sp4_v_b_6 <X> T_19_15.sp4_h_r_0
 (6 1)  (988 241)  (988 241)  routing T_19_15.sp4_v_b_6 <X> T_19_15.sp4_h_r_0
 (27 1)  (1009 241)  (1009 241)  routing T_19_15.lc_trk_g1_1 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 241)  (1011 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 241)  (1013 241)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (1019 241)  (1019 241)  LC_0 Logic Functioning bit
 (39 1)  (1021 241)  (1021 241)  LC_0 Logic Functioning bit
 (45 1)  (1027 241)  (1027 241)  LC_0 Logic Functioning bit
 (0 2)  (982 242)  (982 242)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (996 242)  (996 242)  routing T_19_15.sp4_h_l_1 <X> T_19_15.lc_trk_g0_4
 (28 2)  (1010 242)  (1010 242)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 242)  (1011 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (36 2)  (1018 242)  (1018 242)  LC_1 Logic Functioning bit
 (38 2)  (1020 242)  (1020 242)  LC_1 Logic Functioning bit
 (41 2)  (1023 242)  (1023 242)  LC_1 Logic Functioning bit
 (43 2)  (1025 242)  (1025 242)  LC_1 Logic Functioning bit
 (45 2)  (1027 242)  (1027 242)  LC_1 Logic Functioning bit
 (47 2)  (1029 242)  (1029 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (1034 242)  (1034 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (2 3)  (984 243)  (984 243)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (15 3)  (997 243)  (997 243)  routing T_19_15.sp4_h_l_1 <X> T_19_15.lc_trk_g0_4
 (16 3)  (998 243)  (998 243)  routing T_19_15.sp4_h_l_1 <X> T_19_15.lc_trk_g0_4
 (17 3)  (999 243)  (999 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (1008 243)  (1008 243)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 243)  (1009 243)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 243)  (1012 243)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 243)  (1014 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1015 243)  (1015 243)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.input_2_1
 (34 3)  (1016 243)  (1016 243)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.input_2_1
 (36 3)  (1018 243)  (1018 243)  LC_1 Logic Functioning bit
 (43 3)  (1025 243)  (1025 243)  LC_1 Logic Functioning bit
 (45 3)  (1027 243)  (1027 243)  LC_1 Logic Functioning bit
 (5 4)  (987 244)  (987 244)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_h_r_3
 (17 4)  (999 244)  (999 244)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1000 244)  (1000 244)  routing T_19_15.wire_logic_cluster/lc_1/out <X> T_19_15.lc_trk_g1_1
 (21 4)  (1003 244)  (1003 244)  routing T_19_15.wire_logic_cluster/lc_3/out <X> T_19_15.lc_trk_g1_3
 (22 4)  (1004 244)  (1004 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 244)  (1007 244)  routing T_19_15.lft_op_2 <X> T_19_15.lc_trk_g1_2
 (27 4)  (1009 244)  (1009 244)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 244)  (1010 244)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 244)  (1016 244)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 244)  (1018 244)  LC_2 Logic Functioning bit
 (38 4)  (1020 244)  (1020 244)  LC_2 Logic Functioning bit
 (41 4)  (1023 244)  (1023 244)  LC_2 Logic Functioning bit
 (43 4)  (1025 244)  (1025 244)  LC_2 Logic Functioning bit
 (45 4)  (1027 244)  (1027 244)  LC_2 Logic Functioning bit
 (46 4)  (1028 244)  (1028 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (1004 245)  (1004 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1006 245)  (1006 245)  routing T_19_15.lft_op_2 <X> T_19_15.lc_trk_g1_2
 (26 5)  (1008 245)  (1008 245)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 245)  (1009 245)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 245)  (1011 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 245)  (1013 245)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 245)  (1019 245)  LC_2 Logic Functioning bit
 (39 5)  (1021 245)  (1021 245)  LC_2 Logic Functioning bit
 (45 5)  (1027 245)  (1027 245)  LC_2 Logic Functioning bit
 (47 5)  (1029 245)  (1029 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (6 6)  (988 246)  (988 246)  routing T_19_15.sp4_v_b_0 <X> T_19_15.sp4_v_t_38
 (8 6)  (990 246)  (990 246)  routing T_19_15.sp4_v_t_41 <X> T_19_15.sp4_h_l_41
 (9 6)  (991 246)  (991 246)  routing T_19_15.sp4_v_t_41 <X> T_19_15.sp4_h_l_41
 (28 6)  (1010 246)  (1010 246)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 246)  (1011 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 246)  (1012 246)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (36 6)  (1018 246)  (1018 246)  LC_3 Logic Functioning bit
 (38 6)  (1020 246)  (1020 246)  LC_3 Logic Functioning bit
 (41 6)  (1023 246)  (1023 246)  LC_3 Logic Functioning bit
 (43 6)  (1025 246)  (1025 246)  LC_3 Logic Functioning bit
 (45 6)  (1027 246)  (1027 246)  LC_3 Logic Functioning bit
 (47 6)  (1029 246)  (1029 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (1030 246)  (1030 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (987 247)  (987 247)  routing T_19_15.sp4_v_b_0 <X> T_19_15.sp4_v_t_38
 (26 7)  (1008 247)  (1008 247)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 247)  (1009 247)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 247)  (1011 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 247)  (1014 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1015 247)  (1015 247)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.input_2_3
 (34 7)  (1016 247)  (1016 247)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.input_2_3
 (36 7)  (1018 247)  (1018 247)  LC_3 Logic Functioning bit
 (43 7)  (1025 247)  (1025 247)  LC_3 Logic Functioning bit
 (45 7)  (1027 247)  (1027 247)  LC_3 Logic Functioning bit
 (51 7)  (1033 247)  (1033 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (1035 247)  (1035 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (987 248)  (987 248)  routing T_19_15.sp4_v_t_43 <X> T_19_15.sp4_h_r_6
 (10 8)  (992 248)  (992 248)  routing T_19_15.sp4_v_t_39 <X> T_19_15.sp4_h_r_7
 (14 8)  (996 248)  (996 248)  routing T_19_15.sp4_h_l_21 <X> T_19_15.lc_trk_g2_0
 (25 8)  (1007 248)  (1007 248)  routing T_19_15.wire_logic_cluster/lc_2/out <X> T_19_15.lc_trk_g2_2
 (26 8)  (1008 248)  (1008 248)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 248)  (1009 248)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 248)  (1010 248)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 248)  (1011 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 248)  (1014 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 248)  (1016 248)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 248)  (1018 248)  LC_4 Logic Functioning bit
 (38 8)  (1020 248)  (1020 248)  LC_4 Logic Functioning bit
 (41 8)  (1023 248)  (1023 248)  LC_4 Logic Functioning bit
 (43 8)  (1025 248)  (1025 248)  LC_4 Logic Functioning bit
 (45 8)  (1027 248)  (1027 248)  LC_4 Logic Functioning bit
 (46 8)  (1028 248)  (1028 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (997 249)  (997 249)  routing T_19_15.sp4_h_l_21 <X> T_19_15.lc_trk_g2_0
 (16 9)  (998 249)  (998 249)  routing T_19_15.sp4_h_l_21 <X> T_19_15.lc_trk_g2_0
 (17 9)  (999 249)  (999 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (1004 249)  (1004 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (1009 249)  (1009 249)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 249)  (1010 249)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 249)  (1011 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 249)  (1013 249)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (1019 249)  (1019 249)  LC_4 Logic Functioning bit
 (39 9)  (1021 249)  (1021 249)  LC_4 Logic Functioning bit
 (45 9)  (1027 249)  (1027 249)  LC_4 Logic Functioning bit
 (51 9)  (1033 249)  (1033 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (996 250)  (996 250)  routing T_19_15.wire_logic_cluster/lc_4/out <X> T_19_15.lc_trk_g2_4
 (25 10)  (1007 250)  (1007 250)  routing T_19_15.wire_logic_cluster/lc_6/out <X> T_19_15.lc_trk_g2_6
 (31 10)  (1013 250)  (1013 250)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 250)  (1015 250)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 250)  (1018 250)  LC_5 Logic Functioning bit
 (37 10)  (1019 250)  (1019 250)  LC_5 Logic Functioning bit
 (38 10)  (1020 250)  (1020 250)  LC_5 Logic Functioning bit
 (45 10)  (1027 250)  (1027 250)  LC_5 Logic Functioning bit
 (47 10)  (1029 250)  (1029 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (1034 250)  (1034 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (11 11)  (993 251)  (993 251)  routing T_19_15.sp4_h_r_8 <X> T_19_15.sp4_h_l_45
 (17 11)  (999 251)  (999 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1004 251)  (1004 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1008 251)  (1008 251)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 251)  (1009 251)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 251)  (1011 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 251)  (1013 251)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 251)  (1014 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1015 251)  (1015 251)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.input_2_5
 (34 11)  (1016 251)  (1016 251)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.input_2_5
 (36 11)  (1018 251)  (1018 251)  LC_5 Logic Functioning bit
 (37 11)  (1019 251)  (1019 251)  LC_5 Logic Functioning bit
 (39 11)  (1021 251)  (1021 251)  LC_5 Logic Functioning bit
 (45 11)  (1027 251)  (1027 251)  LC_5 Logic Functioning bit
 (47 11)  (1029 251)  (1029 251)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (996 252)  (996 252)  routing T_19_15.bnl_op_0 <X> T_19_15.lc_trk_g3_0
 (26 12)  (1008 252)  (1008 252)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 252)  (1009 252)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 252)  (1010 252)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 252)  (1011 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 252)  (1014 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 252)  (1016 252)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 252)  (1018 252)  LC_6 Logic Functioning bit
 (38 12)  (1020 252)  (1020 252)  LC_6 Logic Functioning bit
 (41 12)  (1023 252)  (1023 252)  LC_6 Logic Functioning bit
 (43 12)  (1025 252)  (1025 252)  LC_6 Logic Functioning bit
 (45 12)  (1027 252)  (1027 252)  LC_6 Logic Functioning bit
 (47 12)  (1029 252)  (1029 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (996 253)  (996 253)  routing T_19_15.bnl_op_0 <X> T_19_15.lc_trk_g3_0
 (17 13)  (999 253)  (999 253)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 13)  (1008 253)  (1008 253)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 253)  (1009 253)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 253)  (1010 253)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 253)  (1011 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 253)  (1013 253)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (1019 253)  (1019 253)  LC_6 Logic Functioning bit
 (39 13)  (1021 253)  (1021 253)  LC_6 Logic Functioning bit
 (45 13)  (1027 253)  (1027 253)  LC_6 Logic Functioning bit
 (51 13)  (1033 253)  (1033 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (1035 253)  (1035 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 254)  (999 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1000 254)  (1000 254)  routing T_19_15.wire_logic_cluster/lc_5/out <X> T_19_15.lc_trk_g3_5
 (22 14)  (1004 254)  (1004 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1005 254)  (1005 254)  routing T_19_15.sp12_v_t_12 <X> T_19_15.lc_trk_g3_7
 (1 15)  (983 255)  (983 255)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (8 15)  (990 255)  (990 255)  routing T_19_15.sp4_h_r_10 <X> T_19_15.sp4_v_t_47
 (9 15)  (991 255)  (991 255)  routing T_19_15.sp4_h_r_10 <X> T_19_15.sp4_v_t_47
 (19 15)  (1001 255)  (1001 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_15

 (0 0)  (1036 240)  (1036 240)  Negative Clock bit

 (26 0)  (1062 240)  (1062 240)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (31 0)  (1067 240)  (1067 240)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 240)  (1068 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 240)  (1069 240)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 240)  (1070 240)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (41 0)  (1077 240)  (1077 240)  LC_0 Logic Functioning bit
 (43 0)  (1079 240)  (1079 240)  LC_0 Logic Functioning bit
 (45 0)  (1081 240)  (1081 240)  LC_0 Logic Functioning bit
 (28 1)  (1064 241)  (1064 241)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 241)  (1065 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (40 1)  (1076 241)  (1076 241)  LC_0 Logic Functioning bit
 (42 1)  (1078 241)  (1078 241)  LC_0 Logic Functioning bit
 (45 1)  (1081 241)  (1081 241)  LC_0 Logic Functioning bit
 (46 1)  (1082 241)  (1082 241)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (1083 241)  (1083 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1036 242)  (1036 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 242)  (1037 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 3)  (1047 243)  (1047 243)  routing T_20_15.sp4_h_r_2 <X> T_20_15.sp4_h_l_39
 (14 3)  (1050 243)  (1050 243)  routing T_20_15.sp4_r_v_b_28 <X> T_20_15.lc_trk_g0_4
 (17 3)  (1053 243)  (1053 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (9 5)  (1045 245)  (1045 245)  routing T_20_15.sp4_v_t_45 <X> T_20_15.sp4_v_b_4
 (10 5)  (1046 245)  (1046 245)  routing T_20_15.sp4_v_t_45 <X> T_20_15.sp4_v_b_4
 (11 6)  (1047 246)  (1047 246)  routing T_20_15.sp4_h_l_37 <X> T_20_15.sp4_v_t_40
 (11 7)  (1047 247)  (1047 247)  routing T_20_15.sp4_h_r_5 <X> T_20_15.sp4_h_l_40
 (5 8)  (1041 248)  (1041 248)  routing T_20_15.sp4_v_b_0 <X> T_20_15.sp4_h_r_6
 (12 8)  (1048 248)  (1048 248)  routing T_20_15.sp4_v_b_8 <X> T_20_15.sp4_h_r_8
 (4 9)  (1040 249)  (1040 249)  routing T_20_15.sp4_v_b_0 <X> T_20_15.sp4_h_r_6
 (5 9)  (1041 249)  (1041 249)  routing T_20_15.sp4_h_r_6 <X> T_20_15.sp4_v_b_6
 (6 9)  (1042 249)  (1042 249)  routing T_20_15.sp4_v_b_0 <X> T_20_15.sp4_h_r_6
 (8 9)  (1044 249)  (1044 249)  routing T_20_15.sp4_h_r_7 <X> T_20_15.sp4_v_b_7
 (11 9)  (1047 249)  (1047 249)  routing T_20_15.sp4_v_b_8 <X> T_20_15.sp4_h_r_8
 (14 10)  (1050 250)  (1050 250)  routing T_20_15.sp4_v_b_36 <X> T_20_15.lc_trk_g2_4
 (8 11)  (1044 251)  (1044 251)  routing T_20_15.sp4_h_r_7 <X> T_20_15.sp4_v_t_42
 (9 11)  (1045 251)  (1045 251)  routing T_20_15.sp4_h_r_7 <X> T_20_15.sp4_v_t_42
 (14 11)  (1050 251)  (1050 251)  routing T_20_15.sp4_v_b_36 <X> T_20_15.lc_trk_g2_4
 (16 11)  (1052 251)  (1052 251)  routing T_20_15.sp4_v_b_36 <X> T_20_15.lc_trk_g2_4
 (17 11)  (1053 251)  (1053 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (1 14)  (1037 254)  (1037 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (1045 254)  (1045 254)  routing T_20_15.sp4_h_r_7 <X> T_20_15.sp4_h_l_47
 (10 14)  (1046 254)  (1046 254)  routing T_20_15.sp4_h_r_7 <X> T_20_15.sp4_h_l_47
 (14 14)  (1050 254)  (1050 254)  routing T_20_15.sp4_h_r_44 <X> T_20_15.lc_trk_g3_4
 (1 15)  (1037 255)  (1037 255)  routing T_20_15.lc_trk_g0_4 <X> T_20_15.wire_logic_cluster/lc_7/s_r
 (5 15)  (1041 255)  (1041 255)  routing T_20_15.sp4_h_l_44 <X> T_20_15.sp4_v_t_44
 (14 15)  (1050 255)  (1050 255)  routing T_20_15.sp4_h_r_44 <X> T_20_15.lc_trk_g3_4
 (15 15)  (1051 255)  (1051 255)  routing T_20_15.sp4_h_r_44 <X> T_20_15.lc_trk_g3_4
 (16 15)  (1052 255)  (1052 255)  routing T_20_15.sp4_h_r_44 <X> T_20_15.lc_trk_g3_4
 (17 15)  (1053 255)  (1053 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_21_15

 (25 0)  (1115 240)  (1115 240)  routing T_21_15.sp4_h_r_10 <X> T_21_15.lc_trk_g0_2
 (27 0)  (1117 240)  (1117 240)  routing T_21_15.lc_trk_g1_2 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 240)  (1119 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 240)  (1121 240)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 240)  (1122 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 240)  (1123 240)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 240)  (1126 240)  LC_0 Logic Functioning bit
 (38 0)  (1128 240)  (1128 240)  LC_0 Logic Functioning bit
 (42 0)  (1132 240)  (1132 240)  LC_0 Logic Functioning bit
 (43 0)  (1133 240)  (1133 240)  LC_0 Logic Functioning bit
 (4 1)  (1094 241)  (1094 241)  routing T_21_15.sp4_h_l_41 <X> T_21_15.sp4_h_r_0
 (6 1)  (1096 241)  (1096 241)  routing T_21_15.sp4_h_l_41 <X> T_21_15.sp4_h_r_0
 (22 1)  (1112 241)  (1112 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1113 241)  (1113 241)  routing T_21_15.sp4_h_r_10 <X> T_21_15.lc_trk_g0_2
 (24 1)  (1114 241)  (1114 241)  routing T_21_15.sp4_h_r_10 <X> T_21_15.lc_trk_g0_2
 (26 1)  (1116 241)  (1116 241)  routing T_21_15.lc_trk_g0_2 <X> T_21_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 241)  (1119 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 241)  (1120 241)  routing T_21_15.lc_trk_g1_2 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 241)  (1121 241)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 241)  (1122 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1124 241)  (1124 241)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.input_2_0
 (35 1)  (1125 241)  (1125 241)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.input_2_0
 (36 1)  (1126 241)  (1126 241)  LC_0 Logic Functioning bit
 (37 1)  (1127 241)  (1127 241)  LC_0 Logic Functioning bit
 (38 1)  (1128 241)  (1128 241)  LC_0 Logic Functioning bit
 (39 1)  (1129 241)  (1129 241)  LC_0 Logic Functioning bit
 (42 1)  (1132 241)  (1132 241)  LC_0 Logic Functioning bit
 (43 1)  (1133 241)  (1133 241)  LC_0 Logic Functioning bit
 (0 2)  (1090 242)  (1090 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 242)  (1091 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1098 242)  (1098 242)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_36
 (11 2)  (1101 242)  (1101 242)  routing T_21_15.sp4_v_b_11 <X> T_21_15.sp4_v_t_39
 (16 2)  (1106 242)  (1106 242)  routing T_21_15.sp4_v_b_13 <X> T_21_15.lc_trk_g0_5
 (17 2)  (1107 242)  (1107 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1108 242)  (1108 242)  routing T_21_15.sp4_v_b_13 <X> T_21_15.lc_trk_g0_5
 (21 2)  (1111 242)  (1111 242)  routing T_21_15.bnr_op_7 <X> T_21_15.lc_trk_g0_7
 (22 2)  (1112 242)  (1112 242)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (1117 242)  (1117 242)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 242)  (1118 242)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 242)  (1119 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 242)  (1120 242)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 242)  (1121 242)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 242)  (1122 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 242)  (1123 242)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 242)  (1127 242)  LC_1 Logic Functioning bit
 (39 2)  (1129 242)  (1129 242)  LC_1 Logic Functioning bit
 (42 2)  (1132 242)  (1132 242)  LC_1 Logic Functioning bit
 (43 2)  (1133 242)  (1133 242)  LC_1 Logic Functioning bit
 (45 2)  (1135 242)  (1135 242)  LC_1 Logic Functioning bit
 (46 2)  (1136 242)  (1136 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (1140 242)  (1140 242)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1142 242)  (1142 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (5 3)  (1095 243)  (1095 243)  routing T_21_15.sp4_h_l_37 <X> T_21_15.sp4_v_t_37
 (12 3)  (1102 243)  (1102 243)  routing T_21_15.sp4_v_b_11 <X> T_21_15.sp4_v_t_39
 (14 3)  (1104 243)  (1104 243)  routing T_21_15.sp4_h_r_4 <X> T_21_15.lc_trk_g0_4
 (15 3)  (1105 243)  (1105 243)  routing T_21_15.sp4_h_r_4 <X> T_21_15.lc_trk_g0_4
 (16 3)  (1106 243)  (1106 243)  routing T_21_15.sp4_h_r_4 <X> T_21_15.lc_trk_g0_4
 (17 3)  (1107 243)  (1107 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (1108 243)  (1108 243)  routing T_21_15.sp4_v_b_13 <X> T_21_15.lc_trk_g0_5
 (21 3)  (1111 243)  (1111 243)  routing T_21_15.bnr_op_7 <X> T_21_15.lc_trk_g0_7
 (30 3)  (1120 243)  (1120 243)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (37 3)  (1127 243)  (1127 243)  LC_1 Logic Functioning bit
 (39 3)  (1129 243)  (1129 243)  LC_1 Logic Functioning bit
 (42 3)  (1132 243)  (1132 243)  LC_1 Logic Functioning bit
 (43 3)  (1133 243)  (1133 243)  LC_1 Logic Functioning bit
 (47 3)  (1137 243)  (1137 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (1141 243)  (1141 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (1143 243)  (1143 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (1090 244)  (1090 244)  routing T_21_15.lc_trk_g2_2 <X> T_21_15.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 244)  (1091 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (1098 244)  (1098 244)  routing T_21_15.sp4_v_b_10 <X> T_21_15.sp4_h_r_4
 (9 4)  (1099 244)  (1099 244)  routing T_21_15.sp4_v_b_10 <X> T_21_15.sp4_h_r_4
 (10 4)  (1100 244)  (1100 244)  routing T_21_15.sp4_v_b_10 <X> T_21_15.sp4_h_r_4
 (12 4)  (1102 244)  (1102 244)  routing T_21_15.sp4_v_b_11 <X> T_21_15.sp4_h_r_5
 (14 4)  (1104 244)  (1104 244)  routing T_21_15.lft_op_0 <X> T_21_15.lc_trk_g1_0
 (21 4)  (1111 244)  (1111 244)  routing T_21_15.wire_logic_cluster/lc_3/out <X> T_21_15.lc_trk_g1_3
 (22 4)  (1112 244)  (1112 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 244)  (1115 244)  routing T_21_15.wire_logic_cluster/lc_2/out <X> T_21_15.lc_trk_g1_2
 (26 4)  (1116 244)  (1116 244)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 244)  (1117 244)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 244)  (1118 244)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 244)  (1119 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 244)  (1121 244)  routing T_21_15.lc_trk_g0_7 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 244)  (1122 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 244)  (1126 244)  LC_2 Logic Functioning bit
 (38 4)  (1128 244)  (1128 244)  LC_2 Logic Functioning bit
 (1 5)  (1091 245)  (1091 245)  routing T_21_15.lc_trk_g2_2 <X> T_21_15.wire_logic_cluster/lc_7/cen
 (11 5)  (1101 245)  (1101 245)  routing T_21_15.sp4_v_b_11 <X> T_21_15.sp4_h_r_5
 (13 5)  (1103 245)  (1103 245)  routing T_21_15.sp4_v_b_11 <X> T_21_15.sp4_h_r_5
 (15 5)  (1105 245)  (1105 245)  routing T_21_15.lft_op_0 <X> T_21_15.lc_trk_g1_0
 (17 5)  (1107 245)  (1107 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (1112 245)  (1112 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (1117 245)  (1117 245)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 245)  (1118 245)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 245)  (1119 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 245)  (1120 245)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 245)  (1121 245)  routing T_21_15.lc_trk_g0_7 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 245)  (1126 245)  LC_2 Logic Functioning bit
 (37 5)  (1127 245)  (1127 245)  LC_2 Logic Functioning bit
 (38 5)  (1128 245)  (1128 245)  LC_2 Logic Functioning bit
 (39 5)  (1129 245)  (1129 245)  LC_2 Logic Functioning bit
 (15 6)  (1105 246)  (1105 246)  routing T_21_15.sp4_v_b_21 <X> T_21_15.lc_trk_g1_5
 (16 6)  (1106 246)  (1106 246)  routing T_21_15.sp4_v_b_21 <X> T_21_15.lc_trk_g1_5
 (17 6)  (1107 246)  (1107 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (1116 246)  (1116 246)  routing T_21_15.lc_trk_g0_7 <X> T_21_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 246)  (1117 246)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 246)  (1118 246)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 246)  (1119 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 246)  (1122 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 246)  (1123 246)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 246)  (1124 246)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 246)  (1126 246)  LC_3 Logic Functioning bit
 (38 6)  (1128 246)  (1128 246)  LC_3 Logic Functioning bit
 (40 6)  (1130 246)  (1130 246)  LC_3 Logic Functioning bit
 (41 6)  (1131 246)  (1131 246)  LC_3 Logic Functioning bit
 (42 6)  (1132 246)  (1132 246)  LC_3 Logic Functioning bit
 (43 6)  (1133 246)  (1133 246)  LC_3 Logic Functioning bit
 (26 7)  (1116 247)  (1116 247)  routing T_21_15.lc_trk_g0_7 <X> T_21_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 247)  (1119 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 247)  (1120 247)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_3/in_1
 (37 7)  (1127 247)  (1127 247)  LC_3 Logic Functioning bit
 (39 7)  (1129 247)  (1129 247)  LC_3 Logic Functioning bit
 (41 7)  (1131 247)  (1131 247)  LC_3 Logic Functioning bit
 (43 7)  (1133 247)  (1133 247)  LC_3 Logic Functioning bit
 (4 8)  (1094 248)  (1094 248)  routing T_21_15.sp4_h_l_37 <X> T_21_15.sp4_v_b_6
 (5 8)  (1095 248)  (1095 248)  routing T_21_15.sp4_h_l_38 <X> T_21_15.sp4_h_r_6
 (6 8)  (1096 248)  (1096 248)  routing T_21_15.sp4_h_l_37 <X> T_21_15.sp4_v_b_6
 (15 8)  (1105 248)  (1105 248)  routing T_21_15.sp4_h_r_25 <X> T_21_15.lc_trk_g2_1
 (16 8)  (1106 248)  (1106 248)  routing T_21_15.sp4_h_r_25 <X> T_21_15.lc_trk_g2_1
 (17 8)  (1107 248)  (1107 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (1116 248)  (1116 248)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (1119 248)  (1119 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 248)  (1120 248)  routing T_21_15.lc_trk_g0_5 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 248)  (1121 248)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 248)  (1122 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 248)  (1123 248)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 248)  (1124 248)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 248)  (1125 248)  routing T_21_15.lc_trk_g0_4 <X> T_21_15.input_2_4
 (36 8)  (1126 248)  (1126 248)  LC_4 Logic Functioning bit
 (43 8)  (1133 248)  (1133 248)  LC_4 Logic Functioning bit
 (52 8)  (1142 248)  (1142 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (1094 249)  (1094 249)  routing T_21_15.sp4_h_l_38 <X> T_21_15.sp4_h_r_6
 (5 9)  (1095 249)  (1095 249)  routing T_21_15.sp4_h_l_37 <X> T_21_15.sp4_v_b_6
 (18 9)  (1108 249)  (1108 249)  routing T_21_15.sp4_h_r_25 <X> T_21_15.lc_trk_g2_1
 (22 9)  (1112 249)  (1112 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1115 249)  (1115 249)  routing T_21_15.sp4_r_v_b_34 <X> T_21_15.lc_trk_g2_2
 (26 9)  (1116 249)  (1116 249)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 249)  (1118 249)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 249)  (1119 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 249)  (1121 249)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 249)  (1122 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (1127 249)  (1127 249)  LC_4 Logic Functioning bit
 (39 9)  (1129 249)  (1129 249)  LC_4 Logic Functioning bit
 (42 9)  (1132 249)  (1132 249)  LC_4 Logic Functioning bit
 (48 9)  (1138 249)  (1138 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (1094 250)  (1094 250)  routing T_21_15.sp4_v_b_10 <X> T_21_15.sp4_v_t_43
 (6 10)  (1096 250)  (1096 250)  routing T_21_15.sp4_v_b_10 <X> T_21_15.sp4_v_t_43
 (12 10)  (1102 250)  (1102 250)  routing T_21_15.sp4_v_t_39 <X> T_21_15.sp4_h_l_45
 (22 10)  (1112 250)  (1112 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (1117 250)  (1117 250)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 250)  (1118 250)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 250)  (1119 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 250)  (1120 250)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 250)  (1122 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 250)  (1123 250)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 250)  (1124 250)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (42 10)  (1132 250)  (1132 250)  LC_5 Logic Functioning bit
 (46 10)  (1136 250)  (1136 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (1141 250)  (1141 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (1101 251)  (1101 251)  routing T_21_15.sp4_v_t_39 <X> T_21_15.sp4_h_l_45
 (13 11)  (1103 251)  (1103 251)  routing T_21_15.sp4_v_t_39 <X> T_21_15.sp4_h_l_45
 (15 11)  (1105 251)  (1105 251)  routing T_21_15.tnr_op_4 <X> T_21_15.lc_trk_g2_4
 (17 11)  (1107 251)  (1107 251)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (1111 251)  (1111 251)  routing T_21_15.sp4_r_v_b_39 <X> T_21_15.lc_trk_g2_7
 (22 11)  (1112 251)  (1112 251)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1114 251)  (1114 251)  routing T_21_15.tnr_op_6 <X> T_21_15.lc_trk_g2_6
 (27 11)  (1117 251)  (1117 251)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 251)  (1118 251)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 251)  (1119 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (1122 251)  (1122 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1124 251)  (1124 251)  routing T_21_15.lc_trk_g1_0 <X> T_21_15.input_2_5
 (12 12)  (1102 252)  (1102 252)  routing T_21_15.sp4_v_b_11 <X> T_21_15.sp4_h_r_11
 (17 12)  (1107 252)  (1107 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 252)  (1108 252)  routing T_21_15.wire_logic_cluster/lc_1/out <X> T_21_15.lc_trk_g3_1
 (22 12)  (1112 252)  (1112 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1115 252)  (1115 252)  routing T_21_15.sp12_v_t_1 <X> T_21_15.lc_trk_g3_2
 (26 12)  (1116 252)  (1116 252)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (32 12)  (1122 252)  (1122 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 252)  (1123 252)  routing T_21_15.lc_trk_g2_1 <X> T_21_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 252)  (1127 252)  LC_6 Logic Functioning bit
 (50 12)  (1140 252)  (1140 252)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (1101 253)  (1101 253)  routing T_21_15.sp4_v_b_11 <X> T_21_15.sp4_h_r_11
 (14 13)  (1104 253)  (1104 253)  routing T_21_15.sp4_r_v_b_40 <X> T_21_15.lc_trk_g3_0
 (17 13)  (1107 253)  (1107 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (1111 253)  (1111 253)  routing T_21_15.sp4_r_v_b_43 <X> T_21_15.lc_trk_g3_3
 (22 13)  (1112 253)  (1112 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (1114 253)  (1114 253)  routing T_21_15.sp12_v_t_1 <X> T_21_15.lc_trk_g3_2
 (25 13)  (1115 253)  (1115 253)  routing T_21_15.sp12_v_t_1 <X> T_21_15.lc_trk_g3_2
 (27 13)  (1117 253)  (1117 253)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 253)  (1119 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (1126 253)  (1126 253)  LC_6 Logic Functioning bit
 (15 14)  (1105 254)  (1105 254)  routing T_21_15.sp4_h_l_24 <X> T_21_15.lc_trk_g3_5
 (16 14)  (1106 254)  (1106 254)  routing T_21_15.sp4_h_l_24 <X> T_21_15.lc_trk_g3_5
 (17 14)  (1107 254)  (1107 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1108 254)  (1108 254)  routing T_21_15.sp4_h_l_24 <X> T_21_15.lc_trk_g3_5
 (21 14)  (1111 254)  (1111 254)  routing T_21_15.sp4_v_t_26 <X> T_21_15.lc_trk_g3_7
 (22 14)  (1112 254)  (1112 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1113 254)  (1113 254)  routing T_21_15.sp4_v_t_26 <X> T_21_15.lc_trk_g3_7
 (25 14)  (1115 254)  (1115 254)  routing T_21_15.wire_logic_cluster/lc_6/out <X> T_21_15.lc_trk_g3_6
 (26 14)  (1116 254)  (1116 254)  routing T_21_15.lc_trk_g0_5 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (1119 254)  (1119 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 254)  (1120 254)  routing T_21_15.lc_trk_g0_4 <X> T_21_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 254)  (1121 254)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 254)  (1122 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 254)  (1123 254)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 254)  (1126 254)  LC_7 Logic Functioning bit
 (38 14)  (1128 254)  (1128 254)  LC_7 Logic Functioning bit
 (50 14)  (1140 254)  (1140 254)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (1111 255)  (1111 255)  routing T_21_15.sp4_v_t_26 <X> T_21_15.lc_trk_g3_7
 (22 15)  (1112 255)  (1112 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (1119 255)  (1119 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 255)  (1121 255)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 255)  (1126 255)  LC_7 Logic Functioning bit
 (37 15)  (1127 255)  (1127 255)  LC_7 Logic Functioning bit
 (38 15)  (1128 255)  (1128 255)  LC_7 Logic Functioning bit
 (48 15)  (1138 255)  (1138 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (1141 255)  (1141 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_22_15

 (5 0)  (1149 240)  (1149 240)  routing T_22_15.sp4_v_b_0 <X> T_22_15.sp4_h_r_0
 (26 0)  (1170 240)  (1170 240)  routing T_22_15.lc_trk_g0_4 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 240)  (1173 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 240)  (1174 240)  routing T_22_15.lc_trk_g0_5 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 240)  (1175 240)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 240)  (1176 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 240)  (1178 240)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 240)  (1180 240)  LC_0 Logic Functioning bit
 (38 0)  (1182 240)  (1182 240)  LC_0 Logic Functioning bit
 (39 0)  (1183 240)  (1183 240)  LC_0 Logic Functioning bit
 (6 1)  (1150 241)  (1150 241)  routing T_22_15.sp4_v_b_0 <X> T_22_15.sp4_h_r_0
 (10 1)  (1154 241)  (1154 241)  routing T_22_15.sp4_h_r_8 <X> T_22_15.sp4_v_b_1
 (29 1)  (1173 241)  (1173 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 241)  (1175 241)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 241)  (1176 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1177 241)  (1177 241)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.input_2_0
 (34 1)  (1178 241)  (1178 241)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.input_2_0
 (35 1)  (1179 241)  (1179 241)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.input_2_0
 (36 1)  (1180 241)  (1180 241)  LC_0 Logic Functioning bit
 (37 1)  (1181 241)  (1181 241)  LC_0 Logic Functioning bit
 (38 1)  (1182 241)  (1182 241)  LC_0 Logic Functioning bit
 (39 1)  (1183 241)  (1183 241)  LC_0 Logic Functioning bit
 (8 2)  (1152 242)  (1152 242)  routing T_22_15.sp4_v_t_36 <X> T_22_15.sp4_h_l_36
 (9 2)  (1153 242)  (1153 242)  routing T_22_15.sp4_v_t_36 <X> T_22_15.sp4_h_l_36
 (11 2)  (1155 242)  (1155 242)  routing T_22_15.sp4_h_l_44 <X> T_22_15.sp4_v_t_39
 (14 2)  (1158 242)  (1158 242)  routing T_22_15.wire_logic_cluster/lc_4/out <X> T_22_15.lc_trk_g0_4
 (15 2)  (1159 242)  (1159 242)  routing T_22_15.sp4_h_r_13 <X> T_22_15.lc_trk_g0_5
 (16 2)  (1160 242)  (1160 242)  routing T_22_15.sp4_h_r_13 <X> T_22_15.lc_trk_g0_5
 (17 2)  (1161 242)  (1161 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1162 242)  (1162 242)  routing T_22_15.sp4_h_r_13 <X> T_22_15.lc_trk_g0_5
 (22 2)  (1166 242)  (1166 242)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1168 242)  (1168 242)  routing T_22_15.bot_op_7 <X> T_22_15.lc_trk_g0_7
 (26 2)  (1170 242)  (1170 242)  routing T_22_15.lc_trk_g0_5 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (1171 242)  (1171 242)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 242)  (1172 242)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 242)  (1173 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 242)  (1174 242)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 242)  (1175 242)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 242)  (1176 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 242)  (1178 242)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 242)  (1180 242)  LC_1 Logic Functioning bit
 (50 2)  (1194 242)  (1194 242)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (1149 243)  (1149 243)  routing T_22_15.sp4_h_l_37 <X> T_22_15.sp4_v_t_37
 (17 3)  (1161 243)  (1161 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (1173 243)  (1173 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 243)  (1174 243)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (1175 243)  (1175 243)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 243)  (1180 243)  LC_1 Logic Functioning bit
 (37 3)  (1181 243)  (1181 243)  LC_1 Logic Functioning bit
 (51 3)  (1195 243)  (1195 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (1148 244)  (1148 244)  routing T_22_15.sp4_h_l_44 <X> T_22_15.sp4_v_b_3
 (6 4)  (1150 244)  (1150 244)  routing T_22_15.sp4_h_l_44 <X> T_22_15.sp4_v_b_3
 (14 4)  (1158 244)  (1158 244)  routing T_22_15.wire_logic_cluster/lc_0/out <X> T_22_15.lc_trk_g1_0
 (29 4)  (1173 244)  (1173 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 244)  (1174 244)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 244)  (1175 244)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 244)  (1176 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 244)  (1177 244)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (1181 244)  (1181 244)  LC_2 Logic Functioning bit
 (39 4)  (1183 244)  (1183 244)  LC_2 Logic Functioning bit
 (40 4)  (1184 244)  (1184 244)  LC_2 Logic Functioning bit
 (41 4)  (1185 244)  (1185 244)  LC_2 Logic Functioning bit
 (42 4)  (1186 244)  (1186 244)  LC_2 Logic Functioning bit
 (43 4)  (1187 244)  (1187 244)  LC_2 Logic Functioning bit
 (4 5)  (1148 245)  (1148 245)  routing T_22_15.sp4_h_l_42 <X> T_22_15.sp4_h_r_3
 (5 5)  (1149 245)  (1149 245)  routing T_22_15.sp4_h_l_44 <X> T_22_15.sp4_v_b_3
 (6 5)  (1150 245)  (1150 245)  routing T_22_15.sp4_h_l_42 <X> T_22_15.sp4_h_r_3
 (8 5)  (1152 245)  (1152 245)  routing T_22_15.sp4_h_r_4 <X> T_22_15.sp4_v_b_4
 (17 5)  (1161 245)  (1161 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1166 245)  (1166 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (28 5)  (1172 245)  (1172 245)  routing T_22_15.lc_trk_g2_0 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 245)  (1173 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 245)  (1174 245)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 245)  (1175 245)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 245)  (1176 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1177 245)  (1177 245)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.input_2_2
 (34 5)  (1178 245)  (1178 245)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.input_2_2
 (35 5)  (1179 245)  (1179 245)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.input_2_2
 (36 5)  (1180 245)  (1180 245)  LC_2 Logic Functioning bit
 (37 5)  (1181 245)  (1181 245)  LC_2 Logic Functioning bit
 (39 5)  (1183 245)  (1183 245)  LC_2 Logic Functioning bit
 (40 5)  (1184 245)  (1184 245)  LC_2 Logic Functioning bit
 (42 5)  (1186 245)  (1186 245)  LC_2 Logic Functioning bit
 (43 5)  (1187 245)  (1187 245)  LC_2 Logic Functioning bit
 (4 6)  (1148 246)  (1148 246)  routing T_22_15.sp4_v_b_7 <X> T_22_15.sp4_v_t_38
 (6 6)  (1150 246)  (1150 246)  routing T_22_15.sp4_v_b_7 <X> T_22_15.sp4_v_t_38
 (15 6)  (1159 246)  (1159 246)  routing T_22_15.sp4_h_r_13 <X> T_22_15.lc_trk_g1_5
 (16 6)  (1160 246)  (1160 246)  routing T_22_15.sp4_h_r_13 <X> T_22_15.lc_trk_g1_5
 (17 6)  (1161 246)  (1161 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1162 246)  (1162 246)  routing T_22_15.sp4_h_r_13 <X> T_22_15.lc_trk_g1_5
 (21 6)  (1165 246)  (1165 246)  routing T_22_15.wire_logic_cluster/lc_7/out <X> T_22_15.lc_trk_g1_7
 (22 6)  (1166 246)  (1166 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1171 246)  (1171 246)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 246)  (1172 246)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 246)  (1173 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 246)  (1175 246)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 246)  (1176 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 246)  (1177 246)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 246)  (1181 246)  LC_3 Logic Functioning bit
 (38 6)  (1182 246)  (1182 246)  LC_3 Logic Functioning bit
 (39 6)  (1183 246)  (1183 246)  LC_3 Logic Functioning bit
 (41 6)  (1185 246)  (1185 246)  LC_3 Logic Functioning bit
 (42 6)  (1186 246)  (1186 246)  LC_3 Logic Functioning bit
 (43 6)  (1187 246)  (1187 246)  LC_3 Logic Functioning bit
 (8 7)  (1152 247)  (1152 247)  routing T_22_15.sp4_h_r_4 <X> T_22_15.sp4_v_t_41
 (9 7)  (1153 247)  (1153 247)  routing T_22_15.sp4_h_r_4 <X> T_22_15.sp4_v_t_41
 (22 7)  (1166 247)  (1166 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1168 247)  (1168 247)  routing T_22_15.bot_op_6 <X> T_22_15.lc_trk_g1_6
 (28 7)  (1172 247)  (1172 247)  routing T_22_15.lc_trk_g2_1 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 247)  (1173 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1176 247)  (1176 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1177 247)  (1177 247)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.input_2_3
 (34 7)  (1178 247)  (1178 247)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.input_2_3
 (36 7)  (1180 247)  (1180 247)  LC_3 Logic Functioning bit
 (37 7)  (1181 247)  (1181 247)  LC_3 Logic Functioning bit
 (38 7)  (1182 247)  (1182 247)  LC_3 Logic Functioning bit
 (40 7)  (1184 247)  (1184 247)  LC_3 Logic Functioning bit
 (41 7)  (1185 247)  (1185 247)  LC_3 Logic Functioning bit
 (42 7)  (1186 247)  (1186 247)  LC_3 Logic Functioning bit
 (51 7)  (1195 247)  (1195 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (13 8)  (1157 248)  (1157 248)  routing T_22_15.sp4_h_l_45 <X> T_22_15.sp4_v_b_8
 (17 8)  (1161 248)  (1161 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (1166 248)  (1166 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1167 248)  (1167 248)  routing T_22_15.sp4_v_t_30 <X> T_22_15.lc_trk_g2_3
 (24 8)  (1168 248)  (1168 248)  routing T_22_15.sp4_v_t_30 <X> T_22_15.lc_trk_g2_3
 (25 8)  (1169 248)  (1169 248)  routing T_22_15.sp4_h_r_42 <X> T_22_15.lc_trk_g2_2
 (29 8)  (1173 248)  (1173 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 248)  (1174 248)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 248)  (1175 248)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 248)  (1176 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 248)  (1177 248)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 248)  (1180 248)  LC_4 Logic Functioning bit
 (38 8)  (1182 248)  (1182 248)  LC_4 Logic Functioning bit
 (40 8)  (1184 248)  (1184 248)  LC_4 Logic Functioning bit
 (41 8)  (1185 248)  (1185 248)  LC_4 Logic Functioning bit
 (42 8)  (1186 248)  (1186 248)  LC_4 Logic Functioning bit
 (43 8)  (1187 248)  (1187 248)  LC_4 Logic Functioning bit
 (12 9)  (1156 249)  (1156 249)  routing T_22_15.sp4_h_l_45 <X> T_22_15.sp4_v_b_8
 (14 9)  (1158 249)  (1158 249)  routing T_22_15.sp4_h_r_24 <X> T_22_15.lc_trk_g2_0
 (15 9)  (1159 249)  (1159 249)  routing T_22_15.sp4_h_r_24 <X> T_22_15.lc_trk_g2_0
 (16 9)  (1160 249)  (1160 249)  routing T_22_15.sp4_h_r_24 <X> T_22_15.lc_trk_g2_0
 (17 9)  (1161 249)  (1161 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (1162 249)  (1162 249)  routing T_22_15.sp4_r_v_b_33 <X> T_22_15.lc_trk_g2_1
 (22 9)  (1166 249)  (1166 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1167 249)  (1167 249)  routing T_22_15.sp4_h_r_42 <X> T_22_15.lc_trk_g2_2
 (24 9)  (1168 249)  (1168 249)  routing T_22_15.sp4_h_r_42 <X> T_22_15.lc_trk_g2_2
 (25 9)  (1169 249)  (1169 249)  routing T_22_15.sp4_h_r_42 <X> T_22_15.lc_trk_g2_2
 (30 9)  (1174 249)  (1174 249)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 249)  (1175 249)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 249)  (1180 249)  LC_4 Logic Functioning bit
 (38 9)  (1182 249)  (1182 249)  LC_4 Logic Functioning bit
 (40 9)  (1184 249)  (1184 249)  LC_4 Logic Functioning bit
 (41 9)  (1185 249)  (1185 249)  LC_4 Logic Functioning bit
 (42 9)  (1186 249)  (1186 249)  LC_4 Logic Functioning bit
 (43 9)  (1187 249)  (1187 249)  LC_4 Logic Functioning bit
 (9 10)  (1153 250)  (1153 250)  routing T_22_15.sp4_h_r_4 <X> T_22_15.sp4_h_l_42
 (10 10)  (1154 250)  (1154 250)  routing T_22_15.sp4_h_r_4 <X> T_22_15.sp4_h_l_42
 (11 10)  (1155 250)  (1155 250)  routing T_22_15.sp4_h_l_38 <X> T_22_15.sp4_v_t_45
 (14 10)  (1158 250)  (1158 250)  routing T_22_15.rgt_op_4 <X> T_22_15.lc_trk_g2_4
 (22 10)  (1166 250)  (1166 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1167 250)  (1167 250)  routing T_22_15.sp4_h_r_31 <X> T_22_15.lc_trk_g2_7
 (24 10)  (1168 250)  (1168 250)  routing T_22_15.sp4_h_r_31 <X> T_22_15.lc_trk_g2_7
 (27 10)  (1171 250)  (1171 250)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 250)  (1172 250)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 250)  (1173 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 250)  (1174 250)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 250)  (1176 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 250)  (1177 250)  routing T_22_15.lc_trk_g2_0 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 250)  (1180 250)  LC_5 Logic Functioning bit
 (37 10)  (1181 250)  (1181 250)  LC_5 Logic Functioning bit
 (38 10)  (1182 250)  (1182 250)  LC_5 Logic Functioning bit
 (40 10)  (1184 250)  (1184 250)  LC_5 Logic Functioning bit
 (41 10)  (1185 250)  (1185 250)  LC_5 Logic Functioning bit
 (42 10)  (1186 250)  (1186 250)  LC_5 Logic Functioning bit
 (43 10)  (1187 250)  (1187 250)  LC_5 Logic Functioning bit
 (50 10)  (1194 250)  (1194 250)  Cascade bit: LH_LC05_inmux02_5

 (10 11)  (1154 251)  (1154 251)  routing T_22_15.sp4_h_l_39 <X> T_22_15.sp4_v_t_42
 (15 11)  (1159 251)  (1159 251)  routing T_22_15.rgt_op_4 <X> T_22_15.lc_trk_g2_4
 (17 11)  (1161 251)  (1161 251)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (1165 251)  (1165 251)  routing T_22_15.sp4_h_r_31 <X> T_22_15.lc_trk_g2_7
 (26 11)  (1170 251)  (1170 251)  routing T_22_15.lc_trk_g2_3 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 251)  (1172 251)  routing T_22_15.lc_trk_g2_3 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 251)  (1173 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (1180 251)  (1180 251)  LC_5 Logic Functioning bit
 (37 11)  (1181 251)  (1181 251)  LC_5 Logic Functioning bit
 (38 11)  (1182 251)  (1182 251)  LC_5 Logic Functioning bit
 (39 11)  (1183 251)  (1183 251)  LC_5 Logic Functioning bit
 (40 11)  (1184 251)  (1184 251)  LC_5 Logic Functioning bit
 (41 11)  (1185 251)  (1185 251)  LC_5 Logic Functioning bit
 (42 11)  (1186 251)  (1186 251)  LC_5 Logic Functioning bit
 (43 11)  (1187 251)  (1187 251)  LC_5 Logic Functioning bit
 (10 12)  (1154 252)  (1154 252)  routing T_22_15.sp4_v_t_40 <X> T_22_15.sp4_h_r_10
 (11 12)  (1155 252)  (1155 252)  routing T_22_15.sp4_h_l_40 <X> T_22_15.sp4_v_b_11
 (13 12)  (1157 252)  (1157 252)  routing T_22_15.sp4_h_l_40 <X> T_22_15.sp4_v_b_11
 (14 12)  (1158 252)  (1158 252)  routing T_22_15.sp4_v_b_24 <X> T_22_15.lc_trk_g3_0
 (15 12)  (1159 252)  (1159 252)  routing T_22_15.tnr_op_1 <X> T_22_15.lc_trk_g3_1
 (17 12)  (1161 252)  (1161 252)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (1166 252)  (1166 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1167 252)  (1167 252)  routing T_22_15.sp4_v_t_30 <X> T_22_15.lc_trk_g3_3
 (24 12)  (1168 252)  (1168 252)  routing T_22_15.sp4_v_t_30 <X> T_22_15.lc_trk_g3_3
 (25 12)  (1169 252)  (1169 252)  routing T_22_15.wire_logic_cluster/lc_2/out <X> T_22_15.lc_trk_g3_2
 (26 12)  (1170 252)  (1170 252)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 252)  (1171 252)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 252)  (1172 252)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 252)  (1173 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 252)  (1176 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 252)  (1178 252)  routing T_22_15.lc_trk_g1_0 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 252)  (1180 252)  LC_6 Logic Functioning bit
 (50 12)  (1194 252)  (1194 252)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (1196 252)  (1196 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (12 13)  (1156 253)  (1156 253)  routing T_22_15.sp4_h_l_40 <X> T_22_15.sp4_v_b_11
 (16 13)  (1160 253)  (1160 253)  routing T_22_15.sp4_v_b_24 <X> T_22_15.lc_trk_g3_0
 (17 13)  (1161 253)  (1161 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (1166 253)  (1166 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (1171 253)  (1171 253)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 253)  (1173 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 253)  (1174 253)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (1180 253)  (1180 253)  LC_6 Logic Functioning bit
 (37 13)  (1181 253)  (1181 253)  LC_6 Logic Functioning bit
 (4 14)  (1148 254)  (1148 254)  routing T_22_15.sp4_h_r_3 <X> T_22_15.sp4_v_t_44
 (6 14)  (1150 254)  (1150 254)  routing T_22_15.sp4_h_r_3 <X> T_22_15.sp4_v_t_44
 (15 14)  (1159 254)  (1159 254)  routing T_22_15.sp12_v_t_2 <X> T_22_15.lc_trk_g3_5
 (17 14)  (1161 254)  (1161 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1162 254)  (1162 254)  routing T_22_15.sp12_v_t_2 <X> T_22_15.lc_trk_g3_5
 (21 14)  (1165 254)  (1165 254)  routing T_22_15.rgt_op_7 <X> T_22_15.lc_trk_g3_7
 (22 14)  (1166 254)  (1166 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1168 254)  (1168 254)  routing T_22_15.rgt_op_7 <X> T_22_15.lc_trk_g3_7
 (28 14)  (1172 254)  (1172 254)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 254)  (1173 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 254)  (1176 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 254)  (1177 254)  routing T_22_15.lc_trk_g2_0 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 254)  (1180 254)  LC_7 Logic Functioning bit
 (38 14)  (1182 254)  (1182 254)  LC_7 Logic Functioning bit
 (40 14)  (1184 254)  (1184 254)  LC_7 Logic Functioning bit
 (41 14)  (1185 254)  (1185 254)  LC_7 Logic Functioning bit
 (42 14)  (1186 254)  (1186 254)  LC_7 Logic Functioning bit
 (43 14)  (1187 254)  (1187 254)  LC_7 Logic Functioning bit
 (5 15)  (1149 255)  (1149 255)  routing T_22_15.sp4_h_r_3 <X> T_22_15.sp4_v_t_44
 (18 15)  (1162 255)  (1162 255)  routing T_22_15.sp12_v_t_2 <X> T_22_15.lc_trk_g3_5
 (26 15)  (1170 255)  (1170 255)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 255)  (1171 255)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 255)  (1173 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 255)  (1174 255)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (1180 255)  (1180 255)  LC_7 Logic Functioning bit
 (37 15)  (1181 255)  (1181 255)  LC_7 Logic Functioning bit
 (38 15)  (1182 255)  (1182 255)  LC_7 Logic Functioning bit
 (39 15)  (1183 255)  (1183 255)  LC_7 Logic Functioning bit
 (40 15)  (1184 255)  (1184 255)  LC_7 Logic Functioning bit
 (41 15)  (1185 255)  (1185 255)  LC_7 Logic Functioning bit
 (42 15)  (1186 255)  (1186 255)  LC_7 Logic Functioning bit
 (43 15)  (1187 255)  (1187 255)  LC_7 Logic Functioning bit


LogicTile_23_15

 (28 0)  (1226 240)  (1226 240)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 240)  (1227 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 240)  (1228 240)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 240)  (1229 240)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 240)  (1230 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 240)  (1231 240)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (28 1)  (1226 241)  (1226 241)  routing T_23_15.lc_trk_g2_0 <X> T_23_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 241)  (1227 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 241)  (1228 241)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (41 1)  (1239 241)  (1239 241)  LC_0 Logic Functioning bit
 (43 1)  (1241 241)  (1241 241)  LC_0 Logic Functioning bit
 (0 2)  (1198 242)  (1198 242)  routing T_23_15.glb_netwk_6 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 242)  (1199 242)  routing T_23_15.glb_netwk_6 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 242)  (1200 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1206 242)  (1206 242)  routing T_23_15.sp4_v_t_36 <X> T_23_15.sp4_h_l_36
 (9 2)  (1207 242)  (1207 242)  routing T_23_15.sp4_v_t_36 <X> T_23_15.sp4_h_l_36
 (25 2)  (1223 242)  (1223 242)  routing T_23_15.sp4_v_b_6 <X> T_23_15.lc_trk_g0_6
 (28 2)  (1226 242)  (1226 242)  routing T_23_15.lc_trk_g2_0 <X> T_23_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 242)  (1227 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 242)  (1230 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 242)  (1231 242)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 242)  (1234 242)  LC_1 Logic Functioning bit
 (38 2)  (1236 242)  (1236 242)  LC_1 Logic Functioning bit
 (40 2)  (1238 242)  (1238 242)  LC_1 Logic Functioning bit
 (41 2)  (1239 242)  (1239 242)  LC_1 Logic Functioning bit
 (42 2)  (1240 242)  (1240 242)  LC_1 Logic Functioning bit
 (43 2)  (1241 242)  (1241 242)  LC_1 Logic Functioning bit
 (48 2)  (1246 242)  (1246 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (1 3)  (1199 243)  (1199 243)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (12 3)  (1210 243)  (1210 243)  routing T_23_15.sp4_h_l_39 <X> T_23_15.sp4_v_t_39
 (22 3)  (1220 243)  (1220 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1221 243)  (1221 243)  routing T_23_15.sp4_v_b_6 <X> T_23_15.lc_trk_g0_6
 (31 3)  (1229 243)  (1229 243)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 243)  (1234 243)  LC_1 Logic Functioning bit
 (38 3)  (1236 243)  (1236 243)  LC_1 Logic Functioning bit
 (40 3)  (1238 243)  (1238 243)  LC_1 Logic Functioning bit
 (41 3)  (1239 243)  (1239 243)  LC_1 Logic Functioning bit
 (42 3)  (1240 243)  (1240 243)  LC_1 Logic Functioning bit
 (43 3)  (1241 243)  (1241 243)  LC_1 Logic Functioning bit
 (47 3)  (1245 243)  (1245 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1246 243)  (1246 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (1212 244)  (1212 244)  routing T_23_15.wire_logic_cluster/lc_0/out <X> T_23_15.lc_trk_g1_0
 (15 4)  (1213 244)  (1213 244)  routing T_23_15.top_op_1 <X> T_23_15.lc_trk_g1_1
 (17 4)  (1215 244)  (1215 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (1224 244)  (1224 244)  routing T_23_15.lc_trk_g0_6 <X> T_23_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (1226 244)  (1226 244)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 244)  (1227 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 244)  (1228 244)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 244)  (1229 244)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 244)  (1230 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 244)  (1231 244)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (1235 244)  (1235 244)  LC_2 Logic Functioning bit
 (42 4)  (1240 244)  (1240 244)  LC_2 Logic Functioning bit
 (17 5)  (1215 245)  (1215 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (1216 245)  (1216 245)  routing T_23_15.top_op_1 <X> T_23_15.lc_trk_g1_1
 (26 5)  (1224 245)  (1224 245)  routing T_23_15.lc_trk_g0_6 <X> T_23_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 245)  (1227 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 245)  (1228 245)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (1230 245)  (1230 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1231 245)  (1231 245)  routing T_23_15.lc_trk_g2_0 <X> T_23_15.input_2_2
 (39 5)  (1237 245)  (1237 245)  LC_2 Logic Functioning bit
 (11 6)  (1209 246)  (1209 246)  routing T_23_15.sp4_h_l_37 <X> T_23_15.sp4_v_t_40
 (14 6)  (1212 246)  (1212 246)  routing T_23_15.wire_logic_cluster/lc_4/out <X> T_23_15.lc_trk_g1_4
 (15 6)  (1213 246)  (1213 246)  routing T_23_15.sp4_h_r_13 <X> T_23_15.lc_trk_g1_5
 (16 6)  (1214 246)  (1214 246)  routing T_23_15.sp4_h_r_13 <X> T_23_15.lc_trk_g1_5
 (17 6)  (1215 246)  (1215 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1216 246)  (1216 246)  routing T_23_15.sp4_h_r_13 <X> T_23_15.lc_trk_g1_5
 (28 6)  (1226 246)  (1226 246)  routing T_23_15.lc_trk_g2_4 <X> T_23_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 246)  (1227 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 246)  (1228 246)  routing T_23_15.lc_trk_g2_4 <X> T_23_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 246)  (1230 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 246)  (1231 246)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 246)  (1234 246)  LC_3 Logic Functioning bit
 (38 6)  (1236 246)  (1236 246)  LC_3 Logic Functioning bit
 (39 6)  (1237 246)  (1237 246)  LC_3 Logic Functioning bit
 (40 6)  (1238 246)  (1238 246)  LC_3 Logic Functioning bit
 (41 6)  (1239 246)  (1239 246)  LC_3 Logic Functioning bit
 (42 6)  (1240 246)  (1240 246)  LC_3 Logic Functioning bit
 (43 6)  (1241 246)  (1241 246)  LC_3 Logic Functioning bit
 (50 6)  (1248 246)  (1248 246)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (1203 247)  (1203 247)  routing T_23_15.sp4_h_l_38 <X> T_23_15.sp4_v_t_38
 (17 7)  (1215 247)  (1215 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (1225 247)  (1225 247)  routing T_23_15.lc_trk_g1_0 <X> T_23_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 247)  (1227 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 247)  (1229 247)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 247)  (1234 247)  LC_3 Logic Functioning bit
 (38 7)  (1236 247)  (1236 247)  LC_3 Logic Functioning bit
 (39 7)  (1237 247)  (1237 247)  LC_3 Logic Functioning bit
 (41 7)  (1239 247)  (1239 247)  LC_3 Logic Functioning bit
 (43 7)  (1241 247)  (1241 247)  LC_3 Logic Functioning bit
 (2 8)  (1200 248)  (1200 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 8)  (1202 248)  (1202 248)  routing T_23_15.sp4_h_l_43 <X> T_23_15.sp4_v_b_6
 (11 8)  (1209 248)  (1209 248)  routing T_23_15.sp4_v_t_40 <X> T_23_15.sp4_v_b_8
 (25 8)  (1223 248)  (1223 248)  routing T_23_15.sp4_h_r_42 <X> T_23_15.lc_trk_g2_2
 (26 8)  (1224 248)  (1224 248)  routing T_23_15.lc_trk_g1_5 <X> T_23_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 248)  (1225 248)  routing T_23_15.lc_trk_g1_4 <X> T_23_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 248)  (1227 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 248)  (1228 248)  routing T_23_15.lc_trk_g1_4 <X> T_23_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 248)  (1229 248)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 248)  (1230 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 248)  (1231 248)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 248)  (1232 248)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 248)  (1234 248)  LC_4 Logic Functioning bit
 (38 8)  (1236 248)  (1236 248)  LC_4 Logic Functioning bit
 (41 8)  (1239 248)  (1239 248)  LC_4 Logic Functioning bit
 (43 8)  (1241 248)  (1241 248)  LC_4 Logic Functioning bit
 (45 8)  (1243 248)  (1243 248)  LC_4 Logic Functioning bit
 (5 9)  (1203 249)  (1203 249)  routing T_23_15.sp4_h_l_43 <X> T_23_15.sp4_v_b_6
 (12 9)  (1210 249)  (1210 249)  routing T_23_15.sp4_v_t_40 <X> T_23_15.sp4_v_b_8
 (15 9)  (1213 249)  (1213 249)  routing T_23_15.sp4_v_t_29 <X> T_23_15.lc_trk_g2_0
 (16 9)  (1214 249)  (1214 249)  routing T_23_15.sp4_v_t_29 <X> T_23_15.lc_trk_g2_0
 (17 9)  (1215 249)  (1215 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (1220 249)  (1220 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1221 249)  (1221 249)  routing T_23_15.sp4_h_r_42 <X> T_23_15.lc_trk_g2_2
 (24 9)  (1222 249)  (1222 249)  routing T_23_15.sp4_h_r_42 <X> T_23_15.lc_trk_g2_2
 (25 9)  (1223 249)  (1223 249)  routing T_23_15.sp4_h_r_42 <X> T_23_15.lc_trk_g2_2
 (27 9)  (1225 249)  (1225 249)  routing T_23_15.lc_trk_g1_5 <X> T_23_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 249)  (1227 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 249)  (1229 249)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (1235 249)  (1235 249)  LC_4 Logic Functioning bit
 (39 9)  (1237 249)  (1237 249)  LC_4 Logic Functioning bit
 (41 9)  (1239 249)  (1239 249)  LC_4 Logic Functioning bit
 (43 9)  (1241 249)  (1241 249)  LC_4 Logic Functioning bit
 (2 10)  (1200 250)  (1200 250)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (12 10)  (1210 250)  (1210 250)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_h_l_45
 (15 10)  (1213 250)  (1213 250)  routing T_23_15.sp4_h_l_24 <X> T_23_15.lc_trk_g2_5
 (16 10)  (1214 250)  (1214 250)  routing T_23_15.sp4_h_l_24 <X> T_23_15.lc_trk_g2_5
 (17 10)  (1215 250)  (1215 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1216 250)  (1216 250)  routing T_23_15.sp4_h_l_24 <X> T_23_15.lc_trk_g2_5
 (21 10)  (1219 250)  (1219 250)  routing T_23_15.bnl_op_7 <X> T_23_15.lc_trk_g2_7
 (22 10)  (1220 250)  (1220 250)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (1224 250)  (1224 250)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (1226 250)  (1226 250)  routing T_23_15.lc_trk_g2_0 <X> T_23_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 250)  (1227 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 250)  (1230 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 250)  (1232 250)  routing T_23_15.lc_trk_g1_1 <X> T_23_15.wire_logic_cluster/lc_5/in_3
 (11 11)  (1209 251)  (1209 251)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_h_l_45
 (14 11)  (1212 251)  (1212 251)  routing T_23_15.tnl_op_4 <X> T_23_15.lc_trk_g2_4
 (15 11)  (1213 251)  (1213 251)  routing T_23_15.tnl_op_4 <X> T_23_15.lc_trk_g2_4
 (17 11)  (1215 251)  (1215 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (1219 251)  (1219 251)  routing T_23_15.bnl_op_7 <X> T_23_15.lc_trk_g2_7
 (28 11)  (1226 251)  (1226 251)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 251)  (1227 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (1235 251)  (1235 251)  LC_5 Logic Functioning bit
 (39 11)  (1237 251)  (1237 251)  LC_5 Logic Functioning bit
 (31 12)  (1229 252)  (1229 252)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 252)  (1230 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 252)  (1231 252)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 252)  (1234 252)  LC_6 Logic Functioning bit
 (37 12)  (1235 252)  (1235 252)  LC_6 Logic Functioning bit
 (38 12)  (1236 252)  (1236 252)  LC_6 Logic Functioning bit
 (39 12)  (1237 252)  (1237 252)  LC_6 Logic Functioning bit
 (41 12)  (1239 252)  (1239 252)  LC_6 Logic Functioning bit
 (43 12)  (1241 252)  (1241 252)  LC_6 Logic Functioning bit
 (28 13)  (1226 253)  (1226 253)  routing T_23_15.lc_trk_g2_0 <X> T_23_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 253)  (1227 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (1234 253)  (1234 253)  LC_6 Logic Functioning bit
 (37 13)  (1235 253)  (1235 253)  LC_6 Logic Functioning bit
 (38 13)  (1236 253)  (1236 253)  LC_6 Logic Functioning bit
 (39 13)  (1237 253)  (1237 253)  LC_6 Logic Functioning bit
 (40 13)  (1238 253)  (1238 253)  LC_6 Logic Functioning bit
 (42 13)  (1240 253)  (1240 253)  LC_6 Logic Functioning bit
 (4 14)  (1202 254)  (1202 254)  routing T_23_15.sp4_v_b_9 <X> T_23_15.sp4_v_t_44
 (26 14)  (1224 254)  (1224 254)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (1226 254)  (1226 254)  routing T_23_15.lc_trk_g2_0 <X> T_23_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 254)  (1227 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 254)  (1230 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 254)  (1231 254)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 254)  (1233 254)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.input_2_7
 (38 14)  (1236 254)  (1236 254)  LC_7 Logic Functioning bit
 (39 14)  (1237 254)  (1237 254)  LC_7 Logic Functioning bit
 (40 14)  (1238 254)  (1238 254)  LC_7 Logic Functioning bit
 (41 14)  (1239 254)  (1239 254)  LC_7 Logic Functioning bit
 (43 14)  (1241 254)  (1241 254)  LC_7 Logic Functioning bit
 (8 15)  (1206 255)  (1206 255)  routing T_23_15.sp4_h_r_4 <X> T_23_15.sp4_v_t_47
 (9 15)  (1207 255)  (1207 255)  routing T_23_15.sp4_h_r_4 <X> T_23_15.sp4_v_t_47
 (10 15)  (1208 255)  (1208 255)  routing T_23_15.sp4_h_r_4 <X> T_23_15.sp4_v_t_47
 (22 15)  (1220 255)  (1220 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1221 255)  (1221 255)  routing T_23_15.sp4_h_r_30 <X> T_23_15.lc_trk_g3_6
 (24 15)  (1222 255)  (1222 255)  routing T_23_15.sp4_h_r_30 <X> T_23_15.lc_trk_g3_6
 (25 15)  (1223 255)  (1223 255)  routing T_23_15.sp4_h_r_30 <X> T_23_15.lc_trk_g3_6
 (28 15)  (1226 255)  (1226 255)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 255)  (1227 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 255)  (1229 255)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (1230 255)  (1230 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1231 255)  (1231 255)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.input_2_7
 (35 15)  (1233 255)  (1233 255)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.input_2_7
 (36 15)  (1234 255)  (1234 255)  LC_7 Logic Functioning bit
 (38 15)  (1236 255)  (1236 255)  LC_7 Logic Functioning bit
 (39 15)  (1237 255)  (1237 255)  LC_7 Logic Functioning bit
 (40 15)  (1238 255)  (1238 255)  LC_7 Logic Functioning bit
 (41 15)  (1239 255)  (1239 255)  LC_7 Logic Functioning bit
 (42 15)  (1240 255)  (1240 255)  LC_7 Logic Functioning bit
 (43 15)  (1241 255)  (1241 255)  LC_7 Logic Functioning bit


LogicTile_24_15

 (26 0)  (1278 240)  (1278 240)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (1280 240)  (1280 240)  routing T_24_15.lc_trk_g2_5 <X> T_24_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 240)  (1281 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 240)  (1282 240)  routing T_24_15.lc_trk_g2_5 <X> T_24_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 240)  (1284 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 240)  (1285 240)  routing T_24_15.lc_trk_g3_0 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 240)  (1286 240)  routing T_24_15.lc_trk_g3_0 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 240)  (1288 240)  LC_0 Logic Functioning bit
 (37 0)  (1289 240)  (1289 240)  LC_0 Logic Functioning bit
 (38 0)  (1290 240)  (1290 240)  LC_0 Logic Functioning bit
 (39 0)  (1291 240)  (1291 240)  LC_0 Logic Functioning bit
 (41 0)  (1293 240)  (1293 240)  LC_0 Logic Functioning bit
 (43 0)  (1295 240)  (1295 240)  LC_0 Logic Functioning bit
 (45 0)  (1297 240)  (1297 240)  LC_0 Logic Functioning bit
 (52 0)  (1304 240)  (1304 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (1280 241)  (1280 241)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 241)  (1281 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1288 241)  (1288 241)  LC_0 Logic Functioning bit
 (38 1)  (1290 241)  (1290 241)  LC_0 Logic Functioning bit
 (45 1)  (1297 241)  (1297 241)  LC_0 Logic Functioning bit
 (51 1)  (1303 241)  (1303 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1252 242)  (1252 242)  routing T_24_15.lc_trk_g2_0 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 242)  (1254 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (1254 243)  (1254 243)  routing T_24_15.lc_trk_g2_0 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (5 3)  (1257 243)  (1257 243)  routing T_24_15.sp4_h_l_37 <X> T_24_15.sp4_v_t_37
 (10 3)  (1262 243)  (1262 243)  routing T_24_15.sp4_h_l_45 <X> T_24_15.sp4_v_t_36
 (13 3)  (1265 243)  (1265 243)  routing T_24_15.sp4_v_b_9 <X> T_24_15.sp4_h_l_39
 (10 4)  (1262 244)  (1262 244)  routing T_24_15.sp4_v_t_46 <X> T_24_15.sp4_h_r_4
 (12 6)  (1264 246)  (1264 246)  routing T_24_15.sp4_v_t_40 <X> T_24_15.sp4_h_l_40
 (11 7)  (1263 247)  (1263 247)  routing T_24_15.sp4_v_t_40 <X> T_24_15.sp4_h_l_40
 (14 8)  (1266 248)  (1266 248)  routing T_24_15.sp4_h_r_40 <X> T_24_15.lc_trk_g2_0
 (14 9)  (1266 249)  (1266 249)  routing T_24_15.sp4_h_r_40 <X> T_24_15.lc_trk_g2_0
 (15 9)  (1267 249)  (1267 249)  routing T_24_15.sp4_h_r_40 <X> T_24_15.lc_trk_g2_0
 (16 9)  (1268 249)  (1268 249)  routing T_24_15.sp4_h_r_40 <X> T_24_15.lc_trk_g2_0
 (17 9)  (1269 249)  (1269 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (16 10)  (1268 250)  (1268 250)  routing T_24_15.sp4_v_t_16 <X> T_24_15.lc_trk_g2_5
 (17 10)  (1269 250)  (1269 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1270 250)  (1270 250)  routing T_24_15.sp4_v_t_16 <X> T_24_15.lc_trk_g2_5
 (8 11)  (1260 251)  (1260 251)  routing T_24_15.sp4_h_l_42 <X> T_24_15.sp4_v_t_42
 (17 11)  (1269 251)  (1269 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (12 13)  (1264 253)  (1264 253)  routing T_24_15.sp4_h_r_11 <X> T_24_15.sp4_v_b_11
 (16 13)  (1268 253)  (1268 253)  routing T_24_15.sp12_v_b_8 <X> T_24_15.lc_trk_g3_0
 (17 13)  (1269 253)  (1269 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (1252 254)  (1252 254)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 254)  (1253 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (1268 254)  (1268 254)  routing T_24_15.sp12_v_b_21 <X> T_24_15.lc_trk_g3_5
 (17 14)  (1269 254)  (1269 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (1252 255)  (1252 255)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 255)  (1253 255)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_7/s_r
 (18 15)  (1270 255)  (1270 255)  routing T_24_15.sp12_v_b_21 <X> T_24_15.lc_trk_g3_5


RAM_Tile_25_15

 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 2)  (1315 242)  (1315 242)  routing T_25_15.sp4_v_b_1 <X> T_25_15.sp4_h_l_36
 (14 3)  (1320 243)  (1320 243)  routing T_25_15.sp12_h_r_20 <X> T_25_15.lc_trk_g0_4
 (16 3)  (1322 243)  (1322 243)  routing T_25_15.sp12_h_r_20 <X> T_25_15.lc_trk_g0_4
 (17 3)  (1323 243)  (1323 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (27 4)  (1333 244)  (1333 244)  routing T_25_15.lc_trk_g3_0 <X> T_25_15.wire_bram/ram/WDATA_13
 (28 4)  (1334 244)  (1334 244)  routing T_25_15.lc_trk_g3_0 <X> T_25_15.wire_bram/ram/WDATA_13
 (29 4)  (1335 244)  (1335 244)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_13
 (38 4)  (1344 244)  (1344 244)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (3 7)  (1309 247)  (1309 247)  routing T_25_15.sp12_h_l_23 <X> T_25_15.sp12_v_t_23
 (10 7)  (1316 247)  (1316 247)  routing T_25_15.sp4_h_l_46 <X> T_25_15.sp4_v_t_41
 (21 10)  (1327 250)  (1327 250)  routing T_25_15.sp4_h_r_47 <X> T_25_15.lc_trk_g2_7
 (22 10)  (1328 250)  (1328 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 250)  (1329 250)  routing T_25_15.sp4_h_r_47 <X> T_25_15.lc_trk_g2_7
 (24 10)  (1330 250)  (1330 250)  routing T_25_15.sp4_h_r_47 <X> T_25_15.lc_trk_g2_7
 (21 11)  (1327 251)  (1327 251)  routing T_25_15.sp4_h_r_47 <X> T_25_15.lc_trk_g2_7
 (2 12)  (1308 252)  (1308 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (28 12)  (1334 252)  (1334 252)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.wire_bram/ram/WDATA_9
 (29 12)  (1335 252)  (1335 252)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_9
 (30 12)  (1336 252)  (1336 252)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.wire_bram/ram/WDATA_9
 (14 13)  (1320 253)  (1320 253)  routing T_25_15.sp12_v_b_16 <X> T_25_15.lc_trk_g3_0
 (16 13)  (1322 253)  (1322 253)  routing T_25_15.sp12_v_b_16 <X> T_25_15.lc_trk_g3_0
 (17 13)  (1323 253)  (1323 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (30 13)  (1336 253)  (1336 253)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.wire_bram/ram/WDATA_9
 (37 13)  (1343 253)  (1343 253)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_9 sp4_h_r_28
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g0_4 <X> T_25_15.wire_bram/ram/RE


LogicTile_26_15

 (26 2)  (1374 242)  (1374 242)  routing T_26_15.lc_trk_g3_4 <X> T_26_15.wire_logic_cluster/lc_1/in_0
 (31 2)  (1379 242)  (1379 242)  routing T_26_15.lc_trk_g2_4 <X> T_26_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1380 242)  (1380 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1381 242)  (1381 242)  routing T_26_15.lc_trk_g2_4 <X> T_26_15.wire_logic_cluster/lc_1/in_3
 (41 2)  (1389 242)  (1389 242)  LC_1 Logic Functioning bit
 (43 2)  (1391 242)  (1391 242)  LC_1 Logic Functioning bit
 (48 2)  (1396 242)  (1396 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (27 3)  (1375 243)  (1375 243)  routing T_26_15.lc_trk_g3_4 <X> T_26_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1376 243)  (1376 243)  routing T_26_15.lc_trk_g3_4 <X> T_26_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1377 243)  (1377 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (40 3)  (1388 243)  (1388 243)  LC_1 Logic Functioning bit
 (42 3)  (1390 243)  (1390 243)  LC_1 Logic Functioning bit
 (14 10)  (1362 250)  (1362 250)  routing T_26_15.sp4_v_b_36 <X> T_26_15.lc_trk_g2_4
 (14 11)  (1362 251)  (1362 251)  routing T_26_15.sp4_v_b_36 <X> T_26_15.lc_trk_g2_4
 (16 11)  (1364 251)  (1364 251)  routing T_26_15.sp4_v_b_36 <X> T_26_15.lc_trk_g2_4
 (17 11)  (1365 251)  (1365 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (4 12)  (1352 252)  (1352 252)  routing T_26_15.sp4_h_l_44 <X> T_26_15.sp4_v_b_9
 (26 12)  (1374 252)  (1374 252)  routing T_26_15.lc_trk_g2_4 <X> T_26_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (1375 252)  (1375 252)  routing T_26_15.lc_trk_g3_6 <X> T_26_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1376 252)  (1376 252)  routing T_26_15.lc_trk_g3_6 <X> T_26_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 252)  (1377 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1378 252)  (1378 252)  routing T_26_15.lc_trk_g3_6 <X> T_26_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1379 252)  (1379 252)  routing T_26_15.lc_trk_g3_4 <X> T_26_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 252)  (1380 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1381 252)  (1381 252)  routing T_26_15.lc_trk_g3_4 <X> T_26_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1382 252)  (1382 252)  routing T_26_15.lc_trk_g3_4 <X> T_26_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1384 252)  (1384 252)  LC_6 Logic Functioning bit
 (38 12)  (1386 252)  (1386 252)  LC_6 Logic Functioning bit
 (41 12)  (1389 252)  (1389 252)  LC_6 Logic Functioning bit
 (43 12)  (1391 252)  (1391 252)  LC_6 Logic Functioning bit
 (51 12)  (1399 252)  (1399 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (1353 253)  (1353 253)  routing T_26_15.sp4_h_l_44 <X> T_26_15.sp4_v_b_9
 (28 13)  (1376 253)  (1376 253)  routing T_26_15.lc_trk_g2_4 <X> T_26_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 253)  (1377 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1378 253)  (1378 253)  routing T_26_15.lc_trk_g3_6 <X> T_26_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (1385 253)  (1385 253)  LC_6 Logic Functioning bit
 (39 13)  (1387 253)  (1387 253)  LC_6 Logic Functioning bit
 (41 13)  (1389 253)  (1389 253)  LC_6 Logic Functioning bit
 (43 13)  (1391 253)  (1391 253)  LC_6 Logic Functioning bit
 (25 14)  (1373 254)  (1373 254)  routing T_26_15.wire_logic_cluster/lc_6/out <X> T_26_15.lc_trk_g3_6
 (14 15)  (1362 255)  (1362 255)  routing T_26_15.sp4_h_l_17 <X> T_26_15.lc_trk_g3_4
 (15 15)  (1363 255)  (1363 255)  routing T_26_15.sp4_h_l_17 <X> T_26_15.lc_trk_g3_4
 (16 15)  (1364 255)  (1364 255)  routing T_26_15.sp4_h_l_17 <X> T_26_15.lc_trk_g3_4
 (17 15)  (1365 255)  (1365 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (1370 255)  (1370 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


IO_Tile_33_15

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


LogicTile_1_14

 (12 9)  (30 233)  (30 233)  routing T_1_14.sp4_h_r_8 <X> T_1_14.sp4_v_b_8


LogicTile_5_14

 (11 11)  (245 235)  (245 235)  routing T_5_14.sp4_h_r_0 <X> T_5_14.sp4_h_l_45
 (13 11)  (247 235)  (247 235)  routing T_5_14.sp4_h_r_0 <X> T_5_14.sp4_h_l_45


LogicTile_6_14

 (14 1)  (302 225)  (302 225)  routing T_6_14.top_op_0 <X> T_6_14.lc_trk_g0_0
 (15 1)  (303 225)  (303 225)  routing T_6_14.top_op_0 <X> T_6_14.lc_trk_g0_0
 (17 1)  (305 225)  (305 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (310 225)  (310 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (312 225)  (312 225)  routing T_6_14.top_op_2 <X> T_6_14.lc_trk_g0_2
 (25 1)  (313 225)  (313 225)  routing T_6_14.top_op_2 <X> T_6_14.lc_trk_g0_2
 (0 2)  (288 226)  (288 226)  routing T_6_14.glb_netwk_6 <X> T_6_14.wire_logic_cluster/lc_7/clk
 (1 2)  (289 226)  (289 226)  routing T_6_14.glb_netwk_6 <X> T_6_14.wire_logic_cluster/lc_7/clk
 (2 2)  (290 226)  (290 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (303 228)  (303 228)  routing T_6_14.sp4_h_r_1 <X> T_6_14.lc_trk_g1_1
 (16 4)  (304 228)  (304 228)  routing T_6_14.sp4_h_r_1 <X> T_6_14.lc_trk_g1_1
 (17 4)  (305 228)  (305 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (306 229)  (306 229)  routing T_6_14.sp4_h_r_1 <X> T_6_14.lc_trk_g1_1
 (14 6)  (302 230)  (302 230)  routing T_6_14.bnr_op_4 <X> T_6_14.lc_trk_g1_4
 (21 6)  (309 230)  (309 230)  routing T_6_14.wire_logic_cluster/lc_7/out <X> T_6_14.lc_trk_g1_7
 (22 6)  (310 230)  (310 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 7)  (302 231)  (302 231)  routing T_6_14.bnr_op_4 <X> T_6_14.lc_trk_g1_4
 (17 7)  (305 231)  (305 231)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 8)  (315 232)  (315 232)  routing T_6_14.lc_trk_g3_2 <X> T_6_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 232)  (316 232)  routing T_6_14.lc_trk_g3_2 <X> T_6_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 232)  (317 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 232)  (319 232)  routing T_6_14.lc_trk_g1_4 <X> T_6_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 232)  (320 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 232)  (322 232)  routing T_6_14.lc_trk_g1_4 <X> T_6_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 232)  (324 232)  LC_4 Logic Functioning bit
 (38 8)  (326 232)  (326 232)  LC_4 Logic Functioning bit
 (43 8)  (331 232)  (331 232)  LC_4 Logic Functioning bit
 (29 9)  (317 233)  (317 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 233)  (318 233)  routing T_6_14.lc_trk_g3_2 <X> T_6_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 233)  (320 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (323 233)  (323 233)  routing T_6_14.lc_trk_g0_2 <X> T_6_14.input_2_4
 (36 9)  (324 233)  (324 233)  LC_4 Logic Functioning bit
 (39 9)  (327 233)  (327 233)  LC_4 Logic Functioning bit
 (43 9)  (331 233)  (331 233)  LC_4 Logic Functioning bit
 (13 13)  (301 237)  (301 237)  routing T_6_14.sp4_v_t_43 <X> T_6_14.sp4_h_r_11
 (22 13)  (310 237)  (310 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (313 237)  (313 237)  routing T_6_14.sp4_r_v_b_42 <X> T_6_14.lc_trk_g3_2
 (27 14)  (315 238)  (315 238)  routing T_6_14.lc_trk_g1_7 <X> T_6_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 238)  (317 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 238)  (318 238)  routing T_6_14.lc_trk_g1_7 <X> T_6_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 238)  (320 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 238)  (322 238)  routing T_6_14.lc_trk_g1_1 <X> T_6_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (325 238)  (325 238)  LC_7 Logic Functioning bit
 (39 14)  (327 238)  (327 238)  LC_7 Logic Functioning bit
 (45 14)  (333 238)  (333 238)  LC_7 Logic Functioning bit
 (47 14)  (335 238)  (335 238)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (30 15)  (318 239)  (318 239)  routing T_6_14.lc_trk_g1_7 <X> T_6_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (325 239)  (325 239)  LC_7 Logic Functioning bit
 (39 15)  (327 239)  (327 239)  LC_7 Logic Functioning bit
 (52 15)  (340 239)  (340 239)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (341 239)  (341 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_7_14

 (21 0)  (363 224)  (363 224)  routing T_7_14.sp4_h_r_19 <X> T_7_14.lc_trk_g0_3
 (22 0)  (364 224)  (364 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (365 224)  (365 224)  routing T_7_14.sp4_h_r_19 <X> T_7_14.lc_trk_g0_3
 (24 0)  (366 224)  (366 224)  routing T_7_14.sp4_h_r_19 <X> T_7_14.lc_trk_g0_3
 (27 0)  (369 224)  (369 224)  routing T_7_14.lc_trk_g3_0 <X> T_7_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 224)  (370 224)  routing T_7_14.lc_trk_g3_0 <X> T_7_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 224)  (371 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 224)  (373 224)  routing T_7_14.lc_trk_g1_4 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 224)  (374 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 224)  (376 224)  routing T_7_14.lc_trk_g1_4 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (38 0)  (380 224)  (380 224)  LC_0 Logic Functioning bit
 (41 0)  (383 224)  (383 224)  LC_0 Logic Functioning bit
 (43 0)  (385 224)  (385 224)  LC_0 Logic Functioning bit
 (45 0)  (387 224)  (387 224)  LC_0 Logic Functioning bit
 (46 0)  (388 224)  (388 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (363 225)  (363 225)  routing T_7_14.sp4_h_r_19 <X> T_7_14.lc_trk_g0_3
 (22 1)  (364 225)  (364 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (365 225)  (365 225)  routing T_7_14.sp12_h_r_10 <X> T_7_14.lc_trk_g0_2
 (26 1)  (368 225)  (368 225)  routing T_7_14.lc_trk_g3_3 <X> T_7_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 225)  (369 225)  routing T_7_14.lc_trk_g3_3 <X> T_7_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 225)  (370 225)  routing T_7_14.lc_trk_g3_3 <X> T_7_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 225)  (371 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 225)  (374 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (375 225)  (375 225)  routing T_7_14.lc_trk_g3_1 <X> T_7_14.input_2_0
 (34 1)  (376 225)  (376 225)  routing T_7_14.lc_trk_g3_1 <X> T_7_14.input_2_0
 (36 1)  (378 225)  (378 225)  LC_0 Logic Functioning bit
 (37 1)  (379 225)  (379 225)  LC_0 Logic Functioning bit
 (38 1)  (380 225)  (380 225)  LC_0 Logic Functioning bit
 (41 1)  (383 225)  (383 225)  LC_0 Logic Functioning bit
 (43 1)  (385 225)  (385 225)  LC_0 Logic Functioning bit
 (0 2)  (342 226)  (342 226)  routing T_7_14.lc_trk_g2_0 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (2 2)  (344 226)  (344 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (26 2)  (368 226)  (368 226)  routing T_7_14.lc_trk_g1_4 <X> T_7_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 226)  (369 226)  routing T_7_14.lc_trk_g3_1 <X> T_7_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 226)  (370 226)  routing T_7_14.lc_trk_g3_1 <X> T_7_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 226)  (371 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 226)  (374 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 226)  (375 226)  routing T_7_14.lc_trk_g3_3 <X> T_7_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 226)  (376 226)  routing T_7_14.lc_trk_g3_3 <X> T_7_14.wire_logic_cluster/lc_1/in_3
 (41 2)  (383 226)  (383 226)  LC_1 Logic Functioning bit
 (43 2)  (385 226)  (385 226)  LC_1 Logic Functioning bit
 (45 2)  (387 226)  (387 226)  LC_1 Logic Functioning bit
 (2 3)  (344 227)  (344 227)  routing T_7_14.lc_trk_g2_0 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (14 3)  (356 227)  (356 227)  routing T_7_14.sp4_h_r_4 <X> T_7_14.lc_trk_g0_4
 (15 3)  (357 227)  (357 227)  routing T_7_14.sp4_h_r_4 <X> T_7_14.lc_trk_g0_4
 (16 3)  (358 227)  (358 227)  routing T_7_14.sp4_h_r_4 <X> T_7_14.lc_trk_g0_4
 (17 3)  (359 227)  (359 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (369 227)  (369 227)  routing T_7_14.lc_trk_g1_4 <X> T_7_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 227)  (371 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 227)  (373 227)  routing T_7_14.lc_trk_g3_3 <X> T_7_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 227)  (378 227)  LC_1 Logic Functioning bit
 (37 3)  (379 227)  (379 227)  LC_1 Logic Functioning bit
 (38 3)  (380 227)  (380 227)  LC_1 Logic Functioning bit
 (39 3)  (381 227)  (381 227)  LC_1 Logic Functioning bit
 (41 3)  (383 227)  (383 227)  LC_1 Logic Functioning bit
 (43 3)  (385 227)  (385 227)  LC_1 Logic Functioning bit
 (1 4)  (343 228)  (343 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (357 228)  (357 228)  routing T_7_14.sp4_h_r_1 <X> T_7_14.lc_trk_g1_1
 (16 4)  (358 228)  (358 228)  routing T_7_14.sp4_h_r_1 <X> T_7_14.lc_trk_g1_1
 (17 4)  (359 228)  (359 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (364 228)  (364 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (366 228)  (366 228)  routing T_7_14.bot_op_3 <X> T_7_14.lc_trk_g1_3
 (32 4)  (374 228)  (374 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 228)  (375 228)  routing T_7_14.lc_trk_g3_0 <X> T_7_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 228)  (376 228)  routing T_7_14.lc_trk_g3_0 <X> T_7_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 228)  (378 228)  LC_2 Logic Functioning bit
 (37 4)  (379 228)  (379 228)  LC_2 Logic Functioning bit
 (38 4)  (380 228)  (380 228)  LC_2 Logic Functioning bit
 (39 4)  (381 228)  (381 228)  LC_2 Logic Functioning bit
 (40 4)  (382 228)  (382 228)  LC_2 Logic Functioning bit
 (42 4)  (384 228)  (384 228)  LC_2 Logic Functioning bit
 (1 5)  (343 229)  (343 229)  routing T_7_14.lc_trk_g0_2 <X> T_7_14.wire_logic_cluster/lc_7/cen
 (14 5)  (356 229)  (356 229)  routing T_7_14.sp4_h_r_0 <X> T_7_14.lc_trk_g1_0
 (15 5)  (357 229)  (357 229)  routing T_7_14.sp4_h_r_0 <X> T_7_14.lc_trk_g1_0
 (16 5)  (358 229)  (358 229)  routing T_7_14.sp4_h_r_0 <X> T_7_14.lc_trk_g1_0
 (17 5)  (359 229)  (359 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (360 229)  (360 229)  routing T_7_14.sp4_h_r_1 <X> T_7_14.lc_trk_g1_1
 (26 5)  (368 229)  (368 229)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 229)  (369 229)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 229)  (371 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 229)  (378 229)  LC_2 Logic Functioning bit
 (37 5)  (379 229)  (379 229)  LC_2 Logic Functioning bit
 (38 5)  (380 229)  (380 229)  LC_2 Logic Functioning bit
 (39 5)  (381 229)  (381 229)  LC_2 Logic Functioning bit
 (41 5)  (383 229)  (383 229)  LC_2 Logic Functioning bit
 (43 5)  (385 229)  (385 229)  LC_2 Logic Functioning bit
 (51 5)  (393 229)  (393 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (346 230)  (346 230)  routing T_7_14.sp4_h_r_9 <X> T_7_14.sp4_v_t_38
 (6 6)  (348 230)  (348 230)  routing T_7_14.sp4_h_r_9 <X> T_7_14.sp4_v_t_38
 (14 6)  (356 230)  (356 230)  routing T_7_14.wire_logic_cluster/lc_4/out <X> T_7_14.lc_trk_g1_4
 (26 6)  (368 230)  (368 230)  routing T_7_14.lc_trk_g1_4 <X> T_7_14.wire_logic_cluster/lc_3/in_0
 (32 6)  (374 230)  (374 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 230)  (375 230)  routing T_7_14.lc_trk_g3_3 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 230)  (376 230)  routing T_7_14.lc_trk_g3_3 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (379 230)  (379 230)  LC_3 Logic Functioning bit
 (39 6)  (381 230)  (381 230)  LC_3 Logic Functioning bit
 (41 6)  (383 230)  (383 230)  LC_3 Logic Functioning bit
 (43 6)  (385 230)  (385 230)  LC_3 Logic Functioning bit
 (45 6)  (387 230)  (387 230)  LC_3 Logic Functioning bit
 (5 7)  (347 231)  (347 231)  routing T_7_14.sp4_h_r_9 <X> T_7_14.sp4_v_t_38
 (17 7)  (359 231)  (359 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (19 7)  (361 231)  (361 231)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (27 7)  (369 231)  (369 231)  routing T_7_14.lc_trk_g1_4 <X> T_7_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 231)  (371 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 231)  (373 231)  routing T_7_14.lc_trk_g3_3 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 231)  (378 231)  LC_3 Logic Functioning bit
 (38 7)  (380 231)  (380 231)  LC_3 Logic Functioning bit
 (40 7)  (382 231)  (382 231)  LC_3 Logic Functioning bit
 (42 7)  (384 231)  (384 231)  LC_3 Logic Functioning bit
 (14 8)  (356 232)  (356 232)  routing T_7_14.sp4_v_b_24 <X> T_7_14.lc_trk_g2_0
 (31 8)  (373 232)  (373 232)  routing T_7_14.lc_trk_g1_4 <X> T_7_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 232)  (374 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 232)  (376 232)  routing T_7_14.lc_trk_g1_4 <X> T_7_14.wire_logic_cluster/lc_4/in_3
 (40 8)  (382 232)  (382 232)  LC_4 Logic Functioning bit
 (41 8)  (383 232)  (383 232)  LC_4 Logic Functioning bit
 (42 8)  (384 232)  (384 232)  LC_4 Logic Functioning bit
 (43 8)  (385 232)  (385 232)  LC_4 Logic Functioning bit
 (45 8)  (387 232)  (387 232)  LC_4 Logic Functioning bit
 (16 9)  (358 233)  (358 233)  routing T_7_14.sp4_v_b_24 <X> T_7_14.lc_trk_g2_0
 (17 9)  (359 233)  (359 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (40 9)  (382 233)  (382 233)  LC_4 Logic Functioning bit
 (41 9)  (383 233)  (383 233)  LC_4 Logic Functioning bit
 (42 9)  (384 233)  (384 233)  LC_4 Logic Functioning bit
 (43 9)  (385 233)  (385 233)  LC_4 Logic Functioning bit
 (4 10)  (346 234)  (346 234)  routing T_7_14.sp4_h_r_0 <X> T_7_14.sp4_v_t_43
 (6 10)  (348 234)  (348 234)  routing T_7_14.sp4_h_r_0 <X> T_7_14.sp4_v_t_43
 (5 11)  (347 235)  (347 235)  routing T_7_14.sp4_h_r_0 <X> T_7_14.sp4_v_t_43
 (10 12)  (352 236)  (352 236)  routing T_7_14.sp4_v_t_40 <X> T_7_14.sp4_h_r_10
 (14 12)  (356 236)  (356 236)  routing T_7_14.wire_logic_cluster/lc_0/out <X> T_7_14.lc_trk_g3_0
 (17 12)  (359 236)  (359 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 236)  (360 236)  routing T_7_14.wire_logic_cluster/lc_1/out <X> T_7_14.lc_trk_g3_1
 (21 12)  (363 236)  (363 236)  routing T_7_14.wire_logic_cluster/lc_3/out <X> T_7_14.lc_trk_g3_3
 (22 12)  (364 236)  (364 236)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (29 12)  (371 236)  (371 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 236)  (374 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 236)  (376 236)  routing T_7_14.lc_trk_g1_0 <X> T_7_14.wire_logic_cluster/lc_6/in_3
 (46 12)  (388 236)  (388 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (389 236)  (389 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (394 236)  (394 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (359 237)  (359 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (369 237)  (369 237)  routing T_7_14.lc_trk_g1_1 <X> T_7_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 237)  (371 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 237)  (372 237)  routing T_7_14.lc_trk_g0_3 <X> T_7_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (382 237)  (382 237)  LC_6 Logic Functioning bit
 (42 13)  (384 237)  (384 237)  LC_6 Logic Functioning bit
 (1 14)  (343 238)  (343 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (343 239)  (343 239)  routing T_7_14.lc_trk_g0_4 <X> T_7_14.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_14

 (0 0)  (396 224)  (396 224)  Negative Clock bit

 (7 0)  (403 224)  (403 224)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (422 224)  (422 224)  routing T_8_14.lc_trk_g1_7 <X> T_8_14.input0_0
 (22 1)  (418 225)  (418 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (419 225)  (419 225)  routing T_8_14.sp4_h_r_2 <X> T_8_14.lc_trk_g0_2
 (24 1)  (420 225)  (420 225)  routing T_8_14.sp4_h_r_2 <X> T_8_14.lc_trk_g0_2
 (25 1)  (421 225)  (421 225)  routing T_8_14.sp4_h_r_2 <X> T_8_14.lc_trk_g0_2
 (26 1)  (422 225)  (422 225)  routing T_8_14.lc_trk_g1_7 <X> T_8_14.input0_0
 (27 1)  (423 225)  (423 225)  routing T_8_14.lc_trk_g1_7 <X> T_8_14.input0_0
 (29 1)  (425 225)  (425 225)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_7 input0_0
 (0 2)  (396 226)  (396 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (1 2)  (397 226)  (397 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 226)  (403 226)  Ram config bit: MEMT_bram_cbit_3

 (16 2)  (412 226)  (412 226)  routing T_8_14.sp12_h_l_18 <X> T_8_14.lc_trk_g0_5
 (17 2)  (413 226)  (413 226)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (18 3)  (414 227)  (414 227)  routing T_8_14.sp12_h_l_18 <X> T_8_14.lc_trk_g0_5
 (22 3)  (418 227)  (418 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (421 227)  (421 227)  routing T_8_14.sp4_r_v_b_30 <X> T_8_14.lc_trk_g0_6
 (26 3)  (422 227)  (422 227)  routing T_8_14.lc_trk_g2_3 <X> T_8_14.input0_1
 (28 3)  (424 227)  (424 227)  routing T_8_14.lc_trk_g2_3 <X> T_8_14.input0_1
 (29 3)  (425 227)  (425 227)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (7 4)  (403 228)  (403 228)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (8 4)  (404 228)  (404 228)  routing T_8_14.sp4_v_b_4 <X> T_8_14.sp4_h_r_4
 (9 4)  (405 228)  (405 228)  routing T_8_14.sp4_v_b_4 <X> T_8_14.sp4_h_r_4
 (16 4)  (412 228)  (412 228)  routing T_8_14.sp12_h_l_6 <X> T_8_14.lc_trk_g1_1
 (17 4)  (413 228)  (413 228)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_6 lc_trk_g1_1
 (26 4)  (422 228)  (422 228)  routing T_8_14.lc_trk_g0_6 <X> T_8_14.input0_2
 (29 4)  (425 228)  (425 228)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_5
 (30 4)  (426 228)  (426 228)  routing T_8_14.lc_trk_g0_5 <X> T_8_14.wire_bram/ram/WDATA_5
 (4 5)  (400 229)  (400 229)  routing T_8_14.sp4_v_t_47 <X> T_8_14.sp4_h_r_3
 (14 5)  (410 229)  (410 229)  routing T_8_14.sp4_h_r_0 <X> T_8_14.lc_trk_g1_0
 (15 5)  (411 229)  (411 229)  routing T_8_14.sp4_h_r_0 <X> T_8_14.lc_trk_g1_0
 (16 5)  (412 229)  (412 229)  routing T_8_14.sp4_h_r_0 <X> T_8_14.lc_trk_g1_0
 (17 5)  (413 229)  (413 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (422 229)  (422 229)  routing T_8_14.lc_trk_g0_6 <X> T_8_14.input0_2
 (29 5)  (425 229)  (425 229)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (37 5)  (433 229)  (433 229)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_5 sp4_h_r_20
 (7 6)  (403 230)  (403 230)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (17 6)  (413 230)  (413 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (418 230)  (418 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (419 230)  (419 230)  routing T_8_14.sp4_h_r_7 <X> T_8_14.lc_trk_g1_7
 (24 6)  (420 230)  (420 230)  routing T_8_14.sp4_h_r_7 <X> T_8_14.lc_trk_g1_7
 (26 6)  (422 230)  (422 230)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.input0_3
 (9 7)  (405 231)  (405 231)  routing T_8_14.sp4_v_b_4 <X> T_8_14.sp4_v_t_41
 (18 7)  (414 231)  (414 231)  routing T_8_14.sp4_r_v_b_29 <X> T_8_14.lc_trk_g1_5
 (21 7)  (417 231)  (417 231)  routing T_8_14.sp4_h_r_7 <X> T_8_14.lc_trk_g1_7
 (27 7)  (423 231)  (423 231)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.input0_3
 (28 7)  (424 231)  (424 231)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.input0_3
 (29 7)  (425 231)  (425 231)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (21 8)  (417 232)  (417 232)  routing T_8_14.sp4_h_r_35 <X> T_8_14.lc_trk_g2_3
 (22 8)  (418 232)  (418 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (419 232)  (419 232)  routing T_8_14.sp4_h_r_35 <X> T_8_14.lc_trk_g2_3
 (24 8)  (420 232)  (420 232)  routing T_8_14.sp4_h_r_35 <X> T_8_14.lc_trk_g2_3
 (26 9)  (422 233)  (422 233)  routing T_8_14.lc_trk_g0_2 <X> T_8_14.input0_4
 (29 9)  (425 233)  (425 233)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (13 10)  (409 234)  (409 234)  routing T_8_14.sp4_h_r_8 <X> T_8_14.sp4_v_t_45
 (15 10)  (411 234)  (411 234)  routing T_8_14.sp4_h_r_45 <X> T_8_14.lc_trk_g2_5
 (16 10)  (412 234)  (412 234)  routing T_8_14.sp4_h_r_45 <X> T_8_14.lc_trk_g2_5
 (17 10)  (413 234)  (413 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (414 234)  (414 234)  routing T_8_14.sp4_h_r_45 <X> T_8_14.lc_trk_g2_5
 (12 11)  (408 235)  (408 235)  routing T_8_14.sp4_h_r_8 <X> T_8_14.sp4_v_t_45
 (18 11)  (414 235)  (414 235)  routing T_8_14.sp4_h_r_45 <X> T_8_14.lc_trk_g2_5
 (27 11)  (423 235)  (423 235)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.input0_5
 (28 11)  (424 235)  (424 235)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.input0_5
 (29 11)  (425 235)  (425 235)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (5 12)  (401 236)  (401 236)  routing T_8_14.sp4_v_t_44 <X> T_8_14.sp4_h_r_9
 (8 12)  (404 236)  (404 236)  routing T_8_14.sp4_v_b_4 <X> T_8_14.sp4_h_r_10
 (9 12)  (405 236)  (405 236)  routing T_8_14.sp4_v_b_4 <X> T_8_14.sp4_h_r_10
 (10 12)  (406 236)  (406 236)  routing T_8_14.sp4_v_b_4 <X> T_8_14.sp4_h_r_10
 (15 12)  (411 236)  (411 236)  routing T_8_14.sp4_v_b_41 <X> T_8_14.lc_trk_g3_1
 (16 12)  (412 236)  (412 236)  routing T_8_14.sp4_v_b_41 <X> T_8_14.lc_trk_g3_1
 (17 12)  (413 236)  (413 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (19 12)  (415 236)  (415 236)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (28 12)  (424 236)  (424 236)  routing T_8_14.lc_trk_g2_5 <X> T_8_14.wire_bram/ram/WDATA_1
 (29 12)  (425 236)  (425 236)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_1
 (30 12)  (426 236)  (426 236)  routing T_8_14.lc_trk_g2_5 <X> T_8_14.wire_bram/ram/WDATA_1
 (37 12)  (433 236)  (433 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (14 13)  (410 237)  (410 237)  routing T_8_14.sp4_h_l_13 <X> T_8_14.lc_trk_g3_0
 (15 13)  (411 237)  (411 237)  routing T_8_14.sp4_h_l_13 <X> T_8_14.lc_trk_g3_0
 (16 13)  (412 237)  (412 237)  routing T_8_14.sp4_h_l_13 <X> T_8_14.lc_trk_g3_0
 (17 13)  (413 237)  (413 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_13 lc_trk_g3_0
 (22 13)  (418 237)  (418 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 237)  (421 237)  routing T_8_14.sp4_r_v_b_42 <X> T_8_14.lc_trk_g3_2
 (27 13)  (423 237)  (423 237)  routing T_8_14.lc_trk_g3_1 <X> T_8_14.input0_6
 (28 13)  (424 237)  (424 237)  routing T_8_14.lc_trk_g3_1 <X> T_8_14.input0_6
 (29 13)  (425 237)  (425 237)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (32 13)  (428 237)  (428 237)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (430 237)  (430 237)  routing T_8_14.lc_trk_g1_1 <X> T_8_14.input2_6
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 239)  (396 239)  routing T_8_14.lc_trk_g1_5 <X> T_8_14.wire_bram/ram/WE
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g1_5 <X> T_8_14.wire_bram/ram/WE
 (14 15)  (410 239)  (410 239)  routing T_8_14.sp12_v_t_19 <X> T_8_14.lc_trk_g3_4
 (16 15)  (412 239)  (412 239)  routing T_8_14.sp12_v_t_19 <X> T_8_14.lc_trk_g3_4
 (17 15)  (413 239)  (413 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_19 lc_trk_g3_4
 (27 15)  (423 239)  (423 239)  routing T_8_14.lc_trk_g1_0 <X> T_8_14.input0_7
 (29 15)  (425 239)  (425 239)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7
 (32 15)  (428 239)  (428 239)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (429 239)  (429 239)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.input2_7
 (34 15)  (430 239)  (430 239)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.input2_7
 (35 15)  (431 239)  (431 239)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.input2_7


LogicTile_9_14

 (11 0)  (449 224)  (449 224)  routing T_9_14.sp4_v_t_43 <X> T_9_14.sp4_v_b_2
 (13 0)  (451 224)  (451 224)  routing T_9_14.sp4_v_t_43 <X> T_9_14.sp4_v_b_2
 (14 0)  (452 224)  (452 224)  routing T_9_14.wire_logic_cluster/lc_0/out <X> T_9_14.lc_trk_g0_0
 (25 0)  (463 224)  (463 224)  routing T_9_14.wire_logic_cluster/lc_2/out <X> T_9_14.lc_trk_g0_2
 (26 0)  (464 224)  (464 224)  routing T_9_14.lc_trk_g0_4 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 224)  (465 224)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 224)  (466 224)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 224)  (467 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 224)  (470 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 224)  (472 224)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 224)  (474 224)  LC_0 Logic Functioning bit
 (38 0)  (476 224)  (476 224)  LC_0 Logic Functioning bit
 (42 0)  (480 224)  (480 224)  LC_0 Logic Functioning bit
 (43 0)  (481 224)  (481 224)  LC_0 Logic Functioning bit
 (45 0)  (483 224)  (483 224)  LC_0 Logic Functioning bit
 (4 1)  (442 225)  (442 225)  routing T_9_14.sp4_h_l_41 <X> T_9_14.sp4_h_r_0
 (6 1)  (444 225)  (444 225)  routing T_9_14.sp4_h_l_41 <X> T_9_14.sp4_h_r_0
 (17 1)  (455 225)  (455 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (460 225)  (460 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (467 225)  (467 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 225)  (468 225)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 225)  (469 225)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 225)  (470 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (480 225)  (480 225)  LC_0 Logic Functioning bit
 (43 1)  (481 225)  (481 225)  LC_0 Logic Functioning bit
 (53 1)  (491 225)  (491 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (438 226)  (438 226)  routing T_9_14.lc_trk_g2_0 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (2 2)  (440 226)  (440 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (5 2)  (443 226)  (443 226)  routing T_9_14.sp4_h_r_9 <X> T_9_14.sp4_h_l_37
 (14 2)  (452 226)  (452 226)  routing T_9_14.wire_logic_cluster/lc_4/out <X> T_9_14.lc_trk_g0_4
 (27 2)  (465 226)  (465 226)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 226)  (467 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 226)  (468 226)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 226)  (470 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 226)  (471 226)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 226)  (474 226)  LC_1 Logic Functioning bit
 (37 2)  (475 226)  (475 226)  LC_1 Logic Functioning bit
 (38 2)  (476 226)  (476 226)  LC_1 Logic Functioning bit
 (39 2)  (477 226)  (477 226)  LC_1 Logic Functioning bit
 (40 2)  (478 226)  (478 226)  LC_1 Logic Functioning bit
 (42 2)  (480 226)  (480 226)  LC_1 Logic Functioning bit
 (2 3)  (440 227)  (440 227)  routing T_9_14.lc_trk_g2_0 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (4 3)  (442 227)  (442 227)  routing T_9_14.sp4_h_r_9 <X> T_9_14.sp4_h_l_37
 (17 3)  (455 227)  (455 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (30 3)  (468 227)  (468 227)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 227)  (469 227)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 227)  (474 227)  LC_1 Logic Functioning bit
 (37 3)  (475 227)  (475 227)  LC_1 Logic Functioning bit
 (38 3)  (476 227)  (476 227)  LC_1 Logic Functioning bit
 (39 3)  (477 227)  (477 227)  LC_1 Logic Functioning bit
 (40 3)  (478 227)  (478 227)  LC_1 Logic Functioning bit
 (42 3)  (480 227)  (480 227)  LC_1 Logic Functioning bit
 (51 3)  (489 227)  (489 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (491 227)  (491 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (3 4)  (441 228)  (441 228)  routing T_9_14.sp12_v_t_23 <X> T_9_14.sp12_h_r_0
 (26 4)  (464 228)  (464 228)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 228)  (465 228)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 228)  (466 228)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 228)  (467 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 228)  (470 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 228)  (472 228)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 228)  (474 228)  LC_2 Logic Functioning bit
 (38 4)  (476 228)  (476 228)  LC_2 Logic Functioning bit
 (42 4)  (480 228)  (480 228)  LC_2 Logic Functioning bit
 (43 4)  (481 228)  (481 228)  LC_2 Logic Functioning bit
 (45 4)  (483 228)  (483 228)  LC_2 Logic Functioning bit
 (22 5)  (460 229)  (460 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (462 229)  (462 229)  routing T_9_14.top_op_2 <X> T_9_14.lc_trk_g1_2
 (25 5)  (463 229)  (463 229)  routing T_9_14.top_op_2 <X> T_9_14.lc_trk_g1_2
 (28 5)  (466 229)  (466 229)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 229)  (467 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 229)  (468 229)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 229)  (469 229)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 229)  (470 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (473 229)  (473 229)  routing T_9_14.lc_trk_g0_2 <X> T_9_14.input_2_2
 (42 5)  (480 229)  (480 229)  LC_2 Logic Functioning bit
 (43 5)  (481 229)  (481 229)  LC_2 Logic Functioning bit
 (17 6)  (455 230)  (455 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (459 230)  (459 230)  routing T_9_14.sp4_h_l_10 <X> T_9_14.lc_trk_g1_7
 (22 6)  (460 230)  (460 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (461 230)  (461 230)  routing T_9_14.sp4_h_l_10 <X> T_9_14.lc_trk_g1_7
 (24 6)  (462 230)  (462 230)  routing T_9_14.sp4_h_l_10 <X> T_9_14.lc_trk_g1_7
 (26 6)  (464 230)  (464 230)  routing T_9_14.lc_trk_g2_5 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 230)  (465 230)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 230)  (467 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 230)  (468 230)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 230)  (470 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 230)  (471 230)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 230)  (472 230)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 230)  (473 230)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.input_2_3
 (36 6)  (474 230)  (474 230)  LC_3 Logic Functioning bit
 (41 6)  (479 230)  (479 230)  LC_3 Logic Functioning bit
 (42 6)  (480 230)  (480 230)  LC_3 Logic Functioning bit
 (47 6)  (485 230)  (485 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (456 231)  (456 231)  routing T_9_14.sp4_r_v_b_29 <X> T_9_14.lc_trk_g1_5
 (21 7)  (459 231)  (459 231)  routing T_9_14.sp4_h_l_10 <X> T_9_14.lc_trk_g1_7
 (28 7)  (466 231)  (466 231)  routing T_9_14.lc_trk_g2_5 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 231)  (467 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (470 231)  (470 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (471 231)  (471 231)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.input_2_3
 (35 7)  (473 231)  (473 231)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.input_2_3
 (36 7)  (474 231)  (474 231)  LC_3 Logic Functioning bit
 (37 7)  (475 231)  (475 231)  LC_3 Logic Functioning bit
 (38 7)  (476 231)  (476 231)  LC_3 Logic Functioning bit
 (39 7)  (477 231)  (477 231)  LC_3 Logic Functioning bit
 (41 7)  (479 231)  (479 231)  LC_3 Logic Functioning bit
 (42 7)  (480 231)  (480 231)  LC_3 Logic Functioning bit
 (14 8)  (452 232)  (452 232)  routing T_9_14.sp4_v_b_24 <X> T_9_14.lc_trk_g2_0
 (25 8)  (463 232)  (463 232)  routing T_9_14.rgt_op_2 <X> T_9_14.lc_trk_g2_2
 (26 8)  (464 232)  (464 232)  routing T_9_14.lc_trk_g0_4 <X> T_9_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 232)  (465 232)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 232)  (466 232)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 232)  (467 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 232)  (470 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 232)  (472 232)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 232)  (473 232)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.input_2_4
 (36 8)  (474 232)  (474 232)  LC_4 Logic Functioning bit
 (41 8)  (479 232)  (479 232)  LC_4 Logic Functioning bit
 (43 8)  (481 232)  (481 232)  LC_4 Logic Functioning bit
 (45 8)  (483 232)  (483 232)  LC_4 Logic Functioning bit
 (52 8)  (490 232)  (490 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (16 9)  (454 233)  (454 233)  routing T_9_14.sp4_v_b_24 <X> T_9_14.lc_trk_g2_0
 (17 9)  (455 233)  (455 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (460 233)  (460 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 233)  (462 233)  routing T_9_14.rgt_op_2 <X> T_9_14.lc_trk_g2_2
 (29 9)  (467 233)  (467 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 233)  (468 233)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 233)  (469 233)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 233)  (470 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (471 233)  (471 233)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.input_2_4
 (34 9)  (472 233)  (472 233)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.input_2_4
 (36 9)  (474 233)  (474 233)  LC_4 Logic Functioning bit
 (40 9)  (478 233)  (478 233)  LC_4 Logic Functioning bit
 (42 9)  (480 233)  (480 233)  LC_4 Logic Functioning bit
 (12 10)  (450 234)  (450 234)  routing T_9_14.sp4_v_t_45 <X> T_9_14.sp4_h_l_45
 (17 10)  (455 234)  (455 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (460 234)  (460 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (464 234)  (464 234)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (31 10)  (469 234)  (469 234)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 234)  (470 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 234)  (472 234)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 234)  (475 234)  LC_5 Logic Functioning bit
 (39 10)  (477 234)  (477 234)  LC_5 Logic Functioning bit
 (11 11)  (449 235)  (449 235)  routing T_9_14.sp4_v_t_45 <X> T_9_14.sp4_h_l_45
 (14 11)  (452 235)  (452 235)  routing T_9_14.sp4_r_v_b_36 <X> T_9_14.lc_trk_g2_4
 (17 11)  (455 235)  (455 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (464 235)  (464 235)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 235)  (466 235)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 235)  (467 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 235)  (474 235)  LC_5 Logic Functioning bit
 (38 11)  (476 235)  (476 235)  LC_5 Logic Functioning bit
 (17 12)  (455 236)  (455 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (463 236)  (463 236)  routing T_9_14.sp4_h_r_34 <X> T_9_14.lc_trk_g3_2
 (28 12)  (466 236)  (466 236)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 236)  (467 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 236)  (468 236)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 236)  (469 236)  routing T_9_14.lc_trk_g2_5 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 236)  (470 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 236)  (471 236)  routing T_9_14.lc_trk_g2_5 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 236)  (473 236)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.input_2_6
 (36 12)  (474 236)  (474 236)  LC_6 Logic Functioning bit
 (38 12)  (476 236)  (476 236)  LC_6 Logic Functioning bit
 (42 12)  (480 236)  (480 236)  LC_6 Logic Functioning bit
 (43 12)  (481 236)  (481 236)  LC_6 Logic Functioning bit
 (46 12)  (484 236)  (484 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (460 237)  (460 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (461 237)  (461 237)  routing T_9_14.sp4_h_r_34 <X> T_9_14.lc_trk_g3_2
 (24 13)  (462 237)  (462 237)  routing T_9_14.sp4_h_r_34 <X> T_9_14.lc_trk_g3_2
 (27 13)  (465 237)  (465 237)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 237)  (466 237)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 237)  (467 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 237)  (468 237)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 237)  (470 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (472 237)  (472 237)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.input_2_6
 (39 13)  (477 237)  (477 237)  LC_6 Logic Functioning bit
 (41 13)  (479 237)  (479 237)  LC_6 Logic Functioning bit
 (3 14)  (441 238)  (441 238)  routing T_9_14.sp12_h_r_1 <X> T_9_14.sp12_v_t_22
 (15 14)  (453 238)  (453 238)  routing T_9_14.tnr_op_5 <X> T_9_14.lc_trk_g3_5
 (17 14)  (455 238)  (455 238)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (3 15)  (441 239)  (441 239)  routing T_9_14.sp12_h_r_1 <X> T_9_14.sp12_v_t_22


LogicTile_10_14

 (14 0)  (506 224)  (506 224)  routing T_10_14.wire_logic_cluster/lc_0/out <X> T_10_14.lc_trk_g0_0
 (22 0)  (514 224)  (514 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (515 224)  (515 224)  routing T_10_14.sp12_h_l_16 <X> T_10_14.lc_trk_g0_3
 (26 0)  (518 224)  (518 224)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 224)  (519 224)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 224)  (520 224)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 224)  (521 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 224)  (522 224)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 224)  (524 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 224)  (526 224)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 224)  (527 224)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.input_2_0
 (36 0)  (528 224)  (528 224)  LC_0 Logic Functioning bit
 (43 0)  (535 224)  (535 224)  LC_0 Logic Functioning bit
 (45 0)  (537 224)  (537 224)  LC_0 Logic Functioning bit
 (13 1)  (505 225)  (505 225)  routing T_10_14.sp4_v_t_44 <X> T_10_14.sp4_h_r_2
 (17 1)  (509 225)  (509 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (513 225)  (513 225)  routing T_10_14.sp12_h_l_16 <X> T_10_14.lc_trk_g0_3
 (22 1)  (514 225)  (514 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (517 225)  (517 225)  routing T_10_14.sp4_r_v_b_33 <X> T_10_14.lc_trk_g0_2
 (27 1)  (519 225)  (519 225)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 225)  (521 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 225)  (522 225)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 225)  (523 225)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 225)  (524 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (525 225)  (525 225)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.input_2_0
 (34 1)  (526 225)  (526 225)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.input_2_0
 (36 1)  (528 225)  (528 225)  LC_0 Logic Functioning bit
 (37 1)  (529 225)  (529 225)  LC_0 Logic Functioning bit
 (39 1)  (531 225)  (531 225)  LC_0 Logic Functioning bit
 (43 1)  (535 225)  (535 225)  LC_0 Logic Functioning bit
 (47 1)  (539 225)  (539 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (5 2)  (497 226)  (497 226)  routing T_10_14.sp4_v_t_43 <X> T_10_14.sp4_h_l_37
 (10 2)  (502 226)  (502 226)  routing T_10_14.sp4_v_b_8 <X> T_10_14.sp4_h_l_36
 (22 2)  (514 226)  (514 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (515 226)  (515 226)  routing T_10_14.sp4_h_r_7 <X> T_10_14.lc_trk_g0_7
 (24 2)  (516 226)  (516 226)  routing T_10_14.sp4_h_r_7 <X> T_10_14.lc_trk_g0_7
 (27 2)  (519 226)  (519 226)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 226)  (521 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 226)  (524 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (527 226)  (527 226)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.input_2_1
 (37 2)  (529 226)  (529 226)  LC_1 Logic Functioning bit
 (38 2)  (530 226)  (530 226)  LC_1 Logic Functioning bit
 (39 2)  (531 226)  (531 226)  LC_1 Logic Functioning bit
 (41 2)  (533 226)  (533 226)  LC_1 Logic Functioning bit
 (42 2)  (534 226)  (534 226)  LC_1 Logic Functioning bit
 (43 2)  (535 226)  (535 226)  LC_1 Logic Functioning bit
 (0 3)  (492 227)  (492 227)  routing T_10_14.lc_trk_g1_1 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 3)  (494 227)  (494 227)  routing T_10_14.lc_trk_g1_1 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (4 3)  (496 227)  (496 227)  routing T_10_14.sp4_v_t_43 <X> T_10_14.sp4_h_l_37
 (6 3)  (498 227)  (498 227)  routing T_10_14.sp4_v_t_43 <X> T_10_14.sp4_h_l_37
 (15 3)  (507 227)  (507 227)  routing T_10_14.sp4_v_t_9 <X> T_10_14.lc_trk_g0_4
 (16 3)  (508 227)  (508 227)  routing T_10_14.sp4_v_t_9 <X> T_10_14.lc_trk_g0_4
 (17 3)  (509 227)  (509 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (513 227)  (513 227)  routing T_10_14.sp4_h_r_7 <X> T_10_14.lc_trk_g0_7
 (26 3)  (518 227)  (518 227)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 227)  (521 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 227)  (522 227)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 227)  (523 227)  routing T_10_14.lc_trk_g0_2 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 227)  (524 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (527 227)  (527 227)  routing T_10_14.lc_trk_g0_7 <X> T_10_14.input_2_1
 (36 3)  (528 227)  (528 227)  LC_1 Logic Functioning bit
 (37 3)  (529 227)  (529 227)  LC_1 Logic Functioning bit
 (38 3)  (530 227)  (530 227)  LC_1 Logic Functioning bit
 (40 3)  (532 227)  (532 227)  LC_1 Logic Functioning bit
 (41 3)  (533 227)  (533 227)  LC_1 Logic Functioning bit
 (42 3)  (534 227)  (534 227)  LC_1 Logic Functioning bit
 (0 4)  (492 228)  (492 228)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (1 4)  (493 228)  (493 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (13 4)  (505 228)  (505 228)  routing T_10_14.sp4_h_l_40 <X> T_10_14.sp4_v_b_5
 (17 4)  (509 228)  (509 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (514 228)  (514 228)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 228)  (516 228)  routing T_10_14.top_op_3 <X> T_10_14.lc_trk_g1_3
 (25 4)  (517 228)  (517 228)  routing T_10_14.wire_logic_cluster/lc_2/out <X> T_10_14.lc_trk_g1_2
 (28 4)  (520 228)  (520 228)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 228)  (521 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 228)  (522 228)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 228)  (524 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 228)  (525 228)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 228)  (526 228)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 228)  (528 228)  LC_2 Logic Functioning bit
 (37 4)  (529 228)  (529 228)  LC_2 Logic Functioning bit
 (38 4)  (530 228)  (530 228)  LC_2 Logic Functioning bit
 (39 4)  (531 228)  (531 228)  LC_2 Logic Functioning bit
 (41 4)  (533 228)  (533 228)  LC_2 Logic Functioning bit
 (42 4)  (534 228)  (534 228)  LC_2 Logic Functioning bit
 (43 4)  (535 228)  (535 228)  LC_2 Logic Functioning bit
 (50 4)  (542 228)  (542 228)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (493 229)  (493 229)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (12 5)  (504 229)  (504 229)  routing T_10_14.sp4_h_l_40 <X> T_10_14.sp4_v_b_5
 (18 5)  (510 229)  (510 229)  routing T_10_14.sp4_r_v_b_25 <X> T_10_14.lc_trk_g1_1
 (21 5)  (513 229)  (513 229)  routing T_10_14.top_op_3 <X> T_10_14.lc_trk_g1_3
 (22 5)  (514 229)  (514 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (520 229)  (520 229)  routing T_10_14.lc_trk_g2_0 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 229)  (521 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 229)  (523 229)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 229)  (528 229)  LC_2 Logic Functioning bit
 (37 5)  (529 229)  (529 229)  LC_2 Logic Functioning bit
 (38 5)  (530 229)  (530 229)  LC_2 Logic Functioning bit
 (39 5)  (531 229)  (531 229)  LC_2 Logic Functioning bit
 (40 5)  (532 229)  (532 229)  LC_2 Logic Functioning bit
 (41 5)  (533 229)  (533 229)  LC_2 Logic Functioning bit
 (42 5)  (534 229)  (534 229)  LC_2 Logic Functioning bit
 (43 5)  (535 229)  (535 229)  LC_2 Logic Functioning bit
 (2 6)  (494 230)  (494 230)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (16 6)  (508 230)  (508 230)  routing T_10_14.sp4_v_b_13 <X> T_10_14.lc_trk_g1_5
 (17 6)  (509 230)  (509 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (510 230)  (510 230)  routing T_10_14.sp4_v_b_13 <X> T_10_14.lc_trk_g1_5
 (21 6)  (513 230)  (513 230)  routing T_10_14.sp4_v_b_15 <X> T_10_14.lc_trk_g1_7
 (22 6)  (514 230)  (514 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (515 230)  (515 230)  routing T_10_14.sp4_v_b_15 <X> T_10_14.lc_trk_g1_7
 (31 6)  (523 230)  (523 230)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 230)  (526 230)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 230)  (528 230)  LC_3 Logic Functioning bit
 (37 6)  (529 230)  (529 230)  LC_3 Logic Functioning bit
 (40 6)  (532 230)  (532 230)  LC_3 Logic Functioning bit
 (41 6)  (533 230)  (533 230)  LC_3 Logic Functioning bit
 (42 6)  (534 230)  (534 230)  LC_3 Logic Functioning bit
 (43 6)  (535 230)  (535 230)  LC_3 Logic Functioning bit
 (50 6)  (542 230)  (542 230)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (510 231)  (510 231)  routing T_10_14.sp4_v_b_13 <X> T_10_14.lc_trk_g1_5
 (21 7)  (513 231)  (513 231)  routing T_10_14.sp4_v_b_15 <X> T_10_14.lc_trk_g1_7
 (36 7)  (528 231)  (528 231)  LC_3 Logic Functioning bit
 (37 7)  (529 231)  (529 231)  LC_3 Logic Functioning bit
 (40 7)  (532 231)  (532 231)  LC_3 Logic Functioning bit
 (41 7)  (533 231)  (533 231)  LC_3 Logic Functioning bit
 (42 7)  (534 231)  (534 231)  LC_3 Logic Functioning bit
 (43 7)  (535 231)  (535 231)  LC_3 Logic Functioning bit
 (21 8)  (513 232)  (513 232)  routing T_10_14.sp12_v_t_0 <X> T_10_14.lc_trk_g2_3
 (22 8)  (514 232)  (514 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (516 232)  (516 232)  routing T_10_14.sp12_v_t_0 <X> T_10_14.lc_trk_g2_3
 (26 8)  (518 232)  (518 232)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 232)  (519 232)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 232)  (520 232)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 232)  (521 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 232)  (522 232)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 232)  (523 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 232)  (525 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 232)  (526 232)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (38 8)  (530 232)  (530 232)  LC_4 Logic Functioning bit
 (40 8)  (532 232)  (532 232)  LC_4 Logic Functioning bit
 (42 8)  (534 232)  (534 232)  LC_4 Logic Functioning bit
 (43 8)  (535 232)  (535 232)  LC_4 Logic Functioning bit
 (50 8)  (542 232)  (542 232)  Cascade bit: LH_LC04_inmux02_5

 (10 9)  (502 233)  (502 233)  routing T_10_14.sp4_h_r_2 <X> T_10_14.sp4_v_b_7
 (15 9)  (507 233)  (507 233)  routing T_10_14.tnr_op_0 <X> T_10_14.lc_trk_g2_0
 (17 9)  (509 233)  (509 233)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (513 233)  (513 233)  routing T_10_14.sp12_v_t_0 <X> T_10_14.lc_trk_g2_3
 (22 9)  (514 233)  (514 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (515 233)  (515 233)  routing T_10_14.sp4_v_b_42 <X> T_10_14.lc_trk_g2_2
 (24 9)  (516 233)  (516 233)  routing T_10_14.sp4_v_b_42 <X> T_10_14.lc_trk_g2_2
 (27 9)  (519 233)  (519 233)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 233)  (521 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 233)  (523 233)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (529 233)  (529 233)  LC_4 Logic Functioning bit
 (39 9)  (531 233)  (531 233)  LC_4 Logic Functioning bit
 (40 9)  (532 233)  (532 233)  LC_4 Logic Functioning bit
 (42 9)  (534 233)  (534 233)  LC_4 Logic Functioning bit
 (43 9)  (535 233)  (535 233)  LC_4 Logic Functioning bit
 (3 10)  (495 234)  (495 234)  routing T_10_14.sp12_v_t_22 <X> T_10_14.sp12_h_l_22
 (15 10)  (507 234)  (507 234)  routing T_10_14.rgt_op_5 <X> T_10_14.lc_trk_g2_5
 (17 10)  (509 234)  (509 234)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (510 234)  (510 234)  routing T_10_14.rgt_op_5 <X> T_10_14.lc_trk_g2_5
 (27 10)  (519 234)  (519 234)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 234)  (521 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 234)  (522 234)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 234)  (523 234)  routing T_10_14.lc_trk_g0_4 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 234)  (524 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 234)  (528 234)  LC_5 Logic Functioning bit
 (38 10)  (530 234)  (530 234)  LC_5 Logic Functioning bit
 (41 10)  (533 234)  (533 234)  LC_5 Logic Functioning bit
 (42 10)  (534 234)  (534 234)  LC_5 Logic Functioning bit
 (43 10)  (535 234)  (535 234)  LC_5 Logic Functioning bit
 (50 10)  (542 234)  (542 234)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (543 234)  (543 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (496 235)  (496 235)  routing T_10_14.sp4_h_r_10 <X> T_10_14.sp4_h_l_43
 (6 11)  (498 235)  (498 235)  routing T_10_14.sp4_h_r_10 <X> T_10_14.sp4_h_l_43
 (17 11)  (509 235)  (509 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (518 235)  (518 235)  routing T_10_14.lc_trk_g2_3 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 235)  (520 235)  routing T_10_14.lc_trk_g2_3 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 235)  (521 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 235)  (522 235)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (42 11)  (534 235)  (534 235)  LC_5 Logic Functioning bit
 (25 12)  (517 236)  (517 236)  routing T_10_14.rgt_op_2 <X> T_10_14.lc_trk_g3_2
 (26 12)  (518 236)  (518 236)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 236)  (519 236)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 236)  (520 236)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 236)  (521 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 236)  (522 236)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 236)  (526 236)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 236)  (528 236)  LC_6 Logic Functioning bit
 (37 12)  (529 236)  (529 236)  LC_6 Logic Functioning bit
 (39 12)  (531 236)  (531 236)  LC_6 Logic Functioning bit
 (40 12)  (532 236)  (532 236)  LC_6 Logic Functioning bit
 (42 12)  (534 236)  (534 236)  LC_6 Logic Functioning bit
 (43 12)  (535 236)  (535 236)  LC_6 Logic Functioning bit
 (45 12)  (537 236)  (537 236)  LC_6 Logic Functioning bit
 (22 13)  (514 237)  (514 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 237)  (516 237)  routing T_10_14.rgt_op_2 <X> T_10_14.lc_trk_g3_2
 (27 13)  (519 237)  (519 237)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 237)  (521 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 237)  (522 237)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 237)  (523 237)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 237)  (524 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (528 237)  (528 237)  LC_6 Logic Functioning bit
 (40 13)  (532 237)  (532 237)  LC_6 Logic Functioning bit
 (42 13)  (534 237)  (534 237)  LC_6 Logic Functioning bit
 (43 13)  (535 237)  (535 237)  LC_6 Logic Functioning bit
 (48 13)  (540 237)  (540 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (492 238)  (492 238)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (503 238)  (503 238)  routing T_10_14.sp4_h_r_5 <X> T_10_14.sp4_v_t_46
 (13 14)  (505 238)  (505 238)  routing T_10_14.sp4_h_r_5 <X> T_10_14.sp4_v_t_46
 (17 14)  (509 238)  (509 238)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (510 238)  (510 238)  routing T_10_14.bnl_op_5 <X> T_10_14.lc_trk_g3_5
 (1 15)  (493 239)  (493 239)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (12 15)  (504 239)  (504 239)  routing T_10_14.sp4_h_r_5 <X> T_10_14.sp4_v_t_46
 (14 15)  (506 239)  (506 239)  routing T_10_14.sp4_h_l_17 <X> T_10_14.lc_trk_g3_4
 (15 15)  (507 239)  (507 239)  routing T_10_14.sp4_h_l_17 <X> T_10_14.lc_trk_g3_4
 (16 15)  (508 239)  (508 239)  routing T_10_14.sp4_h_l_17 <X> T_10_14.lc_trk_g3_4
 (17 15)  (509 239)  (509 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (510 239)  (510 239)  routing T_10_14.bnl_op_5 <X> T_10_14.lc_trk_g3_5
 (22 15)  (514 239)  (514 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (517 239)  (517 239)  routing T_10_14.sp4_r_v_b_46 <X> T_10_14.lc_trk_g3_6


LogicTile_11_14

 (14 0)  (560 224)  (560 224)  routing T_11_14.wire_logic_cluster/lc_0/out <X> T_11_14.lc_trk_g0_0
 (21 0)  (567 224)  (567 224)  routing T_11_14.wire_logic_cluster/lc_3/out <X> T_11_14.lc_trk_g0_3
 (22 0)  (568 224)  (568 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (573 224)  (573 224)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 224)  (574 224)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 224)  (575 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 224)  (576 224)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 224)  (580 224)  routing T_11_14.lc_trk_g1_2 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 224)  (581 224)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.input_2_0
 (36 0)  (582 224)  (582 224)  LC_0 Logic Functioning bit
 (38 0)  (584 224)  (584 224)  LC_0 Logic Functioning bit
 (41 0)  (587 224)  (587 224)  LC_0 Logic Functioning bit
 (45 0)  (591 224)  (591 224)  LC_0 Logic Functioning bit
 (17 1)  (563 225)  (563 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (575 225)  (575 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 225)  (576 225)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 225)  (577 225)  routing T_11_14.lc_trk_g1_2 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 225)  (578 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (581 225)  (581 225)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.input_2_0
 (36 1)  (582 225)  (582 225)  LC_0 Logic Functioning bit
 (39 1)  (585 225)  (585 225)  LC_0 Logic Functioning bit
 (40 1)  (586 225)  (586 225)  LC_0 Logic Functioning bit
 (0 2)  (546 226)  (546 226)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (6 2)  (552 226)  (552 226)  routing T_11_14.sp4_v_b_9 <X> T_11_14.sp4_v_t_37
 (8 2)  (554 226)  (554 226)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_h_l_36
 (9 2)  (555 226)  (555 226)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_h_l_36
 (10 2)  (556 226)  (556 226)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_h_l_36
 (14 2)  (560 226)  (560 226)  routing T_11_14.wire_logic_cluster/lc_4/out <X> T_11_14.lc_trk_g0_4
 (25 2)  (571 226)  (571 226)  routing T_11_14.wire_logic_cluster/lc_6/out <X> T_11_14.lc_trk_g0_6
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 226)  (576 226)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 226)  (579 226)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 226)  (580 226)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 226)  (581 226)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.input_2_1
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (45 2)  (591 226)  (591 226)  LC_1 Logic Functioning bit
 (0 3)  (546 227)  (546 227)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 3)  (548 227)  (548 227)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (5 3)  (551 227)  (551 227)  routing T_11_14.sp4_v_b_9 <X> T_11_14.sp4_v_t_37
 (17 3)  (563 227)  (563 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (568 227)  (568 227)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (28 3)  (574 227)  (574 227)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 227)  (575 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 227)  (576 227)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 227)  (577 227)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 227)  (578 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (579 227)  (579 227)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.input_2_1
 (34 3)  (580 227)  (580 227)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.input_2_1
 (35 3)  (581 227)  (581 227)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.input_2_1
 (36 3)  (582 227)  (582 227)  LC_1 Logic Functioning bit
 (37 3)  (583 227)  (583 227)  LC_1 Logic Functioning bit
 (39 3)  (585 227)  (585 227)  LC_1 Logic Functioning bit
 (40 3)  (586 227)  (586 227)  LC_1 Logic Functioning bit
 (42 3)  (588 227)  (588 227)  LC_1 Logic Functioning bit
 (21 4)  (567 228)  (567 228)  routing T_11_14.lft_op_3 <X> T_11_14.lc_trk_g1_3
 (22 4)  (568 228)  (568 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (570 228)  (570 228)  routing T_11_14.lft_op_3 <X> T_11_14.lc_trk_g1_3
 (28 4)  (574 228)  (574 228)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 228)  (575 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (581 228)  (581 228)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_2
 (38 4)  (584 228)  (584 228)  LC_2 Logic Functioning bit
 (39 4)  (585 228)  (585 228)  LC_2 Logic Functioning bit
 (42 4)  (588 228)  (588 228)  LC_2 Logic Functioning bit
 (43 4)  (589 228)  (589 228)  LC_2 Logic Functioning bit
 (22 5)  (568 229)  (568 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (571 229)  (571 229)  routing T_11_14.sp4_r_v_b_26 <X> T_11_14.lc_trk_g1_2
 (26 5)  (572 229)  (572 229)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 229)  (573 229)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 229)  (574 229)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 229)  (577 229)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 229)  (578 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (579 229)  (579 229)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_2
 (34 5)  (580 229)  (580 229)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_2
 (35 5)  (581 229)  (581 229)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_2
 (36 5)  (582 229)  (582 229)  LC_2 Logic Functioning bit
 (37 5)  (583 229)  (583 229)  LC_2 Logic Functioning bit
 (38 5)  (584 229)  (584 229)  LC_2 Logic Functioning bit
 (39 5)  (585 229)  (585 229)  LC_2 Logic Functioning bit
 (40 5)  (586 229)  (586 229)  LC_2 Logic Functioning bit
 (41 5)  (587 229)  (587 229)  LC_2 Logic Functioning bit
 (42 5)  (588 229)  (588 229)  LC_2 Logic Functioning bit
 (43 5)  (589 229)  (589 229)  LC_2 Logic Functioning bit
 (6 6)  (552 230)  (552 230)  routing T_11_14.sp4_h_l_47 <X> T_11_14.sp4_v_t_38
 (15 6)  (561 230)  (561 230)  routing T_11_14.sp4_v_b_21 <X> T_11_14.lc_trk_g1_5
 (16 6)  (562 230)  (562 230)  routing T_11_14.sp4_v_b_21 <X> T_11_14.lc_trk_g1_5
 (17 6)  (563 230)  (563 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (567 230)  (567 230)  routing T_11_14.wire_logic_cluster/lc_7/out <X> T_11_14.lc_trk_g1_7
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 230)  (576 230)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 230)  (577 230)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 230)  (579 230)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 230)  (580 230)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 230)  (581 230)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.input_2_3
 (36 6)  (582 230)  (582 230)  LC_3 Logic Functioning bit
 (45 6)  (591 230)  (591 230)  LC_3 Logic Functioning bit
 (26 7)  (572 231)  (572 231)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 231)  (576 231)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 231)  (577 231)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 231)  (578 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (579 231)  (579 231)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.input_2_3
 (34 7)  (580 231)  (580 231)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.input_2_3
 (35 7)  (581 231)  (581 231)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.input_2_3
 (36 7)  (582 231)  (582 231)  LC_3 Logic Functioning bit
 (37 7)  (583 231)  (583 231)  LC_3 Logic Functioning bit
 (39 7)  (585 231)  (585 231)  LC_3 Logic Functioning bit
 (40 7)  (586 231)  (586 231)  LC_3 Logic Functioning bit
 (42 7)  (588 231)  (588 231)  LC_3 Logic Functioning bit
 (17 8)  (563 232)  (563 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 232)  (564 232)  routing T_11_14.wire_logic_cluster/lc_1/out <X> T_11_14.lc_trk_g2_1
 (26 8)  (572 232)  (572 232)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 232)  (573 232)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 232)  (574 232)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 232)  (575 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 232)  (576 232)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 232)  (579 232)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 232)  (580 232)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 232)  (581 232)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.input_2_4
 (36 8)  (582 232)  (582 232)  LC_4 Logic Functioning bit
 (38 8)  (584 232)  (584 232)  LC_4 Logic Functioning bit
 (41 8)  (587 232)  (587 232)  LC_4 Logic Functioning bit
 (45 8)  (591 232)  (591 232)  LC_4 Logic Functioning bit
 (14 9)  (560 233)  (560 233)  routing T_11_14.tnl_op_0 <X> T_11_14.lc_trk_g2_0
 (15 9)  (561 233)  (561 233)  routing T_11_14.tnl_op_0 <X> T_11_14.lc_trk_g2_0
 (17 9)  (563 233)  (563 233)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (29 9)  (575 233)  (575 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 233)  (576 233)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 233)  (578 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (581 233)  (581 233)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.input_2_4
 (36 9)  (582 233)  (582 233)  LC_4 Logic Functioning bit
 (39 9)  (585 233)  (585 233)  LC_4 Logic Functioning bit
 (40 9)  (586 233)  (586 233)  LC_4 Logic Functioning bit
 (29 10)  (575 234)  (575 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 234)  (577 234)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (38 10)  (584 234)  (584 234)  LC_5 Logic Functioning bit
 (39 10)  (585 234)  (585 234)  LC_5 Logic Functioning bit
 (42 10)  (588 234)  (588 234)  LC_5 Logic Functioning bit
 (43 10)  (589 234)  (589 234)  LC_5 Logic Functioning bit
 (26 11)  (572 235)  (572 235)  routing T_11_14.lc_trk_g1_2 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 235)  (573 235)  routing T_11_14.lc_trk_g1_2 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 235)  (578 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (579 235)  (579 235)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.input_2_5
 (34 11)  (580 235)  (580 235)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.input_2_5
 (36 11)  (582 235)  (582 235)  LC_5 Logic Functioning bit
 (37 11)  (583 235)  (583 235)  LC_5 Logic Functioning bit
 (38 11)  (584 235)  (584 235)  LC_5 Logic Functioning bit
 (39 11)  (585 235)  (585 235)  LC_5 Logic Functioning bit
 (40 11)  (586 235)  (586 235)  LC_5 Logic Functioning bit
 (41 11)  (587 235)  (587 235)  LC_5 Logic Functioning bit
 (42 11)  (588 235)  (588 235)  LC_5 Logic Functioning bit
 (43 11)  (589 235)  (589 235)  LC_5 Logic Functioning bit
 (10 12)  (556 236)  (556 236)  routing T_11_14.sp4_v_t_40 <X> T_11_14.sp4_h_r_10
 (16 12)  (562 236)  (562 236)  routing T_11_14.sp4_v_t_12 <X> T_11_14.lc_trk_g3_1
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (564 236)  (564 236)  routing T_11_14.sp4_v_t_12 <X> T_11_14.lc_trk_g3_1
 (22 12)  (568 236)  (568 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (573 236)  (573 236)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 236)  (574 236)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 236)  (575 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 236)  (577 236)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 236)  (579 236)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 236)  (580 236)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 236)  (582 236)  LC_6 Logic Functioning bit
 (43 12)  (589 236)  (589 236)  LC_6 Logic Functioning bit
 (14 13)  (560 237)  (560 237)  routing T_11_14.sp4_r_v_b_40 <X> T_11_14.lc_trk_g3_0
 (17 13)  (563 237)  (563 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (567 237)  (567 237)  routing T_11_14.sp4_r_v_b_43 <X> T_11_14.lc_trk_g3_3
 (22 13)  (568 237)  (568 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (572 237)  (572 237)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 237)  (573 237)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 237)  (575 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 237)  (576 237)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 237)  (578 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (579 237)  (579 237)  routing T_11_14.lc_trk_g2_0 <X> T_11_14.input_2_6
 (36 13)  (582 237)  (582 237)  LC_6 Logic Functioning bit
 (40 13)  (586 237)  (586 237)  LC_6 Logic Functioning bit
 (42 13)  (588 237)  (588 237)  LC_6 Logic Functioning bit
 (43 13)  (589 237)  (589 237)  LC_6 Logic Functioning bit
 (14 14)  (560 238)  (560 238)  routing T_11_14.sp4_h_r_44 <X> T_11_14.lc_trk_g3_4
 (21 14)  (567 238)  (567 238)  routing T_11_14.sp4_v_t_18 <X> T_11_14.lc_trk_g3_7
 (22 14)  (568 238)  (568 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (569 238)  (569 238)  routing T_11_14.sp4_v_t_18 <X> T_11_14.lc_trk_g3_7
 (25 14)  (571 238)  (571 238)  routing T_11_14.sp4_h_r_38 <X> T_11_14.lc_trk_g3_6
 (26 14)  (572 238)  (572 238)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 238)  (573 238)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 238)  (575 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 238)  (576 238)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 238)  (577 238)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 238)  (580 238)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 238)  (582 238)  LC_7 Logic Functioning bit
 (38 14)  (584 238)  (584 238)  LC_7 Logic Functioning bit
 (39 14)  (585 238)  (585 238)  LC_7 Logic Functioning bit
 (43 14)  (589 238)  (589 238)  LC_7 Logic Functioning bit
 (45 14)  (591 238)  (591 238)  LC_7 Logic Functioning bit
 (50 14)  (596 238)  (596 238)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (560 239)  (560 239)  routing T_11_14.sp4_h_r_44 <X> T_11_14.lc_trk_g3_4
 (15 15)  (561 239)  (561 239)  routing T_11_14.sp4_h_r_44 <X> T_11_14.lc_trk_g3_4
 (16 15)  (562 239)  (562 239)  routing T_11_14.sp4_h_r_44 <X> T_11_14.lc_trk_g3_4
 (17 15)  (563 239)  (563 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (568 239)  (568 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (569 239)  (569 239)  routing T_11_14.sp4_h_r_38 <X> T_11_14.lc_trk_g3_6
 (24 15)  (570 239)  (570 239)  routing T_11_14.sp4_h_r_38 <X> T_11_14.lc_trk_g3_6
 (26 15)  (572 239)  (572 239)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 239)  (573 239)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 239)  (574 239)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 239)  (575 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 239)  (577 239)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (38 15)  (584 239)  (584 239)  LC_7 Logic Functioning bit
 (39 15)  (585 239)  (585 239)  LC_7 Logic Functioning bit


LogicTile_12_14

 (9 0)  (609 224)  (609 224)  routing T_12_14.sp4_v_t_36 <X> T_12_14.sp4_h_r_1
 (21 0)  (621 224)  (621 224)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g0_3
 (22 0)  (622 224)  (622 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 224)  (625 224)  routing T_12_14.sp4_h_l_7 <X> T_12_14.lc_trk_g0_2
 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (41 0)  (641 224)  (641 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (44 0)  (644 224)  (644 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (15 1)  (615 225)  (615 225)  routing T_12_14.sp4_v_t_5 <X> T_12_14.lc_trk_g0_0
 (16 1)  (616 225)  (616 225)  routing T_12_14.sp4_v_t_5 <X> T_12_14.lc_trk_g0_0
 (17 1)  (617 225)  (617 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 225)  (623 225)  routing T_12_14.sp4_h_l_7 <X> T_12_14.lc_trk_g0_2
 (24 1)  (624 225)  (624 225)  routing T_12_14.sp4_h_l_7 <X> T_12_14.lc_trk_g0_2
 (25 1)  (625 225)  (625 225)  routing T_12_14.sp4_h_l_7 <X> T_12_14.lc_trk_g0_2
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (633 225)  (633 225)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.input_2_0
 (34 1)  (634 225)  (634 225)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.input_2_0
 (35 1)  (635 225)  (635 225)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.input_2_0
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (42 1)  (642 225)  (642 225)  LC_0 Logic Functioning bit
 (49 1)  (649 225)  (649 225)  Carry_In_Mux bit 

 (0 2)  (600 226)  (600 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (605 226)  (605 226)  routing T_12_14.sp4_v_t_43 <X> T_12_14.sp4_h_l_37
 (11 2)  (611 226)  (611 226)  routing T_12_14.sp4_h_r_8 <X> T_12_14.sp4_v_t_39
 (12 2)  (612 226)  (612 226)  routing T_12_14.sp4_h_r_11 <X> T_12_14.sp4_h_l_39
 (13 2)  (613 226)  (613 226)  routing T_12_14.sp4_h_r_8 <X> T_12_14.sp4_v_t_39
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (635 226)  (635 226)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.input_2_1
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (42 2)  (642 226)  (642 226)  LC_1 Logic Functioning bit
 (44 2)  (644 226)  (644 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (46 2)  (646 226)  (646 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (600 227)  (600 227)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 3)  (602 227)  (602 227)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (4 3)  (604 227)  (604 227)  routing T_12_14.sp4_v_t_43 <X> T_12_14.sp4_h_l_37
 (6 3)  (606 227)  (606 227)  routing T_12_14.sp4_v_t_43 <X> T_12_14.sp4_h_l_37
 (12 3)  (612 227)  (612 227)  routing T_12_14.sp4_h_r_8 <X> T_12_14.sp4_v_t_39
 (13 3)  (613 227)  (613 227)  routing T_12_14.sp4_h_r_11 <X> T_12_14.sp4_h_l_39
 (30 3)  (630 227)  (630 227)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 227)  (632 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (633 227)  (633 227)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.input_2_1
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (1 4)  (601 228)  (601 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (16 4)  (616 228)  (616 228)  routing T_12_14.sp4_v_b_1 <X> T_12_14.lc_trk_g1_1
 (17 4)  (617 228)  (617 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (618 228)  (618 228)  routing T_12_14.sp4_v_b_1 <X> T_12_14.lc_trk_g1_1
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (625 228)  (625 228)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g1_2
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (635 228)  (635 228)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_2
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (41 4)  (641 228)  (641 228)  LC_2 Logic Functioning bit
 (42 4)  (642 228)  (642 228)  LC_2 Logic Functioning bit
 (44 4)  (644 228)  (644 228)  LC_2 Logic Functioning bit
 (45 4)  (645 228)  (645 228)  LC_2 Logic Functioning bit
 (46 4)  (646 228)  (646 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (600 229)  (600 229)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (1 5)  (601 229)  (601 229)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 229)  (632 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (633 229)  (633 229)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_2
 (35 5)  (635 229)  (635 229)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_2
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (39 5)  (639 229)  (639 229)  LC_2 Logic Functioning bit
 (41 5)  (641 229)  (641 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 230)  (618 230)  routing T_12_14.wire_logic_cluster/lc_5/out <X> T_12_14.lc_trk_g1_5
 (25 6)  (625 230)  (625 230)  routing T_12_14.wire_logic_cluster/lc_6/out <X> T_12_14.lc_trk_g1_6
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (39 6)  (639 230)  (639 230)  LC_3 Logic Functioning bit
 (41 6)  (641 230)  (641 230)  LC_3 Logic Functioning bit
 (42 6)  (642 230)  (642 230)  LC_3 Logic Functioning bit
 (44 6)  (644 230)  (644 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (11 7)  (611 231)  (611 231)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_h_l_40
 (12 7)  (612 231)  (612 231)  routing T_12_14.sp4_h_l_40 <X> T_12_14.sp4_v_t_40
 (13 7)  (613 231)  (613 231)  routing T_12_14.sp4_h_r_9 <X> T_12_14.sp4_h_l_40
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (32 7)  (632 231)  (632 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 231)  (635 231)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.input_2_3
 (36 7)  (636 231)  (636 231)  LC_3 Logic Functioning bit
 (39 7)  (639 231)  (639 231)  LC_3 Logic Functioning bit
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (42 7)  (642 231)  (642 231)  LC_3 Logic Functioning bit
 (48 7)  (648 231)  (648 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (16 8)  (616 232)  (616 232)  routing T_12_14.sp4_v_t_12 <X> T_12_14.lc_trk_g2_1
 (17 8)  (617 232)  (617 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (618 232)  (618 232)  routing T_12_14.sp4_v_t_12 <X> T_12_14.lc_trk_g2_1
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 232)  (630 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (39 8)  (639 232)  (639 232)  LC_4 Logic Functioning bit
 (41 8)  (641 232)  (641 232)  LC_4 Logic Functioning bit
 (42 8)  (642 232)  (642 232)  LC_4 Logic Functioning bit
 (44 8)  (644 232)  (644 232)  LC_4 Logic Functioning bit
 (45 8)  (645 232)  (645 232)  LC_4 Logic Functioning bit
 (22 9)  (622 233)  (622 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (32 9)  (632 233)  (632 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (633 233)  (633 233)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.input_2_4
 (35 9)  (635 233)  (635 233)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.input_2_4
 (36 9)  (636 233)  (636 233)  LC_4 Logic Functioning bit
 (39 9)  (639 233)  (639 233)  LC_4 Logic Functioning bit
 (41 9)  (641 233)  (641 233)  LC_4 Logic Functioning bit
 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (8 10)  (608 234)  (608 234)  routing T_12_14.sp4_h_r_7 <X> T_12_14.sp4_h_l_42
 (16 10)  (616 234)  (616 234)  routing T_12_14.sp12_v_t_10 <X> T_12_14.lc_trk_g2_5
 (17 10)  (617 234)  (617 234)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (621 234)  (621 234)  routing T_12_14.rgt_op_7 <X> T_12_14.lc_trk_g2_7
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 234)  (624 234)  routing T_12_14.rgt_op_7 <X> T_12_14.lc_trk_g2_7
 (25 10)  (625 234)  (625 234)  routing T_12_14.sp4_v_b_30 <X> T_12_14.lc_trk_g2_6
 (27 10)  (627 234)  (627 234)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (635 234)  (635 234)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.input_2_5
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (41 10)  (641 234)  (641 234)  LC_5 Logic Functioning bit
 (42 10)  (642 234)  (642 234)  LC_5 Logic Functioning bit
 (44 10)  (644 234)  (644 234)  LC_5 Logic Functioning bit
 (45 10)  (645 234)  (645 234)  LC_5 Logic Functioning bit
 (15 11)  (615 235)  (615 235)  routing T_12_14.sp4_v_t_33 <X> T_12_14.lc_trk_g2_4
 (16 11)  (616 235)  (616 235)  routing T_12_14.sp4_v_t_33 <X> T_12_14.lc_trk_g2_4
 (17 11)  (617 235)  (617 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (623 235)  (623 235)  routing T_12_14.sp4_v_b_30 <X> T_12_14.lc_trk_g2_6
 (32 11)  (632 235)  (632 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (633 235)  (633 235)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.input_2_5
 (35 11)  (635 235)  (635 235)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.input_2_5
 (36 11)  (636 235)  (636 235)  LC_5 Logic Functioning bit
 (39 11)  (639 235)  (639 235)  LC_5 Logic Functioning bit
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (14 12)  (614 236)  (614 236)  routing T_12_14.wire_logic_cluster/lc_0/out <X> T_12_14.lc_trk_g3_0
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (623 236)  (623 236)  routing T_12_14.sp12_v_b_11 <X> T_12_14.lc_trk_g3_3
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (41 12)  (641 236)  (641 236)  LC_6 Logic Functioning bit
 (42 12)  (642 236)  (642 236)  LC_6 Logic Functioning bit
 (44 12)  (644 236)  (644 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (47 12)  (647 236)  (647 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 237)  (632 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (39 13)  (639 237)  (639 237)  LC_6 Logic Functioning bit
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (42 13)  (642 237)  (642 237)  LC_6 Logic Functioning bit
 (0 14)  (600 238)  (600 238)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 238)  (614 238)  routing T_12_14.wire_logic_cluster/lc_4/out <X> T_12_14.lc_trk_g3_4
 (21 14)  (621 238)  (621 238)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g3_7
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 238)  (630 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (41 14)  (641 238)  (641 238)  LC_7 Logic Functioning bit
 (42 14)  (642 238)  (642 238)  LC_7 Logic Functioning bit
 (44 14)  (644 238)  (644 238)  LC_7 Logic Functioning bit
 (45 14)  (645 238)  (645 238)  LC_7 Logic Functioning bit
 (1 15)  (601 239)  (601 239)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (8 15)  (608 239)  (608 239)  routing T_12_14.sp4_v_b_7 <X> T_12_14.sp4_v_t_47
 (10 15)  (610 239)  (610 239)  routing T_12_14.sp4_v_b_7 <X> T_12_14.sp4_v_t_47
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (630 239)  (630 239)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 239)  (632 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (633 239)  (633 239)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.input_2_7
 (36 15)  (636 239)  (636 239)  LC_7 Logic Functioning bit
 (39 15)  (639 239)  (639 239)  LC_7 Logic Functioning bit
 (41 15)  (641 239)  (641 239)  LC_7 Logic Functioning bit
 (42 15)  (642 239)  (642 239)  LC_7 Logic Functioning bit
 (46 15)  (646 239)  (646 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_14

 (14 0)  (668 224)  (668 224)  routing T_13_14.lft_op_0 <X> T_13_14.lc_trk_g0_0
 (15 0)  (669 224)  (669 224)  routing T_13_14.sp4_h_l_4 <X> T_13_14.lc_trk_g0_1
 (16 0)  (670 224)  (670 224)  routing T_13_14.sp4_h_l_4 <X> T_13_14.lc_trk_g0_1
 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (672 224)  (672 224)  routing T_13_14.sp4_h_l_4 <X> T_13_14.lc_trk_g0_1
 (21 0)  (675 224)  (675 224)  routing T_13_14.sp4_h_r_11 <X> T_13_14.lc_trk_g0_3
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (677 224)  (677 224)  routing T_13_14.sp4_h_r_11 <X> T_13_14.lc_trk_g0_3
 (24 0)  (678 224)  (678 224)  routing T_13_14.sp4_h_r_11 <X> T_13_14.lc_trk_g0_3
 (25 0)  (679 224)  (679 224)  routing T_13_14.sp4_v_b_10 <X> T_13_14.lc_trk_g0_2
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 224)  (685 224)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (691 224)  (691 224)  LC_0 Logic Functioning bit
 (42 0)  (696 224)  (696 224)  LC_0 Logic Functioning bit
 (45 0)  (699 224)  (699 224)  LC_0 Logic Functioning bit
 (53 0)  (707 224)  (707 224)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (13 1)  (667 225)  (667 225)  routing T_13_14.sp4_v_t_44 <X> T_13_14.sp4_h_r_2
 (15 1)  (669 225)  (669 225)  routing T_13_14.lft_op_0 <X> T_13_14.lc_trk_g0_0
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (672 225)  (672 225)  routing T_13_14.sp4_h_l_4 <X> T_13_14.lc_trk_g0_1
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (677 225)  (677 225)  routing T_13_14.sp4_v_b_10 <X> T_13_14.lc_trk_g0_2
 (25 1)  (679 225)  (679 225)  routing T_13_14.sp4_v_b_10 <X> T_13_14.lc_trk_g0_2
 (26 1)  (680 225)  (680 225)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 225)  (681 225)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 225)  (687 225)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.input_2_0
 (36 1)  (690 225)  (690 225)  LC_0 Logic Functioning bit
 (37 1)  (691 225)  (691 225)  LC_0 Logic Functioning bit
 (39 1)  (693 225)  (693 225)  LC_0 Logic Functioning bit
 (43 1)  (697 225)  (697 225)  LC_0 Logic Functioning bit
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (3 2)  (657 226)  (657 226)  routing T_13_14.sp12_v_t_23 <X> T_13_14.sp12_h_l_23
 (14 2)  (668 226)  (668 226)  routing T_13_14.wire_logic_cluster/lc_4/out <X> T_13_14.lc_trk_g0_4
 (15 2)  (669 226)  (669 226)  routing T_13_14.lft_op_5 <X> T_13_14.lc_trk_g0_5
 (17 2)  (671 226)  (671 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 226)  (672 226)  routing T_13_14.lft_op_5 <X> T_13_14.lc_trk_g0_5
 (0 3)  (654 227)  (654 227)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 3)  (656 227)  (656 227)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (5 3)  (659 227)  (659 227)  routing T_13_14.sp4_h_l_37 <X> T_13_14.sp4_v_t_37
 (9 3)  (663 227)  (663 227)  routing T_13_14.sp4_v_b_5 <X> T_13_14.sp4_v_t_36
 (10 3)  (664 227)  (664 227)  routing T_13_14.sp4_v_b_5 <X> T_13_14.sp4_v_t_36
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (15 4)  (669 228)  (669 228)  routing T_13_14.sp4_v_b_17 <X> T_13_14.lc_trk_g1_1
 (16 4)  (670 228)  (670 228)  routing T_13_14.sp4_v_b_17 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (675 228)  (675 228)  routing T_13_14.sp4_h_r_11 <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (677 228)  (677 228)  routing T_13_14.sp4_h_r_11 <X> T_13_14.lc_trk_g1_3
 (24 4)  (678 228)  (678 228)  routing T_13_14.sp4_h_r_11 <X> T_13_14.lc_trk_g1_3
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (42 4)  (696 228)  (696 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (45 4)  (699 228)  (699 228)  LC_2 Logic Functioning bit
 (46 4)  (700 228)  (700 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (668 229)  (668 229)  routing T_13_14.top_op_0 <X> T_13_14.lc_trk_g1_0
 (15 5)  (669 229)  (669 229)  routing T_13_14.top_op_0 <X> T_13_14.lc_trk_g1_0
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (680 229)  (680 229)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 229)  (681 229)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (687 229)  (687 229)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.input_2_2
 (35 5)  (689 229)  (689 229)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.input_2_2
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (43 5)  (697 229)  (697 229)  LC_2 Logic Functioning bit
 (4 6)  (658 230)  (658 230)  routing T_13_14.sp4_v_b_3 <X> T_13_14.sp4_v_t_38
 (21 6)  (675 230)  (675 230)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g1_7
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 230)  (685 230)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 230)  (687 230)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 230)  (688 230)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 230)  (689 230)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.input_2_3
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (42 6)  (696 230)  (696 230)  LC_3 Logic Functioning bit
 (45 6)  (699 230)  (699 230)  LC_3 Logic Functioning bit
 (52 6)  (706 230)  (706 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 231)  (686 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (687 231)  (687 231)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.input_2_3
 (34 7)  (688 231)  (688 231)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.input_2_3
 (35 7)  (689 231)  (689 231)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.input_2_3
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (38 7)  (692 231)  (692 231)  LC_3 Logic Functioning bit
 (42 7)  (696 231)  (696 231)  LC_3 Logic Functioning bit
 (51 7)  (705 231)  (705 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (658 232)  (658 232)  routing T_13_14.sp4_v_t_43 <X> T_13_14.sp4_v_b_6
 (8 8)  (662 232)  (662 232)  routing T_13_14.sp4_v_b_7 <X> T_13_14.sp4_h_r_7
 (9 8)  (663 232)  (663 232)  routing T_13_14.sp4_v_b_7 <X> T_13_14.sp4_h_r_7
 (14 8)  (668 232)  (668 232)  routing T_13_14.wire_logic_cluster/lc_0/out <X> T_13_14.lc_trk_g2_0
 (22 8)  (676 232)  (676 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (679 232)  (679 232)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g2_2
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 232)  (685 232)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 232)  (687 232)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 232)  (689 232)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.input_2_4
 (37 8)  (691 232)  (691 232)  LC_4 Logic Functioning bit
 (42 8)  (696 232)  (696 232)  LC_4 Logic Functioning bit
 (45 8)  (699 232)  (699 232)  LC_4 Logic Functioning bit
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (680 233)  (680 233)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 233)  (681 233)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 233)  (685 233)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 233)  (686 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (690 233)  (690 233)  LC_4 Logic Functioning bit
 (37 9)  (691 233)  (691 233)  LC_4 Logic Functioning bit
 (39 9)  (693 233)  (693 233)  LC_4 Logic Functioning bit
 (43 9)  (697 233)  (697 233)  LC_4 Logic Functioning bit
 (47 9)  (701 233)  (701 233)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (6 10)  (660 234)  (660 234)  routing T_13_14.sp4_v_b_3 <X> T_13_14.sp4_v_t_43
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 234)  (672 234)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g2_5
 (21 10)  (675 234)  (675 234)  routing T_13_14.bnl_op_7 <X> T_13_14.lc_trk_g2_7
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (679 234)  (679 234)  routing T_13_14.wire_logic_cluster/lc_6/out <X> T_13_14.lc_trk_g2_6
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 234)  (688 234)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 234)  (689 234)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.input_2_5
 (42 10)  (696 234)  (696 234)  LC_5 Logic Functioning bit
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (45 10)  (699 234)  (699 234)  LC_5 Logic Functioning bit
 (5 11)  (659 235)  (659 235)  routing T_13_14.sp4_v_b_3 <X> T_13_14.sp4_v_t_43
 (21 11)  (675 235)  (675 235)  routing T_13_14.bnl_op_7 <X> T_13_14.lc_trk_g2_7
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 235)  (686 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 235)  (687 235)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.input_2_5
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (38 11)  (692 235)  (692 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (51 11)  (705 235)  (705 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (675 236)  (675 236)  routing T_13_14.sp4_v_t_14 <X> T_13_14.lc_trk_g3_3
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (677 236)  (677 236)  routing T_13_14.sp4_v_t_14 <X> T_13_14.lc_trk_g3_3
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 236)  (689 236)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.input_2_6
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (42 12)  (696 236)  (696 236)  LC_6 Logic Functioning bit
 (45 12)  (699 236)  (699 236)  LC_6 Logic Functioning bit
 (12 13)  (666 237)  (666 237)  routing T_13_14.sp4_h_r_11 <X> T_13_14.sp4_v_b_11
 (14 13)  (668 237)  (668 237)  routing T_13_14.sp4_h_r_24 <X> T_13_14.lc_trk_g3_0
 (15 13)  (669 237)  (669 237)  routing T_13_14.sp4_h_r_24 <X> T_13_14.lc_trk_g3_0
 (16 13)  (670 237)  (670 237)  routing T_13_14.sp4_h_r_24 <X> T_13_14.lc_trk_g3_0
 (17 13)  (671 237)  (671 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (680 237)  (680 237)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 237)  (681 237)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 237)  (686 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 237)  (687 237)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.input_2_6
 (35 13)  (689 237)  (689 237)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.input_2_6
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (37 13)  (691 237)  (691 237)  LC_6 Logic Functioning bit
 (39 13)  (693 237)  (693 237)  LC_6 Logic Functioning bit
 (43 13)  (697 237)  (697 237)  LC_6 Logic Functioning bit
 (5 14)  (659 238)  (659 238)  routing T_13_14.sp4_h_r_6 <X> T_13_14.sp4_h_l_44
 (11 14)  (665 238)  (665 238)  routing T_13_14.sp4_h_l_43 <X> T_13_14.sp4_v_t_46
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (672 238)  (672 238)  routing T_13_14.bnl_op_5 <X> T_13_14.lc_trk_g3_5
 (25 14)  (679 238)  (679 238)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (27 14)  (681 238)  (681 238)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 238)  (684 238)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (691 238)  (691 238)  LC_7 Logic Functioning bit
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (41 14)  (695 238)  (695 238)  LC_7 Logic Functioning bit
 (45 14)  (699 238)  (699 238)  LC_7 Logic Functioning bit
 (52 14)  (706 238)  (706 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (658 239)  (658 239)  routing T_13_14.sp4_h_r_6 <X> T_13_14.sp4_h_l_44
 (18 15)  (672 239)  (672 239)  routing T_13_14.bnl_op_5 <X> T_13_14.lc_trk_g3_5
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 239)  (677 239)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (25 15)  (679 239)  (679 239)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (26 15)  (680 239)  (680 239)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 239)  (682 239)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 239)  (684 239)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 239)  (685 239)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 239)  (686 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (687 239)  (687 239)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.input_2_7
 (34 15)  (688 239)  (688 239)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.input_2_7
 (36 15)  (690 239)  (690 239)  LC_7 Logic Functioning bit
 (38 15)  (692 239)  (692 239)  LC_7 Logic Functioning bit
 (41 15)  (695 239)  (695 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (14 0)  (722 224)  (722 224)  routing T_14_14.wire_logic_cluster/lc_0/out <X> T_14_14.lc_trk_g0_0
 (21 0)  (729 224)  (729 224)  routing T_14_14.sp4_h_r_19 <X> T_14_14.lc_trk_g0_3
 (22 0)  (730 224)  (730 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 224)  (731 224)  routing T_14_14.sp4_h_r_19 <X> T_14_14.lc_trk_g0_3
 (24 0)  (732 224)  (732 224)  routing T_14_14.sp4_h_r_19 <X> T_14_14.lc_trk_g0_3
 (26 0)  (734 224)  (734 224)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 224)  (739 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 224)  (741 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (42 0)  (750 224)  (750 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (729 225)  (729 225)  routing T_14_14.sp4_h_r_19 <X> T_14_14.lc_trk_g0_3
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 225)  (738 225)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (46 1)  (754 225)  (754 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (708 226)  (708 226)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (25 2)  (733 226)  (733 226)  routing T_14_14.sp4_h_l_11 <X> T_14_14.lc_trk_g0_6
 (26 2)  (734 226)  (734 226)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 226)  (736 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (743 226)  (743 226)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_1
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (41 2)  (749 226)  (749 226)  LC_1 Logic Functioning bit
 (43 2)  (751 226)  (751 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (47 2)  (755 226)  (755 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (2 3)  (710 227)  (710 227)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (8 3)  (716 227)  (716 227)  routing T_14_14.sp4_h_r_1 <X> T_14_14.sp4_v_t_36
 (9 3)  (717 227)  (717 227)  routing T_14_14.sp4_h_r_1 <X> T_14_14.sp4_v_t_36
 (14 3)  (722 227)  (722 227)  routing T_14_14.sp4_h_r_4 <X> T_14_14.lc_trk_g0_4
 (15 3)  (723 227)  (723 227)  routing T_14_14.sp4_h_r_4 <X> T_14_14.lc_trk_g0_4
 (16 3)  (724 227)  (724 227)  routing T_14_14.sp4_h_r_4 <X> T_14_14.lc_trk_g0_4
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (730 227)  (730 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (731 227)  (731 227)  routing T_14_14.sp4_h_l_11 <X> T_14_14.lc_trk_g0_6
 (24 3)  (732 227)  (732 227)  routing T_14_14.sp4_h_l_11 <X> T_14_14.lc_trk_g0_6
 (25 3)  (733 227)  (733 227)  routing T_14_14.sp4_h_l_11 <X> T_14_14.lc_trk_g0_6
 (27 3)  (735 227)  (735 227)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 227)  (739 227)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 227)  (740 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (741 227)  (741 227)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_1
 (35 3)  (743 227)  (743 227)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_1
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (43 3)  (751 227)  (751 227)  LC_1 Logic Functioning bit
 (10 4)  (718 228)  (718 228)  routing T_14_14.sp4_v_t_46 <X> T_14_14.sp4_h_r_4
 (17 4)  (725 228)  (725 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (729 228)  (729 228)  routing T_14_14.sp4_v_b_11 <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (731 228)  (731 228)  routing T_14_14.sp4_v_b_11 <X> T_14_14.lc_trk_g1_3
 (25 4)  (733 228)  (733 228)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g1_2
 (26 4)  (734 228)  (734 228)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 228)  (739 228)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 228)  (742 228)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (16 5)  (724 229)  (724 229)  routing T_14_14.sp12_h_r_8 <X> T_14_14.lc_trk_g1_0
 (17 5)  (725 229)  (725 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (726 229)  (726 229)  routing T_14_14.sp4_r_v_b_25 <X> T_14_14.lc_trk_g1_1
 (21 5)  (729 229)  (729 229)  routing T_14_14.sp4_v_b_11 <X> T_14_14.lc_trk_g1_3
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (731 229)  (731 229)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g1_2
 (24 5)  (732 229)  (732 229)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g1_2
 (25 5)  (733 229)  (733 229)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g1_2
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 229)  (738 229)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (43 5)  (751 229)  (751 229)  LC_2 Logic Functioning bit
 (47 5)  (755 229)  (755 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (731 230)  (731 230)  routing T_14_14.sp4_v_b_23 <X> T_14_14.lc_trk_g1_7
 (24 6)  (732 230)  (732 230)  routing T_14_14.sp4_v_b_23 <X> T_14_14.lc_trk_g1_7
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (46 6)  (754 230)  (754 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (722 231)  (722 231)  routing T_14_14.sp12_h_r_20 <X> T_14_14.lc_trk_g1_4
 (16 7)  (724 231)  (724 231)  routing T_14_14.sp12_h_r_20 <X> T_14_14.lc_trk_g1_4
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (26 7)  (734 231)  (734 231)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 231)  (736 231)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 231)  (740 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (742 231)  (742 231)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.input_2_3
 (35 7)  (743 231)  (743 231)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.input_2_3
 (43 7)  (751 231)  (751 231)  LC_3 Logic Functioning bit
 (52 7)  (760 231)  (760 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (11 8)  (719 232)  (719 232)  routing T_14_14.sp4_v_t_40 <X> T_14_14.sp4_v_b_8
 (14 8)  (722 232)  (722 232)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g2_0
 (15 8)  (723 232)  (723 232)  routing T_14_14.sp4_h_r_25 <X> T_14_14.lc_trk_g2_1
 (16 8)  (724 232)  (724 232)  routing T_14_14.sp4_h_r_25 <X> T_14_14.lc_trk_g2_1
 (17 8)  (725 232)  (725 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 232)  (741 232)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (38 8)  (746 232)  (746 232)  LC_4 Logic Functioning bit
 (41 8)  (749 232)  (749 232)  LC_4 Logic Functioning bit
 (45 8)  (753 232)  (753 232)  LC_4 Logic Functioning bit
 (50 8)  (758 232)  (758 232)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (761 232)  (761 232)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (12 9)  (720 233)  (720 233)  routing T_14_14.sp4_v_t_40 <X> T_14_14.sp4_v_b_8
 (14 9)  (722 233)  (722 233)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g2_0
 (16 9)  (724 233)  (724 233)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g2_0
 (17 9)  (725 233)  (725 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (726 233)  (726 233)  routing T_14_14.sp4_h_r_25 <X> T_14_14.lc_trk_g2_1
 (27 9)  (735 233)  (735 233)  routing T_14_14.lc_trk_g1_1 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 233)  (738 233)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (37 9)  (745 233)  (745 233)  LC_4 Logic Functioning bit
 (39 9)  (747 233)  (747 233)  LC_4 Logic Functioning bit
 (40 9)  (748 233)  (748 233)  LC_4 Logic Functioning bit
 (4 10)  (712 234)  (712 234)  routing T_14_14.sp4_h_r_0 <X> T_14_14.sp4_v_t_43
 (6 10)  (714 234)  (714 234)  routing T_14_14.sp4_h_r_0 <X> T_14_14.sp4_v_t_43
 (8 10)  (716 234)  (716 234)  routing T_14_14.sp4_v_t_42 <X> T_14_14.sp4_h_l_42
 (9 10)  (717 234)  (717 234)  routing T_14_14.sp4_v_t_42 <X> T_14_14.sp4_h_l_42
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 234)  (726 234)  routing T_14_14.wire_logic_cluster/lc_5/out <X> T_14_14.lc_trk_g2_5
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (733 234)  (733 234)  routing T_14_14.wire_logic_cluster/lc_6/out <X> T_14_14.lc_trk_g2_6
 (26 10)  (734 234)  (734 234)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 234)  (738 234)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 234)  (739 234)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 234)  (742 234)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 234)  (743 234)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.input_2_5
 (37 10)  (745 234)  (745 234)  LC_5 Logic Functioning bit
 (42 10)  (750 234)  (750 234)  LC_5 Logic Functioning bit
 (45 10)  (753 234)  (753 234)  LC_5 Logic Functioning bit
 (46 10)  (754 234)  (754 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (713 235)  (713 235)  routing T_14_14.sp4_h_r_0 <X> T_14_14.sp4_v_t_43
 (16 11)  (724 235)  (724 235)  routing T_14_14.sp12_v_b_12 <X> T_14_14.lc_trk_g2_4
 (17 11)  (725 235)  (725 235)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (21 11)  (729 235)  (729 235)  routing T_14_14.sp4_r_v_b_39 <X> T_14_14.lc_trk_g2_7
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 235)  (734 235)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 235)  (736 235)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 235)  (738 235)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 235)  (739 235)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 235)  (740 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (741 235)  (741 235)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.input_2_5
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (37 11)  (745 235)  (745 235)  LC_5 Logic Functioning bit
 (38 11)  (746 235)  (746 235)  LC_5 Logic Functioning bit
 (42 11)  (750 235)  (750 235)  LC_5 Logic Functioning bit
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g3_1
 (26 12)  (734 236)  (734 236)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 236)  (742 236)  routing T_14_14.lc_trk_g1_0 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 236)  (743 236)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.input_2_6
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (42 12)  (750 236)  (750 236)  LC_6 Logic Functioning bit
 (45 12)  (753 236)  (753 236)  LC_6 Logic Functioning bit
 (26 13)  (734 237)  (734 237)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 237)  (738 237)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 237)  (740 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 237)  (741 237)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.input_2_6
 (35 13)  (743 237)  (743 237)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.input_2_6
 (36 13)  (744 237)  (744 237)  LC_6 Logic Functioning bit
 (37 13)  (745 237)  (745 237)  LC_6 Logic Functioning bit
 (39 13)  (747 237)  (747 237)  LC_6 Logic Functioning bit
 (43 13)  (751 237)  (751 237)  LC_6 Logic Functioning bit
 (46 13)  (754 237)  (754 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (4 14)  (712 238)  (712 238)  routing T_14_14.sp4_h_r_3 <X> T_14_14.sp4_v_t_44
 (6 14)  (714 238)  (714 238)  routing T_14_14.sp4_h_r_3 <X> T_14_14.sp4_v_t_44
 (8 14)  (716 238)  (716 238)  routing T_14_14.sp4_h_r_2 <X> T_14_14.sp4_h_l_47
 (10 14)  (718 238)  (718 238)  routing T_14_14.sp4_h_r_2 <X> T_14_14.sp4_h_l_47
 (14 14)  (722 238)  (722 238)  routing T_14_14.sp4_h_r_44 <X> T_14_14.lc_trk_g3_4
 (25 14)  (733 238)  (733 238)  routing T_14_14.sp4_h_r_38 <X> T_14_14.lc_trk_g3_6
 (5 15)  (713 239)  (713 239)  routing T_14_14.sp4_h_r_3 <X> T_14_14.sp4_v_t_44
 (14 15)  (722 239)  (722 239)  routing T_14_14.sp4_h_r_44 <X> T_14_14.lc_trk_g3_4
 (15 15)  (723 239)  (723 239)  routing T_14_14.sp4_h_r_44 <X> T_14_14.lc_trk_g3_4
 (16 15)  (724 239)  (724 239)  routing T_14_14.sp4_h_r_44 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (731 239)  (731 239)  routing T_14_14.sp4_h_r_38 <X> T_14_14.lc_trk_g3_6
 (24 15)  (732 239)  (732 239)  routing T_14_14.sp4_h_r_38 <X> T_14_14.lc_trk_g3_6


LogicTile_15_14

 (8 0)  (770 224)  (770 224)  routing T_15_14.sp4_h_l_36 <X> T_15_14.sp4_h_r_1
 (27 0)  (789 224)  (789 224)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 224)  (790 224)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (39 0)  (801 224)  (801 224)  LC_0 Logic Functioning bit
 (41 0)  (803 224)  (803 224)  LC_0 Logic Functioning bit
 (42 0)  (804 224)  (804 224)  LC_0 Logic Functioning bit
 (44 0)  (806 224)  (806 224)  LC_0 Logic Functioning bit
 (45 0)  (807 224)  (807 224)  LC_0 Logic Functioning bit
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (41 1)  (803 225)  (803 225)  LC_0 Logic Functioning bit
 (42 1)  (804 225)  (804 225)  LC_0 Logic Functioning bit
 (47 1)  (809 225)  (809 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (811 225)  (811 225)  Carry_In_Mux bit 

 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_3 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (767 226)  (767 226)  routing T_15_14.sp4_v_b_0 <X> T_15_14.sp4_h_l_37
 (14 2)  (776 226)  (776 226)  routing T_15_14.sp4_h_l_9 <X> T_15_14.lc_trk_g0_4
 (27 2)  (789 226)  (789 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (39 2)  (801 226)  (801 226)  LC_1 Logic Functioning bit
 (41 2)  (803 226)  (803 226)  LC_1 Logic Functioning bit
 (42 2)  (804 226)  (804 226)  LC_1 Logic Functioning bit
 (44 2)  (806 226)  (806 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (53 2)  (815 226)  (815 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (762 227)  (762 227)  routing T_15_14.glb_netwk_3 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (14 3)  (776 227)  (776 227)  routing T_15_14.sp4_h_l_9 <X> T_15_14.lc_trk_g0_4
 (15 3)  (777 227)  (777 227)  routing T_15_14.sp4_h_l_9 <X> T_15_14.lc_trk_g0_4
 (16 3)  (778 227)  (778 227)  routing T_15_14.sp4_h_l_9 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (41 3)  (803 227)  (803 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (12 4)  (774 228)  (774 228)  routing T_15_14.sp4_v_b_5 <X> T_15_14.sp4_h_r_5
 (21 4)  (783 228)  (783 228)  routing T_15_14.wire_logic_cluster/lc_3/out <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 228)  (787 228)  routing T_15_14.wire_logic_cluster/lc_2/out <X> T_15_14.lc_trk_g1_2
 (27 4)  (789 228)  (789 228)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (39 4)  (801 228)  (801 228)  LC_2 Logic Functioning bit
 (41 4)  (803 228)  (803 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (44 4)  (806 228)  (806 228)  LC_2 Logic Functioning bit
 (45 4)  (807 228)  (807 228)  LC_2 Logic Functioning bit
 (11 5)  (773 229)  (773 229)  routing T_15_14.sp4_v_b_5 <X> T_15_14.sp4_h_r_5
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (41 5)  (803 229)  (803 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (53 5)  (815 229)  (815 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (773 230)  (773 230)  routing T_15_14.sp4_v_b_9 <X> T_15_14.sp4_v_t_40
 (13 6)  (775 230)  (775 230)  routing T_15_14.sp4_v_b_9 <X> T_15_14.sp4_v_t_40
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 230)  (780 230)  routing T_15_14.wire_logic_cluster/lc_5/out <X> T_15_14.lc_trk_g1_5
 (25 6)  (787 230)  (787 230)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g1_6
 (27 6)  (789 230)  (789 230)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (39 6)  (801 230)  (801 230)  LC_3 Logic Functioning bit
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (42 6)  (804 230)  (804 230)  LC_3 Logic Functioning bit
 (44 6)  (806 230)  (806 230)  LC_3 Logic Functioning bit
 (45 6)  (807 230)  (807 230)  LC_3 Logic Functioning bit
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 231)  (792 231)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (41 7)  (803 231)  (803 231)  LC_3 Logic Functioning bit
 (42 7)  (804 231)  (804 231)  LC_3 Logic Functioning bit
 (51 7)  (813 231)  (813 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (766 232)  (766 232)  routing T_15_14.sp4_v_t_47 <X> T_15_14.sp4_v_b_6
 (6 8)  (768 232)  (768 232)  routing T_15_14.sp4_v_t_47 <X> T_15_14.sp4_v_b_6
 (27 8)  (789 232)  (789 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 232)  (790 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 232)  (792 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (39 8)  (801 232)  (801 232)  LC_4 Logic Functioning bit
 (41 8)  (803 232)  (803 232)  LC_4 Logic Functioning bit
 (42 8)  (804 232)  (804 232)  LC_4 Logic Functioning bit
 (44 8)  (806 232)  (806 232)  LC_4 Logic Functioning bit
 (45 8)  (807 232)  (807 232)  LC_4 Logic Functioning bit
 (51 8)  (813 232)  (813 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (765 233)  (765 233)  routing T_15_14.sp12_h_l_22 <X> T_15_14.sp12_v_b_1
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (39 9)  (801 233)  (801 233)  LC_4 Logic Functioning bit
 (41 9)  (803 233)  (803 233)  LC_4 Logic Functioning bit
 (42 9)  (804 233)  (804 233)  LC_4 Logic Functioning bit
 (27 10)  (789 234)  (789 234)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 234)  (792 234)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (39 10)  (801 234)  (801 234)  LC_5 Logic Functioning bit
 (41 10)  (803 234)  (803 234)  LC_5 Logic Functioning bit
 (42 10)  (804 234)  (804 234)  LC_5 Logic Functioning bit
 (44 10)  (806 234)  (806 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (36 11)  (798 235)  (798 235)  LC_5 Logic Functioning bit
 (39 11)  (801 235)  (801 235)  LC_5 Logic Functioning bit
 (41 11)  (803 235)  (803 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit
 (2 12)  (764 236)  (764 236)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (776 236)  (776 236)  routing T_15_14.wire_logic_cluster/lc_0/out <X> T_15_14.lc_trk_g3_0
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 236)  (780 236)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g3_1
 (27 12)  (789 236)  (789 236)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 236)  (798 236)  LC_6 Logic Functioning bit
 (39 12)  (801 236)  (801 236)  LC_6 Logic Functioning bit
 (41 12)  (803 236)  (803 236)  LC_6 Logic Functioning bit
 (42 12)  (804 236)  (804 236)  LC_6 Logic Functioning bit
 (44 12)  (806 236)  (806 236)  LC_6 Logic Functioning bit
 (45 12)  (807 236)  (807 236)  LC_6 Logic Functioning bit
 (8 13)  (770 237)  (770 237)  routing T_15_14.sp4_h_l_47 <X> T_15_14.sp4_v_b_10
 (9 13)  (771 237)  (771 237)  routing T_15_14.sp4_h_l_47 <X> T_15_14.sp4_v_b_10
 (17 13)  (779 237)  (779 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 237)  (792 237)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 237)  (798 237)  LC_6 Logic Functioning bit
 (39 13)  (801 237)  (801 237)  LC_6 Logic Functioning bit
 (41 13)  (803 237)  (803 237)  LC_6 Logic Functioning bit
 (42 13)  (804 237)  (804 237)  LC_6 Logic Functioning bit
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (773 238)  (773 238)  routing T_15_14.sp4_h_r_5 <X> T_15_14.sp4_v_t_46
 (13 14)  (775 238)  (775 238)  routing T_15_14.sp4_h_r_5 <X> T_15_14.sp4_v_t_46
 (14 14)  (776 238)  (776 238)  routing T_15_14.wire_logic_cluster/lc_4/out <X> T_15_14.lc_trk_g3_4
 (21 14)  (783 238)  (783 238)  routing T_15_14.wire_logic_cluster/lc_7/out <X> T_15_14.lc_trk_g3_7
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 238)  (789 238)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 238)  (790 238)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 238)  (792 238)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (39 14)  (801 238)  (801 238)  LC_7 Logic Functioning bit
 (41 14)  (803 238)  (803 238)  LC_7 Logic Functioning bit
 (42 14)  (804 238)  (804 238)  LC_7 Logic Functioning bit
 (44 14)  (806 238)  (806 238)  LC_7 Logic Functioning bit
 (45 14)  (807 238)  (807 238)  LC_7 Logic Functioning bit
 (1 15)  (763 239)  (763 239)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (12 15)  (774 239)  (774 239)  routing T_15_14.sp4_h_r_5 <X> T_15_14.sp4_v_t_46
 (17 15)  (779 239)  (779 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 239)  (792 239)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit
 (39 15)  (801 239)  (801 239)  LC_7 Logic Functioning bit
 (41 15)  (803 239)  (803 239)  LC_7 Logic Functioning bit
 (42 15)  (804 239)  (804 239)  LC_7 Logic Functioning bit
 (53 15)  (815 239)  (815 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_16_14

 (5 0)  (821 224)  (821 224)  routing T_16_14.sp4_v_b_6 <X> T_16_14.sp4_h_r_0
 (15 0)  (831 224)  (831 224)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g0_1
 (16 0)  (832 224)  (832 224)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g0_1
 (17 0)  (833 224)  (833 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (834 224)  (834 224)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g0_1
 (21 0)  (837 224)  (837 224)  routing T_16_14.wire_logic_cluster/lc_3/out <X> T_16_14.lc_trk_g0_3
 (22 0)  (838 224)  (838 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (842 224)  (842 224)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 224)  (847 224)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 224)  (850 224)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 224)  (851 224)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.input_2_0
 (36 0)  (852 224)  (852 224)  LC_0 Logic Functioning bit
 (37 0)  (853 224)  (853 224)  LC_0 Logic Functioning bit
 (38 0)  (854 224)  (854 224)  LC_0 Logic Functioning bit
 (39 0)  (855 224)  (855 224)  LC_0 Logic Functioning bit
 (41 0)  (857 224)  (857 224)  LC_0 Logic Functioning bit
 (42 0)  (858 224)  (858 224)  LC_0 Logic Functioning bit
 (43 0)  (859 224)  (859 224)  LC_0 Logic Functioning bit
 (4 1)  (820 225)  (820 225)  routing T_16_14.sp4_v_b_6 <X> T_16_14.sp4_h_r_0
 (6 1)  (822 225)  (822 225)  routing T_16_14.sp4_v_b_6 <X> T_16_14.sp4_h_r_0
 (11 1)  (827 225)  (827 225)  routing T_16_14.sp4_h_l_39 <X> T_16_14.sp4_h_r_2
 (14 1)  (830 225)  (830 225)  routing T_16_14.sp4_h_r_0 <X> T_16_14.lc_trk_g0_0
 (15 1)  (831 225)  (831 225)  routing T_16_14.sp4_h_r_0 <X> T_16_14.lc_trk_g0_0
 (16 1)  (832 225)  (832 225)  routing T_16_14.sp4_h_r_0 <X> T_16_14.lc_trk_g0_0
 (17 1)  (833 225)  (833 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 225)  (846 225)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 225)  (848 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (850 225)  (850 225)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.input_2_0
 (36 1)  (852 225)  (852 225)  LC_0 Logic Functioning bit
 (37 1)  (853 225)  (853 225)  LC_0 Logic Functioning bit
 (38 1)  (854 225)  (854 225)  LC_0 Logic Functioning bit
 (39 1)  (855 225)  (855 225)  LC_0 Logic Functioning bit
 (40 1)  (856 225)  (856 225)  LC_0 Logic Functioning bit
 (41 1)  (857 225)  (857 225)  LC_0 Logic Functioning bit
 (42 1)  (858 225)  (858 225)  LC_0 Logic Functioning bit
 (43 1)  (859 225)  (859 225)  LC_0 Logic Functioning bit
 (3 2)  (819 226)  (819 226)  routing T_16_14.sp12_v_t_23 <X> T_16_14.sp12_h_l_23
 (14 2)  (830 226)  (830 226)  routing T_16_14.wire_logic_cluster/lc_4/out <X> T_16_14.lc_trk_g0_4
 (15 2)  (831 226)  (831 226)  routing T_16_14.lft_op_5 <X> T_16_14.lc_trk_g0_5
 (17 2)  (833 226)  (833 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 226)  (834 226)  routing T_16_14.lft_op_5 <X> T_16_14.lc_trk_g0_5
 (25 2)  (841 226)  (841 226)  routing T_16_14.lft_op_6 <X> T_16_14.lc_trk_g0_6
 (28 2)  (844 226)  (844 226)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 226)  (846 226)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 226)  (849 226)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 226)  (850 226)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (38 2)  (854 226)  (854 226)  LC_1 Logic Functioning bit
 (50 2)  (866 226)  (866 226)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (867 226)  (867 226)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (17 3)  (833 227)  (833 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (838 227)  (838 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 227)  (840 227)  routing T_16_14.lft_op_6 <X> T_16_14.lc_trk_g0_6
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (47 3)  (863 227)  (863 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (11 4)  (827 228)  (827 228)  routing T_16_14.sp4_v_t_39 <X> T_16_14.sp4_v_b_5
 (28 4)  (844 228)  (844 228)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 228)  (846 228)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (41 4)  (857 228)  (857 228)  LC_2 Logic Functioning bit
 (43 4)  (859 228)  (859 228)  LC_2 Logic Functioning bit
 (12 5)  (828 229)  (828 229)  routing T_16_14.sp4_v_t_39 <X> T_16_14.sp4_v_b_5
 (22 5)  (838 229)  (838 229)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (839 229)  (839 229)  routing T_16_14.sp12_h_r_10 <X> T_16_14.lc_trk_g1_2
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 229)  (846 229)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (37 5)  (853 229)  (853 229)  LC_2 Logic Functioning bit
 (39 5)  (855 229)  (855 229)  LC_2 Logic Functioning bit
 (41 5)  (857 229)  (857 229)  LC_2 Logic Functioning bit
 (43 5)  (859 229)  (859 229)  LC_2 Logic Functioning bit
 (48 5)  (864 229)  (864 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (6 6)  (822 230)  (822 230)  routing T_16_14.sp4_v_b_0 <X> T_16_14.sp4_v_t_38
 (9 6)  (825 230)  (825 230)  routing T_16_14.sp4_v_b_4 <X> T_16_14.sp4_h_l_41
 (14 6)  (830 230)  (830 230)  routing T_16_14.bnr_op_4 <X> T_16_14.lc_trk_g1_4
 (17 6)  (833 230)  (833 230)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (834 230)  (834 230)  routing T_16_14.bnr_op_5 <X> T_16_14.lc_trk_g1_5
 (26 6)  (842 230)  (842 230)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 230)  (846 230)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 230)  (849 230)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 230)  (850 230)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 230)  (851 230)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.input_2_3
 (36 6)  (852 230)  (852 230)  LC_3 Logic Functioning bit
 (37 6)  (853 230)  (853 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (39 6)  (855 230)  (855 230)  LC_3 Logic Functioning bit
 (41 6)  (857 230)  (857 230)  LC_3 Logic Functioning bit
 (42 6)  (858 230)  (858 230)  LC_3 Logic Functioning bit
 (43 6)  (859 230)  (859 230)  LC_3 Logic Functioning bit
 (5 7)  (821 231)  (821 231)  routing T_16_14.sp4_v_b_0 <X> T_16_14.sp4_v_t_38
 (14 7)  (830 231)  (830 231)  routing T_16_14.bnr_op_4 <X> T_16_14.lc_trk_g1_4
 (17 7)  (833 231)  (833 231)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (834 231)  (834 231)  routing T_16_14.bnr_op_5 <X> T_16_14.lc_trk_g1_5
 (26 7)  (842 231)  (842 231)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 231)  (843 231)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 231)  (844 231)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 231)  (846 231)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 231)  (847 231)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 231)  (848 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (849 231)  (849 231)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.input_2_3
 (36 7)  (852 231)  (852 231)  LC_3 Logic Functioning bit
 (37 7)  (853 231)  (853 231)  LC_3 Logic Functioning bit
 (38 7)  (854 231)  (854 231)  LC_3 Logic Functioning bit
 (39 7)  (855 231)  (855 231)  LC_3 Logic Functioning bit
 (40 7)  (856 231)  (856 231)  LC_3 Logic Functioning bit
 (41 7)  (857 231)  (857 231)  LC_3 Logic Functioning bit
 (42 7)  (858 231)  (858 231)  LC_3 Logic Functioning bit
 (43 7)  (859 231)  (859 231)  LC_3 Logic Functioning bit
 (25 8)  (841 232)  (841 232)  routing T_16_14.bnl_op_2 <X> T_16_14.lc_trk_g2_2
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 232)  (846 232)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 232)  (849 232)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 232)  (850 232)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 232)  (851 232)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.input_2_4
 (36 8)  (852 232)  (852 232)  LC_4 Logic Functioning bit
 (37 8)  (853 232)  (853 232)  LC_4 Logic Functioning bit
 (38 8)  (854 232)  (854 232)  LC_4 Logic Functioning bit
 (39 8)  (855 232)  (855 232)  LC_4 Logic Functioning bit
 (41 8)  (857 232)  (857 232)  LC_4 Logic Functioning bit
 (42 8)  (858 232)  (858 232)  LC_4 Logic Functioning bit
 (43 8)  (859 232)  (859 232)  LC_4 Logic Functioning bit
 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (841 233)  (841 233)  routing T_16_14.bnl_op_2 <X> T_16_14.lc_trk_g2_2
 (26 9)  (842 233)  (842 233)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 233)  (844 233)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 233)  (848 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (849 233)  (849 233)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.input_2_4
 (34 9)  (850 233)  (850 233)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.input_2_4
 (35 9)  (851 233)  (851 233)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.input_2_4
 (36 9)  (852 233)  (852 233)  LC_4 Logic Functioning bit
 (37 9)  (853 233)  (853 233)  LC_4 Logic Functioning bit
 (38 9)  (854 233)  (854 233)  LC_4 Logic Functioning bit
 (39 9)  (855 233)  (855 233)  LC_4 Logic Functioning bit
 (40 9)  (856 233)  (856 233)  LC_4 Logic Functioning bit
 (41 9)  (857 233)  (857 233)  LC_4 Logic Functioning bit
 (42 9)  (858 233)  (858 233)  LC_4 Logic Functioning bit
 (43 9)  (859 233)  (859 233)  LC_4 Logic Functioning bit
 (3 10)  (819 234)  (819 234)  routing T_16_14.sp12_v_t_22 <X> T_16_14.sp12_h_l_22
 (9 10)  (825 234)  (825 234)  routing T_16_14.sp4_v_b_7 <X> T_16_14.sp4_h_l_42
 (11 10)  (827 234)  (827 234)  routing T_16_14.sp4_h_r_2 <X> T_16_14.sp4_v_t_45
 (12 10)  (828 234)  (828 234)  routing T_16_14.sp4_h_r_5 <X> T_16_14.sp4_h_l_45
 (13 10)  (829 234)  (829 234)  routing T_16_14.sp4_h_r_2 <X> T_16_14.sp4_v_t_45
 (16 10)  (832 234)  (832 234)  routing T_16_14.sp4_v_b_37 <X> T_16_14.lc_trk_g2_5
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 234)  (834 234)  routing T_16_14.sp4_v_b_37 <X> T_16_14.lc_trk_g2_5
 (21 10)  (837 234)  (837 234)  routing T_16_14.sp4_h_r_39 <X> T_16_14.lc_trk_g2_7
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (839 234)  (839 234)  routing T_16_14.sp4_h_r_39 <X> T_16_14.lc_trk_g2_7
 (24 10)  (840 234)  (840 234)  routing T_16_14.sp4_h_r_39 <X> T_16_14.lc_trk_g2_7
 (25 10)  (841 234)  (841 234)  routing T_16_14.sp4_v_b_30 <X> T_16_14.lc_trk_g2_6
 (12 11)  (828 235)  (828 235)  routing T_16_14.sp4_h_r_2 <X> T_16_14.sp4_v_t_45
 (13 11)  (829 235)  (829 235)  routing T_16_14.sp4_h_r_5 <X> T_16_14.sp4_h_l_45
 (15 11)  (831 235)  (831 235)  routing T_16_14.tnr_op_4 <X> T_16_14.lc_trk_g2_4
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (834 235)  (834 235)  routing T_16_14.sp4_v_b_37 <X> T_16_14.lc_trk_g2_5
 (22 11)  (838 235)  (838 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 235)  (839 235)  routing T_16_14.sp4_v_b_30 <X> T_16_14.lc_trk_g2_6
 (2 12)  (818 236)  (818 236)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (15 12)  (831 236)  (831 236)  routing T_16_14.sp4_v_t_28 <X> T_16_14.lc_trk_g3_1
 (16 12)  (832 236)  (832 236)  routing T_16_14.sp4_v_t_28 <X> T_16_14.lc_trk_g3_1
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (837 236)  (837 236)  routing T_16_14.bnl_op_3 <X> T_16_14.lc_trk_g3_3
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (842 236)  (842 236)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 236)  (843 236)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 236)  (844 236)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 236)  (850 236)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (51 12)  (867 236)  (867 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (820 237)  (820 237)  routing T_16_14.sp4_v_t_41 <X> T_16_14.sp4_h_r_9
 (14 13)  (830 237)  (830 237)  routing T_16_14.tnl_op_0 <X> T_16_14.lc_trk_g3_0
 (15 13)  (831 237)  (831 237)  routing T_16_14.tnl_op_0 <X> T_16_14.lc_trk_g3_0
 (17 13)  (833 237)  (833 237)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (837 237)  (837 237)  routing T_16_14.bnl_op_3 <X> T_16_14.lc_trk_g3_3
 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (839 237)  (839 237)  routing T_16_14.sp4_h_l_15 <X> T_16_14.lc_trk_g3_2
 (24 13)  (840 237)  (840 237)  routing T_16_14.sp4_h_l_15 <X> T_16_14.lc_trk_g3_2
 (25 13)  (841 237)  (841 237)  routing T_16_14.sp4_h_l_15 <X> T_16_14.lc_trk_g3_2
 (26 13)  (842 237)  (842 237)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 237)  (844 237)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 237)  (846 237)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 237)  (847 237)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (40 13)  (856 237)  (856 237)  LC_6 Logic Functioning bit
 (42 13)  (858 237)  (858 237)  LC_6 Logic Functioning bit
 (12 14)  (828 238)  (828 238)  routing T_16_14.sp4_v_t_46 <X> T_16_14.sp4_h_l_46
 (21 14)  (837 238)  (837 238)  routing T_16_14.bnl_op_7 <X> T_16_14.lc_trk_g3_7
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (841 238)  (841 238)  routing T_16_14.bnl_op_6 <X> T_16_14.lc_trk_g3_6
 (11 15)  (827 239)  (827 239)  routing T_16_14.sp4_v_t_46 <X> T_16_14.sp4_h_l_46
 (14 15)  (830 239)  (830 239)  routing T_16_14.sp4_h_l_17 <X> T_16_14.lc_trk_g3_4
 (15 15)  (831 239)  (831 239)  routing T_16_14.sp4_h_l_17 <X> T_16_14.lc_trk_g3_4
 (16 15)  (832 239)  (832 239)  routing T_16_14.sp4_h_l_17 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (837 239)  (837 239)  routing T_16_14.bnl_op_7 <X> T_16_14.lc_trk_g3_7
 (22 15)  (838 239)  (838 239)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (841 239)  (841 239)  routing T_16_14.bnl_op_6 <X> T_16_14.lc_trk_g3_6


LogicTile_17_14

 (11 0)  (885 224)  (885 224)  routing T_17_14.sp4_h_l_45 <X> T_17_14.sp4_v_b_2
 (13 0)  (887 224)  (887 224)  routing T_17_14.sp4_h_l_45 <X> T_17_14.sp4_v_b_2
 (26 0)  (900 224)  (900 224)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 224)  (901 224)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 224)  (902 224)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 224)  (905 224)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 224)  (911 224)  LC_0 Logic Functioning bit
 (38 0)  (912 224)  (912 224)  LC_0 Logic Functioning bit
 (39 0)  (913 224)  (913 224)  LC_0 Logic Functioning bit
 (41 0)  (915 224)  (915 224)  LC_0 Logic Functioning bit
 (42 0)  (916 224)  (916 224)  LC_0 Logic Functioning bit
 (43 0)  (917 224)  (917 224)  LC_0 Logic Functioning bit
 (12 1)  (886 225)  (886 225)  routing T_17_14.sp4_h_l_45 <X> T_17_14.sp4_v_b_2
 (15 1)  (889 225)  (889 225)  routing T_17_14.bot_op_0 <X> T_17_14.lc_trk_g0_0
 (17 1)  (891 225)  (891 225)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (896 225)  (896 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 225)  (897 225)  routing T_17_14.sp4_v_b_18 <X> T_17_14.lc_trk_g0_2
 (24 1)  (898 225)  (898 225)  routing T_17_14.sp4_v_b_18 <X> T_17_14.lc_trk_g0_2
 (26 1)  (900 225)  (900 225)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 225)  (902 225)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 225)  (904 225)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 225)  (906 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (909 225)  (909 225)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.input_2_0
 (36 1)  (910 225)  (910 225)  LC_0 Logic Functioning bit
 (37 1)  (911 225)  (911 225)  LC_0 Logic Functioning bit
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (40 1)  (914 225)  (914 225)  LC_0 Logic Functioning bit
 (41 1)  (915 225)  (915 225)  LC_0 Logic Functioning bit
 (43 1)  (917 225)  (917 225)  LC_0 Logic Functioning bit
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (895 226)  (895 226)  routing T_17_14.wire_logic_cluster/lc_7/out <X> T_17_14.lc_trk_g0_7
 (22 2)  (896 226)  (896 226)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (899 226)  (899 226)  routing T_17_14.wire_logic_cluster/lc_6/out <X> T_17_14.lc_trk_g0_6
 (27 2)  (901 226)  (901 226)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 226)  (902 226)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 226)  (908 226)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 226)  (911 226)  LC_1 Logic Functioning bit
 (39 2)  (913 226)  (913 226)  LC_1 Logic Functioning bit
 (9 3)  (883 227)  (883 227)  routing T_17_14.sp4_v_b_5 <X> T_17_14.sp4_v_t_36
 (10 3)  (884 227)  (884 227)  routing T_17_14.sp4_v_b_5 <X> T_17_14.sp4_v_t_36
 (22 3)  (896 227)  (896 227)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (31 3)  (905 227)  (905 227)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 227)  (911 227)  LC_1 Logic Functioning bit
 (39 3)  (913 227)  (913 227)  LC_1 Logic Functioning bit
 (47 3)  (921 227)  (921 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (3 4)  (877 228)  (877 228)  routing T_17_14.sp12_v_t_23 <X> T_17_14.sp12_h_r_0
 (12 4)  (886 228)  (886 228)  routing T_17_14.sp4_h_l_39 <X> T_17_14.sp4_h_r_5
 (21 4)  (895 228)  (895 228)  routing T_17_14.wire_logic_cluster/lc_3/out <X> T_17_14.lc_trk_g1_3
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (900 228)  (900 228)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 228)  (907 228)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 228)  (910 228)  LC_2 Logic Functioning bit
 (38 4)  (912 228)  (912 228)  LC_2 Logic Functioning bit
 (53 4)  (927 228)  (927 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (13 5)  (887 229)  (887 229)  routing T_17_14.sp4_h_l_39 <X> T_17_14.sp4_h_r_5
 (27 5)  (901 229)  (901 229)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 229)  (902 229)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 229)  (903 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 229)  (905 229)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 229)  (911 229)  LC_2 Logic Functioning bit
 (39 5)  (913 229)  (913 229)  LC_2 Logic Functioning bit
 (14 6)  (888 230)  (888 230)  routing T_17_14.wire_logic_cluster/lc_4/out <X> T_17_14.lc_trk_g1_4
 (26 6)  (900 230)  (900 230)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 230)  (908 230)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 230)  (910 230)  LC_3 Logic Functioning bit
 (37 6)  (911 230)  (911 230)  LC_3 Logic Functioning bit
 (38 6)  (912 230)  (912 230)  LC_3 Logic Functioning bit
 (39 6)  (913 230)  (913 230)  LC_3 Logic Functioning bit
 (41 6)  (915 230)  (915 230)  LC_3 Logic Functioning bit
 (43 6)  (917 230)  (917 230)  LC_3 Logic Functioning bit
 (45 6)  (919 230)  (919 230)  LC_3 Logic Functioning bit
 (17 7)  (891 231)  (891 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (901 231)  (901 231)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 231)  (902 231)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 231)  (905 231)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 231)  (911 231)  LC_3 Logic Functioning bit
 (39 7)  (913 231)  (913 231)  LC_3 Logic Functioning bit
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (896 232)  (896 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (897 232)  (897 232)  routing T_17_14.sp12_v_b_19 <X> T_17_14.lc_trk_g2_3
 (28 8)  (902 232)  (902 232)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 232)  (904 232)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 232)  (905 232)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 232)  (908 232)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 232)  (910 232)  LC_4 Logic Functioning bit
 (37 8)  (911 232)  (911 232)  LC_4 Logic Functioning bit
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (39 8)  (913 232)  (913 232)  LC_4 Logic Functioning bit
 (41 8)  (915 232)  (915 232)  LC_4 Logic Functioning bit
 (43 8)  (917 232)  (917 232)  LC_4 Logic Functioning bit
 (45 8)  (919 232)  (919 232)  LC_4 Logic Functioning bit
 (51 8)  (925 232)  (925 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (892 233)  (892 233)  routing T_17_14.sp4_r_v_b_33 <X> T_17_14.lc_trk_g2_1
 (21 9)  (895 233)  (895 233)  routing T_17_14.sp12_v_b_19 <X> T_17_14.lc_trk_g2_3
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 233)  (904 233)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 233)  (910 233)  LC_4 Logic Functioning bit
 (38 9)  (912 233)  (912 233)  LC_4 Logic Functioning bit
 (5 10)  (879 234)  (879 234)  routing T_17_14.sp4_v_t_37 <X> T_17_14.sp4_h_l_43
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (898 234)  (898 234)  routing T_17_14.tnr_op_7 <X> T_17_14.lc_trk_g2_7
 (27 10)  (901 234)  (901 234)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 234)  (902 234)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 234)  (905 234)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 234)  (907 234)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 234)  (909 234)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.input_2_5
 (37 10)  (911 234)  (911 234)  LC_5 Logic Functioning bit
 (38 10)  (912 234)  (912 234)  LC_5 Logic Functioning bit
 (39 10)  (913 234)  (913 234)  LC_5 Logic Functioning bit
 (41 10)  (915 234)  (915 234)  LC_5 Logic Functioning bit
 (42 10)  (916 234)  (916 234)  LC_5 Logic Functioning bit
 (43 10)  (917 234)  (917 234)  LC_5 Logic Functioning bit
 (4 11)  (878 235)  (878 235)  routing T_17_14.sp4_v_t_37 <X> T_17_14.sp4_h_l_43
 (6 11)  (880 235)  (880 235)  routing T_17_14.sp4_v_t_37 <X> T_17_14.sp4_h_l_43
 (14 11)  (888 235)  (888 235)  routing T_17_14.tnl_op_4 <X> T_17_14.lc_trk_g2_4
 (15 11)  (889 235)  (889 235)  routing T_17_14.tnl_op_4 <X> T_17_14.lc_trk_g2_4
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (896 235)  (896 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (899 235)  (899 235)  routing T_17_14.sp4_r_v_b_38 <X> T_17_14.lc_trk_g2_6
 (28 11)  (902 235)  (902 235)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 235)  (904 235)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 235)  (906 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (909 235)  (909 235)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.input_2_5
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (37 11)  (911 235)  (911 235)  LC_5 Logic Functioning bit
 (39 11)  (913 235)  (913 235)  LC_5 Logic Functioning bit
 (40 11)  (914 235)  (914 235)  LC_5 Logic Functioning bit
 (41 11)  (915 235)  (915 235)  LC_5 Logic Functioning bit
 (43 11)  (917 235)  (917 235)  LC_5 Logic Functioning bit
 (9 12)  (883 236)  (883 236)  routing T_17_14.sp4_v_t_47 <X> T_17_14.sp4_h_r_10
 (13 12)  (887 236)  (887 236)  routing T_17_14.sp4_h_l_46 <X> T_17_14.sp4_v_b_11
 (14 12)  (888 236)  (888 236)  routing T_17_14.sp4_h_l_21 <X> T_17_14.lc_trk_g3_0
 (15 12)  (889 236)  (889 236)  routing T_17_14.sp4_h_r_41 <X> T_17_14.lc_trk_g3_1
 (16 12)  (890 236)  (890 236)  routing T_17_14.sp4_h_r_41 <X> T_17_14.lc_trk_g3_1
 (17 12)  (891 236)  (891 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (892 236)  (892 236)  routing T_17_14.sp4_h_r_41 <X> T_17_14.lc_trk_g3_1
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (900 236)  (900 236)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 236)  (901 236)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 236)  (902 236)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 236)  (907 236)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 236)  (910 236)  LC_6 Logic Functioning bit
 (38 12)  (912 236)  (912 236)  LC_6 Logic Functioning bit
 (41 12)  (915 236)  (915 236)  LC_6 Logic Functioning bit
 (43 12)  (917 236)  (917 236)  LC_6 Logic Functioning bit
 (4 13)  (878 237)  (878 237)  routing T_17_14.sp4_h_l_36 <X> T_17_14.sp4_h_r_9
 (6 13)  (880 237)  (880 237)  routing T_17_14.sp4_h_l_36 <X> T_17_14.sp4_h_r_9
 (12 13)  (886 237)  (886 237)  routing T_17_14.sp4_h_l_46 <X> T_17_14.sp4_v_b_11
 (15 13)  (889 237)  (889 237)  routing T_17_14.sp4_h_l_21 <X> T_17_14.lc_trk_g3_0
 (16 13)  (890 237)  (890 237)  routing T_17_14.sp4_h_l_21 <X> T_17_14.lc_trk_g3_0
 (17 13)  (891 237)  (891 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (892 237)  (892 237)  routing T_17_14.sp4_h_r_41 <X> T_17_14.lc_trk_g3_1
 (21 13)  (895 237)  (895 237)  routing T_17_14.sp4_r_v_b_43 <X> T_17_14.lc_trk_g3_3
 (22 13)  (896 237)  (896 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (899 237)  (899 237)  routing T_17_14.sp4_r_v_b_42 <X> T_17_14.lc_trk_g3_2
 (26 13)  (900 237)  (900 237)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 237)  (905 237)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 237)  (910 237)  LC_6 Logic Functioning bit
 (38 13)  (912 237)  (912 237)  LC_6 Logic Functioning bit
 (40 13)  (914 237)  (914 237)  LC_6 Logic Functioning bit
 (42 13)  (916 237)  (916 237)  LC_6 Logic Functioning bit
 (4 14)  (878 238)  (878 238)  routing T_17_14.sp4_h_r_9 <X> T_17_14.sp4_v_t_44
 (16 14)  (890 238)  (890 238)  routing T_17_14.sp4_v_t_16 <X> T_17_14.lc_trk_g3_5
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (892 238)  (892 238)  routing T_17_14.sp4_v_t_16 <X> T_17_14.lc_trk_g3_5
 (25 14)  (899 238)  (899 238)  routing T_17_14.sp4_h_r_46 <X> T_17_14.lc_trk_g3_6
 (26 14)  (900 238)  (900 238)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (35 14)  (909 238)  (909 238)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.input_2_7
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (37 14)  (911 238)  (911 238)  LC_7 Logic Functioning bit
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (41 14)  (915 238)  (915 238)  LC_7 Logic Functioning bit
 (42 14)  (916 238)  (916 238)  LC_7 Logic Functioning bit
 (43 14)  (917 238)  (917 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (52 14)  (926 238)  (926 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (879 239)  (879 239)  routing T_17_14.sp4_h_r_9 <X> T_17_14.sp4_v_t_44
 (15 15)  (889 239)  (889 239)  routing T_17_14.tnr_op_4 <X> T_17_14.lc_trk_g3_4
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (896 239)  (896 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (897 239)  (897 239)  routing T_17_14.sp4_h_r_46 <X> T_17_14.lc_trk_g3_6
 (24 15)  (898 239)  (898 239)  routing T_17_14.sp4_h_r_46 <X> T_17_14.lc_trk_g3_6
 (25 15)  (899 239)  (899 239)  routing T_17_14.sp4_h_r_46 <X> T_17_14.lc_trk_g3_6
 (26 15)  (900 239)  (900 239)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 239)  (901 239)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 239)  (902 239)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 239)  (906 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (909 239)  (909 239)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.input_2_7
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit
 (42 15)  (916 239)  (916 239)  LC_7 Logic Functioning bit


LogicTile_18_14

 (0 0)  (928 224)  (928 224)  Negative Clock bit

 (9 0)  (937 224)  (937 224)  routing T_18_14.sp4_h_l_47 <X> T_18_14.sp4_h_r_1
 (10 0)  (938 224)  (938 224)  routing T_18_14.sp4_h_l_47 <X> T_18_14.sp4_h_r_1
 (14 0)  (942 224)  (942 224)  routing T_18_14.sp4_v_b_0 <X> T_18_14.lc_trk_g0_0
 (27 0)  (955 224)  (955 224)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 224)  (956 224)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 224)  (961 224)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 224)  (962 224)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (41 0)  (969 224)  (969 224)  LC_0 Logic Functioning bit
 (43 0)  (971 224)  (971 224)  LC_0 Logic Functioning bit
 (45 0)  (973 224)  (973 224)  LC_0 Logic Functioning bit
 (16 1)  (944 225)  (944 225)  routing T_18_14.sp4_v_b_0 <X> T_18_14.lc_trk_g0_0
 (17 1)  (945 225)  (945 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (27 1)  (955 225)  (955 225)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 225)  (956 225)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 225)  (957 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 225)  (959 225)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 225)  (960 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (962 225)  (962 225)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.input_2_0
 (35 1)  (963 225)  (963 225)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.input_2_0
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (37 1)  (965 225)  (965 225)  LC_0 Logic Functioning bit
 (38 1)  (966 225)  (966 225)  LC_0 Logic Functioning bit
 (41 1)  (969 225)  (969 225)  LC_0 Logic Functioning bit
 (43 1)  (971 225)  (971 225)  LC_0 Logic Functioning bit
 (45 1)  (973 225)  (973 225)  LC_0 Logic Functioning bit
 (47 1)  (975 225)  (975 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (9 2)  (937 226)  (937 226)  routing T_18_14.sp4_h_r_10 <X> T_18_14.sp4_h_l_36
 (10 2)  (938 226)  (938 226)  routing T_18_14.sp4_h_r_10 <X> T_18_14.sp4_h_l_36
 (12 2)  (940 226)  (940 226)  routing T_18_14.sp4_v_t_39 <X> T_18_14.sp4_h_l_39
 (14 2)  (942 226)  (942 226)  routing T_18_14.sp4_v_t_1 <X> T_18_14.lc_trk_g0_4
 (27 2)  (955 226)  (955 226)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 226)  (961 226)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 226)  (962 226)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 226)  (965 226)  LC_1 Logic Functioning bit
 (39 2)  (967 226)  (967 226)  LC_1 Logic Functioning bit
 (41 2)  (969 226)  (969 226)  LC_1 Logic Functioning bit
 (43 2)  (971 226)  (971 226)  LC_1 Logic Functioning bit
 (45 2)  (973 226)  (973 226)  LC_1 Logic Functioning bit
 (2 3)  (930 227)  (930 227)  routing T_18_14.lc_trk_g0_0 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (11 3)  (939 227)  (939 227)  routing T_18_14.sp4_v_t_39 <X> T_18_14.sp4_h_l_39
 (14 3)  (942 227)  (942 227)  routing T_18_14.sp4_v_t_1 <X> T_18_14.lc_trk_g0_4
 (16 3)  (944 227)  (944 227)  routing T_18_14.sp4_v_t_1 <X> T_18_14.lc_trk_g0_4
 (17 3)  (945 227)  (945 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (954 227)  (954 227)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 227)  (955 227)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 227)  (956 227)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 227)  (958 227)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 227)  (964 227)  LC_1 Logic Functioning bit
 (37 3)  (965 227)  (965 227)  LC_1 Logic Functioning bit
 (38 3)  (966 227)  (966 227)  LC_1 Logic Functioning bit
 (39 3)  (967 227)  (967 227)  LC_1 Logic Functioning bit
 (45 3)  (973 227)  (973 227)  LC_1 Logic Functioning bit
 (21 4)  (949 228)  (949 228)  routing T_18_14.wire_logic_cluster/lc_3/out <X> T_18_14.lc_trk_g1_3
 (22 4)  (950 228)  (950 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 228)  (961 228)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 228)  (962 228)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 228)  (965 228)  LC_2 Logic Functioning bit
 (39 4)  (967 228)  (967 228)  LC_2 Logic Functioning bit
 (41 4)  (969 228)  (969 228)  LC_2 Logic Functioning bit
 (43 4)  (971 228)  (971 228)  LC_2 Logic Functioning bit
 (45 4)  (973 228)  (973 228)  LC_2 Logic Functioning bit
 (26 5)  (954 229)  (954 229)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 229)  (955 229)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 229)  (959 229)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 229)  (964 229)  LC_2 Logic Functioning bit
 (38 5)  (966 229)  (966 229)  LC_2 Logic Functioning bit
 (40 5)  (968 229)  (968 229)  LC_2 Logic Functioning bit
 (42 5)  (970 229)  (970 229)  LC_2 Logic Functioning bit
 (45 5)  (973 229)  (973 229)  LC_2 Logic Functioning bit
 (5 6)  (933 230)  (933 230)  routing T_18_14.sp4_v_t_38 <X> T_18_14.sp4_h_l_38
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 230)  (962 230)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (40 6)  (968 230)  (968 230)  LC_3 Logic Functioning bit
 (41 6)  (969 230)  (969 230)  LC_3 Logic Functioning bit
 (42 6)  (970 230)  (970 230)  LC_3 Logic Functioning bit
 (43 6)  (971 230)  (971 230)  LC_3 Logic Functioning bit
 (45 6)  (973 230)  (973 230)  LC_3 Logic Functioning bit
 (6 7)  (934 231)  (934 231)  routing T_18_14.sp4_v_t_38 <X> T_18_14.sp4_h_l_38
 (31 7)  (959 231)  (959 231)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (40 7)  (968 231)  (968 231)  LC_3 Logic Functioning bit
 (41 7)  (969 231)  (969 231)  LC_3 Logic Functioning bit
 (42 7)  (970 231)  (970 231)  LC_3 Logic Functioning bit
 (43 7)  (971 231)  (971 231)  LC_3 Logic Functioning bit
 (45 7)  (973 231)  (973 231)  LC_3 Logic Functioning bit
 (12 8)  (940 232)  (940 232)  routing T_18_14.sp4_v_t_45 <X> T_18_14.sp4_h_r_8
 (10 12)  (938 236)  (938 236)  routing T_18_14.sp4_v_t_40 <X> T_18_14.sp4_h_r_10
 (14 12)  (942 236)  (942 236)  routing T_18_14.wire_logic_cluster/lc_0/out <X> T_18_14.lc_trk_g3_0
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 236)  (946 236)  routing T_18_14.wire_logic_cluster/lc_1/out <X> T_18_14.lc_trk_g3_1
 (25 12)  (953 236)  (953 236)  routing T_18_14.wire_logic_cluster/lc_2/out <X> T_18_14.lc_trk_g3_2
 (17 13)  (945 237)  (945 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (950 237)  (950 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (929 239)  (929 239)  routing T_18_14.lc_trk_g0_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (4 15)  (932 239)  (932 239)  routing T_18_14.sp4_h_r_1 <X> T_18_14.sp4_h_l_44
 (6 15)  (934 239)  (934 239)  routing T_18_14.sp4_h_r_1 <X> T_18_14.sp4_h_l_44


LogicTile_19_14

 (14 0)  (996 224)  (996 224)  routing T_19_14.wire_logic_cluster/lc_0/out <X> T_19_14.lc_trk_g0_0
 (15 0)  (997 224)  (997 224)  routing T_19_14.sp4_v_b_17 <X> T_19_14.lc_trk_g0_1
 (16 0)  (998 224)  (998 224)  routing T_19_14.sp4_v_b_17 <X> T_19_14.lc_trk_g0_1
 (17 0)  (999 224)  (999 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (29 0)  (1011 224)  (1011 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 224)  (1014 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 224)  (1018 224)  LC_0 Logic Functioning bit
 (41 0)  (1023 224)  (1023 224)  LC_0 Logic Functioning bit
 (45 0)  (1027 224)  (1027 224)  LC_0 Logic Functioning bit
 (8 1)  (990 225)  (990 225)  routing T_19_14.sp4_h_r_1 <X> T_19_14.sp4_v_b_1
 (17 1)  (999 225)  (999 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (1011 225)  (1011 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (38 1)  (1020 225)  (1020 225)  LC_0 Logic Functioning bit
 (43 1)  (1025 225)  (1025 225)  LC_0 Logic Functioning bit
 (45 1)  (1027 225)  (1027 225)  LC_0 Logic Functioning bit
 (48 1)  (1030 225)  (1030 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1031 225)  (1031 225)  Carry_In_Mux bit 

 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (982 227)  (982 227)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (8 3)  (990 227)  (990 227)  routing T_19_14.sp4_h_l_36 <X> T_19_14.sp4_v_t_36
 (0 4)  (982 228)  (982 228)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (985 228)  (985 228)  routing T_19_14.sp12_v_t_23 <X> T_19_14.sp12_h_r_0
 (9 4)  (991 228)  (991 228)  routing T_19_14.sp4_v_t_41 <X> T_19_14.sp4_h_r_4
 (0 5)  (982 229)  (982 229)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (1 5)  (983 229)  (983 229)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (8 8)  (990 232)  (990 232)  routing T_19_14.sp4_h_l_46 <X> T_19_14.sp4_h_r_7
 (10 8)  (992 232)  (992 232)  routing T_19_14.sp4_h_l_46 <X> T_19_14.sp4_h_r_7
 (11 8)  (993 232)  (993 232)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_v_b_8
 (3 10)  (985 234)  (985 234)  routing T_19_14.sp12_h_r_1 <X> T_19_14.sp12_h_l_22
 (12 10)  (994 234)  (994 234)  routing T_19_14.sp4_h_r_5 <X> T_19_14.sp4_h_l_45
 (14 10)  (996 234)  (996 234)  routing T_19_14.sp4_h_r_36 <X> T_19_14.lc_trk_g2_4
 (3 11)  (985 235)  (985 235)  routing T_19_14.sp12_h_r_1 <X> T_19_14.sp12_h_l_22
 (13 11)  (995 235)  (995 235)  routing T_19_14.sp4_h_r_5 <X> T_19_14.sp4_h_l_45
 (15 11)  (997 235)  (997 235)  routing T_19_14.sp4_h_r_36 <X> T_19_14.lc_trk_g2_4
 (16 11)  (998 235)  (998 235)  routing T_19_14.sp4_h_r_36 <X> T_19_14.lc_trk_g2_4
 (17 11)  (999 235)  (999 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 12)  (1004 236)  (1004 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (982 238)  (982 238)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (985 238)  (985 238)  routing T_19_14.sp12_h_r_1 <X> T_19_14.sp12_v_t_22
 (1 15)  (983 239)  (983 239)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (3 15)  (985 239)  (985 239)  routing T_19_14.sp12_h_r_1 <X> T_19_14.sp12_v_t_22
 (8 15)  (990 239)  (990 239)  routing T_19_14.sp4_h_l_47 <X> T_19_14.sp4_v_t_47


LogicTile_20_14

 (4 0)  (1040 224)  (1040 224)  routing T_20_14.sp4_h_l_43 <X> T_20_14.sp4_v_b_0
 (5 0)  (1041 224)  (1041 224)  routing T_20_14.sp4_v_t_37 <X> T_20_14.sp4_h_r_0
 (6 0)  (1042 224)  (1042 224)  routing T_20_14.sp4_h_l_43 <X> T_20_14.sp4_v_b_0
 (8 0)  (1044 224)  (1044 224)  routing T_20_14.sp4_v_b_7 <X> T_20_14.sp4_h_r_1
 (9 0)  (1045 224)  (1045 224)  routing T_20_14.sp4_v_b_7 <X> T_20_14.sp4_h_r_1
 (10 0)  (1046 224)  (1046 224)  routing T_20_14.sp4_v_b_7 <X> T_20_14.sp4_h_r_1
 (12 0)  (1048 224)  (1048 224)  routing T_20_14.sp4_v_t_39 <X> T_20_14.sp4_h_r_2
 (25 0)  (1061 224)  (1061 224)  routing T_20_14.sp4_h_r_10 <X> T_20_14.lc_trk_g0_2
 (5 1)  (1041 225)  (1041 225)  routing T_20_14.sp4_h_l_43 <X> T_20_14.sp4_v_b_0
 (14 1)  (1050 225)  (1050 225)  routing T_20_14.sp4_h_r_0 <X> T_20_14.lc_trk_g0_0
 (15 1)  (1051 225)  (1051 225)  routing T_20_14.sp4_h_r_0 <X> T_20_14.lc_trk_g0_0
 (16 1)  (1052 225)  (1052 225)  routing T_20_14.sp4_h_r_0 <X> T_20_14.lc_trk_g0_0
 (17 1)  (1053 225)  (1053 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (1058 225)  (1058 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1059 225)  (1059 225)  routing T_20_14.sp4_h_r_10 <X> T_20_14.lc_trk_g0_2
 (24 1)  (1060 225)  (1060 225)  routing T_20_14.sp4_h_r_10 <X> T_20_14.lc_trk_g0_2
 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (1046 226)  (1046 226)  routing T_20_14.sp4_v_b_8 <X> T_20_14.sp4_h_l_36
 (17 2)  (1053 226)  (1053 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (29 2)  (1065 226)  (1065 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 226)  (1068 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 226)  (1069 226)  routing T_20_14.lc_trk_g2_0 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 226)  (1071 226)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.input_2_1
 (36 2)  (1072 226)  (1072 226)  LC_1 Logic Functioning bit
 (38 2)  (1074 226)  (1074 226)  LC_1 Logic Functioning bit
 (41 2)  (1077 226)  (1077 226)  LC_1 Logic Functioning bit
 (42 2)  (1078 226)  (1078 226)  LC_1 Logic Functioning bit
 (43 2)  (1079 226)  (1079 226)  LC_1 Logic Functioning bit
 (10 3)  (1046 227)  (1046 227)  routing T_20_14.sp4_h_l_45 <X> T_20_14.sp4_v_t_36
 (18 3)  (1054 227)  (1054 227)  routing T_20_14.sp4_r_v_b_29 <X> T_20_14.lc_trk_g0_5
 (27 3)  (1063 227)  (1063 227)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 227)  (1064 227)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 227)  (1065 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 227)  (1068 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1069 227)  (1069 227)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.input_2_1
 (34 3)  (1070 227)  (1070 227)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.input_2_1
 (35 3)  (1071 227)  (1071 227)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.input_2_1
 (37 3)  (1073 227)  (1073 227)  LC_1 Logic Functioning bit
 (39 3)  (1075 227)  (1075 227)  LC_1 Logic Functioning bit
 (43 3)  (1079 227)  (1079 227)  LC_1 Logic Functioning bit
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (12 4)  (1048 228)  (1048 228)  routing T_20_14.sp4_v_b_11 <X> T_20_14.sp4_h_r_5
 (28 4)  (1064 228)  (1064 228)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 228)  (1065 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (36 4)  (1072 228)  (1072 228)  LC_2 Logic Functioning bit
 (37 4)  (1073 228)  (1073 228)  LC_2 Logic Functioning bit
 (38 4)  (1074 228)  (1074 228)  LC_2 Logic Functioning bit
 (41 4)  (1077 228)  (1077 228)  LC_2 Logic Functioning bit
 (42 4)  (1078 228)  (1078 228)  LC_2 Logic Functioning bit
 (43 4)  (1079 228)  (1079 228)  LC_2 Logic Functioning bit
 (45 4)  (1081 228)  (1081 228)  LC_2 Logic Functioning bit
 (50 4)  (1086 228)  (1086 228)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1037 229)  (1037 229)  routing T_20_14.lc_trk_g0_2 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (11 5)  (1047 229)  (1047 229)  routing T_20_14.sp4_v_b_11 <X> T_20_14.sp4_h_r_5
 (13 5)  (1049 229)  (1049 229)  routing T_20_14.sp4_v_b_11 <X> T_20_14.sp4_h_r_5
 (14 5)  (1050 229)  (1050 229)  routing T_20_14.sp4_r_v_b_24 <X> T_20_14.lc_trk_g1_0
 (17 5)  (1053 229)  (1053 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 5)  (1063 229)  (1063 229)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 229)  (1064 229)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 229)  (1065 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 229)  (1066 229)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (1072 229)  (1072 229)  LC_2 Logic Functioning bit
 (43 5)  (1079 229)  (1079 229)  LC_2 Logic Functioning bit
 (11 6)  (1047 230)  (1047 230)  routing T_20_14.sp4_h_r_11 <X> T_20_14.sp4_v_t_40
 (13 6)  (1049 230)  (1049 230)  routing T_20_14.sp4_h_r_11 <X> T_20_14.sp4_v_t_40
 (11 7)  (1047 231)  (1047 231)  routing T_20_14.sp4_h_r_5 <X> T_20_14.sp4_h_l_40
 (12 7)  (1048 231)  (1048 231)  routing T_20_14.sp4_h_r_11 <X> T_20_14.sp4_v_t_40
 (15 8)  (1051 232)  (1051 232)  routing T_20_14.rgt_op_1 <X> T_20_14.lc_trk_g2_1
 (17 8)  (1053 232)  (1053 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1054 232)  (1054 232)  routing T_20_14.rgt_op_1 <X> T_20_14.lc_trk_g2_1
 (21 8)  (1057 232)  (1057 232)  routing T_20_14.sp4_v_t_22 <X> T_20_14.lc_trk_g2_3
 (22 8)  (1058 232)  (1058 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1059 232)  (1059 232)  routing T_20_14.sp4_v_t_22 <X> T_20_14.lc_trk_g2_3
 (25 8)  (1061 232)  (1061 232)  routing T_20_14.wire_logic_cluster/lc_2/out <X> T_20_14.lc_trk_g2_2
 (26 8)  (1062 232)  (1062 232)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (1064 232)  (1064 232)  routing T_20_14.lc_trk_g2_1 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 232)  (1065 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 232)  (1068 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 232)  (1070 232)  routing T_20_14.lc_trk_g1_0 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 232)  (1072 232)  LC_4 Logic Functioning bit
 (38 8)  (1074 232)  (1074 232)  LC_4 Logic Functioning bit
 (41 8)  (1077 232)  (1077 232)  LC_4 Logic Functioning bit
 (43 8)  (1079 232)  (1079 232)  LC_4 Logic Functioning bit
 (51 8)  (1087 232)  (1087 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (1050 233)  (1050 233)  routing T_20_14.sp4_r_v_b_32 <X> T_20_14.lc_trk_g2_0
 (17 9)  (1053 233)  (1053 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (1057 233)  (1057 233)  routing T_20_14.sp4_v_t_22 <X> T_20_14.lc_trk_g2_3
 (22 9)  (1058 233)  (1058 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1062 233)  (1062 233)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 233)  (1063 233)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 233)  (1064 233)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 233)  (1065 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 233)  (1073 233)  LC_4 Logic Functioning bit
 (39 9)  (1075 233)  (1075 233)  LC_4 Logic Functioning bit
 (41 9)  (1077 233)  (1077 233)  LC_4 Logic Functioning bit
 (43 9)  (1079 233)  (1079 233)  LC_4 Logic Functioning bit
 (17 10)  (1053 234)  (1053 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 234)  (1054 234)  routing T_20_14.wire_logic_cluster/lc_5/out <X> T_20_14.lc_trk_g2_5
 (26 10)  (1062 234)  (1062 234)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 234)  (1064 234)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 234)  (1065 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (35 10)  (1071 234)  (1071 234)  routing T_20_14.lc_trk_g0_5 <X> T_20_14.input_2_5
 (36 10)  (1072 234)  (1072 234)  LC_5 Logic Functioning bit
 (38 10)  (1074 234)  (1074 234)  LC_5 Logic Functioning bit
 (41 10)  (1077 234)  (1077 234)  LC_5 Logic Functioning bit
 (43 10)  (1079 234)  (1079 234)  LC_5 Logic Functioning bit
 (52 10)  (1088 234)  (1088 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (6 11)  (1042 235)  (1042 235)  routing T_20_14.sp4_h_r_6 <X> T_20_14.sp4_h_l_43
 (14 11)  (1050 235)  (1050 235)  routing T_20_14.sp4_h_l_17 <X> T_20_14.lc_trk_g2_4
 (15 11)  (1051 235)  (1051 235)  routing T_20_14.sp4_h_l_17 <X> T_20_14.lc_trk_g2_4
 (16 11)  (1052 235)  (1052 235)  routing T_20_14.sp4_h_l_17 <X> T_20_14.lc_trk_g2_4
 (17 11)  (1053 235)  (1053 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (28 11)  (1064 235)  (1064 235)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 235)  (1065 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 235)  (1066 235)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 235)  (1068 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1072 235)  (1072 235)  LC_5 Logic Functioning bit
 (39 11)  (1075 235)  (1075 235)  LC_5 Logic Functioning bit
 (40 11)  (1076 235)  (1076 235)  LC_5 Logic Functioning bit
 (43 11)  (1079 235)  (1079 235)  LC_5 Logic Functioning bit
 (11 12)  (1047 236)  (1047 236)  routing T_20_14.sp4_v_t_45 <X> T_20_14.sp4_v_b_11
 (16 12)  (1052 236)  (1052 236)  routing T_20_14.sp4_v_t_12 <X> T_20_14.lc_trk_g3_1
 (17 12)  (1053 236)  (1053 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1054 236)  (1054 236)  routing T_20_14.sp4_v_t_12 <X> T_20_14.lc_trk_g3_1
 (31 12)  (1067 236)  (1067 236)  routing T_20_14.lc_trk_g0_5 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 236)  (1068 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (38 12)  (1074 236)  (1074 236)  LC_6 Logic Functioning bit
 (39 12)  (1075 236)  (1075 236)  LC_6 Logic Functioning bit
 (12 13)  (1048 237)  (1048 237)  routing T_20_14.sp4_v_t_45 <X> T_20_14.sp4_v_b_11
 (16 13)  (1052 237)  (1052 237)  routing T_20_14.sp12_v_b_8 <X> T_20_14.lc_trk_g3_0
 (17 13)  (1053 237)  (1053 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (32 13)  (1068 237)  (1068 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1069 237)  (1069 237)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.input_2_6
 (35 13)  (1071 237)  (1071 237)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.input_2_6
 (38 13)  (1074 237)  (1074 237)  LC_6 Logic Functioning bit
 (39 13)  (1075 237)  (1075 237)  LC_6 Logic Functioning bit
 (46 13)  (1082 237)  (1082 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (1084 237)  (1084 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1058 238)  (1058 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1059 238)  (1059 238)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g3_7
 (24 14)  (1060 238)  (1060 238)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g3_7
 (26 14)  (1062 238)  (1062 238)  routing T_20_14.lc_trk_g0_5 <X> T_20_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (1064 238)  (1064 238)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 238)  (1065 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (36 14)  (1072 238)  (1072 238)  LC_7 Logic Functioning bit
 (38 14)  (1074 238)  (1074 238)  LC_7 Logic Functioning bit
 (41 14)  (1077 238)  (1077 238)  LC_7 Logic Functioning bit
 (43 14)  (1079 238)  (1079 238)  LC_7 Logic Functioning bit
 (1 15)  (1037 239)  (1037 239)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (21 15)  (1057 239)  (1057 239)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g3_7
 (22 15)  (1058 239)  (1058 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 239)  (1061 239)  routing T_20_14.sp4_r_v_b_46 <X> T_20_14.lc_trk_g3_6
 (29 15)  (1065 239)  (1065 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 239)  (1066 239)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_7/in_1
 (46 15)  (1082 239)  (1082 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (1088 239)  (1088 239)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_21_14

 (9 0)  (1099 224)  (1099 224)  routing T_21_14.sp4_h_l_47 <X> T_21_14.sp4_h_r_1
 (10 0)  (1100 224)  (1100 224)  routing T_21_14.sp4_h_l_47 <X> T_21_14.sp4_h_r_1
 (14 0)  (1104 224)  (1104 224)  routing T_21_14.sp4_h_l_5 <X> T_21_14.lc_trk_g0_0
 (22 0)  (1112 224)  (1112 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1113 224)  (1113 224)  routing T_21_14.sp4_h_r_3 <X> T_21_14.lc_trk_g0_3
 (24 0)  (1114 224)  (1114 224)  routing T_21_14.sp4_h_r_3 <X> T_21_14.lc_trk_g0_3
 (25 0)  (1115 224)  (1115 224)  routing T_21_14.sp4_h_r_10 <X> T_21_14.lc_trk_g0_2
 (29 0)  (1119 224)  (1119 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 224)  (1121 224)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 224)  (1122 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 224)  (1123 224)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 224)  (1126 224)  LC_0 Logic Functioning bit
 (38 0)  (1128 224)  (1128 224)  LC_0 Logic Functioning bit
 (45 0)  (1135 224)  (1135 224)  LC_0 Logic Functioning bit
 (14 1)  (1104 225)  (1104 225)  routing T_21_14.sp4_h_l_5 <X> T_21_14.lc_trk_g0_0
 (15 1)  (1105 225)  (1105 225)  routing T_21_14.sp4_h_l_5 <X> T_21_14.lc_trk_g0_0
 (16 1)  (1106 225)  (1106 225)  routing T_21_14.sp4_h_l_5 <X> T_21_14.lc_trk_g0_0
 (17 1)  (1107 225)  (1107 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (1111 225)  (1111 225)  routing T_21_14.sp4_h_r_3 <X> T_21_14.lc_trk_g0_3
 (22 1)  (1112 225)  (1112 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1113 225)  (1113 225)  routing T_21_14.sp4_h_r_10 <X> T_21_14.lc_trk_g0_2
 (24 1)  (1114 225)  (1114 225)  routing T_21_14.sp4_h_r_10 <X> T_21_14.lc_trk_g0_2
 (26 1)  (1116 225)  (1116 225)  routing T_21_14.lc_trk_g0_2 <X> T_21_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 225)  (1119 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 225)  (1120 225)  routing T_21_14.lc_trk_g0_3 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (36 1)  (1126 225)  (1126 225)  LC_0 Logic Functioning bit
 (37 1)  (1127 225)  (1127 225)  LC_0 Logic Functioning bit
 (38 1)  (1128 225)  (1128 225)  LC_0 Logic Functioning bit
 (39 1)  (1129 225)  (1129 225)  LC_0 Logic Functioning bit
 (40 1)  (1130 225)  (1130 225)  LC_0 Logic Functioning bit
 (42 1)  (1132 225)  (1132 225)  LC_0 Logic Functioning bit
 (47 1)  (1137 225)  (1137 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1090 226)  (1090 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 226)  (1091 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 226)  (1092 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 226)  (1104 226)  routing T_21_14.sp4_h_l_1 <X> T_21_14.lc_trk_g0_4
 (15 2)  (1105 226)  (1105 226)  routing T_21_14.sp4_h_r_21 <X> T_21_14.lc_trk_g0_5
 (16 2)  (1106 226)  (1106 226)  routing T_21_14.sp4_h_r_21 <X> T_21_14.lc_trk_g0_5
 (17 2)  (1107 226)  (1107 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1108 226)  (1108 226)  routing T_21_14.sp4_h_r_21 <X> T_21_14.lc_trk_g0_5
 (22 2)  (1112 226)  (1112 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1113 226)  (1113 226)  routing T_21_14.sp4_h_r_7 <X> T_21_14.lc_trk_g0_7
 (24 2)  (1114 226)  (1114 226)  routing T_21_14.sp4_h_r_7 <X> T_21_14.lc_trk_g0_7
 (31 2)  (1121 226)  (1121 226)  routing T_21_14.lc_trk_g1_5 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 226)  (1122 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 226)  (1124 226)  routing T_21_14.lc_trk_g1_5 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 226)  (1125 226)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.input_2_1
 (36 2)  (1126 226)  (1126 226)  LC_1 Logic Functioning bit
 (37 2)  (1127 226)  (1127 226)  LC_1 Logic Functioning bit
 (39 2)  (1129 226)  (1129 226)  LC_1 Logic Functioning bit
 (43 2)  (1133 226)  (1133 226)  LC_1 Logic Functioning bit
 (45 2)  (1135 226)  (1135 226)  LC_1 Logic Functioning bit
 (15 3)  (1105 227)  (1105 227)  routing T_21_14.sp4_h_l_1 <X> T_21_14.lc_trk_g0_4
 (16 3)  (1106 227)  (1106 227)  routing T_21_14.sp4_h_l_1 <X> T_21_14.lc_trk_g0_4
 (17 3)  (1107 227)  (1107 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (1108 227)  (1108 227)  routing T_21_14.sp4_h_r_21 <X> T_21_14.lc_trk_g0_5
 (21 3)  (1111 227)  (1111 227)  routing T_21_14.sp4_h_r_7 <X> T_21_14.lc_trk_g0_7
 (22 3)  (1112 227)  (1112 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1113 227)  (1113 227)  routing T_21_14.sp4_h_r_6 <X> T_21_14.lc_trk_g0_6
 (24 3)  (1114 227)  (1114 227)  routing T_21_14.sp4_h_r_6 <X> T_21_14.lc_trk_g0_6
 (25 3)  (1115 227)  (1115 227)  routing T_21_14.sp4_h_r_6 <X> T_21_14.lc_trk_g0_6
 (26 3)  (1116 227)  (1116 227)  routing T_21_14.lc_trk_g0_3 <X> T_21_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 227)  (1119 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 227)  (1122 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1123 227)  (1123 227)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.input_2_1
 (34 3)  (1124 227)  (1124 227)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.input_2_1
 (35 3)  (1125 227)  (1125 227)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.input_2_1
 (36 3)  (1126 227)  (1126 227)  LC_1 Logic Functioning bit
 (37 3)  (1127 227)  (1127 227)  LC_1 Logic Functioning bit
 (38 3)  (1128 227)  (1128 227)  LC_1 Logic Functioning bit
 (42 3)  (1132 227)  (1132 227)  LC_1 Logic Functioning bit
 (0 4)  (1090 228)  (1090 228)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 228)  (1091 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (1105 228)  (1105 228)  routing T_21_14.sp4_h_r_9 <X> T_21_14.lc_trk_g1_1
 (16 4)  (1106 228)  (1106 228)  routing T_21_14.sp4_h_r_9 <X> T_21_14.lc_trk_g1_1
 (17 4)  (1107 228)  (1107 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1108 228)  (1108 228)  routing T_21_14.sp4_h_r_9 <X> T_21_14.lc_trk_g1_1
 (22 4)  (1112 228)  (1112 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1113 228)  (1113 228)  routing T_21_14.sp4_v_b_19 <X> T_21_14.lc_trk_g1_3
 (24 4)  (1114 228)  (1114 228)  routing T_21_14.sp4_v_b_19 <X> T_21_14.lc_trk_g1_3
 (26 4)  (1116 228)  (1116 228)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 228)  (1117 228)  routing T_21_14.lc_trk_g1_0 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 228)  (1119 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 228)  (1122 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 228)  (1126 228)  LC_2 Logic Functioning bit
 (38 4)  (1128 228)  (1128 228)  LC_2 Logic Functioning bit
 (41 4)  (1131 228)  (1131 228)  LC_2 Logic Functioning bit
 (43 4)  (1133 228)  (1133 228)  LC_2 Logic Functioning bit
 (45 4)  (1135 228)  (1135 228)  LC_2 Logic Functioning bit
 (0 5)  (1090 229)  (1090 229)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 229)  (1091 229)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (3 5)  (1093 229)  (1093 229)  routing T_21_14.sp12_h_l_23 <X> T_21_14.sp12_h_r_0
 (5 5)  (1095 229)  (1095 229)  routing T_21_14.sp4_h_r_3 <X> T_21_14.sp4_v_b_3
 (14 5)  (1104 229)  (1104 229)  routing T_21_14.sp12_h_r_16 <X> T_21_14.lc_trk_g1_0
 (16 5)  (1106 229)  (1106 229)  routing T_21_14.sp12_h_r_16 <X> T_21_14.lc_trk_g1_0
 (17 5)  (1107 229)  (1107 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (28 5)  (1118 229)  (1118 229)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 229)  (1119 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 229)  (1121 229)  routing T_21_14.lc_trk_g0_3 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (1127 229)  (1127 229)  LC_2 Logic Functioning bit
 (39 5)  (1129 229)  (1129 229)  LC_2 Logic Functioning bit
 (41 5)  (1131 229)  (1131 229)  LC_2 Logic Functioning bit
 (43 5)  (1133 229)  (1133 229)  LC_2 Logic Functioning bit
 (52 5)  (1142 229)  (1142 229)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (4 6)  (1094 230)  (1094 230)  routing T_21_14.sp4_h_r_3 <X> T_21_14.sp4_v_t_38
 (15 6)  (1105 230)  (1105 230)  routing T_21_14.sp4_h_r_5 <X> T_21_14.lc_trk_g1_5
 (16 6)  (1106 230)  (1106 230)  routing T_21_14.sp4_h_r_5 <X> T_21_14.lc_trk_g1_5
 (17 6)  (1107 230)  (1107 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (1111 230)  (1111 230)  routing T_21_14.sp4_h_l_2 <X> T_21_14.lc_trk_g1_7
 (22 6)  (1112 230)  (1112 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1113 230)  (1113 230)  routing T_21_14.sp4_h_l_2 <X> T_21_14.lc_trk_g1_7
 (24 6)  (1114 230)  (1114 230)  routing T_21_14.sp4_h_l_2 <X> T_21_14.lc_trk_g1_7
 (28 6)  (1118 230)  (1118 230)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 230)  (1119 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 230)  (1120 230)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 230)  (1122 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 230)  (1124 230)  routing T_21_14.lc_trk_g1_1 <X> T_21_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 230)  (1126 230)  LC_3 Logic Functioning bit
 (37 6)  (1127 230)  (1127 230)  LC_3 Logic Functioning bit
 (38 6)  (1128 230)  (1128 230)  LC_3 Logic Functioning bit
 (39 6)  (1129 230)  (1129 230)  LC_3 Logic Functioning bit
 (41 6)  (1131 230)  (1131 230)  LC_3 Logic Functioning bit
 (43 6)  (1133 230)  (1133 230)  LC_3 Logic Functioning bit
 (45 6)  (1135 230)  (1135 230)  LC_3 Logic Functioning bit
 (46 6)  (1136 230)  (1136 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (1095 231)  (1095 231)  routing T_21_14.sp4_h_r_3 <X> T_21_14.sp4_v_t_38
 (18 7)  (1108 231)  (1108 231)  routing T_21_14.sp4_h_r_5 <X> T_21_14.lc_trk_g1_5
 (26 7)  (1116 231)  (1116 231)  routing T_21_14.lc_trk_g0_3 <X> T_21_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 231)  (1119 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 231)  (1120 231)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (1126 231)  (1126 231)  LC_3 Logic Functioning bit
 (38 7)  (1128 231)  (1128 231)  LC_3 Logic Functioning bit
 (12 8)  (1102 232)  (1102 232)  routing T_21_14.sp4_h_l_40 <X> T_21_14.sp4_h_r_8
 (26 8)  (1116 232)  (1116 232)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (1119 232)  (1119 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 232)  (1120 232)  routing T_21_14.lc_trk_g0_5 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 232)  (1122 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 232)  (1126 232)  LC_4 Logic Functioning bit
 (38 8)  (1128 232)  (1128 232)  LC_4 Logic Functioning bit
 (41 8)  (1131 232)  (1131 232)  LC_4 Logic Functioning bit
 (43 8)  (1133 232)  (1133 232)  LC_4 Logic Functioning bit
 (45 8)  (1135 232)  (1135 232)  LC_4 Logic Functioning bit
 (51 8)  (1141 232)  (1141 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (13 9)  (1103 233)  (1103 233)  routing T_21_14.sp4_h_l_40 <X> T_21_14.sp4_h_r_8
 (26 9)  (1116 233)  (1116 233)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 233)  (1117 233)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 233)  (1119 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 233)  (1121 233)  routing T_21_14.lc_trk_g0_3 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (1127 233)  (1127 233)  LC_4 Logic Functioning bit
 (39 9)  (1129 233)  (1129 233)  LC_4 Logic Functioning bit
 (41 9)  (1131 233)  (1131 233)  LC_4 Logic Functioning bit
 (43 9)  (1133 233)  (1133 233)  LC_4 Logic Functioning bit
 (16 10)  (1106 234)  (1106 234)  routing T_21_14.sp4_v_b_37 <X> T_21_14.lc_trk_g2_5
 (17 10)  (1107 234)  (1107 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1108 234)  (1108 234)  routing T_21_14.sp4_v_b_37 <X> T_21_14.lc_trk_g2_5
 (27 10)  (1117 234)  (1117 234)  routing T_21_14.lc_trk_g1_3 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 234)  (1119 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 234)  (1121 234)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 234)  (1122 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 234)  (1123 234)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 234)  (1124 234)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 234)  (1126 234)  LC_5 Logic Functioning bit
 (37 10)  (1127 234)  (1127 234)  LC_5 Logic Functioning bit
 (38 10)  (1128 234)  (1128 234)  LC_5 Logic Functioning bit
 (39 10)  (1129 234)  (1129 234)  LC_5 Logic Functioning bit
 (41 10)  (1131 234)  (1131 234)  LC_5 Logic Functioning bit
 (43 10)  (1133 234)  (1133 234)  LC_5 Logic Functioning bit
 (45 10)  (1135 234)  (1135 234)  LC_5 Logic Functioning bit
 (52 10)  (1142 234)  (1142 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (1107 235)  (1107 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (1108 235)  (1108 235)  routing T_21_14.sp4_v_b_37 <X> T_21_14.lc_trk_g2_5
 (22 11)  (1112 235)  (1112 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (1116 235)  (1116 235)  routing T_21_14.lc_trk_g0_3 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 235)  (1119 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 235)  (1120 235)  routing T_21_14.lc_trk_g1_3 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 235)  (1121 235)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 235)  (1126 235)  LC_5 Logic Functioning bit
 (38 11)  (1128 235)  (1128 235)  LC_5 Logic Functioning bit
 (17 12)  (1107 236)  (1107 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (1112 236)  (1112 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1113 236)  (1113 236)  routing T_21_14.sp12_v_b_11 <X> T_21_14.lc_trk_g3_3
 (29 12)  (1119 236)  (1119 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 236)  (1120 236)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 236)  (1122 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 236)  (1126 236)  LC_6 Logic Functioning bit
 (38 12)  (1128 236)  (1128 236)  LC_6 Logic Functioning bit
 (41 12)  (1131 236)  (1131 236)  LC_6 Logic Functioning bit
 (43 12)  (1133 236)  (1133 236)  LC_6 Logic Functioning bit
 (45 12)  (1135 236)  (1135 236)  LC_6 Logic Functioning bit
 (52 12)  (1142 236)  (1142 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (27 13)  (1117 237)  (1117 237)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 237)  (1118 237)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 237)  (1119 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 237)  (1120 237)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 237)  (1121 237)  routing T_21_14.lc_trk_g0_3 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (37 13)  (1127 237)  (1127 237)  LC_6 Logic Functioning bit
 (39 13)  (1129 237)  (1129 237)  LC_6 Logic Functioning bit
 (41 13)  (1131 237)  (1131 237)  LC_6 Logic Functioning bit
 (43 13)  (1133 237)  (1133 237)  LC_6 Logic Functioning bit
 (1 14)  (1091 238)  (1091 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1111 238)  (1111 238)  routing T_21_14.sp4_v_t_18 <X> T_21_14.lc_trk_g3_7
 (22 14)  (1112 238)  (1112 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1113 238)  (1113 238)  routing T_21_14.sp4_v_t_18 <X> T_21_14.lc_trk_g3_7
 (29 14)  (1119 238)  (1119 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 238)  (1121 238)  routing T_21_14.lc_trk_g0_6 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 238)  (1122 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 238)  (1126 238)  LC_7 Logic Functioning bit
 (37 14)  (1127 238)  (1127 238)  LC_7 Logic Functioning bit
 (38 14)  (1128 238)  (1128 238)  LC_7 Logic Functioning bit
 (39 14)  (1129 238)  (1129 238)  LC_7 Logic Functioning bit
 (41 14)  (1131 238)  (1131 238)  LC_7 Logic Functioning bit
 (43 14)  (1133 238)  (1133 238)  LC_7 Logic Functioning bit
 (45 14)  (1135 238)  (1135 238)  LC_7 Logic Functioning bit
 (46 14)  (1136 238)  (1136 238)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (1 15)  (1091 239)  (1091 239)  routing T_21_14.lc_trk_g0_4 <X> T_21_14.wire_logic_cluster/lc_7/s_r
 (22 15)  (1112 239)  (1112 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1116 239)  (1116 239)  routing T_21_14.lc_trk_g0_3 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 239)  (1119 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 239)  (1121 239)  routing T_21_14.lc_trk_g0_6 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 239)  (1126 239)  LC_7 Logic Functioning bit
 (38 15)  (1128 239)  (1128 239)  LC_7 Logic Functioning bit


LogicTile_22_14

 (17 0)  (1161 224)  (1161 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (1165 224)  (1165 224)  routing T_22_14.wire_logic_cluster/lc_3/out <X> T_22_14.lc_trk_g0_3
 (22 0)  (1166 224)  (1166 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1169 224)  (1169 224)  routing T_22_14.wire_logic_cluster/lc_2/out <X> T_22_14.lc_trk_g0_2
 (28 0)  (1172 224)  (1172 224)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 224)  (1173 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 224)  (1174 224)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 224)  (1175 224)  routing T_22_14.lc_trk_g1_4 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 224)  (1176 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 224)  (1178 224)  routing T_22_14.lc_trk_g1_4 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 224)  (1179 224)  routing T_22_14.lc_trk_g1_7 <X> T_22_14.input_2_0
 (36 0)  (1180 224)  (1180 224)  LC_0 Logic Functioning bit
 (43 0)  (1187 224)  (1187 224)  LC_0 Logic Functioning bit
 (18 1)  (1162 225)  (1162 225)  routing T_22_14.sp4_r_v_b_34 <X> T_22_14.lc_trk_g0_1
 (22 1)  (1166 225)  (1166 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1170 225)  (1170 225)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 225)  (1171 225)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 225)  (1173 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 225)  (1174 225)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 225)  (1176 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1178 225)  (1178 225)  routing T_22_14.lc_trk_g1_7 <X> T_22_14.input_2_0
 (35 1)  (1179 225)  (1179 225)  routing T_22_14.lc_trk_g1_7 <X> T_22_14.input_2_0
 (36 1)  (1180 225)  (1180 225)  LC_0 Logic Functioning bit
 (37 1)  (1181 225)  (1181 225)  LC_0 Logic Functioning bit
 (38 1)  (1182 225)  (1182 225)  LC_0 Logic Functioning bit
 (39 1)  (1183 225)  (1183 225)  LC_0 Logic Functioning bit
 (41 1)  (1185 225)  (1185 225)  LC_0 Logic Functioning bit
 (43 1)  (1187 225)  (1187 225)  LC_0 Logic Functioning bit
 (0 2)  (1144 226)  (1144 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 226)  (1145 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 226)  (1146 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 226)  (1158 226)  routing T_22_14.wire_logic_cluster/lc_4/out <X> T_22_14.lc_trk_g0_4
 (21 2)  (1165 226)  (1165 226)  routing T_22_14.sp12_h_l_4 <X> T_22_14.lc_trk_g0_7
 (22 2)  (1166 226)  (1166 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1168 226)  (1168 226)  routing T_22_14.sp12_h_l_4 <X> T_22_14.lc_trk_g0_7
 (28 2)  (1172 226)  (1172 226)  routing T_22_14.lc_trk_g2_0 <X> T_22_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 226)  (1173 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 226)  (1176 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 226)  (1177 226)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 226)  (1178 226)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (1179 226)  (1179 226)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.input_2_1
 (37 2)  (1181 226)  (1181 226)  LC_1 Logic Functioning bit
 (41 2)  (1185 226)  (1185 226)  LC_1 Logic Functioning bit
 (43 2)  (1187 226)  (1187 226)  LC_1 Logic Functioning bit
 (17 3)  (1161 227)  (1161 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (1165 227)  (1165 227)  routing T_22_14.sp12_h_l_4 <X> T_22_14.lc_trk_g0_7
 (26 3)  (1170 227)  (1170 227)  routing T_22_14.lc_trk_g0_3 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 227)  (1173 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (1176 227)  (1176 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1177 227)  (1177 227)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.input_2_1
 (35 3)  (1179 227)  (1179 227)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.input_2_1
 (36 3)  (1180 227)  (1180 227)  LC_1 Logic Functioning bit
 (41 3)  (1185 227)  (1185 227)  LC_1 Logic Functioning bit
 (43 3)  (1187 227)  (1187 227)  LC_1 Logic Functioning bit
 (0 4)  (1144 228)  (1144 228)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 228)  (1145 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1158 228)  (1158 228)  routing T_22_14.wire_logic_cluster/lc_0/out <X> T_22_14.lc_trk_g1_0
 (22 4)  (1166 228)  (1166 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1167 228)  (1167 228)  routing T_22_14.sp4_h_r_3 <X> T_22_14.lc_trk_g1_3
 (24 4)  (1168 228)  (1168 228)  routing T_22_14.sp4_h_r_3 <X> T_22_14.lc_trk_g1_3
 (27 4)  (1171 228)  (1171 228)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 228)  (1172 228)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 228)  (1173 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 228)  (1174 228)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 228)  (1176 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 228)  (1178 228)  routing T_22_14.lc_trk_g1_0 <X> T_22_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 228)  (1180 228)  LC_2 Logic Functioning bit
 (37 4)  (1181 228)  (1181 228)  LC_2 Logic Functioning bit
 (38 4)  (1182 228)  (1182 228)  LC_2 Logic Functioning bit
 (50 4)  (1194 228)  (1194 228)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1144 229)  (1144 229)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 229)  (1145 229)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (4 5)  (1148 229)  (1148 229)  routing T_22_14.sp4_v_t_47 <X> T_22_14.sp4_h_r_3
 (17 5)  (1161 229)  (1161 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (1165 229)  (1165 229)  routing T_22_14.sp4_h_r_3 <X> T_22_14.lc_trk_g1_3
 (22 5)  (1166 229)  (1166 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1167 229)  (1167 229)  routing T_22_14.sp4_v_b_18 <X> T_22_14.lc_trk_g1_2
 (24 5)  (1168 229)  (1168 229)  routing T_22_14.sp4_v_b_18 <X> T_22_14.lc_trk_g1_2
 (26 5)  (1170 229)  (1170 229)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 229)  (1171 229)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 229)  (1173 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 229)  (1174 229)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (1180 229)  (1180 229)  LC_2 Logic Functioning bit
 (37 5)  (1181 229)  (1181 229)  LC_2 Logic Functioning bit
 (39 5)  (1183 229)  (1183 229)  LC_2 Logic Functioning bit
 (41 5)  (1185 229)  (1185 229)  LC_2 Logic Functioning bit
 (43 5)  (1187 229)  (1187 229)  LC_2 Logic Functioning bit
 (8 6)  (1152 230)  (1152 230)  routing T_22_14.sp4_v_t_41 <X> T_22_14.sp4_h_l_41
 (9 6)  (1153 230)  (1153 230)  routing T_22_14.sp4_v_t_41 <X> T_22_14.sp4_h_l_41
 (13 6)  (1157 230)  (1157 230)  routing T_22_14.sp4_h_r_5 <X> T_22_14.sp4_v_t_40
 (14 6)  (1158 230)  (1158 230)  routing T_22_14.sp4_h_l_1 <X> T_22_14.lc_trk_g1_4
 (15 6)  (1159 230)  (1159 230)  routing T_22_14.sp4_v_b_21 <X> T_22_14.lc_trk_g1_5
 (16 6)  (1160 230)  (1160 230)  routing T_22_14.sp4_v_b_21 <X> T_22_14.lc_trk_g1_5
 (17 6)  (1161 230)  (1161 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (1166 230)  (1166 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (28 6)  (1172 230)  (1172 230)  routing T_22_14.lc_trk_g2_0 <X> T_22_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 230)  (1173 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 230)  (1175 230)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 230)  (1176 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 230)  (1178 230)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (41 6)  (1185 230)  (1185 230)  LC_3 Logic Functioning bit
 (43 6)  (1187 230)  (1187 230)  LC_3 Logic Functioning bit
 (12 7)  (1156 231)  (1156 231)  routing T_22_14.sp4_h_r_5 <X> T_22_14.sp4_v_t_40
 (15 7)  (1159 231)  (1159 231)  routing T_22_14.sp4_h_l_1 <X> T_22_14.lc_trk_g1_4
 (16 7)  (1160 231)  (1160 231)  routing T_22_14.sp4_h_l_1 <X> T_22_14.lc_trk_g1_4
 (17 7)  (1161 231)  (1161 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (1165 231)  (1165 231)  routing T_22_14.sp4_r_v_b_31 <X> T_22_14.lc_trk_g1_7
 (41 7)  (1185 231)  (1185 231)  LC_3 Logic Functioning bit
 (43 7)  (1187 231)  (1187 231)  LC_3 Logic Functioning bit
 (14 8)  (1158 232)  (1158 232)  routing T_22_14.sp12_v_b_0 <X> T_22_14.lc_trk_g2_0
 (15 8)  (1159 232)  (1159 232)  routing T_22_14.sp4_h_r_41 <X> T_22_14.lc_trk_g2_1
 (16 8)  (1160 232)  (1160 232)  routing T_22_14.sp4_h_r_41 <X> T_22_14.lc_trk_g2_1
 (17 8)  (1161 232)  (1161 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1162 232)  (1162 232)  routing T_22_14.sp4_h_r_41 <X> T_22_14.lc_trk_g2_1
 (29 8)  (1173 232)  (1173 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 232)  (1175 232)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 232)  (1176 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 232)  (1177 232)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (1181 232)  (1181 232)  LC_4 Logic Functioning bit
 (38 8)  (1182 232)  (1182 232)  LC_4 Logic Functioning bit
 (39 8)  (1183 232)  (1183 232)  LC_4 Logic Functioning bit
 (40 8)  (1184 232)  (1184 232)  LC_4 Logic Functioning bit
 (42 8)  (1186 232)  (1186 232)  LC_4 Logic Functioning bit
 (50 8)  (1194 232)  (1194 232)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (1155 233)  (1155 233)  routing T_22_14.sp4_h_l_45 <X> T_22_14.sp4_h_r_8
 (14 9)  (1158 233)  (1158 233)  routing T_22_14.sp12_v_b_0 <X> T_22_14.lc_trk_g2_0
 (15 9)  (1159 233)  (1159 233)  routing T_22_14.sp12_v_b_0 <X> T_22_14.lc_trk_g2_0
 (17 9)  (1161 233)  (1161 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (18 9)  (1162 233)  (1162 233)  routing T_22_14.sp4_h_r_41 <X> T_22_14.lc_trk_g2_1
 (27 9)  (1171 233)  (1171 233)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 233)  (1172 233)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 233)  (1173 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 233)  (1175 233)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (39 9)  (1183 233)  (1183 233)  LC_4 Logic Functioning bit
 (4 10)  (1148 234)  (1148 234)  routing T_22_14.sp4_h_r_0 <X> T_22_14.sp4_v_t_43
 (6 10)  (1150 234)  (1150 234)  routing T_22_14.sp4_h_r_0 <X> T_22_14.sp4_v_t_43
 (9 10)  (1153 234)  (1153 234)  routing T_22_14.sp4_v_b_7 <X> T_22_14.sp4_h_l_42
 (11 10)  (1155 234)  (1155 234)  routing T_22_14.sp4_v_b_5 <X> T_22_14.sp4_v_t_45
 (21 10)  (1165 234)  (1165 234)  routing T_22_14.wire_logic_cluster/lc_7/out <X> T_22_14.lc_trk_g2_7
 (22 10)  (1166 234)  (1166 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (1170 234)  (1170 234)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 234)  (1171 234)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 234)  (1172 234)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 234)  (1173 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 234)  (1175 234)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 234)  (1176 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 234)  (1177 234)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 234)  (1180 234)  LC_5 Logic Functioning bit
 (37 10)  (1181 234)  (1181 234)  LC_5 Logic Functioning bit
 (38 10)  (1182 234)  (1182 234)  LC_5 Logic Functioning bit
 (39 10)  (1183 234)  (1183 234)  LC_5 Logic Functioning bit
 (40 10)  (1184 234)  (1184 234)  LC_5 Logic Functioning bit
 (41 10)  (1185 234)  (1185 234)  LC_5 Logic Functioning bit
 (42 10)  (1186 234)  (1186 234)  LC_5 Logic Functioning bit
 (43 10)  (1187 234)  (1187 234)  LC_5 Logic Functioning bit
 (5 11)  (1149 235)  (1149 235)  routing T_22_14.sp4_h_r_0 <X> T_22_14.sp4_v_t_43
 (12 11)  (1156 235)  (1156 235)  routing T_22_14.sp4_v_b_5 <X> T_22_14.sp4_v_t_45
 (22 11)  (1166 235)  (1166 235)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1168 235)  (1168 235)  routing T_22_14.tnr_op_6 <X> T_22_14.lc_trk_g2_6
 (26 11)  (1170 235)  (1170 235)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 235)  (1172 235)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 235)  (1173 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 235)  (1175 235)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 235)  (1176 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1178 235)  (1178 235)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.input_2_5
 (35 11)  (1179 235)  (1179 235)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.input_2_5
 (36 11)  (1180 235)  (1180 235)  LC_5 Logic Functioning bit
 (37 11)  (1181 235)  (1181 235)  LC_5 Logic Functioning bit
 (38 11)  (1182 235)  (1182 235)  LC_5 Logic Functioning bit
 (39 11)  (1183 235)  (1183 235)  LC_5 Logic Functioning bit
 (41 11)  (1185 235)  (1185 235)  LC_5 Logic Functioning bit
 (42 11)  (1186 235)  (1186 235)  LC_5 Logic Functioning bit
 (43 11)  (1187 235)  (1187 235)  LC_5 Logic Functioning bit
 (12 12)  (1156 236)  (1156 236)  routing T_22_14.sp4_h_l_45 <X> T_22_14.sp4_h_r_11
 (14 12)  (1158 236)  (1158 236)  routing T_22_14.sp4_v_t_21 <X> T_22_14.lc_trk_g3_0
 (15 12)  (1159 236)  (1159 236)  routing T_22_14.tnl_op_1 <X> T_22_14.lc_trk_g3_1
 (17 12)  (1161 236)  (1161 236)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (1166 236)  (1166 236)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1168 236)  (1168 236)  routing T_22_14.tnr_op_3 <X> T_22_14.lc_trk_g3_3
 (28 12)  (1172 236)  (1172 236)  routing T_22_14.lc_trk_g2_1 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 236)  (1173 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 236)  (1176 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 236)  (1180 236)  LC_6 Logic Functioning bit
 (37 12)  (1181 236)  (1181 236)  LC_6 Logic Functioning bit
 (42 12)  (1186 236)  (1186 236)  LC_6 Logic Functioning bit
 (43 12)  (1187 236)  (1187 236)  LC_6 Logic Functioning bit
 (50 12)  (1194 236)  (1194 236)  Cascade bit: LH_LC06_inmux02_5

 (13 13)  (1157 237)  (1157 237)  routing T_22_14.sp4_h_l_45 <X> T_22_14.sp4_h_r_11
 (14 13)  (1158 237)  (1158 237)  routing T_22_14.sp4_v_t_21 <X> T_22_14.lc_trk_g3_0
 (16 13)  (1160 237)  (1160 237)  routing T_22_14.sp4_v_t_21 <X> T_22_14.lc_trk_g3_0
 (17 13)  (1161 237)  (1161 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (1162 237)  (1162 237)  routing T_22_14.tnl_op_1 <X> T_22_14.lc_trk_g3_1
 (27 13)  (1171 237)  (1171 237)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 237)  (1172 237)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 237)  (1173 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 237)  (1175 237)  routing T_22_14.lc_trk_g0_3 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 237)  (1180 237)  LC_6 Logic Functioning bit
 (37 13)  (1181 237)  (1181 237)  LC_6 Logic Functioning bit
 (43 13)  (1187 237)  (1187 237)  LC_6 Logic Functioning bit
 (29 14)  (1173 238)  (1173 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 238)  (1174 238)  routing T_22_14.lc_trk_g0_4 <X> T_22_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 238)  (1176 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 238)  (1179 238)  routing T_22_14.lc_trk_g0_7 <X> T_22_14.input_2_7
 (37 14)  (1181 238)  (1181 238)  LC_7 Logic Functioning bit
 (38 14)  (1182 238)  (1182 238)  LC_7 Logic Functioning bit
 (39 14)  (1183 238)  (1183 238)  LC_7 Logic Functioning bit
 (41 14)  (1185 238)  (1185 238)  LC_7 Logic Functioning bit
 (45 14)  (1189 238)  (1189 238)  LC_7 Logic Functioning bit
 (47 14)  (1191 238)  (1191 238)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (1192 238)  (1192 238)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (52 14)  (1196 238)  (1196 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (1166 239)  (1166 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1167 239)  (1167 239)  routing T_22_14.sp4_v_b_46 <X> T_22_14.lc_trk_g3_6
 (24 15)  (1168 239)  (1168 239)  routing T_22_14.sp4_v_b_46 <X> T_22_14.lc_trk_g3_6
 (27 15)  (1171 239)  (1171 239)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 239)  (1172 239)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 239)  (1173 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 239)  (1175 239)  routing T_22_14.lc_trk_g0_2 <X> T_22_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 239)  (1176 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1179 239)  (1179 239)  routing T_22_14.lc_trk_g0_7 <X> T_22_14.input_2_7
 (36 15)  (1180 239)  (1180 239)  LC_7 Logic Functioning bit
 (38 15)  (1182 239)  (1182 239)  LC_7 Logic Functioning bit
 (46 15)  (1190 239)  (1190 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (1195 239)  (1195 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (1197 239)  (1197 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_23_14

 (0 0)  (1198 224)  (1198 224)  Negative Clock bit

 (21 0)  (1219 224)  (1219 224)  routing T_23_14.wire_logic_cluster/lc_3/out <X> T_23_14.lc_trk_g0_3
 (22 0)  (1220 224)  (1220 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1225 224)  (1225 224)  routing T_23_14.lc_trk_g3_0 <X> T_23_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 224)  (1226 224)  routing T_23_14.lc_trk_g3_0 <X> T_23_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 224)  (1227 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 224)  (1230 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 224)  (1233 224)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.input_2_0
 (36 0)  (1234 224)  (1234 224)  LC_0 Logic Functioning bit
 (39 0)  (1237 224)  (1237 224)  LC_0 Logic Functioning bit
 (41 0)  (1239 224)  (1239 224)  LC_0 Logic Functioning bit
 (42 0)  (1240 224)  (1240 224)  LC_0 Logic Functioning bit
 (44 0)  (1242 224)  (1242 224)  LC_0 Logic Functioning bit
 (45 0)  (1243 224)  (1243 224)  LC_0 Logic Functioning bit
 (32 1)  (1230 225)  (1230 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1233 225)  (1233 225)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.input_2_0
 (36 1)  (1234 225)  (1234 225)  LC_0 Logic Functioning bit
 (39 1)  (1237 225)  (1237 225)  LC_0 Logic Functioning bit
 (41 1)  (1239 225)  (1239 225)  LC_0 Logic Functioning bit
 (42 1)  (1240 225)  (1240 225)  LC_0 Logic Functioning bit
 (49 1)  (1247 225)  (1247 225)  Carry_In_Mux bit 

 (0 2)  (1198 226)  (1198 226)  routing T_23_14.glb_netwk_3 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 226)  (1200 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (1215 226)  (1215 226)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1216 226)  (1216 226)  routing T_23_14.wire_logic_cluster/lc_5/out <X> T_23_14.lc_trk_g0_5
 (25 2)  (1223 226)  (1223 226)  routing T_23_14.sp4_h_l_11 <X> T_23_14.lc_trk_g0_6
 (29 2)  (1227 226)  (1227 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 226)  (1228 226)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 226)  (1230 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 226)  (1234 226)  LC_1 Logic Functioning bit
 (39 2)  (1237 226)  (1237 226)  LC_1 Logic Functioning bit
 (41 2)  (1239 226)  (1239 226)  LC_1 Logic Functioning bit
 (42 2)  (1240 226)  (1240 226)  LC_1 Logic Functioning bit
 (44 2)  (1242 226)  (1242 226)  LC_1 Logic Functioning bit
 (45 2)  (1243 226)  (1243 226)  LC_1 Logic Functioning bit
 (0 3)  (1198 227)  (1198 227)  routing T_23_14.glb_netwk_3 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (10 3)  (1208 227)  (1208 227)  routing T_23_14.sp4_h_l_45 <X> T_23_14.sp4_v_t_36
 (14 3)  (1212 227)  (1212 227)  routing T_23_14.sp4_r_v_b_28 <X> T_23_14.lc_trk_g0_4
 (17 3)  (1215 227)  (1215 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (1220 227)  (1220 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1221 227)  (1221 227)  routing T_23_14.sp4_h_l_11 <X> T_23_14.lc_trk_g0_6
 (24 3)  (1222 227)  (1222 227)  routing T_23_14.sp4_h_l_11 <X> T_23_14.lc_trk_g0_6
 (25 3)  (1223 227)  (1223 227)  routing T_23_14.sp4_h_l_11 <X> T_23_14.lc_trk_g0_6
 (30 3)  (1228 227)  (1228 227)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (1230 227)  (1230 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1231 227)  (1231 227)  routing T_23_14.lc_trk_g2_1 <X> T_23_14.input_2_1
 (36 3)  (1234 227)  (1234 227)  LC_1 Logic Functioning bit
 (39 3)  (1237 227)  (1237 227)  LC_1 Logic Functioning bit
 (41 3)  (1239 227)  (1239 227)  LC_1 Logic Functioning bit
 (42 3)  (1240 227)  (1240 227)  LC_1 Logic Functioning bit
 (0 4)  (1198 228)  (1198 228)  routing T_23_14.lc_trk_g2_2 <X> T_23_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 228)  (1199 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (2 4)  (1200 228)  (1200 228)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (25 4)  (1223 228)  (1223 228)  routing T_23_14.wire_logic_cluster/lc_2/out <X> T_23_14.lc_trk_g1_2
 (27 4)  (1225 228)  (1225 228)  routing T_23_14.lc_trk_g1_2 <X> T_23_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 228)  (1227 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 228)  (1230 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 228)  (1233 228)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.input_2_2
 (36 4)  (1234 228)  (1234 228)  LC_2 Logic Functioning bit
 (39 4)  (1237 228)  (1237 228)  LC_2 Logic Functioning bit
 (41 4)  (1239 228)  (1239 228)  LC_2 Logic Functioning bit
 (42 4)  (1240 228)  (1240 228)  LC_2 Logic Functioning bit
 (44 4)  (1242 228)  (1242 228)  LC_2 Logic Functioning bit
 (45 4)  (1243 228)  (1243 228)  LC_2 Logic Functioning bit
 (53 4)  (1251 228)  (1251 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (1199 229)  (1199 229)  routing T_23_14.lc_trk_g2_2 <X> T_23_14.wire_logic_cluster/lc_7/cen
 (22 5)  (1220 229)  (1220 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1228 229)  (1228 229)  routing T_23_14.lc_trk_g1_2 <X> T_23_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (1230 229)  (1230 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (1233 229)  (1233 229)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.input_2_2
 (36 5)  (1234 229)  (1234 229)  LC_2 Logic Functioning bit
 (39 5)  (1237 229)  (1237 229)  LC_2 Logic Functioning bit
 (41 5)  (1239 229)  (1239 229)  LC_2 Logic Functioning bit
 (42 5)  (1240 229)  (1240 229)  LC_2 Logic Functioning bit
 (11 6)  (1209 230)  (1209 230)  routing T_23_14.sp4_h_r_11 <X> T_23_14.sp4_v_t_40
 (12 6)  (1210 230)  (1210 230)  routing T_23_14.sp4_v_t_46 <X> T_23_14.sp4_h_l_40
 (13 6)  (1211 230)  (1211 230)  routing T_23_14.sp4_h_r_11 <X> T_23_14.sp4_v_t_40
 (14 6)  (1212 230)  (1212 230)  routing T_23_14.sp4_h_l_1 <X> T_23_14.lc_trk_g1_4
 (29 6)  (1227 230)  (1227 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 230)  (1228 230)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 230)  (1230 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 230)  (1234 230)  LC_3 Logic Functioning bit
 (39 6)  (1237 230)  (1237 230)  LC_3 Logic Functioning bit
 (41 6)  (1239 230)  (1239 230)  LC_3 Logic Functioning bit
 (42 6)  (1240 230)  (1240 230)  LC_3 Logic Functioning bit
 (44 6)  (1242 230)  (1242 230)  LC_3 Logic Functioning bit
 (45 6)  (1243 230)  (1243 230)  LC_3 Logic Functioning bit
 (11 7)  (1209 231)  (1209 231)  routing T_23_14.sp4_v_t_46 <X> T_23_14.sp4_h_l_40
 (12 7)  (1210 231)  (1210 231)  routing T_23_14.sp4_h_r_11 <X> T_23_14.sp4_v_t_40
 (13 7)  (1211 231)  (1211 231)  routing T_23_14.sp4_v_t_46 <X> T_23_14.sp4_h_l_40
 (15 7)  (1213 231)  (1213 231)  routing T_23_14.sp4_h_l_1 <X> T_23_14.lc_trk_g1_4
 (16 7)  (1214 231)  (1214 231)  routing T_23_14.sp4_h_l_1 <X> T_23_14.lc_trk_g1_4
 (17 7)  (1215 231)  (1215 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (30 7)  (1228 231)  (1228 231)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (1230 231)  (1230 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1233 231)  (1233 231)  routing T_23_14.lc_trk_g0_3 <X> T_23_14.input_2_3
 (36 7)  (1234 231)  (1234 231)  LC_3 Logic Functioning bit
 (39 7)  (1237 231)  (1237 231)  LC_3 Logic Functioning bit
 (41 7)  (1239 231)  (1239 231)  LC_3 Logic Functioning bit
 (42 7)  (1240 231)  (1240 231)  LC_3 Logic Functioning bit
 (17 8)  (1215 232)  (1215 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1216 232)  (1216 232)  routing T_23_14.wire_logic_cluster/lc_1/out <X> T_23_14.lc_trk_g2_1
 (27 8)  (1225 232)  (1225 232)  routing T_23_14.lc_trk_g3_4 <X> T_23_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 232)  (1226 232)  routing T_23_14.lc_trk_g3_4 <X> T_23_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 232)  (1227 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 232)  (1228 232)  routing T_23_14.lc_trk_g3_4 <X> T_23_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 232)  (1230 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 232)  (1233 232)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.input_2_4
 (36 8)  (1234 232)  (1234 232)  LC_4 Logic Functioning bit
 (39 8)  (1237 232)  (1237 232)  LC_4 Logic Functioning bit
 (41 8)  (1239 232)  (1239 232)  LC_4 Logic Functioning bit
 (42 8)  (1240 232)  (1240 232)  LC_4 Logic Functioning bit
 (44 8)  (1242 232)  (1242 232)  LC_4 Logic Functioning bit
 (45 8)  (1243 232)  (1243 232)  LC_4 Logic Functioning bit
 (8 9)  (1206 233)  (1206 233)  routing T_23_14.sp4_h_l_42 <X> T_23_14.sp4_v_b_7
 (9 9)  (1207 233)  (1207 233)  routing T_23_14.sp4_h_l_42 <X> T_23_14.sp4_v_b_7
 (22 9)  (1220 233)  (1220 233)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1221 233)  (1221 233)  routing T_23_14.sp12_v_b_18 <X> T_23_14.lc_trk_g2_2
 (25 9)  (1223 233)  (1223 233)  routing T_23_14.sp12_v_b_18 <X> T_23_14.lc_trk_g2_2
 (32 9)  (1230 233)  (1230 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1233 233)  (1233 233)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.input_2_4
 (36 9)  (1234 233)  (1234 233)  LC_4 Logic Functioning bit
 (39 9)  (1237 233)  (1237 233)  LC_4 Logic Functioning bit
 (41 9)  (1239 233)  (1239 233)  LC_4 Logic Functioning bit
 (42 9)  (1240 233)  (1240 233)  LC_4 Logic Functioning bit
 (51 9)  (1249 233)  (1249 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (1219 234)  (1219 234)  routing T_23_14.wire_logic_cluster/lc_7/out <X> T_23_14.lc_trk_g2_7
 (22 10)  (1220 234)  (1220 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (1227 234)  (1227 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 234)  (1228 234)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 234)  (1230 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 234)  (1233 234)  routing T_23_14.lc_trk_g0_5 <X> T_23_14.input_2_5
 (36 10)  (1234 234)  (1234 234)  LC_5 Logic Functioning bit
 (39 10)  (1237 234)  (1237 234)  LC_5 Logic Functioning bit
 (41 10)  (1239 234)  (1239 234)  LC_5 Logic Functioning bit
 (42 10)  (1240 234)  (1240 234)  LC_5 Logic Functioning bit
 (44 10)  (1242 234)  (1242 234)  LC_5 Logic Functioning bit
 (45 10)  (1243 234)  (1243 234)  LC_5 Logic Functioning bit
 (53 10)  (1251 234)  (1251 234)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (5 11)  (1203 235)  (1203 235)  routing T_23_14.sp4_h_l_43 <X> T_23_14.sp4_v_t_43
 (30 11)  (1228 235)  (1228 235)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (1230 235)  (1230 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1234 235)  (1234 235)  LC_5 Logic Functioning bit
 (39 11)  (1237 235)  (1237 235)  LC_5 Logic Functioning bit
 (41 11)  (1239 235)  (1239 235)  LC_5 Logic Functioning bit
 (42 11)  (1240 235)  (1240 235)  LC_5 Logic Functioning bit
 (14 12)  (1212 236)  (1212 236)  routing T_23_14.wire_logic_cluster/lc_0/out <X> T_23_14.lc_trk_g3_0
 (27 12)  (1225 236)  (1225 236)  routing T_23_14.lc_trk_g1_4 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 236)  (1227 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 236)  (1228 236)  routing T_23_14.lc_trk_g1_4 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 236)  (1230 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 236)  (1233 236)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.input_2_6
 (36 12)  (1234 236)  (1234 236)  LC_6 Logic Functioning bit
 (39 12)  (1237 236)  (1237 236)  LC_6 Logic Functioning bit
 (41 12)  (1239 236)  (1239 236)  LC_6 Logic Functioning bit
 (42 12)  (1240 236)  (1240 236)  LC_6 Logic Functioning bit
 (44 12)  (1242 236)  (1242 236)  LC_6 Logic Functioning bit
 (45 12)  (1243 236)  (1243 236)  LC_6 Logic Functioning bit
 (17 13)  (1215 237)  (1215 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (32 13)  (1230 237)  (1230 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1233 237)  (1233 237)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.input_2_6
 (36 13)  (1234 237)  (1234 237)  LC_6 Logic Functioning bit
 (39 13)  (1237 237)  (1237 237)  LC_6 Logic Functioning bit
 (41 13)  (1239 237)  (1239 237)  LC_6 Logic Functioning bit
 (42 13)  (1240 237)  (1240 237)  LC_6 Logic Functioning bit
 (46 13)  (1244 237)  (1244 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (1199 238)  (1199 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1212 238)  (1212 238)  routing T_23_14.wire_logic_cluster/lc_4/out <X> T_23_14.lc_trk_g3_4
 (26 14)  (1224 238)  (1224 238)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (1227 238)  (1227 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 238)  (1228 238)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 238)  (1230 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 238)  (1234 238)  LC_7 Logic Functioning bit
 (37 14)  (1235 238)  (1235 238)  LC_7 Logic Functioning bit
 (38 14)  (1236 238)  (1236 238)  LC_7 Logic Functioning bit
 (39 14)  (1237 238)  (1237 238)  LC_7 Logic Functioning bit
 (45 14)  (1243 238)  (1243 238)  LC_7 Logic Functioning bit
 (1 15)  (1199 239)  (1199 239)  routing T_23_14.lc_trk_g0_4 <X> T_23_14.wire_logic_cluster/lc_7/s_r
 (17 15)  (1215 239)  (1215 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (1224 239)  (1224 239)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 239)  (1226 239)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 239)  (1227 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 239)  (1228 239)  routing T_23_14.lc_trk_g0_6 <X> T_23_14.wire_logic_cluster/lc_7/in_1
 (40 15)  (1238 239)  (1238 239)  LC_7 Logic Functioning bit
 (41 15)  (1239 239)  (1239 239)  LC_7 Logic Functioning bit
 (42 15)  (1240 239)  (1240 239)  LC_7 Logic Functioning bit
 (43 15)  (1241 239)  (1241 239)  LC_7 Logic Functioning bit


LogicTile_24_14

 (14 0)  (1266 224)  (1266 224)  routing T_24_14.sp4_h_r_8 <X> T_24_14.lc_trk_g0_0
 (15 0)  (1267 224)  (1267 224)  routing T_24_14.lft_op_1 <X> T_24_14.lc_trk_g0_1
 (17 0)  (1269 224)  (1269 224)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1270 224)  (1270 224)  routing T_24_14.lft_op_1 <X> T_24_14.lc_trk_g0_1
 (21 0)  (1273 224)  (1273 224)  routing T_24_14.lft_op_3 <X> T_24_14.lc_trk_g0_3
 (22 0)  (1274 224)  (1274 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1276 224)  (1276 224)  routing T_24_14.lft_op_3 <X> T_24_14.lc_trk_g0_3
 (25 0)  (1277 224)  (1277 224)  routing T_24_14.sp4_h_r_10 <X> T_24_14.lc_trk_g0_2
 (15 1)  (1267 225)  (1267 225)  routing T_24_14.sp4_h_r_8 <X> T_24_14.lc_trk_g0_0
 (16 1)  (1268 225)  (1268 225)  routing T_24_14.sp4_h_r_8 <X> T_24_14.lc_trk_g0_0
 (17 1)  (1269 225)  (1269 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (1274 225)  (1274 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1275 225)  (1275 225)  routing T_24_14.sp4_h_r_10 <X> T_24_14.lc_trk_g0_2
 (24 1)  (1276 225)  (1276 225)  routing T_24_14.sp4_h_r_10 <X> T_24_14.lc_trk_g0_2
 (25 2)  (1277 226)  (1277 226)  routing T_24_14.sp4_h_r_14 <X> T_24_14.lc_trk_g0_6
 (22 3)  (1274 227)  (1274 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1275 227)  (1275 227)  routing T_24_14.sp4_h_r_14 <X> T_24_14.lc_trk_g0_6
 (24 3)  (1276 227)  (1276 227)  routing T_24_14.sp4_h_r_14 <X> T_24_14.lc_trk_g0_6
 (13 4)  (1265 228)  (1265 228)  routing T_24_14.sp4_v_t_40 <X> T_24_14.sp4_v_b_5
 (22 5)  (1274 229)  (1274 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1275 229)  (1275 229)  routing T_24_14.sp4_h_r_2 <X> T_24_14.lc_trk_g1_2
 (24 5)  (1276 229)  (1276 229)  routing T_24_14.sp4_h_r_2 <X> T_24_14.lc_trk_g1_2
 (25 5)  (1277 229)  (1277 229)  routing T_24_14.sp4_h_r_2 <X> T_24_14.lc_trk_g1_2
 (21 6)  (1273 230)  (1273 230)  routing T_24_14.lft_op_7 <X> T_24_14.lc_trk_g1_7
 (22 6)  (1274 230)  (1274 230)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1276 230)  (1276 230)  routing T_24_14.lft_op_7 <X> T_24_14.lc_trk_g1_7
 (26 6)  (1278 230)  (1278 230)  routing T_24_14.lc_trk_g1_4 <X> T_24_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (1281 230)  (1281 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 230)  (1283 230)  routing T_24_14.lc_trk_g0_6 <X> T_24_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 230)  (1284 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (1287 230)  (1287 230)  routing T_24_14.lc_trk_g1_6 <X> T_24_14.input_2_3
 (36 6)  (1288 230)  (1288 230)  LC_3 Logic Functioning bit
 (37 6)  (1289 230)  (1289 230)  LC_3 Logic Functioning bit
 (38 6)  (1290 230)  (1290 230)  LC_3 Logic Functioning bit
 (39 6)  (1291 230)  (1291 230)  LC_3 Logic Functioning bit
 (41 6)  (1293 230)  (1293 230)  LC_3 Logic Functioning bit
 (42 6)  (1294 230)  (1294 230)  LC_3 Logic Functioning bit
 (43 6)  (1295 230)  (1295 230)  LC_3 Logic Functioning bit
 (14 7)  (1266 231)  (1266 231)  routing T_24_14.sp4_h_r_4 <X> T_24_14.lc_trk_g1_4
 (15 7)  (1267 231)  (1267 231)  routing T_24_14.sp4_h_r_4 <X> T_24_14.lc_trk_g1_4
 (16 7)  (1268 231)  (1268 231)  routing T_24_14.sp4_h_r_4 <X> T_24_14.lc_trk_g1_4
 (17 7)  (1269 231)  (1269 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (1274 231)  (1274 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1275 231)  (1275 231)  routing T_24_14.sp4_h_r_6 <X> T_24_14.lc_trk_g1_6
 (24 7)  (1276 231)  (1276 231)  routing T_24_14.sp4_h_r_6 <X> T_24_14.lc_trk_g1_6
 (25 7)  (1277 231)  (1277 231)  routing T_24_14.sp4_h_r_6 <X> T_24_14.lc_trk_g1_6
 (27 7)  (1279 231)  (1279 231)  routing T_24_14.lc_trk_g1_4 <X> T_24_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 231)  (1281 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 231)  (1282 231)  routing T_24_14.lc_trk_g0_2 <X> T_24_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 231)  (1283 231)  routing T_24_14.lc_trk_g0_6 <X> T_24_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 231)  (1284 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1286 231)  (1286 231)  routing T_24_14.lc_trk_g1_6 <X> T_24_14.input_2_3
 (35 7)  (1287 231)  (1287 231)  routing T_24_14.lc_trk_g1_6 <X> T_24_14.input_2_3
 (36 7)  (1288 231)  (1288 231)  LC_3 Logic Functioning bit
 (37 7)  (1289 231)  (1289 231)  LC_3 Logic Functioning bit
 (38 7)  (1290 231)  (1290 231)  LC_3 Logic Functioning bit
 (39 7)  (1291 231)  (1291 231)  LC_3 Logic Functioning bit
 (40 7)  (1292 231)  (1292 231)  LC_3 Logic Functioning bit
 (41 7)  (1293 231)  (1293 231)  LC_3 Logic Functioning bit
 (42 7)  (1294 231)  (1294 231)  LC_3 Logic Functioning bit
 (43 7)  (1295 231)  (1295 231)  LC_3 Logic Functioning bit
 (29 8)  (1281 232)  (1281 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 232)  (1284 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 232)  (1287 232)  routing T_24_14.lc_trk_g1_7 <X> T_24_14.input_2_4
 (36 8)  (1288 232)  (1288 232)  LC_4 Logic Functioning bit
 (37 8)  (1289 232)  (1289 232)  LC_4 Logic Functioning bit
 (38 8)  (1290 232)  (1290 232)  LC_4 Logic Functioning bit
 (39 8)  (1291 232)  (1291 232)  LC_4 Logic Functioning bit
 (41 8)  (1293 232)  (1293 232)  LC_4 Logic Functioning bit
 (42 8)  (1294 232)  (1294 232)  LC_4 Logic Functioning bit
 (43 8)  (1295 232)  (1295 232)  LC_4 Logic Functioning bit
 (27 9)  (1279 233)  (1279 233)  routing T_24_14.lc_trk_g3_1 <X> T_24_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 233)  (1280 233)  routing T_24_14.lc_trk_g3_1 <X> T_24_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 233)  (1281 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 233)  (1283 233)  routing T_24_14.lc_trk_g0_3 <X> T_24_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (1284 233)  (1284 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1286 233)  (1286 233)  routing T_24_14.lc_trk_g1_7 <X> T_24_14.input_2_4
 (35 9)  (1287 233)  (1287 233)  routing T_24_14.lc_trk_g1_7 <X> T_24_14.input_2_4
 (36 9)  (1288 233)  (1288 233)  LC_4 Logic Functioning bit
 (37 9)  (1289 233)  (1289 233)  LC_4 Logic Functioning bit
 (38 9)  (1290 233)  (1290 233)  LC_4 Logic Functioning bit
 (39 9)  (1291 233)  (1291 233)  LC_4 Logic Functioning bit
 (40 9)  (1292 233)  (1292 233)  LC_4 Logic Functioning bit
 (41 9)  (1293 233)  (1293 233)  LC_4 Logic Functioning bit
 (42 9)  (1294 233)  (1294 233)  LC_4 Logic Functioning bit
 (43 9)  (1295 233)  (1295 233)  LC_4 Logic Functioning bit
 (48 9)  (1300 233)  (1300 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (1257 234)  (1257 234)  routing T_24_14.sp4_v_t_37 <X> T_24_14.sp4_h_l_43
 (12 10)  (1264 234)  (1264 234)  routing T_24_14.sp4_v_t_39 <X> T_24_14.sp4_h_l_45
 (21 10)  (1273 234)  (1273 234)  routing T_24_14.sp4_v_t_26 <X> T_24_14.lc_trk_g2_7
 (22 10)  (1274 234)  (1274 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1275 234)  (1275 234)  routing T_24_14.sp4_v_t_26 <X> T_24_14.lc_trk_g2_7
 (29 10)  (1281 234)  (1281 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 234)  (1283 234)  routing T_24_14.lc_trk_g2_4 <X> T_24_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 234)  (1284 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 234)  (1285 234)  routing T_24_14.lc_trk_g2_4 <X> T_24_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 234)  (1287 234)  routing T_24_14.lc_trk_g2_7 <X> T_24_14.input_2_5
 (36 10)  (1288 234)  (1288 234)  LC_5 Logic Functioning bit
 (37 10)  (1289 234)  (1289 234)  LC_5 Logic Functioning bit
 (38 10)  (1290 234)  (1290 234)  LC_5 Logic Functioning bit
 (39 10)  (1291 234)  (1291 234)  LC_5 Logic Functioning bit
 (41 10)  (1293 234)  (1293 234)  LC_5 Logic Functioning bit
 (42 10)  (1294 234)  (1294 234)  LC_5 Logic Functioning bit
 (43 10)  (1295 234)  (1295 234)  LC_5 Logic Functioning bit
 (4 11)  (1256 235)  (1256 235)  routing T_24_14.sp4_v_t_37 <X> T_24_14.sp4_h_l_43
 (6 11)  (1258 235)  (1258 235)  routing T_24_14.sp4_v_t_37 <X> T_24_14.sp4_h_l_43
 (11 11)  (1263 235)  (1263 235)  routing T_24_14.sp4_v_t_39 <X> T_24_14.sp4_h_l_45
 (13 11)  (1265 235)  (1265 235)  routing T_24_14.sp4_v_t_39 <X> T_24_14.sp4_h_l_45
 (14 11)  (1266 235)  (1266 235)  routing T_24_14.sp4_h_l_17 <X> T_24_14.lc_trk_g2_4
 (15 11)  (1267 235)  (1267 235)  routing T_24_14.sp4_h_l_17 <X> T_24_14.lc_trk_g2_4
 (16 11)  (1268 235)  (1268 235)  routing T_24_14.sp4_h_l_17 <X> T_24_14.lc_trk_g2_4
 (17 11)  (1269 235)  (1269 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (1273 235)  (1273 235)  routing T_24_14.sp4_v_t_26 <X> T_24_14.lc_trk_g2_7
 (26 11)  (1278 235)  (1278 235)  routing T_24_14.lc_trk_g1_2 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1279 235)  (1279 235)  routing T_24_14.lc_trk_g1_2 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 235)  (1281 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (1284 235)  (1284 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1285 235)  (1285 235)  routing T_24_14.lc_trk_g2_7 <X> T_24_14.input_2_5
 (35 11)  (1287 235)  (1287 235)  routing T_24_14.lc_trk_g2_7 <X> T_24_14.input_2_5
 (36 11)  (1288 235)  (1288 235)  LC_5 Logic Functioning bit
 (37 11)  (1289 235)  (1289 235)  LC_5 Logic Functioning bit
 (38 11)  (1290 235)  (1290 235)  LC_5 Logic Functioning bit
 (39 11)  (1291 235)  (1291 235)  LC_5 Logic Functioning bit
 (40 11)  (1292 235)  (1292 235)  LC_5 Logic Functioning bit
 (41 11)  (1293 235)  (1293 235)  LC_5 Logic Functioning bit
 (42 11)  (1294 235)  (1294 235)  LC_5 Logic Functioning bit
 (43 11)  (1295 235)  (1295 235)  LC_5 Logic Functioning bit
 (2 12)  (1254 236)  (1254 236)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (15 12)  (1267 236)  (1267 236)  routing T_24_14.sp4_h_r_25 <X> T_24_14.lc_trk_g3_1
 (16 12)  (1268 236)  (1268 236)  routing T_24_14.sp4_h_r_25 <X> T_24_14.lc_trk_g3_1
 (17 12)  (1269 236)  (1269 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (1270 237)  (1270 237)  routing T_24_14.sp4_h_r_25 <X> T_24_14.lc_trk_g3_1
 (4 14)  (1256 238)  (1256 238)  routing T_24_14.sp4_h_r_9 <X> T_24_14.sp4_v_t_44
 (8 14)  (1260 238)  (1260 238)  routing T_24_14.sp4_v_t_41 <X> T_24_14.sp4_h_l_47
 (9 14)  (1261 238)  (1261 238)  routing T_24_14.sp4_v_t_41 <X> T_24_14.sp4_h_l_47
 (10 14)  (1262 238)  (1262 238)  routing T_24_14.sp4_v_t_41 <X> T_24_14.sp4_h_l_47
 (5 15)  (1257 239)  (1257 239)  routing T_24_14.sp4_h_r_9 <X> T_24_14.sp4_v_t_44


RAM_Tile_25_14

 (0 0)  (1306 224)  (1306 224)  Negative Clock bit

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (11 0)  (1317 224)  (1317 224)  routing T_25_14.sp4_h_l_45 <X> T_25_14.sp4_v_b_2
 (13 0)  (1319 224)  (1319 224)  routing T_25_14.sp4_h_l_45 <X> T_25_14.sp4_v_b_2
 (12 1)  (1318 225)  (1318 225)  routing T_25_14.sp4_h_l_45 <X> T_25_14.sp4_v_b_2
 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 226)  (1309 226)  routing T_25_14.sp12_v_t_23 <X> T_25_14.sp12_h_l_23
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (14 3)  (1320 227)  (1320 227)  routing T_25_14.sp4_r_v_b_28 <X> T_25_14.lc_trk_g0_4
 (17 3)  (1323 227)  (1323 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (27 4)  (1333 228)  (1333 228)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.wire_bram/ram/WDATA_5
 (28 4)  (1334 228)  (1334 228)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.wire_bram/ram/WDATA_5
 (29 4)  (1335 228)  (1335 228)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_6 wire_bram/ram/WDATA_5
 (30 4)  (1336 228)  (1336 228)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.wire_bram/ram/WDATA_5
 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (16 5)  (1322 229)  (1322 229)  routing T_25_14.sp12_h_r_8 <X> T_25_14.lc_trk_g1_0
 (17 5)  (1323 229)  (1323 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (30 5)  (1336 229)  (1336 229)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.wire_bram/ram/WDATA_5
 (37 5)  (1343 229)  (1343 229)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_5 sp4_h_r_20
 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (12 6)  (1318 230)  (1318 230)  routing T_25_14.sp4_v_t_40 <X> T_25_14.sp4_h_l_40
 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (11 7)  (1317 231)  (1317 231)  routing T_25_14.sp4_v_t_40 <X> T_25_14.sp4_h_l_40
 (5 10)  (1311 234)  (1311 234)  routing T_25_14.sp4_v_t_37 <X> T_25_14.sp4_h_l_43
 (8 10)  (1314 234)  (1314 234)  routing T_25_14.sp4_v_t_42 <X> T_25_14.sp4_h_l_42
 (9 10)  (1315 234)  (1315 234)  routing T_25_14.sp4_v_t_42 <X> T_25_14.sp4_h_l_42
 (4 11)  (1310 235)  (1310 235)  routing T_25_14.sp4_v_t_37 <X> T_25_14.sp4_h_l_43
 (6 11)  (1312 235)  (1312 235)  routing T_25_14.sp4_v_t_37 <X> T_25_14.sp4_h_l_43
 (27 12)  (1333 236)  (1333 236)  routing T_25_14.lc_trk_g1_0 <X> T_25_14.wire_bram/ram/WDATA_1
 (29 12)  (1335 236)  (1335 236)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_0 wire_bram/ram/WDATA_1
 (41 12)  (1347 236)  (1347 236)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_45
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (5 14)  (1311 238)  (1311 238)  routing T_25_14.sp4_v_t_44 <X> T_25_14.sp4_h_l_44
 (8 14)  (1314 238)  (1314 238)  routing T_25_14.sp4_v_t_47 <X> T_25_14.sp4_h_l_47
 (9 14)  (1315 238)  (1315 238)  routing T_25_14.sp4_v_t_47 <X> T_25_14.sp4_h_l_47
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g0_4 <X> T_25_14.wire_bram/ram/WE
 (6 15)  (1312 239)  (1312 239)  routing T_25_14.sp4_v_t_44 <X> T_25_14.sp4_h_l_44
 (22 15)  (1328 239)  (1328 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1329 239)  (1329 239)  routing T_25_14.sp4_v_b_46 <X> T_25_14.lc_trk_g3_6
 (24 15)  (1330 239)  (1330 239)  routing T_25_14.sp4_v_b_46 <X> T_25_14.lc_trk_g3_6


LogicTile_26_14

 (0 0)  (1348 224)  (1348 224)  Negative Clock bit

 (21 0)  (1369 224)  (1369 224)  routing T_26_14.wire_logic_cluster/lc_3/out <X> T_26_14.lc_trk_g0_3
 (22 0)  (1370 224)  (1370 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1373 224)  (1373 224)  routing T_26_14.sp4_v_b_10 <X> T_26_14.lc_trk_g0_2
 (27 0)  (1375 224)  (1375 224)  routing T_26_14.lc_trk_g3_0 <X> T_26_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1376 224)  (1376 224)  routing T_26_14.lc_trk_g3_0 <X> T_26_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 224)  (1377 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 224)  (1380 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (1383 224)  (1383 224)  routing T_26_14.lc_trk_g0_4 <X> T_26_14.input_2_0
 (36 0)  (1384 224)  (1384 224)  LC_0 Logic Functioning bit
 (39 0)  (1387 224)  (1387 224)  LC_0 Logic Functioning bit
 (41 0)  (1389 224)  (1389 224)  LC_0 Logic Functioning bit
 (42 0)  (1390 224)  (1390 224)  LC_0 Logic Functioning bit
 (44 0)  (1392 224)  (1392 224)  LC_0 Logic Functioning bit
 (45 0)  (1393 224)  (1393 224)  LC_0 Logic Functioning bit
 (22 1)  (1370 225)  (1370 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1371 225)  (1371 225)  routing T_26_14.sp4_v_b_10 <X> T_26_14.lc_trk_g0_2
 (25 1)  (1373 225)  (1373 225)  routing T_26_14.sp4_v_b_10 <X> T_26_14.lc_trk_g0_2
 (32 1)  (1380 225)  (1380 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (1384 225)  (1384 225)  LC_0 Logic Functioning bit
 (39 1)  (1387 225)  (1387 225)  LC_0 Logic Functioning bit
 (41 1)  (1389 225)  (1389 225)  LC_0 Logic Functioning bit
 (42 1)  (1390 225)  (1390 225)  LC_0 Logic Functioning bit
 (47 1)  (1395 225)  (1395 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (1397 225)  (1397 225)  Carry_In_Mux bit 

 (0 2)  (1348 226)  (1348 226)  routing T_26_14.glb_netwk_3 <X> T_26_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 226)  (1350 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (1353 226)  (1353 226)  routing T_26_14.sp4_v_b_0 <X> T_26_14.sp4_h_l_37
 (17 2)  (1365 226)  (1365 226)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1366 226)  (1366 226)  routing T_26_14.wire_logic_cluster/lc_5/out <X> T_26_14.lc_trk_g0_5
 (29 2)  (1377 226)  (1377 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1378 226)  (1378 226)  routing T_26_14.lc_trk_g0_4 <X> T_26_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 226)  (1380 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1384 226)  (1384 226)  LC_1 Logic Functioning bit
 (39 2)  (1387 226)  (1387 226)  LC_1 Logic Functioning bit
 (41 2)  (1389 226)  (1389 226)  LC_1 Logic Functioning bit
 (42 2)  (1390 226)  (1390 226)  LC_1 Logic Functioning bit
 (44 2)  (1392 226)  (1392 226)  LC_1 Logic Functioning bit
 (45 2)  (1393 226)  (1393 226)  LC_1 Logic Functioning bit
 (0 3)  (1348 227)  (1348 227)  routing T_26_14.glb_netwk_3 <X> T_26_14.wire_logic_cluster/lc_7/clk
 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_v_b_0 <X> T_26_14.sp12_h_l_23
 (15 3)  (1363 227)  (1363 227)  routing T_26_14.sp4_v_t_9 <X> T_26_14.lc_trk_g0_4
 (16 3)  (1364 227)  (1364 227)  routing T_26_14.sp4_v_t_9 <X> T_26_14.lc_trk_g0_4
 (17 3)  (1365 227)  (1365 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (32 3)  (1380 227)  (1380 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1381 227)  (1381 227)  routing T_26_14.lc_trk_g2_1 <X> T_26_14.input_2_1
 (36 3)  (1384 227)  (1384 227)  LC_1 Logic Functioning bit
 (39 3)  (1387 227)  (1387 227)  LC_1 Logic Functioning bit
 (41 3)  (1389 227)  (1389 227)  LC_1 Logic Functioning bit
 (42 3)  (1390 227)  (1390 227)  LC_1 Logic Functioning bit
 (47 3)  (1395 227)  (1395 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (1349 228)  (1349 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (25 4)  (1373 228)  (1373 228)  routing T_26_14.wire_logic_cluster/lc_2/out <X> T_26_14.lc_trk_g1_2
 (27 4)  (1375 228)  (1375 228)  routing T_26_14.lc_trk_g1_2 <X> T_26_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 228)  (1377 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 228)  (1380 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1383 228)  (1383 228)  routing T_26_14.lc_trk_g0_4 <X> T_26_14.input_2_2
 (36 4)  (1384 228)  (1384 228)  LC_2 Logic Functioning bit
 (39 4)  (1387 228)  (1387 228)  LC_2 Logic Functioning bit
 (41 4)  (1389 228)  (1389 228)  LC_2 Logic Functioning bit
 (42 4)  (1390 228)  (1390 228)  LC_2 Logic Functioning bit
 (44 4)  (1392 228)  (1392 228)  LC_2 Logic Functioning bit
 (45 4)  (1393 228)  (1393 228)  LC_2 Logic Functioning bit
 (1 5)  (1349 229)  (1349 229)  routing T_26_14.lc_trk_g0_2 <X> T_26_14.wire_logic_cluster/lc_7/cen
 (22 5)  (1370 229)  (1370 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1378 229)  (1378 229)  routing T_26_14.lc_trk_g1_2 <X> T_26_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (1380 229)  (1380 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (1384 229)  (1384 229)  LC_2 Logic Functioning bit
 (39 5)  (1387 229)  (1387 229)  LC_2 Logic Functioning bit
 (41 5)  (1389 229)  (1389 229)  LC_2 Logic Functioning bit
 (42 5)  (1390 229)  (1390 229)  LC_2 Logic Functioning bit
 (51 5)  (1399 229)  (1399 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (10 6)  (1358 230)  (1358 230)  routing T_26_14.sp4_v_b_11 <X> T_26_14.sp4_h_l_41
 (25 6)  (1373 230)  (1373 230)  routing T_26_14.wire_logic_cluster/lc_6/out <X> T_26_14.lc_trk_g1_6
 (29 6)  (1377 230)  (1377 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1378 230)  (1378 230)  routing T_26_14.lc_trk_g0_4 <X> T_26_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 230)  (1380 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 230)  (1384 230)  LC_3 Logic Functioning bit
 (39 6)  (1387 230)  (1387 230)  LC_3 Logic Functioning bit
 (41 6)  (1389 230)  (1389 230)  LC_3 Logic Functioning bit
 (42 6)  (1390 230)  (1390 230)  LC_3 Logic Functioning bit
 (44 6)  (1392 230)  (1392 230)  LC_3 Logic Functioning bit
 (45 6)  (1393 230)  (1393 230)  LC_3 Logic Functioning bit
 (13 7)  (1361 231)  (1361 231)  routing T_26_14.sp4_v_b_0 <X> T_26_14.sp4_h_l_40
 (22 7)  (1370 231)  (1370 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (32 7)  (1380 231)  (1380 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1383 231)  (1383 231)  routing T_26_14.lc_trk_g0_3 <X> T_26_14.input_2_3
 (36 7)  (1384 231)  (1384 231)  LC_3 Logic Functioning bit
 (39 7)  (1387 231)  (1387 231)  LC_3 Logic Functioning bit
 (41 7)  (1389 231)  (1389 231)  LC_3 Logic Functioning bit
 (42 7)  (1390 231)  (1390 231)  LC_3 Logic Functioning bit
 (47 7)  (1395 231)  (1395 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (13 8)  (1361 232)  (1361 232)  routing T_26_14.sp4_h_l_45 <X> T_26_14.sp4_v_b_8
 (17 8)  (1365 232)  (1365 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1366 232)  (1366 232)  routing T_26_14.wire_logic_cluster/lc_1/out <X> T_26_14.lc_trk_g2_1
 (27 8)  (1375 232)  (1375 232)  routing T_26_14.lc_trk_g3_4 <X> T_26_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1376 232)  (1376 232)  routing T_26_14.lc_trk_g3_4 <X> T_26_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 232)  (1377 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1378 232)  (1378 232)  routing T_26_14.lc_trk_g3_4 <X> T_26_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 232)  (1380 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1383 232)  (1383 232)  routing T_26_14.lc_trk_g0_4 <X> T_26_14.input_2_4
 (36 8)  (1384 232)  (1384 232)  LC_4 Logic Functioning bit
 (39 8)  (1387 232)  (1387 232)  LC_4 Logic Functioning bit
 (41 8)  (1389 232)  (1389 232)  LC_4 Logic Functioning bit
 (42 8)  (1390 232)  (1390 232)  LC_4 Logic Functioning bit
 (44 8)  (1392 232)  (1392 232)  LC_4 Logic Functioning bit
 (45 8)  (1393 232)  (1393 232)  LC_4 Logic Functioning bit
 (51 8)  (1399 232)  (1399 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (1356 233)  (1356 233)  routing T_26_14.sp4_h_l_42 <X> T_26_14.sp4_v_b_7
 (9 9)  (1357 233)  (1357 233)  routing T_26_14.sp4_h_l_42 <X> T_26_14.sp4_v_b_7
 (12 9)  (1360 233)  (1360 233)  routing T_26_14.sp4_h_l_45 <X> T_26_14.sp4_v_b_8
 (32 9)  (1380 233)  (1380 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1384 233)  (1384 233)  LC_4 Logic Functioning bit
 (39 9)  (1387 233)  (1387 233)  LC_4 Logic Functioning bit
 (41 9)  (1389 233)  (1389 233)  LC_4 Logic Functioning bit
 (42 9)  (1390 233)  (1390 233)  LC_4 Logic Functioning bit
 (21 10)  (1369 234)  (1369 234)  routing T_26_14.wire_logic_cluster/lc_7/out <X> T_26_14.lc_trk_g2_7
 (22 10)  (1370 234)  (1370 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (1377 234)  (1377 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1378 234)  (1378 234)  routing T_26_14.lc_trk_g0_4 <X> T_26_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 234)  (1380 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1383 234)  (1383 234)  routing T_26_14.lc_trk_g0_5 <X> T_26_14.input_2_5
 (36 10)  (1384 234)  (1384 234)  LC_5 Logic Functioning bit
 (39 10)  (1387 234)  (1387 234)  LC_5 Logic Functioning bit
 (41 10)  (1389 234)  (1389 234)  LC_5 Logic Functioning bit
 (42 10)  (1390 234)  (1390 234)  LC_5 Logic Functioning bit
 (44 10)  (1392 234)  (1392 234)  LC_5 Logic Functioning bit
 (45 10)  (1393 234)  (1393 234)  LC_5 Logic Functioning bit
 (46 10)  (1394 234)  (1394 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (12 11)  (1360 235)  (1360 235)  routing T_26_14.sp4_h_l_45 <X> T_26_14.sp4_v_t_45
 (32 11)  (1380 235)  (1380 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1384 235)  (1384 235)  LC_5 Logic Functioning bit
 (39 11)  (1387 235)  (1387 235)  LC_5 Logic Functioning bit
 (41 11)  (1389 235)  (1389 235)  LC_5 Logic Functioning bit
 (42 11)  (1390 235)  (1390 235)  LC_5 Logic Functioning bit
 (14 12)  (1362 236)  (1362 236)  routing T_26_14.wire_logic_cluster/lc_0/out <X> T_26_14.lc_trk_g3_0
 (27 12)  (1375 236)  (1375 236)  routing T_26_14.lc_trk_g1_6 <X> T_26_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 236)  (1377 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1378 236)  (1378 236)  routing T_26_14.lc_trk_g1_6 <X> T_26_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1380 236)  (1380 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1383 236)  (1383 236)  routing T_26_14.lc_trk_g0_4 <X> T_26_14.input_2_6
 (36 12)  (1384 236)  (1384 236)  LC_6 Logic Functioning bit
 (39 12)  (1387 236)  (1387 236)  LC_6 Logic Functioning bit
 (41 12)  (1389 236)  (1389 236)  LC_6 Logic Functioning bit
 (42 12)  (1390 236)  (1390 236)  LC_6 Logic Functioning bit
 (44 12)  (1392 236)  (1392 236)  LC_6 Logic Functioning bit
 (45 12)  (1393 236)  (1393 236)  LC_6 Logic Functioning bit
 (46 12)  (1394 236)  (1394 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (17 13)  (1365 237)  (1365 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1378 237)  (1378 237)  routing T_26_14.lc_trk_g1_6 <X> T_26_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (1380 237)  (1380 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (1384 237)  (1384 237)  LC_6 Logic Functioning bit
 (39 13)  (1387 237)  (1387 237)  LC_6 Logic Functioning bit
 (41 13)  (1389 237)  (1389 237)  LC_6 Logic Functioning bit
 (42 13)  (1390 237)  (1390 237)  LC_6 Logic Functioning bit
 (0 14)  (1348 238)  (1348 238)  routing T_26_14.lc_trk_g3_5 <X> T_26_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 238)  (1349 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1362 238)  (1362 238)  routing T_26_14.wire_logic_cluster/lc_4/out <X> T_26_14.lc_trk_g3_4
 (17 14)  (1365 238)  (1365 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (1374 238)  (1374 238)  routing T_26_14.lc_trk_g2_7 <X> T_26_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (1377 238)  (1377 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1378 238)  (1378 238)  routing T_26_14.lc_trk_g0_4 <X> T_26_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 238)  (1380 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1384 238)  (1384 238)  LC_7 Logic Functioning bit
 (37 14)  (1385 238)  (1385 238)  LC_7 Logic Functioning bit
 (38 14)  (1386 238)  (1386 238)  LC_7 Logic Functioning bit
 (39 14)  (1387 238)  (1387 238)  LC_7 Logic Functioning bit
 (45 14)  (1393 238)  (1393 238)  LC_7 Logic Functioning bit
 (46 14)  (1394 238)  (1394 238)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (1348 239)  (1348 239)  routing T_26_14.lc_trk_g3_5 <X> T_26_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (1349 239)  (1349 239)  routing T_26_14.lc_trk_g3_5 <X> T_26_14.wire_logic_cluster/lc_7/s_r
 (17 15)  (1365 239)  (1365 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1366 239)  (1366 239)  routing T_26_14.sp4_r_v_b_45 <X> T_26_14.lc_trk_g3_5
 (26 15)  (1374 239)  (1374 239)  routing T_26_14.lc_trk_g2_7 <X> T_26_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (1376 239)  (1376 239)  routing T_26_14.lc_trk_g2_7 <X> T_26_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1377 239)  (1377 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (1388 239)  (1388 239)  LC_7 Logic Functioning bit
 (41 15)  (1389 239)  (1389 239)  LC_7 Logic Functioning bit
 (42 15)  (1390 239)  (1390 239)  LC_7 Logic Functioning bit
 (43 15)  (1391 239)  (1391 239)  LC_7 Logic Functioning bit


IO_Tile_33_14

 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


LogicTile_4_13

 (10 1)  (190 209)  (190 209)  routing T_4_13.sp4_h_r_8 <X> T_4_13.sp4_v_b_1


LogicTile_6_13

 (25 0)  (313 208)  (313 208)  routing T_6_13.sp4_h_r_10 <X> T_6_13.lc_trk_g0_2
 (27 0)  (315 208)  (315 208)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 208)  (317 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 208)  (320 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 208)  (322 208)  routing T_6_13.lc_trk_g1_0 <X> T_6_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 208)  (323 208)  routing T_6_13.lc_trk_g2_4 <X> T_6_13.input_2_0
 (37 0)  (325 208)  (325 208)  LC_0 Logic Functioning bit
 (38 0)  (326 208)  (326 208)  LC_0 Logic Functioning bit
 (39 0)  (327 208)  (327 208)  LC_0 Logic Functioning bit
 (43 0)  (331 208)  (331 208)  LC_0 Logic Functioning bit
 (45 0)  (333 208)  (333 208)  LC_0 Logic Functioning bit
 (22 1)  (310 209)  (310 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (311 209)  (311 209)  routing T_6_13.sp4_h_r_10 <X> T_6_13.lc_trk_g0_2
 (24 1)  (312 209)  (312 209)  routing T_6_13.sp4_h_r_10 <X> T_6_13.lc_trk_g0_2
 (26 1)  (314 209)  (314 209)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 209)  (316 209)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 209)  (317 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 209)  (318 209)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 209)  (320 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (321 209)  (321 209)  routing T_6_13.lc_trk_g2_4 <X> T_6_13.input_2_0
 (36 1)  (324 209)  (324 209)  LC_0 Logic Functioning bit
 (37 1)  (325 209)  (325 209)  LC_0 Logic Functioning bit
 (38 1)  (326 209)  (326 209)  LC_0 Logic Functioning bit
 (39 1)  (327 209)  (327 209)  LC_0 Logic Functioning bit
 (0 2)  (288 210)  (288 210)  routing T_6_13.glb_netwk_6 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (1 2)  (289 210)  (289 210)  routing T_6_13.glb_netwk_6 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (2 2)  (290 210)  (290 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (302 210)  (302 210)  routing T_6_13.bnr_op_4 <X> T_6_13.lc_trk_g0_4
 (14 3)  (302 211)  (302 211)  routing T_6_13.bnr_op_4 <X> T_6_13.lc_trk_g0_4
 (17 3)  (305 211)  (305 211)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (1 4)  (289 212)  (289 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (302 212)  (302 212)  routing T_6_13.wire_logic_cluster/lc_0/out <X> T_6_13.lc_trk_g1_0
 (25 4)  (313 212)  (313 212)  routing T_6_13.bnr_op_2 <X> T_6_13.lc_trk_g1_2
 (26 4)  (314 212)  (314 212)  routing T_6_13.lc_trk_g2_4 <X> T_6_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 212)  (315 212)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 212)  (316 212)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 212)  (317 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 212)  (320 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 212)  (322 212)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_2/in_3
 (41 4)  (329 212)  (329 212)  LC_2 Logic Functioning bit
 (43 4)  (331 212)  (331 212)  LC_2 Logic Functioning bit
 (45 4)  (333 212)  (333 212)  LC_2 Logic Functioning bit
 (1 5)  (289 213)  (289 213)  routing T_6_13.lc_trk_g0_2 <X> T_6_13.wire_logic_cluster/lc_7/cen
 (17 5)  (305 213)  (305 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (310 213)  (310 213)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (313 213)  (313 213)  routing T_6_13.bnr_op_2 <X> T_6_13.lc_trk_g1_2
 (28 5)  (316 213)  (316 213)  routing T_6_13.lc_trk_g2_4 <X> T_6_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 213)  (317 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 213)  (318 213)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 213)  (319 213)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 213)  (324 213)  LC_2 Logic Functioning bit
 (37 5)  (325 213)  (325 213)  LC_2 Logic Functioning bit
 (38 5)  (326 213)  (326 213)  LC_2 Logic Functioning bit
 (39 5)  (327 213)  (327 213)  LC_2 Logic Functioning bit
 (41 5)  (329 213)  (329 213)  LC_2 Logic Functioning bit
 (43 5)  (331 213)  (331 213)  LC_2 Logic Functioning bit
 (14 6)  (302 214)  (302 214)  routing T_6_13.wire_logic_cluster/lc_4/out <X> T_6_13.lc_trk_g1_4
 (17 7)  (305 215)  (305 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (25 8)  (313 216)  (313 216)  routing T_6_13.wire_logic_cluster/lc_2/out <X> T_6_13.lc_trk_g2_2
 (27 8)  (315 216)  (315 216)  routing T_6_13.lc_trk_g1_4 <X> T_6_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 216)  (317 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 216)  (318 216)  routing T_6_13.lc_trk_g1_4 <X> T_6_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 216)  (320 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 216)  (322 216)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (325 216)  (325 216)  LC_4 Logic Functioning bit
 (39 8)  (327 216)  (327 216)  LC_4 Logic Functioning bit
 (41 8)  (329 216)  (329 216)  LC_4 Logic Functioning bit
 (43 8)  (331 216)  (331 216)  LC_4 Logic Functioning bit
 (45 8)  (333 216)  (333 216)  LC_4 Logic Functioning bit
 (22 9)  (310 217)  (310 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (31 9)  (319 217)  (319 217)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (325 217)  (325 217)  LC_4 Logic Functioning bit
 (39 9)  (327 217)  (327 217)  LC_4 Logic Functioning bit
 (41 9)  (329 217)  (329 217)  LC_4 Logic Functioning bit
 (43 9)  (331 217)  (331 217)  LC_4 Logic Functioning bit
 (14 10)  (302 218)  (302 218)  routing T_6_13.wire_logic_cluster/lc_4/out <X> T_6_13.lc_trk_g2_4
 (17 11)  (305 219)  (305 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (25 12)  (313 220)  (313 220)  routing T_6_13.wire_logic_cluster/lc_2/out <X> T_6_13.lc_trk_g3_2
 (22 13)  (310 221)  (310 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (289 222)  (289 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (289 223)  (289 223)  routing T_6_13.lc_trk_g0_4 <X> T_6_13.wire_logic_cluster/lc_7/s_r


LogicTile_7_13

 (15 0)  (357 208)  (357 208)  routing T_7_13.top_op_1 <X> T_7_13.lc_trk_g0_1
 (17 0)  (359 208)  (359 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (363 208)  (363 208)  routing T_7_13.wire_logic_cluster/lc_3/out <X> T_7_13.lc_trk_g0_3
 (22 0)  (364 208)  (364 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (369 208)  (369 208)  routing T_7_13.lc_trk_g1_2 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 208)  (371 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 208)  (373 208)  routing T_7_13.lc_trk_g1_4 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 208)  (374 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 208)  (376 208)  routing T_7_13.lc_trk_g1_4 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 208)  (377 208)  routing T_7_13.lc_trk_g3_7 <X> T_7_13.input_2_0
 (38 0)  (380 208)  (380 208)  LC_0 Logic Functioning bit
 (14 1)  (356 209)  (356 209)  routing T_7_13.top_op_0 <X> T_7_13.lc_trk_g0_0
 (15 1)  (357 209)  (357 209)  routing T_7_13.top_op_0 <X> T_7_13.lc_trk_g0_0
 (17 1)  (359 209)  (359 209)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (360 209)  (360 209)  routing T_7_13.top_op_1 <X> T_7_13.lc_trk_g0_1
 (27 1)  (369 209)  (369 209)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 209)  (370 209)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 209)  (371 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 209)  (372 209)  routing T_7_13.lc_trk_g1_2 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 209)  (374 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (375 209)  (375 209)  routing T_7_13.lc_trk_g3_7 <X> T_7_13.input_2_0
 (34 1)  (376 209)  (376 209)  routing T_7_13.lc_trk_g3_7 <X> T_7_13.input_2_0
 (35 1)  (377 209)  (377 209)  routing T_7_13.lc_trk_g3_7 <X> T_7_13.input_2_0
 (0 2)  (342 210)  (342 210)  routing T_7_13.glb_netwk_6 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (1 2)  (343 210)  (343 210)  routing T_7_13.glb_netwk_6 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (2 2)  (344 210)  (344 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (369 210)  (369 210)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 210)  (370 210)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 210)  (371 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 210)  (373 210)  routing T_7_13.lc_trk_g1_7 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 210)  (374 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 210)  (376 210)  routing T_7_13.lc_trk_g1_7 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 210)  (378 210)  LC_1 Logic Functioning bit
 (37 2)  (379 210)  (379 210)  LC_1 Logic Functioning bit
 (39 2)  (381 210)  (381 210)  LC_1 Logic Functioning bit
 (40 2)  (382 210)  (382 210)  LC_1 Logic Functioning bit
 (42 2)  (384 210)  (384 210)  LC_1 Logic Functioning bit
 (45 2)  (387 210)  (387 210)  LC_1 Logic Functioning bit
 (50 2)  (392 210)  (392 210)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (356 211)  (356 211)  routing T_7_13.top_op_4 <X> T_7_13.lc_trk_g0_4
 (15 3)  (357 211)  (357 211)  routing T_7_13.top_op_4 <X> T_7_13.lc_trk_g0_4
 (17 3)  (359 211)  (359 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (369 211)  (369 211)  routing T_7_13.lc_trk_g1_0 <X> T_7_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 211)  (371 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 211)  (373 211)  routing T_7_13.lc_trk_g1_7 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (379 211)  (379 211)  LC_1 Logic Functioning bit
 (46 3)  (388 211)  (388 211)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (393 211)  (393 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (342 212)  (342 212)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.wire_logic_cluster/lc_7/cen
 (1 4)  (343 212)  (343 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (356 212)  (356 212)  routing T_7_13.sp4_h_l_5 <X> T_7_13.lc_trk_g1_0
 (16 4)  (358 212)  (358 212)  routing T_7_13.sp12_h_l_14 <X> T_7_13.lc_trk_g1_1
 (17 4)  (359 212)  (359 212)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (22 4)  (364 212)  (364 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (366 212)  (366 212)  routing T_7_13.top_op_3 <X> T_7_13.lc_trk_g1_3
 (25 4)  (367 212)  (367 212)  routing T_7_13.lft_op_2 <X> T_7_13.lc_trk_g1_2
 (0 5)  (342 213)  (342 213)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.wire_logic_cluster/lc_7/cen
 (1 5)  (343 213)  (343 213)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.wire_logic_cluster/lc_7/cen
 (4 5)  (346 213)  (346 213)  routing T_7_13.sp4_v_t_47 <X> T_7_13.sp4_h_r_3
 (14 5)  (356 213)  (356 213)  routing T_7_13.sp4_h_l_5 <X> T_7_13.lc_trk_g1_0
 (15 5)  (357 213)  (357 213)  routing T_7_13.sp4_h_l_5 <X> T_7_13.lc_trk_g1_0
 (16 5)  (358 213)  (358 213)  routing T_7_13.sp4_h_l_5 <X> T_7_13.lc_trk_g1_0
 (17 5)  (359 213)  (359 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (360 213)  (360 213)  routing T_7_13.sp12_h_l_14 <X> T_7_13.lc_trk_g1_1
 (21 5)  (363 213)  (363 213)  routing T_7_13.top_op_3 <X> T_7_13.lc_trk_g1_3
 (22 5)  (364 213)  (364 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (366 213)  (366 213)  routing T_7_13.lft_op_2 <X> T_7_13.lc_trk_g1_2
 (14 6)  (356 214)  (356 214)  routing T_7_13.lft_op_4 <X> T_7_13.lc_trk_g1_4
 (22 6)  (364 214)  (364 214)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (366 214)  (366 214)  routing T_7_13.bot_op_7 <X> T_7_13.lc_trk_g1_7
 (29 6)  (371 214)  (371 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 214)  (372 214)  routing T_7_13.lc_trk_g0_4 <X> T_7_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 214)  (374 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 214)  (376 214)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 214)  (378 214)  LC_3 Logic Functioning bit
 (38 6)  (380 214)  (380 214)  LC_3 Logic Functioning bit
 (15 7)  (357 215)  (357 215)  routing T_7_13.lft_op_4 <X> T_7_13.lc_trk_g1_4
 (17 7)  (359 215)  (359 215)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (29 7)  (371 215)  (371 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 215)  (373 215)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_3/in_3
 (46 7)  (388 215)  (388 215)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (16 8)  (358 216)  (358 216)  routing T_7_13.sp4_v_t_12 <X> T_7_13.lc_trk_g2_1
 (17 8)  (359 216)  (359 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (360 216)  (360 216)  routing T_7_13.sp4_v_t_12 <X> T_7_13.lc_trk_g2_1
 (22 8)  (364 216)  (364 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (365 216)  (365 216)  routing T_7_13.sp4_v_t_30 <X> T_7_13.lc_trk_g2_3
 (24 8)  (366 216)  (366 216)  routing T_7_13.sp4_v_t_30 <X> T_7_13.lc_trk_g2_3
 (32 8)  (374 216)  (374 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 216)  (375 216)  routing T_7_13.lc_trk_g2_3 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 216)  (378 216)  LC_4 Logic Functioning bit
 (37 8)  (379 216)  (379 216)  LC_4 Logic Functioning bit
 (38 8)  (380 216)  (380 216)  LC_4 Logic Functioning bit
 (39 8)  (381 216)  (381 216)  LC_4 Logic Functioning bit
 (40 8)  (382 216)  (382 216)  LC_4 Logic Functioning bit
 (41 8)  (383 216)  (383 216)  LC_4 Logic Functioning bit
 (42 8)  (384 216)  (384 216)  LC_4 Logic Functioning bit
 (50 8)  (392 216)  (392 216)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (371 217)  (371 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 217)  (373 217)  routing T_7_13.lc_trk_g2_3 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 217)  (378 217)  LC_4 Logic Functioning bit
 (37 9)  (379 217)  (379 217)  LC_4 Logic Functioning bit
 (38 9)  (380 217)  (380 217)  LC_4 Logic Functioning bit
 (39 9)  (381 217)  (381 217)  LC_4 Logic Functioning bit
 (40 9)  (382 217)  (382 217)  LC_4 Logic Functioning bit
 (41 9)  (383 217)  (383 217)  LC_4 Logic Functioning bit
 (43 9)  (385 217)  (385 217)  LC_4 Logic Functioning bit
 (8 11)  (350 219)  (350 219)  routing T_7_13.sp4_h_r_7 <X> T_7_13.sp4_v_t_42
 (9 11)  (351 219)  (351 219)  routing T_7_13.sp4_h_r_7 <X> T_7_13.sp4_v_t_42
 (22 11)  (364 219)  (364 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (365 219)  (365 219)  routing T_7_13.sp4_h_r_30 <X> T_7_13.lc_trk_g2_6
 (24 11)  (366 219)  (366 219)  routing T_7_13.sp4_h_r_30 <X> T_7_13.lc_trk_g2_6
 (25 11)  (367 219)  (367 219)  routing T_7_13.sp4_h_r_30 <X> T_7_13.lc_trk_g2_6
 (12 12)  (354 220)  (354 220)  routing T_7_13.sp4_v_t_46 <X> T_7_13.sp4_h_r_11
 (17 12)  (359 220)  (359 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 220)  (360 220)  routing T_7_13.wire_logic_cluster/lc_1/out <X> T_7_13.lc_trk_g3_1
 (22 12)  (364 220)  (364 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (370 220)  (370 220)  routing T_7_13.lc_trk_g2_3 <X> T_7_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 220)  (371 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 220)  (374 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (377 220)  (377 220)  routing T_7_13.lc_trk_g2_6 <X> T_7_13.input_2_6
 (21 13)  (363 221)  (363 221)  routing T_7_13.sp4_r_v_b_43 <X> T_7_13.lc_trk_g3_3
 (29 13)  (371 221)  (371 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 221)  (372 221)  routing T_7_13.lc_trk_g2_3 <X> T_7_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 221)  (373 221)  routing T_7_13.lc_trk_g0_3 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 221)  (374 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (375 221)  (375 221)  routing T_7_13.lc_trk_g2_6 <X> T_7_13.input_2_6
 (35 13)  (377 221)  (377 221)  routing T_7_13.lc_trk_g2_6 <X> T_7_13.input_2_6
 (36 13)  (378 221)  (378 221)  LC_6 Logic Functioning bit
 (15 14)  (357 222)  (357 222)  routing T_7_13.sp4_v_t_32 <X> T_7_13.lc_trk_g3_5
 (16 14)  (358 222)  (358 222)  routing T_7_13.sp4_v_t_32 <X> T_7_13.lc_trk_g3_5
 (17 14)  (359 222)  (359 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (364 222)  (364 222)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (366 222)  (366 222)  routing T_7_13.tnl_op_7 <X> T_7_13.lc_trk_g3_7
 (27 14)  (369 222)  (369 222)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 222)  (370 222)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 222)  (371 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 222)  (372 222)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 222)  (374 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 222)  (376 222)  routing T_7_13.lc_trk_g1_1 <X> T_7_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (379 222)  (379 222)  LC_7 Logic Functioning bit
 (39 14)  (381 222)  (381 222)  LC_7 Logic Functioning bit
 (40 14)  (382 222)  (382 222)  LC_7 Logic Functioning bit
 (42 14)  (384 222)  (384 222)  LC_7 Logic Functioning bit
 (50 14)  (392 222)  (392 222)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (393 222)  (393 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (363 223)  (363 223)  routing T_7_13.tnl_op_7 <X> T_7_13.lc_trk_g3_7
 (28 15)  (370 223)  (370 223)  routing T_7_13.lc_trk_g2_1 <X> T_7_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 223)  (371 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (378 223)  (378 223)  LC_7 Logic Functioning bit
 (37 15)  (379 223)  (379 223)  LC_7 Logic Functioning bit
 (38 15)  (380 223)  (380 223)  LC_7 Logic Functioning bit
 (42 15)  (384 223)  (384 223)  LC_7 Logic Functioning bit


RAM_Tile_8_13

 (5 0)  (401 208)  (401 208)  routing T_8_13.sp4_v_t_37 <X> T_8_13.sp4_h_r_0
 (15 0)  (411 208)  (411 208)  routing T_8_13.sp4_h_r_17 <X> T_8_13.lc_trk_g0_1
 (16 0)  (412 208)  (412 208)  routing T_8_13.sp4_h_r_17 <X> T_8_13.lc_trk_g0_1
 (17 0)  (413 208)  (413 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_17 lc_trk_g0_1
 (18 0)  (414 208)  (414 208)  routing T_8_13.sp4_h_r_17 <X> T_8_13.lc_trk_g0_1
 (25 0)  (421 208)  (421 208)  routing T_8_13.sp4_h_r_10 <X> T_8_13.lc_trk_g0_2
 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (414 209)  (414 209)  routing T_8_13.sp4_h_r_17 <X> T_8_13.lc_trk_g0_1
 (22 1)  (418 209)  (418 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (419 209)  (419 209)  routing T_8_13.sp4_h_r_10 <X> T_8_13.lc_trk_g0_2
 (24 1)  (420 209)  (420 209)  routing T_8_13.sp4_h_r_10 <X> T_8_13.lc_trk_g0_2
 (26 1)  (422 209)  (422 209)  routing T_8_13.lc_trk_g0_2 <X> T_8_13.input0_0
 (29 1)  (425 209)  (425 209)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (396 210)  (396 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (1 2)  (397 210)  (397 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (411 210)  (411 210)  routing T_8_13.sp4_h_r_5 <X> T_8_13.lc_trk_g0_5
 (16 2)  (412 210)  (412 210)  routing T_8_13.sp4_h_r_5 <X> T_8_13.lc_trk_g0_5
 (17 2)  (413 210)  (413 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (418 210)  (418 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (419 210)  (419 210)  routing T_8_13.sp4_h_r_7 <X> T_8_13.lc_trk_g0_7
 (24 2)  (420 210)  (420 210)  routing T_8_13.sp4_h_r_7 <X> T_8_13.lc_trk_g0_7
 (26 2)  (422 210)  (422 210)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.input0_1
 (14 3)  (410 211)  (410 211)  routing T_8_13.sp12_h_r_20 <X> T_8_13.lc_trk_g0_4
 (16 3)  (412 211)  (412 211)  routing T_8_13.sp12_h_r_20 <X> T_8_13.lc_trk_g0_4
 (17 3)  (413 211)  (413 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (18 3)  (414 211)  (414 211)  routing T_8_13.sp4_h_r_5 <X> T_8_13.lc_trk_g0_5
 (21 3)  (417 211)  (417 211)  routing T_8_13.sp4_h_r_7 <X> T_8_13.lc_trk_g0_7
 (26 3)  (422 211)  (422 211)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.input0_1
 (29 3)  (425 211)  (425 211)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (14 4)  (410 212)  (410 212)  routing T_8_13.sp4_h_r_16 <X> T_8_13.lc_trk_g1_0
 (19 4)  (415 212)  (415 212)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4
 (21 4)  (417 212)  (417 212)  routing T_8_13.sp12_h_r_3 <X> T_8_13.lc_trk_g1_3
 (22 4)  (418 212)  (418 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (420 212)  (420 212)  routing T_8_13.sp12_h_r_3 <X> T_8_13.lc_trk_g1_3
 (25 4)  (421 212)  (421 212)  routing T_8_13.sp12_h_l_1 <X> T_8_13.lc_trk_g1_2
 (26 4)  (422 212)  (422 212)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.input0_2
 (29 4)  (425 212)  (425 212)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_13
 (30 4)  (426 212)  (426 212)  routing T_8_13.lc_trk_g0_5 <X> T_8_13.wire_bram/ram/WDATA_13
 (14 5)  (410 213)  (410 213)  routing T_8_13.sp4_h_r_16 <X> T_8_13.lc_trk_g1_0
 (15 5)  (411 213)  (411 213)  routing T_8_13.sp4_h_r_16 <X> T_8_13.lc_trk_g1_0
 (16 5)  (412 213)  (412 213)  routing T_8_13.sp4_h_r_16 <X> T_8_13.lc_trk_g1_0
 (17 5)  (413 213)  (413 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_16 lc_trk_g1_0
 (21 5)  (417 213)  (417 213)  routing T_8_13.sp12_h_r_3 <X> T_8_13.lc_trk_g1_3
 (22 5)  (418 213)  (418 213)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_1 lc_trk_g1_2
 (24 5)  (420 213)  (420 213)  routing T_8_13.sp12_h_l_1 <X> T_8_13.lc_trk_g1_2
 (25 5)  (421 213)  (421 213)  routing T_8_13.sp12_h_l_1 <X> T_8_13.lc_trk_g1_2
 (27 5)  (423 213)  (423 213)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.input0_2
 (29 5)  (425 213)  (425 213)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (37 5)  (433 213)  (433 213)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_13 sp4_h_l_9
 (4 6)  (400 214)  (400 214)  routing T_8_13.sp4_h_r_9 <X> T_8_13.sp4_v_t_38
 (6 6)  (402 214)  (402 214)  routing T_8_13.sp4_h_r_9 <X> T_8_13.sp4_v_t_38
 (14 6)  (410 214)  (410 214)  routing T_8_13.sp12_h_l_3 <X> T_8_13.lc_trk_g1_4
 (15 6)  (411 214)  (411 214)  routing T_8_13.sp4_h_r_21 <X> T_8_13.lc_trk_g1_5
 (16 6)  (412 214)  (412 214)  routing T_8_13.sp4_h_r_21 <X> T_8_13.lc_trk_g1_5
 (17 6)  (413 214)  (413 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (414 214)  (414 214)  routing T_8_13.sp4_h_r_21 <X> T_8_13.lc_trk_g1_5
 (21 6)  (417 214)  (417 214)  routing T_8_13.sp12_h_r_7 <X> T_8_13.lc_trk_g1_7
 (22 6)  (418 214)  (418 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_7 lc_trk_g1_7
 (24 6)  (420 214)  (420 214)  routing T_8_13.sp12_h_r_7 <X> T_8_13.lc_trk_g1_7
 (25 6)  (421 214)  (421 214)  routing T_8_13.sp12_h_l_5 <X> T_8_13.lc_trk_g1_6
 (26 6)  (422 214)  (422 214)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.input0_3
 (5 7)  (401 215)  (401 215)  routing T_8_13.sp4_h_r_9 <X> T_8_13.sp4_v_t_38
 (8 7)  (404 215)  (404 215)  routing T_8_13.sp4_h_r_4 <X> T_8_13.sp4_v_t_41
 (9 7)  (405 215)  (405 215)  routing T_8_13.sp4_h_r_4 <X> T_8_13.sp4_v_t_41
 (14 7)  (410 215)  (410 215)  routing T_8_13.sp12_h_l_3 <X> T_8_13.lc_trk_g1_4
 (15 7)  (411 215)  (411 215)  routing T_8_13.sp12_h_l_3 <X> T_8_13.lc_trk_g1_4
 (17 7)  (413 215)  (413 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (414 215)  (414 215)  routing T_8_13.sp4_h_r_21 <X> T_8_13.lc_trk_g1_5
 (21 7)  (417 215)  (417 215)  routing T_8_13.sp12_h_r_7 <X> T_8_13.lc_trk_g1_7
 (22 7)  (418 215)  (418 215)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (420 215)  (420 215)  routing T_8_13.sp12_h_l_5 <X> T_8_13.lc_trk_g1_6
 (25 7)  (421 215)  (421 215)  routing T_8_13.sp12_h_l_5 <X> T_8_13.lc_trk_g1_6
 (26 7)  (422 215)  (422 215)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.input0_3
 (27 7)  (423 215)  (423 215)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.input0_3
 (29 7)  (425 215)  (425 215)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (26 8)  (422 216)  (422 216)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.input0_4
 (26 9)  (422 217)  (422 217)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.input0_4
 (27 9)  (423 217)  (423 217)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.input0_4
 (29 9)  (425 217)  (425 217)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (14 10)  (410 218)  (410 218)  routing T_8_13.sp4_h_r_44 <X> T_8_13.lc_trk_g2_4
 (11 11)  (407 219)  (407 219)  routing T_8_13.sp4_h_r_8 <X> T_8_13.sp4_h_l_45
 (14 11)  (410 219)  (410 219)  routing T_8_13.sp4_h_r_44 <X> T_8_13.lc_trk_g2_4
 (15 11)  (411 219)  (411 219)  routing T_8_13.sp4_h_r_44 <X> T_8_13.lc_trk_g2_4
 (16 11)  (412 219)  (412 219)  routing T_8_13.sp4_h_r_44 <X> T_8_13.lc_trk_g2_4
 (17 11)  (413 219)  (413 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (422 219)  (422 219)  routing T_8_13.lc_trk_g1_2 <X> T_8_13.input0_5
 (27 11)  (423 219)  (423 219)  routing T_8_13.lc_trk_g1_2 <X> T_8_13.input0_5
 (29 11)  (425 219)  (425 219)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (26 12)  (422 220)  (422 220)  routing T_8_13.lc_trk_g0_4 <X> T_8_13.input0_6
 (29 12)  (425 220)  (425 220)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_1 wire_bram/ram/WDATA_9
 (29 13)  (425 221)  (425 221)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_4 input0_6
 (32 13)  (428 221)  (428 221)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (430 221)  (430 221)  routing T_8_13.lc_trk_g1_3 <X> T_8_13.input2_6
 (35 13)  (431 221)  (431 221)  routing T_8_13.lc_trk_g1_3 <X> T_8_13.input2_6
 (36 13)  (432 221)  (432 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_9 sp4_h_l_1
 (0 14)  (396 222)  (396 222)  routing T_8_13.lc_trk_g2_4 <X> T_8_13.wire_bram/ram/RE
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (35 14)  (431 222)  (431 222)  routing T_8_13.lc_trk_g1_4 <X> T_8_13.input2_7
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g2_4 <X> T_8_13.wire_bram/ram/RE
 (27 15)  (423 223)  (423 223)  routing T_8_13.lc_trk_g1_0 <X> T_8_13.input0_7
 (29 15)  (425 223)  (425 223)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7
 (32 15)  (428 223)  (428 223)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_4 input2_7
 (34 15)  (430 223)  (430 223)  routing T_8_13.lc_trk_g1_4 <X> T_8_13.input2_7


LogicTile_9_13

 (14 0)  (452 208)  (452 208)  routing T_9_13.wire_logic_cluster/lc_0/out <X> T_9_13.lc_trk_g0_0
 (29 0)  (467 208)  (467 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 208)  (468 208)  routing T_9_13.lc_trk_g0_5 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 208)  (469 208)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 208)  (470 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 208)  (471 208)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 208)  (474 208)  LC_0 Logic Functioning bit
 (41 0)  (479 208)  (479 208)  LC_0 Logic Functioning bit
 (43 0)  (481 208)  (481 208)  LC_0 Logic Functioning bit
 (45 0)  (483 208)  (483 208)  LC_0 Logic Functioning bit
 (17 1)  (455 209)  (455 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (460 209)  (460 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (461 209)  (461 209)  routing T_9_13.sp4_h_r_2 <X> T_9_13.lc_trk_g0_2
 (24 1)  (462 209)  (462 209)  routing T_9_13.sp4_h_r_2 <X> T_9_13.lc_trk_g0_2
 (25 1)  (463 209)  (463 209)  routing T_9_13.sp4_h_r_2 <X> T_9_13.lc_trk_g0_2
 (29 1)  (467 209)  (467 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 209)  (470 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (472 209)  (472 209)  routing T_9_13.lc_trk_g1_1 <X> T_9_13.input_2_0
 (36 1)  (474 209)  (474 209)  LC_0 Logic Functioning bit
 (40 1)  (478 209)  (478 209)  LC_0 Logic Functioning bit
 (42 1)  (480 209)  (480 209)  LC_0 Logic Functioning bit
 (0 2)  (438 210)  (438 210)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 2)  (440 210)  (440 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (452 210)  (452 210)  routing T_9_13.wire_logic_cluster/lc_4/out <X> T_9_13.lc_trk_g0_4
 (15 2)  (453 210)  (453 210)  routing T_9_13.top_op_5 <X> T_9_13.lc_trk_g0_5
 (17 2)  (455 210)  (455 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (464 210)  (464 210)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (467 210)  (467 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 210)  (469 210)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 210)  (470 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 210)  (472 210)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 210)  (474 210)  LC_1 Logic Functioning bit
 (45 2)  (483 210)  (483 210)  LC_1 Logic Functioning bit
 (0 3)  (438 211)  (438 211)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (1 3)  (439 211)  (439 211)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (2 3)  (440 211)  (440 211)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (8 3)  (446 211)  (446 211)  routing T_9_13.sp4_h_r_1 <X> T_9_13.sp4_v_t_36
 (9 3)  (447 211)  (447 211)  routing T_9_13.sp4_h_r_1 <X> T_9_13.sp4_v_t_36
 (17 3)  (455 211)  (455 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (456 211)  (456 211)  routing T_9_13.top_op_5 <X> T_9_13.lc_trk_g0_5
 (28 3)  (466 211)  (466 211)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 211)  (467 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 211)  (468 211)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 211)  (470 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (472 211)  (472 211)  routing T_9_13.lc_trk_g1_0 <X> T_9_13.input_2_1
 (36 3)  (474 211)  (474 211)  LC_1 Logic Functioning bit
 (37 3)  (475 211)  (475 211)  LC_1 Logic Functioning bit
 (38 3)  (476 211)  (476 211)  LC_1 Logic Functioning bit
 (41 3)  (479 211)  (479 211)  LC_1 Logic Functioning bit
 (43 3)  (481 211)  (481 211)  LC_1 Logic Functioning bit
 (46 3)  (484 211)  (484 211)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (452 212)  (452 212)  routing T_9_13.wire_logic_cluster/lc_0/out <X> T_9_13.lc_trk_g1_0
 (17 4)  (455 212)  (455 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (459 212)  (459 212)  routing T_9_13.wire_logic_cluster/lc_3/out <X> T_9_13.lc_trk_g1_3
 (22 4)  (460 212)  (460 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (467 212)  (467 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 212)  (468 212)  routing T_9_13.lc_trk_g0_5 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 212)  (469 212)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 212)  (470 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 212)  (471 212)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 212)  (474 212)  LC_2 Logic Functioning bit
 (41 4)  (479 212)  (479 212)  LC_2 Logic Functioning bit
 (43 4)  (481 212)  (481 212)  LC_2 Logic Functioning bit
 (45 4)  (483 212)  (483 212)  LC_2 Logic Functioning bit
 (8 5)  (446 213)  (446 213)  routing T_9_13.sp4_v_t_36 <X> T_9_13.sp4_v_b_4
 (10 5)  (448 213)  (448 213)  routing T_9_13.sp4_v_t_36 <X> T_9_13.sp4_v_b_4
 (17 5)  (455 213)  (455 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (456 213)  (456 213)  routing T_9_13.sp4_r_v_b_25 <X> T_9_13.lc_trk_g1_1
 (26 5)  (464 213)  (464 213)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 213)  (466 213)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 213)  (467 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 213)  (470 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (473 213)  (473 213)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.input_2_2
 (36 5)  (474 213)  (474 213)  LC_2 Logic Functioning bit
 (40 5)  (478 213)  (478 213)  LC_2 Logic Functioning bit
 (42 5)  (480 213)  (480 213)  LC_2 Logic Functioning bit
 (15 6)  (453 214)  (453 214)  routing T_9_13.top_op_5 <X> T_9_13.lc_trk_g1_5
 (17 6)  (455 214)  (455 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (464 214)  (464 214)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 214)  (465 214)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 214)  (467 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 214)  (470 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 214)  (471 214)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 214)  (473 214)  routing T_9_13.lc_trk_g0_5 <X> T_9_13.input_2_3
 (36 6)  (474 214)  (474 214)  LC_3 Logic Functioning bit
 (45 6)  (483 214)  (483 214)  LC_3 Logic Functioning bit
 (18 7)  (456 215)  (456 215)  routing T_9_13.top_op_5 <X> T_9_13.lc_trk_g1_5
 (28 7)  (466 215)  (466 215)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 215)  (467 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 215)  (468 215)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 215)  (469 215)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 215)  (470 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (474 215)  (474 215)  LC_3 Logic Functioning bit
 (37 7)  (475 215)  (475 215)  LC_3 Logic Functioning bit
 (38 7)  (476 215)  (476 215)  LC_3 Logic Functioning bit
 (41 7)  (479 215)  (479 215)  LC_3 Logic Functioning bit
 (43 7)  (481 215)  (481 215)  LC_3 Logic Functioning bit
 (25 8)  (463 216)  (463 216)  routing T_9_13.wire_logic_cluster/lc_2/out <X> T_9_13.lc_trk_g2_2
 (26 8)  (464 216)  (464 216)  routing T_9_13.lc_trk_g0_4 <X> T_9_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 216)  (467 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 216)  (468 216)  routing T_9_13.lc_trk_g0_5 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 216)  (469 216)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 216)  (470 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 216)  (471 216)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 216)  (474 216)  LC_4 Logic Functioning bit
 (41 8)  (479 216)  (479 216)  LC_4 Logic Functioning bit
 (43 8)  (481 216)  (481 216)  LC_4 Logic Functioning bit
 (45 8)  (483 216)  (483 216)  LC_4 Logic Functioning bit
 (22 9)  (460 217)  (460 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (467 217)  (467 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 217)  (470 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (472 217)  (472 217)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.input_2_4
 (35 9)  (473 217)  (473 217)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.input_2_4
 (36 9)  (474 217)  (474 217)  LC_4 Logic Functioning bit
 (40 9)  (478 217)  (478 217)  LC_4 Logic Functioning bit
 (42 9)  (480 217)  (480 217)  LC_4 Logic Functioning bit
 (5 10)  (443 218)  (443 218)  routing T_9_13.sp4_v_t_43 <X> T_9_13.sp4_h_l_43
 (14 10)  (452 218)  (452 218)  routing T_9_13.sp4_v_b_36 <X> T_9_13.lc_trk_g2_4
 (15 10)  (453 218)  (453 218)  routing T_9_13.tnr_op_5 <X> T_9_13.lc_trk_g2_5
 (17 10)  (455 218)  (455 218)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 10)  (463 218)  (463 218)  routing T_9_13.wire_logic_cluster/lc_6/out <X> T_9_13.lc_trk_g2_6
 (26 10)  (464 218)  (464 218)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (467 218)  (467 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 218)  (468 218)  routing T_9_13.lc_trk_g0_4 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 218)  (469 218)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 218)  (470 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 218)  (471 218)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 218)  (472 218)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 218)  (473 218)  routing T_9_13.lc_trk_g0_5 <X> T_9_13.input_2_5
 (36 10)  (474 218)  (474 218)  LC_5 Logic Functioning bit
 (37 10)  (475 218)  (475 218)  LC_5 Logic Functioning bit
 (39 10)  (477 218)  (477 218)  LC_5 Logic Functioning bit
 (43 10)  (481 218)  (481 218)  LC_5 Logic Functioning bit
 (45 10)  (483 218)  (483 218)  LC_5 Logic Functioning bit
 (6 11)  (444 219)  (444 219)  routing T_9_13.sp4_v_t_43 <X> T_9_13.sp4_h_l_43
 (8 11)  (446 219)  (446 219)  routing T_9_13.sp4_h_r_7 <X> T_9_13.sp4_v_t_42
 (9 11)  (447 219)  (447 219)  routing T_9_13.sp4_h_r_7 <X> T_9_13.sp4_v_t_42
 (14 11)  (452 219)  (452 219)  routing T_9_13.sp4_v_b_36 <X> T_9_13.lc_trk_g2_4
 (16 11)  (454 219)  (454 219)  routing T_9_13.sp4_v_b_36 <X> T_9_13.lc_trk_g2_4
 (17 11)  (455 219)  (455 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (460 219)  (460 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (466 219)  (466 219)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 219)  (467 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 219)  (470 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (474 219)  (474 219)  LC_5 Logic Functioning bit
 (38 11)  (476 219)  (476 219)  LC_5 Logic Functioning bit
 (15 12)  (453 220)  (453 220)  routing T_9_13.sp4_v_t_28 <X> T_9_13.lc_trk_g3_1
 (16 12)  (454 220)  (454 220)  routing T_9_13.sp4_v_t_28 <X> T_9_13.lc_trk_g3_1
 (17 12)  (455 220)  (455 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (464 220)  (464 220)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 220)  (465 220)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 220)  (466 220)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 220)  (467 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 220)  (468 220)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 220)  (469 220)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 220)  (470 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 220)  (471 220)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 220)  (472 220)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 220)  (473 220)  routing T_9_13.lc_trk_g2_4 <X> T_9_13.input_2_6
 (36 12)  (474 220)  (474 220)  LC_6 Logic Functioning bit
 (41 12)  (479 220)  (479 220)  LC_6 Logic Functioning bit
 (43 12)  (481 220)  (481 220)  LC_6 Logic Functioning bit
 (45 12)  (483 220)  (483 220)  LC_6 Logic Functioning bit
 (53 12)  (491 220)  (491 220)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (26 13)  (464 221)  (464 221)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 221)  (466 221)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 221)  (467 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 221)  (468 221)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 221)  (470 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (471 221)  (471 221)  routing T_9_13.lc_trk_g2_4 <X> T_9_13.input_2_6
 (36 13)  (474 221)  (474 221)  LC_6 Logic Functioning bit
 (40 13)  (478 221)  (478 221)  LC_6 Logic Functioning bit
 (42 13)  (480 221)  (480 221)  LC_6 Logic Functioning bit
 (17 14)  (455 222)  (455 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (456 222)  (456 222)  routing T_9_13.wire_logic_cluster/lc_5/out <X> T_9_13.lc_trk_g3_5
 (25 14)  (463 222)  (463 222)  routing T_9_13.sp4_v_b_30 <X> T_9_13.lc_trk_g3_6
 (4 15)  (442 223)  (442 223)  routing T_9_13.sp4_h_r_1 <X> T_9_13.sp4_h_l_44
 (6 15)  (444 223)  (444 223)  routing T_9_13.sp4_h_r_1 <X> T_9_13.sp4_h_l_44
 (15 15)  (453 223)  (453 223)  routing T_9_13.sp4_v_t_33 <X> T_9_13.lc_trk_g3_4
 (16 15)  (454 223)  (454 223)  routing T_9_13.sp4_v_t_33 <X> T_9_13.lc_trk_g3_4
 (17 15)  (455 223)  (455 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (460 223)  (460 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (461 223)  (461 223)  routing T_9_13.sp4_v_b_30 <X> T_9_13.lc_trk_g3_6


LogicTile_10_13

 (27 0)  (519 208)  (519 208)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 208)  (520 208)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 208)  (521 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 208)  (522 208)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 208)  (524 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 208)  (525 208)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 208)  (526 208)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 208)  (527 208)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.input_2_0
 (37 0)  (529 208)  (529 208)  LC_0 Logic Functioning bit
 (39 0)  (531 208)  (531 208)  LC_0 Logic Functioning bit
 (40 0)  (532 208)  (532 208)  LC_0 Logic Functioning bit
 (41 0)  (533 208)  (533 208)  LC_0 Logic Functioning bit
 (42 0)  (534 208)  (534 208)  LC_0 Logic Functioning bit
 (45 0)  (537 208)  (537 208)  LC_0 Logic Functioning bit
 (15 1)  (507 209)  (507 209)  routing T_10_13.sp4_v_t_5 <X> T_10_13.lc_trk_g0_0
 (16 1)  (508 209)  (508 209)  routing T_10_13.sp4_v_t_5 <X> T_10_13.lc_trk_g0_0
 (17 1)  (509 209)  (509 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (514 209)  (514 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (515 209)  (515 209)  routing T_10_13.sp4_v_b_18 <X> T_10_13.lc_trk_g0_2
 (24 1)  (516 209)  (516 209)  routing T_10_13.sp4_v_b_18 <X> T_10_13.lc_trk_g0_2
 (28 1)  (520 209)  (520 209)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 209)  (521 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 209)  (522 209)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 209)  (523 209)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 209)  (524 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (525 209)  (525 209)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.input_2_0
 (35 1)  (527 209)  (527 209)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.input_2_0
 (40 1)  (532 209)  (532 209)  LC_0 Logic Functioning bit
 (41 1)  (533 209)  (533 209)  LC_0 Logic Functioning bit
 (43 1)  (535 209)  (535 209)  LC_0 Logic Functioning bit
 (47 1)  (539 209)  (539 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 210)  (492 210)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (3 2)  (495 210)  (495 210)  routing T_10_13.sp12_v_t_23 <X> T_10_13.sp12_h_l_23
 (0 3)  (492 211)  (492 211)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 3)  (494 211)  (494 211)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 4)  (493 212)  (493 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (494 212)  (494 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (514 212)  (514 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 212)  (516 212)  routing T_10_13.top_op_3 <X> T_10_13.lc_trk_g1_3
 (27 4)  (519 212)  (519 212)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 212)  (520 212)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 212)  (521 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 212)  (523 212)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 212)  (524 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 212)  (525 212)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 212)  (526 212)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 212)  (528 212)  LC_2 Logic Functioning bit
 (37 4)  (529 212)  (529 212)  LC_2 Logic Functioning bit
 (38 4)  (530 212)  (530 212)  LC_2 Logic Functioning bit
 (39 4)  (531 212)  (531 212)  LC_2 Logic Functioning bit
 (41 4)  (533 212)  (533 212)  LC_2 Logic Functioning bit
 (43 4)  (535 212)  (535 212)  LC_2 Logic Functioning bit
 (1 5)  (493 213)  (493 213)  routing T_10_13.lc_trk_g0_2 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (21 5)  (513 213)  (513 213)  routing T_10_13.top_op_3 <X> T_10_13.lc_trk_g1_3
 (30 5)  (522 213)  (522 213)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 213)  (523 213)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 213)  (528 213)  LC_2 Logic Functioning bit
 (37 5)  (529 213)  (529 213)  LC_2 Logic Functioning bit
 (38 5)  (530 213)  (530 213)  LC_2 Logic Functioning bit
 (39 5)  (531 213)  (531 213)  LC_2 Logic Functioning bit
 (41 5)  (533 213)  (533 213)  LC_2 Logic Functioning bit
 (43 5)  (535 213)  (535 213)  LC_2 Logic Functioning bit
 (12 6)  (504 214)  (504 214)  routing T_10_13.sp4_v_b_5 <X> T_10_13.sp4_h_l_40
 (28 6)  (520 214)  (520 214)  routing T_10_13.lc_trk_g2_4 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 214)  (521 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 214)  (522 214)  routing T_10_13.lc_trk_g2_4 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 214)  (524 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 214)  (526 214)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 214)  (528 214)  LC_3 Logic Functioning bit
 (38 6)  (530 214)  (530 214)  LC_3 Logic Functioning bit
 (39 6)  (531 214)  (531 214)  LC_3 Logic Functioning bit
 (41 6)  (533 214)  (533 214)  LC_3 Logic Functioning bit
 (43 6)  (535 214)  (535 214)  LC_3 Logic Functioning bit
 (50 6)  (542 214)  (542 214)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (519 215)  (519 215)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 215)  (520 215)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 215)  (521 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 215)  (523 215)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (39 7)  (531 215)  (531 215)  LC_3 Logic Functioning bit
 (14 8)  (506 216)  (506 216)  routing T_10_13.sp4_v_b_24 <X> T_10_13.lc_trk_g2_0
 (32 8)  (524 216)  (524 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 216)  (525 216)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 216)  (526 216)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 216)  (528 216)  LC_4 Logic Functioning bit
 (37 8)  (529 216)  (529 216)  LC_4 Logic Functioning bit
 (50 8)  (542 216)  (542 216)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (508 217)  (508 217)  routing T_10_13.sp4_v_b_24 <X> T_10_13.lc_trk_g2_0
 (17 9)  (509 217)  (509 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (31 9)  (523 217)  (523 217)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 217)  (528 217)  LC_4 Logic Functioning bit
 (37 9)  (529 217)  (529 217)  LC_4 Logic Functioning bit
 (14 10)  (506 218)  (506 218)  routing T_10_13.sp4_v_t_17 <X> T_10_13.lc_trk_g2_4
 (26 10)  (518 218)  (518 218)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (32 10)  (524 218)  (524 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 218)  (525 218)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 218)  (528 218)  LC_5 Logic Functioning bit
 (37 10)  (529 218)  (529 218)  LC_5 Logic Functioning bit
 (38 10)  (530 218)  (530 218)  LC_5 Logic Functioning bit
 (39 10)  (531 218)  (531 218)  LC_5 Logic Functioning bit
 (41 10)  (533 218)  (533 218)  LC_5 Logic Functioning bit
 (43 10)  (535 218)  (535 218)  LC_5 Logic Functioning bit
 (16 11)  (508 219)  (508 219)  routing T_10_13.sp4_v_t_17 <X> T_10_13.lc_trk_g2_4
 (17 11)  (509 219)  (509 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (514 219)  (514 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 219)  (515 219)  routing T_10_13.sp4_v_b_46 <X> T_10_13.lc_trk_g2_6
 (24 11)  (516 219)  (516 219)  routing T_10_13.sp4_v_b_46 <X> T_10_13.lc_trk_g2_6
 (26 11)  (518 219)  (518 219)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 219)  (519 219)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 219)  (520 219)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 219)  (521 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (528 219)  (528 219)  LC_5 Logic Functioning bit
 (37 11)  (529 219)  (529 219)  LC_5 Logic Functioning bit
 (38 11)  (530 219)  (530 219)  LC_5 Logic Functioning bit
 (39 11)  (531 219)  (531 219)  LC_5 Logic Functioning bit
 (40 11)  (532 219)  (532 219)  LC_5 Logic Functioning bit
 (42 11)  (534 219)  (534 219)  LC_5 Logic Functioning bit
 (47 11)  (539 219)  (539 219)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (509 220)  (509 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (513 220)  (513 220)  routing T_10_13.sp4_h_r_43 <X> T_10_13.lc_trk_g3_3
 (22 12)  (514 220)  (514 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (515 220)  (515 220)  routing T_10_13.sp4_h_r_43 <X> T_10_13.lc_trk_g3_3
 (24 12)  (516 220)  (516 220)  routing T_10_13.sp4_h_r_43 <X> T_10_13.lc_trk_g3_3
 (25 12)  (517 220)  (517 220)  routing T_10_13.sp4_v_b_26 <X> T_10_13.lc_trk_g3_2
 (14 13)  (506 221)  (506 221)  routing T_10_13.sp4_h_r_24 <X> T_10_13.lc_trk_g3_0
 (15 13)  (507 221)  (507 221)  routing T_10_13.sp4_h_r_24 <X> T_10_13.lc_trk_g3_0
 (16 13)  (508 221)  (508 221)  routing T_10_13.sp4_h_r_24 <X> T_10_13.lc_trk_g3_0
 (17 13)  (509 221)  (509 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (510 221)  (510 221)  routing T_10_13.sp4_r_v_b_41 <X> T_10_13.lc_trk_g3_1
 (21 13)  (513 221)  (513 221)  routing T_10_13.sp4_h_r_43 <X> T_10_13.lc_trk_g3_3
 (22 13)  (514 221)  (514 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (515 221)  (515 221)  routing T_10_13.sp4_v_b_26 <X> T_10_13.lc_trk_g3_2
 (10 14)  (502 222)  (502 222)  routing T_10_13.sp4_v_b_5 <X> T_10_13.sp4_h_l_47
 (25 14)  (517 222)  (517 222)  routing T_10_13.sp4_h_r_46 <X> T_10_13.lc_trk_g3_6
 (26 14)  (518 222)  (518 222)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 222)  (521 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 222)  (524 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 222)  (525 222)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 222)  (526 222)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 222)  (528 222)  LC_7 Logic Functioning bit
 (37 14)  (529 222)  (529 222)  LC_7 Logic Functioning bit
 (38 14)  (530 222)  (530 222)  LC_7 Logic Functioning bit
 (39 14)  (531 222)  (531 222)  LC_7 Logic Functioning bit
 (40 14)  (532 222)  (532 222)  LC_7 Logic Functioning bit
 (41 14)  (533 222)  (533 222)  LC_7 Logic Functioning bit
 (42 14)  (534 222)  (534 222)  LC_7 Logic Functioning bit
 (43 14)  (535 222)  (535 222)  LC_7 Logic Functioning bit
 (48 14)  (540 222)  (540 222)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (22 15)  (514 223)  (514 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (515 223)  (515 223)  routing T_10_13.sp4_h_r_46 <X> T_10_13.lc_trk_g3_6
 (24 15)  (516 223)  (516 223)  routing T_10_13.sp4_h_r_46 <X> T_10_13.lc_trk_g3_6
 (25 15)  (517 223)  (517 223)  routing T_10_13.sp4_h_r_46 <X> T_10_13.lc_trk_g3_6
 (26 15)  (518 223)  (518 223)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 223)  (519 223)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 223)  (520 223)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 223)  (521 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 223)  (523 223)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 223)  (528 223)  LC_7 Logic Functioning bit
 (38 15)  (530 223)  (530 223)  LC_7 Logic Functioning bit
 (40 15)  (532 223)  (532 223)  LC_7 Logic Functioning bit
 (41 15)  (533 223)  (533 223)  LC_7 Logic Functioning bit
 (42 15)  (534 223)  (534 223)  LC_7 Logic Functioning bit
 (43 15)  (535 223)  (535 223)  LC_7 Logic Functioning bit
 (51 15)  (543 223)  (543 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_13

 (13 0)  (559 208)  (559 208)  routing T_11_13.sp4_h_l_39 <X> T_11_13.sp4_v_b_2
 (14 0)  (560 208)  (560 208)  routing T_11_13.wire_logic_cluster/lc_0/out <X> T_11_13.lc_trk_g0_0
 (21 0)  (567 208)  (567 208)  routing T_11_13.wire_logic_cluster/lc_3/out <X> T_11_13.lc_trk_g0_3
 (22 0)  (568 208)  (568 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (572 208)  (572 208)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 208)  (574 208)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 208)  (577 208)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (45 0)  (591 208)  (591 208)  LC_0 Logic Functioning bit
 (11 1)  (557 209)  (557 209)  routing T_11_13.sp4_h_l_39 <X> T_11_13.sp4_h_r_2
 (12 1)  (558 209)  (558 209)  routing T_11_13.sp4_h_l_39 <X> T_11_13.sp4_v_b_2
 (17 1)  (563 209)  (563 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (568 209)  (568 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (571 209)  (571 209)  routing T_11_13.sp4_r_v_b_33 <X> T_11_13.lc_trk_g0_2
 (26 1)  (572 209)  (572 209)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 209)  (573 209)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 209)  (574 209)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 209)  (576 209)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 209)  (577 209)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 209)  (578 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 209)  (579 209)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.input_2_0
 (34 1)  (580 209)  (580 209)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.input_2_0
 (35 1)  (581 209)  (581 209)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.input_2_0
 (36 1)  (582 209)  (582 209)  LC_0 Logic Functioning bit
 (37 1)  (583 209)  (583 209)  LC_0 Logic Functioning bit
 (39 1)  (585 209)  (585 209)  LC_0 Logic Functioning bit
 (43 1)  (589 209)  (589 209)  LC_0 Logic Functioning bit
 (0 2)  (546 210)  (546 210)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (560 210)  (560 210)  routing T_11_13.lft_op_4 <X> T_11_13.lc_trk_g0_4
 (21 2)  (567 210)  (567 210)  routing T_11_13.wire_logic_cluster/lc_7/out <X> T_11_13.lc_trk_g0_7
 (22 2)  (568 210)  (568 210)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (571 210)  (571 210)  routing T_11_13.wire_logic_cluster/lc_6/out <X> T_11_13.lc_trk_g0_6
 (29 2)  (575 210)  (575 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 210)  (577 210)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 210)  (579 210)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 210)  (580 210)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 210)  (581 210)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.input_2_1
 (36 2)  (582 210)  (582 210)  LC_1 Logic Functioning bit
 (38 2)  (584 210)  (584 210)  LC_1 Logic Functioning bit
 (43 2)  (589 210)  (589 210)  LC_1 Logic Functioning bit
 (45 2)  (591 210)  (591 210)  LC_1 Logic Functioning bit
 (2 3)  (548 211)  (548 211)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (15 3)  (561 211)  (561 211)  routing T_11_13.lft_op_4 <X> T_11_13.lc_trk_g0_4
 (17 3)  (563 211)  (563 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (568 211)  (568 211)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (572 211)  (572 211)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 211)  (574 211)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 211)  (575 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 211)  (577 211)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 211)  (578 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (579 211)  (579 211)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.input_2_1
 (34 3)  (580 211)  (580 211)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.input_2_1
 (35 3)  (581 211)  (581 211)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.input_2_1
 (36 3)  (582 211)  (582 211)  LC_1 Logic Functioning bit
 (38 3)  (584 211)  (584 211)  LC_1 Logic Functioning bit
 (42 3)  (588 211)  (588 211)  LC_1 Logic Functioning bit
 (1 4)  (547 212)  (547 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (9 4)  (555 212)  (555 212)  routing T_11_13.sp4_h_l_36 <X> T_11_13.sp4_h_r_4
 (10 4)  (556 212)  (556 212)  routing T_11_13.sp4_h_l_36 <X> T_11_13.sp4_h_r_4
 (21 4)  (567 212)  (567 212)  routing T_11_13.lft_op_3 <X> T_11_13.lc_trk_g1_3
 (22 4)  (568 212)  (568 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (570 212)  (570 212)  routing T_11_13.lft_op_3 <X> T_11_13.lc_trk_g1_3
 (26 4)  (572 212)  (572 212)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 212)  (574 212)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 212)  (579 212)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 212)  (580 212)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 212)  (582 212)  LC_2 Logic Functioning bit
 (43 4)  (589 212)  (589 212)  LC_2 Logic Functioning bit
 (45 4)  (591 212)  (591 212)  LC_2 Logic Functioning bit
 (0 5)  (546 213)  (546 213)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (1 5)  (547 213)  (547 213)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (11 5)  (557 213)  (557 213)  routing T_11_13.sp4_h_l_44 <X> T_11_13.sp4_h_r_5
 (13 5)  (559 213)  (559 213)  routing T_11_13.sp4_h_l_44 <X> T_11_13.sp4_h_r_5
 (22 5)  (568 213)  (568 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (571 213)  (571 213)  routing T_11_13.sp4_r_v_b_26 <X> T_11_13.lc_trk_g1_2
 (26 5)  (572 213)  (572 213)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 213)  (573 213)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 213)  (574 213)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 213)  (576 213)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 213)  (577 213)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 213)  (578 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (579 213)  (579 213)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.input_2_2
 (34 5)  (580 213)  (580 213)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.input_2_2
 (36 5)  (582 213)  (582 213)  LC_2 Logic Functioning bit
 (37 5)  (583 213)  (583 213)  LC_2 Logic Functioning bit
 (38 5)  (584 213)  (584 213)  LC_2 Logic Functioning bit
 (42 5)  (588 213)  (588 213)  LC_2 Logic Functioning bit
 (8 6)  (554 214)  (554 214)  routing T_11_13.sp4_v_t_41 <X> T_11_13.sp4_h_l_41
 (9 6)  (555 214)  (555 214)  routing T_11_13.sp4_v_t_41 <X> T_11_13.sp4_h_l_41
 (12 6)  (558 214)  (558 214)  routing T_11_13.sp4_v_t_40 <X> T_11_13.sp4_h_l_40
 (26 6)  (572 214)  (572 214)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 214)  (574 214)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 214)  (575 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 214)  (577 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 214)  (579 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 214)  (580 214)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 214)  (582 214)  LC_3 Logic Functioning bit
 (38 6)  (584 214)  (584 214)  LC_3 Logic Functioning bit
 (43 6)  (589 214)  (589 214)  LC_3 Logic Functioning bit
 (45 6)  (591 214)  (591 214)  LC_3 Logic Functioning bit
 (11 7)  (557 215)  (557 215)  routing T_11_13.sp4_v_t_40 <X> T_11_13.sp4_h_l_40
 (26 7)  (572 215)  (572 215)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 215)  (574 215)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 215)  (575 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 215)  (576 215)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 215)  (577 215)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 215)  (578 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (579 215)  (579 215)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.input_2_3
 (35 7)  (581 215)  (581 215)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.input_2_3
 (36 7)  (582 215)  (582 215)  LC_3 Logic Functioning bit
 (38 7)  (584 215)  (584 215)  LC_3 Logic Functioning bit
 (42 7)  (588 215)  (588 215)  LC_3 Logic Functioning bit
 (15 8)  (561 216)  (561 216)  routing T_11_13.sp4_h_r_33 <X> T_11_13.lc_trk_g2_1
 (16 8)  (562 216)  (562 216)  routing T_11_13.sp4_h_r_33 <X> T_11_13.lc_trk_g2_1
 (17 8)  (563 216)  (563 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 216)  (564 216)  routing T_11_13.sp4_h_r_33 <X> T_11_13.lc_trk_g2_1
 (21 8)  (567 216)  (567 216)  routing T_11_13.sp4_v_t_22 <X> T_11_13.lc_trk_g2_3
 (22 8)  (568 216)  (568 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (569 216)  (569 216)  routing T_11_13.sp4_v_t_22 <X> T_11_13.lc_trk_g2_3
 (25 8)  (571 216)  (571 216)  routing T_11_13.wire_logic_cluster/lc_2/out <X> T_11_13.lc_trk_g2_2
 (26 8)  (572 216)  (572 216)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 216)  (575 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 216)  (577 216)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 216)  (579 216)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 216)  (580 216)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 216)  (581 216)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.input_2_4
 (36 8)  (582 216)  (582 216)  LC_4 Logic Functioning bit
 (37 8)  (583 216)  (583 216)  LC_4 Logic Functioning bit
 (38 8)  (584 216)  (584 216)  LC_4 Logic Functioning bit
 (41 8)  (587 216)  (587 216)  LC_4 Logic Functioning bit
 (43 8)  (589 216)  (589 216)  LC_4 Logic Functioning bit
 (45 8)  (591 216)  (591 216)  LC_4 Logic Functioning bit
 (15 9)  (561 217)  (561 217)  routing T_11_13.sp4_v_t_29 <X> T_11_13.lc_trk_g2_0
 (16 9)  (562 217)  (562 217)  routing T_11_13.sp4_v_t_29 <X> T_11_13.lc_trk_g2_0
 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (567 217)  (567 217)  routing T_11_13.sp4_v_t_22 <X> T_11_13.lc_trk_g2_3
 (22 9)  (568 217)  (568 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (572 217)  (572 217)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 217)  (573 217)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 217)  (574 217)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 217)  (576 217)  routing T_11_13.lc_trk_g0_3 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 217)  (578 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 217)  (579 217)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.input_2_4
 (35 9)  (581 217)  (581 217)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.input_2_4
 (36 9)  (582 217)  (582 217)  LC_4 Logic Functioning bit
 (12 10)  (558 218)  (558 218)  routing T_11_13.sp4_v_t_39 <X> T_11_13.sp4_h_l_45
 (14 10)  (560 218)  (560 218)  routing T_11_13.wire_logic_cluster/lc_4/out <X> T_11_13.lc_trk_g2_4
 (17 10)  (563 218)  (563 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 218)  (564 218)  routing T_11_13.wire_logic_cluster/lc_5/out <X> T_11_13.lc_trk_g2_5
 (22 10)  (568 218)  (568 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (571 218)  (571 218)  routing T_11_13.sp4_v_b_30 <X> T_11_13.lc_trk_g2_6
 (27 10)  (573 218)  (573 218)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 218)  (574 218)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 218)  (575 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 218)  (576 218)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 218)  (577 218)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 218)  (579 218)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 218)  (582 218)  LC_5 Logic Functioning bit
 (38 10)  (584 218)  (584 218)  LC_5 Logic Functioning bit
 (45 10)  (591 218)  (591 218)  LC_5 Logic Functioning bit
 (11 11)  (557 219)  (557 219)  routing T_11_13.sp4_v_t_39 <X> T_11_13.sp4_h_l_45
 (13 11)  (559 219)  (559 219)  routing T_11_13.sp4_v_t_39 <X> T_11_13.sp4_h_l_45
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (567 219)  (567 219)  routing T_11_13.sp4_r_v_b_39 <X> T_11_13.lc_trk_g2_7
 (22 11)  (568 219)  (568 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (569 219)  (569 219)  routing T_11_13.sp4_v_b_30 <X> T_11_13.lc_trk_g2_6
 (26 11)  (572 219)  (572 219)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 219)  (574 219)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 219)  (575 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 219)  (576 219)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 219)  (578 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (580 219)  (580 219)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.input_2_5
 (35 11)  (581 219)  (581 219)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.input_2_5
 (36 11)  (582 219)  (582 219)  LC_5 Logic Functioning bit
 (37 11)  (583 219)  (583 219)  LC_5 Logic Functioning bit
 (38 11)  (584 219)  (584 219)  LC_5 Logic Functioning bit
 (42 11)  (588 219)  (588 219)  LC_5 Logic Functioning bit
 (4 12)  (550 220)  (550 220)  routing T_11_13.sp4_h_l_38 <X> T_11_13.sp4_v_b_9
 (6 12)  (552 220)  (552 220)  routing T_11_13.sp4_h_l_38 <X> T_11_13.sp4_v_b_9
 (17 12)  (563 220)  (563 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 220)  (564 220)  routing T_11_13.wire_logic_cluster/lc_1/out <X> T_11_13.lc_trk_g3_1
 (21 12)  (567 220)  (567 220)  routing T_11_13.sp4_v_t_14 <X> T_11_13.lc_trk_g3_3
 (22 12)  (568 220)  (568 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 220)  (569 220)  routing T_11_13.sp4_v_t_14 <X> T_11_13.lc_trk_g3_3
 (26 12)  (572 220)  (572 220)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 220)  (574 220)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 220)  (575 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 220)  (577 220)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 220)  (579 220)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 220)  (582 220)  LC_6 Logic Functioning bit
 (38 12)  (584 220)  (584 220)  LC_6 Logic Functioning bit
 (45 12)  (591 220)  (591 220)  LC_6 Logic Functioning bit
 (5 13)  (551 221)  (551 221)  routing T_11_13.sp4_h_l_38 <X> T_11_13.sp4_v_b_9
 (22 13)  (568 221)  (568 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (569 221)  (569 221)  routing T_11_13.sp4_v_b_42 <X> T_11_13.lc_trk_g3_2
 (24 13)  (570 221)  (570 221)  routing T_11_13.sp4_v_b_42 <X> T_11_13.lc_trk_g3_2
 (26 13)  (572 221)  (572 221)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 221)  (573 221)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 221)  (574 221)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 221)  (575 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 221)  (576 221)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 221)  (578 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (581 221)  (581 221)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.input_2_6
 (36 13)  (582 221)  (582 221)  LC_6 Logic Functioning bit
 (37 13)  (583 221)  (583 221)  LC_6 Logic Functioning bit
 (39 13)  (585 221)  (585 221)  LC_6 Logic Functioning bit
 (43 13)  (589 221)  (589 221)  LC_6 Logic Functioning bit
 (47 13)  (593 221)  (593 221)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 222)  (560 222)  routing T_11_13.sp4_h_r_36 <X> T_11_13.lc_trk_g3_4
 (21 14)  (567 222)  (567 222)  routing T_11_13.sp4_v_t_26 <X> T_11_13.lc_trk_g3_7
 (22 14)  (568 222)  (568 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 222)  (569 222)  routing T_11_13.sp4_v_t_26 <X> T_11_13.lc_trk_g3_7
 (25 14)  (571 222)  (571 222)  routing T_11_13.sp4_h_r_46 <X> T_11_13.lc_trk_g3_6
 (29 14)  (575 222)  (575 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 222)  (576 222)  routing T_11_13.lc_trk_g0_6 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 222)  (577 222)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 222)  (579 222)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 222)  (580 222)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 222)  (582 222)  LC_7 Logic Functioning bit
 (38 14)  (584 222)  (584 222)  LC_7 Logic Functioning bit
 (43 14)  (589 222)  (589 222)  LC_7 Logic Functioning bit
 (45 14)  (591 222)  (591 222)  LC_7 Logic Functioning bit
 (1 15)  (547 223)  (547 223)  routing T_11_13.lc_trk_g0_4 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (12 15)  (558 223)  (558 223)  routing T_11_13.sp4_h_l_46 <X> T_11_13.sp4_v_t_46
 (15 15)  (561 223)  (561 223)  routing T_11_13.sp4_h_r_36 <X> T_11_13.lc_trk_g3_4
 (16 15)  (562 223)  (562 223)  routing T_11_13.sp4_h_r_36 <X> T_11_13.lc_trk_g3_4
 (17 15)  (563 223)  (563 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (567 223)  (567 223)  routing T_11_13.sp4_v_t_26 <X> T_11_13.lc_trk_g3_7
 (22 15)  (568 223)  (568 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (569 223)  (569 223)  routing T_11_13.sp4_h_r_46 <X> T_11_13.lc_trk_g3_6
 (24 15)  (570 223)  (570 223)  routing T_11_13.sp4_h_r_46 <X> T_11_13.lc_trk_g3_6
 (25 15)  (571 223)  (571 223)  routing T_11_13.sp4_h_r_46 <X> T_11_13.lc_trk_g3_6
 (26 15)  (572 223)  (572 223)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 223)  (574 223)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 223)  (575 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 223)  (576 223)  routing T_11_13.lc_trk_g0_6 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 223)  (577 223)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 223)  (578 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (579 223)  (579 223)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.input_2_7
 (36 15)  (582 223)  (582 223)  LC_7 Logic Functioning bit
 (38 15)  (584 223)  (584 223)  LC_7 Logic Functioning bit
 (42 15)  (588 223)  (588 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (14 0)  (614 208)  (614 208)  routing T_12_13.bnr_op_0 <X> T_12_13.lc_trk_g0_0
 (21 0)  (621 208)  (621 208)  routing T_12_13.bnr_op_3 <X> T_12_13.lc_trk_g0_3
 (22 0)  (622 208)  (622 208)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 208)  (628 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (39 0)  (639 208)  (639 208)  LC_0 Logic Functioning bit
 (41 0)  (641 208)  (641 208)  LC_0 Logic Functioning bit
 (42 0)  (642 208)  (642 208)  LC_0 Logic Functioning bit
 (44 0)  (644 208)  (644 208)  LC_0 Logic Functioning bit
 (45 0)  (645 208)  (645 208)  LC_0 Logic Functioning bit
 (14 1)  (614 209)  (614 209)  routing T_12_13.bnr_op_0 <X> T_12_13.lc_trk_g0_0
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (621 209)  (621 209)  routing T_12_13.bnr_op_3 <X> T_12_13.lc_trk_g0_3
 (32 1)  (632 209)  (632 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (41 1)  (641 209)  (641 209)  LC_0 Logic Functioning bit
 (42 1)  (642 209)  (642 209)  LC_0 Logic Functioning bit
 (49 1)  (649 209)  (649 209)  Carry_In_Mux bit 

 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (8 2)  (608 210)  (608 210)  routing T_12_13.sp4_h_r_5 <X> T_12_13.sp4_h_l_36
 (10 2)  (610 210)  (610 210)  routing T_12_13.sp4_h_r_5 <X> T_12_13.sp4_h_l_36
 (14 2)  (614 210)  (614 210)  routing T_12_13.bnr_op_4 <X> T_12_13.lc_trk_g0_4
 (17 2)  (617 210)  (617 210)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (618 210)  (618 210)  routing T_12_13.bnr_op_5 <X> T_12_13.lc_trk_g0_5
 (19 2)  (619 210)  (619 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (621 210)  (621 210)  routing T_12_13.bnr_op_7 <X> T_12_13.lc_trk_g0_7
 (22 2)  (622 210)  (622 210)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (627 210)  (627 210)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 210)  (628 210)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (39 2)  (639 210)  (639 210)  LC_1 Logic Functioning bit
 (41 2)  (641 210)  (641 210)  LC_1 Logic Functioning bit
 (42 2)  (642 210)  (642 210)  LC_1 Logic Functioning bit
 (44 2)  (644 210)  (644 210)  LC_1 Logic Functioning bit
 (45 2)  (645 210)  (645 210)  LC_1 Logic Functioning bit
 (0 3)  (600 211)  (600 211)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 3)  (602 211)  (602 211)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (14 3)  (614 211)  (614 211)  routing T_12_13.bnr_op_4 <X> T_12_13.lc_trk_g0_4
 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (618 211)  (618 211)  routing T_12_13.bnr_op_5 <X> T_12_13.lc_trk_g0_5
 (21 3)  (621 211)  (621 211)  routing T_12_13.bnr_op_7 <X> T_12_13.lc_trk_g0_7
 (32 3)  (632 211)  (632 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (634 211)  (634 211)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.input_2_1
 (35 3)  (635 211)  (635 211)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.input_2_1
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (39 3)  (639 211)  (639 211)  LC_1 Logic Functioning bit
 (41 3)  (641 211)  (641 211)  LC_1 Logic Functioning bit
 (42 3)  (642 211)  (642 211)  LC_1 Logic Functioning bit
 (0 4)  (600 212)  (600 212)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (1 4)  (601 212)  (601 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (611 212)  (611 212)  routing T_12_13.sp4_v_t_39 <X> T_12_13.sp4_v_b_5
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (621 212)  (621 212)  routing T_12_13.wire_logic_cluster/lc_3/out <X> T_12_13.lc_trk_g1_3
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 212)  (625 212)  routing T_12_13.bnr_op_2 <X> T_12_13.lc_trk_g1_2
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 212)  (628 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (635 212)  (635 212)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.input_2_2
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (39 4)  (639 212)  (639 212)  LC_2 Logic Functioning bit
 (41 4)  (641 212)  (641 212)  LC_2 Logic Functioning bit
 (42 4)  (642 212)  (642 212)  LC_2 Logic Functioning bit
 (44 4)  (644 212)  (644 212)  LC_2 Logic Functioning bit
 (45 4)  (645 212)  (645 212)  LC_2 Logic Functioning bit
 (0 5)  (600 213)  (600 213)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (1 5)  (601 213)  (601 213)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (12 5)  (612 213)  (612 213)  routing T_12_13.sp4_v_t_39 <X> T_12_13.sp4_v_b_5
 (18 5)  (618 213)  (618 213)  routing T_12_13.sp4_r_v_b_25 <X> T_12_13.lc_trk_g1_1
 (22 5)  (622 213)  (622 213)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (625 213)  (625 213)  routing T_12_13.bnr_op_2 <X> T_12_13.lc_trk_g1_2
 (30 5)  (630 213)  (630 213)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 213)  (632 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (633 213)  (633 213)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.input_2_2
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (39 5)  (639 213)  (639 213)  LC_2 Logic Functioning bit
 (41 5)  (641 213)  (641 213)  LC_2 Logic Functioning bit
 (42 5)  (642 213)  (642 213)  LC_2 Logic Functioning bit
 (15 6)  (615 214)  (615 214)  routing T_12_13.sp12_h_r_5 <X> T_12_13.lc_trk_g1_5
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (618 214)  (618 214)  routing T_12_13.sp12_h_r_5 <X> T_12_13.lc_trk_g1_5
 (25 6)  (625 214)  (625 214)  routing T_12_13.bnr_op_6 <X> T_12_13.lc_trk_g1_6
 (27 6)  (627 214)  (627 214)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (39 6)  (639 214)  (639 214)  LC_3 Logic Functioning bit
 (41 6)  (641 214)  (641 214)  LC_3 Logic Functioning bit
 (42 6)  (642 214)  (642 214)  LC_3 Logic Functioning bit
 (44 6)  (644 214)  (644 214)  LC_3 Logic Functioning bit
 (45 6)  (645 214)  (645 214)  LC_3 Logic Functioning bit
 (11 7)  (611 215)  (611 215)  routing T_12_13.sp4_h_r_9 <X> T_12_13.sp4_h_l_40
 (13 7)  (613 215)  (613 215)  routing T_12_13.sp4_h_r_9 <X> T_12_13.sp4_h_l_40
 (18 7)  (618 215)  (618 215)  routing T_12_13.sp12_h_r_5 <X> T_12_13.lc_trk_g1_5
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (625 215)  (625 215)  routing T_12_13.bnr_op_6 <X> T_12_13.lc_trk_g1_6
 (30 7)  (630 215)  (630 215)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 215)  (632 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 215)  (635 215)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.input_2_3
 (36 7)  (636 215)  (636 215)  LC_3 Logic Functioning bit
 (39 7)  (639 215)  (639 215)  LC_3 Logic Functioning bit
 (41 7)  (641 215)  (641 215)  LC_3 Logic Functioning bit
 (42 7)  (642 215)  (642 215)  LC_3 Logic Functioning bit
 (11 8)  (611 216)  (611 216)  routing T_12_13.sp4_h_r_3 <X> T_12_13.sp4_v_b_8
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 216)  (636 216)  LC_4 Logic Functioning bit
 (39 8)  (639 216)  (639 216)  LC_4 Logic Functioning bit
 (41 8)  (641 216)  (641 216)  LC_4 Logic Functioning bit
 (42 8)  (642 216)  (642 216)  LC_4 Logic Functioning bit
 (44 8)  (644 216)  (644 216)  LC_4 Logic Functioning bit
 (45 8)  (645 216)  (645 216)  LC_4 Logic Functioning bit
 (51 8)  (651 216)  (651 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (615 217)  (615 217)  routing T_12_13.sp4_v_t_29 <X> T_12_13.lc_trk_g2_0
 (16 9)  (616 217)  (616 217)  routing T_12_13.sp4_v_t_29 <X> T_12_13.lc_trk_g2_0
 (17 9)  (617 217)  (617 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (32 9)  (632 217)  (632 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (633 217)  (633 217)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.input_2_4
 (36 9)  (636 217)  (636 217)  LC_4 Logic Functioning bit
 (39 9)  (639 217)  (639 217)  LC_4 Logic Functioning bit
 (41 9)  (641 217)  (641 217)  LC_4 Logic Functioning bit
 (42 9)  (642 217)  (642 217)  LC_4 Logic Functioning bit
 (46 9)  (646 217)  (646 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (6 10)  (606 218)  (606 218)  routing T_12_13.sp4_h_l_36 <X> T_12_13.sp4_v_t_43
 (8 10)  (608 218)  (608 218)  routing T_12_13.sp4_v_t_36 <X> T_12_13.sp4_h_l_42
 (9 10)  (609 218)  (609 218)  routing T_12_13.sp4_v_t_36 <X> T_12_13.sp4_h_l_42
 (10 10)  (610 218)  (610 218)  routing T_12_13.sp4_v_t_36 <X> T_12_13.sp4_h_l_42
 (27 10)  (627 218)  (627 218)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 218)  (628 218)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 218)  (630 218)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (635 218)  (635 218)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.input_2_5
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (39 10)  (639 218)  (639 218)  LC_5 Logic Functioning bit
 (41 10)  (641 218)  (641 218)  LC_5 Logic Functioning bit
 (42 10)  (642 218)  (642 218)  LC_5 Logic Functioning bit
 (44 10)  (644 218)  (644 218)  LC_5 Logic Functioning bit
 (45 10)  (645 218)  (645 218)  LC_5 Logic Functioning bit
 (8 11)  (608 219)  (608 219)  routing T_12_13.sp4_h_r_7 <X> T_12_13.sp4_v_t_42
 (9 11)  (609 219)  (609 219)  routing T_12_13.sp4_h_r_7 <X> T_12_13.sp4_v_t_42
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (32 11)  (632 219)  (632 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (634 219)  (634 219)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.input_2_5
 (35 11)  (635 219)  (635 219)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.input_2_5
 (36 11)  (636 219)  (636 219)  LC_5 Logic Functioning bit
 (39 11)  (639 219)  (639 219)  LC_5 Logic Functioning bit
 (41 11)  (641 219)  (641 219)  LC_5 Logic Functioning bit
 (42 11)  (642 219)  (642 219)  LC_5 Logic Functioning bit
 (14 12)  (614 220)  (614 220)  routing T_12_13.wire_logic_cluster/lc_0/out <X> T_12_13.lc_trk_g3_0
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 220)  (618 220)  routing T_12_13.wire_logic_cluster/lc_1/out <X> T_12_13.lc_trk_g3_1
 (22 12)  (622 220)  (622 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (625 220)  (625 220)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g3_2
 (27 12)  (627 220)  (627 220)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 220)  (628 220)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 220)  (630 220)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (635 220)  (635 220)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.input_2_6
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (39 12)  (639 220)  (639 220)  LC_6 Logic Functioning bit
 (41 12)  (641 220)  (641 220)  LC_6 Logic Functioning bit
 (42 12)  (642 220)  (642 220)  LC_6 Logic Functioning bit
 (44 12)  (644 220)  (644 220)  LC_6 Logic Functioning bit
 (45 12)  (645 220)  (645 220)  LC_6 Logic Functioning bit
 (4 13)  (604 221)  (604 221)  routing T_12_13.sp4_v_t_41 <X> T_12_13.sp4_h_r_9
 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (630 221)  (630 221)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 221)  (632 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (39 13)  (639 221)  (639 221)  LC_6 Logic Functioning bit
 (41 13)  (641 221)  (641 221)  LC_6 Logic Functioning bit
 (42 13)  (642 221)  (642 221)  LC_6 Logic Functioning bit
 (51 13)  (651 221)  (651 221)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (604 222)  (604 222)  routing T_12_13.sp4_h_r_3 <X> T_12_13.sp4_v_t_44
 (6 14)  (606 222)  (606 222)  routing T_12_13.sp4_h_r_3 <X> T_12_13.sp4_v_t_44
 (8 14)  (608 222)  (608 222)  routing T_12_13.sp4_v_t_47 <X> T_12_13.sp4_h_l_47
 (9 14)  (609 222)  (609 222)  routing T_12_13.sp4_v_t_47 <X> T_12_13.sp4_h_l_47
 (12 14)  (612 222)  (612 222)  routing T_12_13.sp4_v_t_40 <X> T_12_13.sp4_h_l_46
 (17 14)  (617 222)  (617 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 222)  (618 222)  routing T_12_13.wire_logic_cluster/lc_5/out <X> T_12_13.lc_trk_g3_5
 (21 14)  (621 222)  (621 222)  routing T_12_13.wire_logic_cluster/lc_7/out <X> T_12_13.lc_trk_g3_7
 (22 14)  (622 222)  (622 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (625 222)  (625 222)  routing T_12_13.wire_logic_cluster/lc_6/out <X> T_12_13.lc_trk_g3_6
 (27 14)  (627 222)  (627 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 222)  (628 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 222)  (630 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (635 222)  (635 222)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.input_2_7
 (36 14)  (636 222)  (636 222)  LC_7 Logic Functioning bit
 (39 14)  (639 222)  (639 222)  LC_7 Logic Functioning bit
 (41 14)  (641 222)  (641 222)  LC_7 Logic Functioning bit
 (42 14)  (642 222)  (642 222)  LC_7 Logic Functioning bit
 (44 14)  (644 222)  (644 222)  LC_7 Logic Functioning bit
 (45 14)  (645 222)  (645 222)  LC_7 Logic Functioning bit
 (0 15)  (600 223)  (600 223)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 223)  (601 223)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (5 15)  (605 223)  (605 223)  routing T_12_13.sp4_h_r_3 <X> T_12_13.sp4_v_t_44
 (11 15)  (611 223)  (611 223)  routing T_12_13.sp4_v_t_40 <X> T_12_13.sp4_h_l_46
 (13 15)  (613 223)  (613 223)  routing T_12_13.sp4_v_t_40 <X> T_12_13.sp4_h_l_46
 (22 15)  (622 223)  (622 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (30 15)  (630 223)  (630 223)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 223)  (632 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (635 223)  (635 223)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.input_2_7
 (36 15)  (636 223)  (636 223)  LC_7 Logic Functioning bit
 (39 15)  (639 223)  (639 223)  LC_7 Logic Functioning bit
 (41 15)  (641 223)  (641 223)  LC_7 Logic Functioning bit
 (42 15)  (642 223)  (642 223)  LC_7 Logic Functioning bit


LogicTile_13_13

 (14 0)  (668 208)  (668 208)  routing T_13_13.sp4_v_b_8 <X> T_13_13.lc_trk_g0_0
 (21 0)  (675 208)  (675 208)  routing T_13_13.sp4_v_b_3 <X> T_13_13.lc_trk_g0_3
 (22 0)  (676 208)  (676 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (677 208)  (677 208)  routing T_13_13.sp4_v_b_3 <X> T_13_13.lc_trk_g0_3
 (25 0)  (679 208)  (679 208)  routing T_13_13.wire_logic_cluster/lc_2/out <X> T_13_13.lc_trk_g0_2
 (27 0)  (681 208)  (681 208)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 208)  (687 208)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 208)  (689 208)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.input_2_0
 (36 0)  (690 208)  (690 208)  LC_0 Logic Functioning bit
 (37 0)  (691 208)  (691 208)  LC_0 Logic Functioning bit
 (38 0)  (692 208)  (692 208)  LC_0 Logic Functioning bit
 (40 0)  (694 208)  (694 208)  LC_0 Logic Functioning bit
 (41 0)  (695 208)  (695 208)  LC_0 Logic Functioning bit
 (42 0)  (696 208)  (696 208)  LC_0 Logic Functioning bit
 (43 0)  (697 208)  (697 208)  LC_0 Logic Functioning bit
 (4 1)  (658 209)  (658 209)  routing T_13_13.sp4_v_t_42 <X> T_13_13.sp4_h_r_0
 (14 1)  (668 209)  (668 209)  routing T_13_13.sp4_v_b_8 <X> T_13_13.lc_trk_g0_0
 (16 1)  (670 209)  (670 209)  routing T_13_13.sp4_v_b_8 <X> T_13_13.lc_trk_g0_0
 (17 1)  (671 209)  (671 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (680 209)  (680 209)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 209)  (682 209)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 209)  (685 209)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (688 209)  (688 209)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.input_2_0
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (37 1)  (691 209)  (691 209)  LC_0 Logic Functioning bit
 (38 1)  (692 209)  (692 209)  LC_0 Logic Functioning bit
 (39 1)  (693 209)  (693 209)  LC_0 Logic Functioning bit
 (40 1)  (694 209)  (694 209)  LC_0 Logic Functioning bit
 (41 1)  (695 209)  (695 209)  LC_0 Logic Functioning bit
 (42 1)  (696 209)  (696 209)  LC_0 Logic Functioning bit
 (43 1)  (697 209)  (697 209)  LC_0 Logic Functioning bit
 (51 1)  (705 209)  (705 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 210)  (654 210)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (9 2)  (663 210)  (663 210)  routing T_13_13.sp4_h_r_10 <X> T_13_13.sp4_h_l_36
 (10 2)  (664 210)  (664 210)  routing T_13_13.sp4_h_r_10 <X> T_13_13.sp4_h_l_36
 (26 2)  (680 210)  (680 210)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 210)  (687 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 210)  (689 210)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.input_2_1
 (38 2)  (692 210)  (692 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (45 2)  (699 210)  (699 210)  LC_1 Logic Functioning bit
 (46 2)  (700 210)  (700 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (656 211)  (656 211)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (15 3)  (669 211)  (669 211)  routing T_13_13.sp4_v_t_9 <X> T_13_13.lc_trk_g0_4
 (16 3)  (670 211)  (670 211)  routing T_13_13.sp4_v_t_9 <X> T_13_13.lc_trk_g0_4
 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 3)  (681 211)  (681 211)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 211)  (682 211)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 211)  (686 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (688 211)  (688 211)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.input_2_1
 (35 3)  (689 211)  (689 211)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.input_2_1
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (38 3)  (692 211)  (692 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (42 3)  (696 211)  (696 211)  LC_1 Logic Functioning bit
 (14 4)  (668 212)  (668 212)  routing T_13_13.bnr_op_0 <X> T_13_13.lc_trk_g1_0
 (21 4)  (675 212)  (675 212)  routing T_13_13.lft_op_3 <X> T_13_13.lc_trk_g1_3
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 212)  (678 212)  routing T_13_13.lft_op_3 <X> T_13_13.lc_trk_g1_3
 (27 4)  (681 212)  (681 212)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 212)  (684 212)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 212)  (687 212)  routing T_13_13.lc_trk_g2_1 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 212)  (691 212)  LC_2 Logic Functioning bit
 (42 4)  (696 212)  (696 212)  LC_2 Logic Functioning bit
 (45 4)  (699 212)  (699 212)  LC_2 Logic Functioning bit
 (14 5)  (668 213)  (668 213)  routing T_13_13.bnr_op_0 <X> T_13_13.lc_trk_g1_0
 (17 5)  (671 213)  (671 213)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 213)  (684 213)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 213)  (686 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 213)  (689 213)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.input_2_2
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (37 5)  (691 213)  (691 213)  LC_2 Logic Functioning bit
 (38 5)  (692 213)  (692 213)  LC_2 Logic Functioning bit
 (42 5)  (696 213)  (696 213)  LC_2 Logic Functioning bit
 (46 5)  (700 213)  (700 213)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (17 6)  (671 214)  (671 214)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (672 214)  (672 214)  routing T_13_13.bnr_op_5 <X> T_13_13.lc_trk_g1_5
 (26 6)  (680 214)  (680 214)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 214)  (689 214)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.input_2_3
 (37 6)  (691 214)  (691 214)  LC_3 Logic Functioning bit
 (42 6)  (696 214)  (696 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (14 7)  (668 215)  (668 215)  routing T_13_13.sp12_h_r_20 <X> T_13_13.lc_trk_g1_4
 (16 7)  (670 215)  (670 215)  routing T_13_13.sp12_h_r_20 <X> T_13_13.lc_trk_g1_4
 (17 7)  (671 215)  (671 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (672 215)  (672 215)  routing T_13_13.bnr_op_5 <X> T_13_13.lc_trk_g1_5
 (22 7)  (676 215)  (676 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 215)  (677 215)  routing T_13_13.sp4_v_b_22 <X> T_13_13.lc_trk_g1_6
 (24 7)  (678 215)  (678 215)  routing T_13_13.sp4_v_b_22 <X> T_13_13.lc_trk_g1_6
 (26 7)  (680 215)  (680 215)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 215)  (681 215)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 215)  (685 215)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 215)  (686 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (687 215)  (687 215)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.input_2_3
 (34 7)  (688 215)  (688 215)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.input_2_3
 (35 7)  (689 215)  (689 215)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.input_2_3
 (36 7)  (690 215)  (690 215)  LC_3 Logic Functioning bit
 (37 7)  (691 215)  (691 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (43 7)  (697 215)  (697 215)  LC_3 Logic Functioning bit
 (47 7)  (701 215)  (701 215)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (10 8)  (664 216)  (664 216)  routing T_13_13.sp4_v_t_39 <X> T_13_13.sp4_h_r_7
 (15 8)  (669 216)  (669 216)  routing T_13_13.tnl_op_1 <X> T_13_13.lc_trk_g2_1
 (17 8)  (671 216)  (671 216)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (675 216)  (675 216)  routing T_13_13.rgt_op_3 <X> T_13_13.lc_trk_g2_3
 (22 8)  (676 216)  (676 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 216)  (678 216)  routing T_13_13.rgt_op_3 <X> T_13_13.lc_trk_g2_3
 (25 8)  (679 216)  (679 216)  routing T_13_13.rgt_op_2 <X> T_13_13.lc_trk_g2_2
 (26 8)  (680 216)  (680 216)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 216)  (682 216)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 216)  (684 216)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 216)  (685 216)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 216)  (688 216)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 216)  (689 216)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_4
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (38 8)  (692 216)  (692 216)  LC_4 Logic Functioning bit
 (43 8)  (697 216)  (697 216)  LC_4 Logic Functioning bit
 (51 8)  (705 216)  (705 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (668 217)  (668 217)  routing T_13_13.sp4_r_v_b_32 <X> T_13_13.lc_trk_g2_0
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (672 217)  (672 217)  routing T_13_13.tnl_op_1 <X> T_13_13.lc_trk_g2_1
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 217)  (678 217)  routing T_13_13.rgt_op_2 <X> T_13_13.lc_trk_g2_2
 (28 9)  (682 217)  (682 217)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 217)  (686 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (687 217)  (687 217)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_4
 (34 9)  (688 217)  (688 217)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.input_2_4
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (38 9)  (692 217)  (692 217)  LC_4 Logic Functioning bit
 (39 9)  (693 217)  (693 217)  LC_4 Logic Functioning bit
 (40 9)  (694 217)  (694 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit
 (6 10)  (660 218)  (660 218)  routing T_13_13.sp4_v_b_3 <X> T_13_13.sp4_v_t_43
 (16 10)  (670 218)  (670 218)  routing T_13_13.sp12_v_b_21 <X> T_13_13.lc_trk_g2_5
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (675 218)  (675 218)  routing T_13_13.sp4_v_t_18 <X> T_13_13.lc_trk_g2_7
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (677 218)  (677 218)  routing T_13_13.sp4_v_t_18 <X> T_13_13.lc_trk_g2_7
 (26 10)  (680 218)  (680 218)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 218)  (681 218)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 218)  (682 218)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 218)  (685 218)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 218)  (687 218)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 218)  (690 218)  LC_5 Logic Functioning bit
 (38 10)  (692 218)  (692 218)  LC_5 Logic Functioning bit
 (41 10)  (695 218)  (695 218)  LC_5 Logic Functioning bit
 (43 10)  (697 218)  (697 218)  LC_5 Logic Functioning bit
 (51 10)  (705 218)  (705 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (659 219)  (659 219)  routing T_13_13.sp4_v_b_3 <X> T_13_13.sp4_v_t_43
 (16 11)  (670 219)  (670 219)  routing T_13_13.sp12_v_b_12 <X> T_13_13.lc_trk_g2_4
 (17 11)  (671 219)  (671 219)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (672 219)  (672 219)  routing T_13_13.sp12_v_b_21 <X> T_13_13.lc_trk_g2_5
 (22 11)  (676 219)  (676 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 219)  (679 219)  routing T_13_13.sp4_r_v_b_38 <X> T_13_13.lc_trk_g2_6
 (26 11)  (680 219)  (680 219)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 219)  (682 219)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 219)  (684 219)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 219)  (685 219)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 219)  (691 219)  LC_5 Logic Functioning bit
 (39 11)  (693 219)  (693 219)  LC_5 Logic Functioning bit
 (41 11)  (695 219)  (695 219)  LC_5 Logic Functioning bit
 (43 11)  (697 219)  (697 219)  LC_5 Logic Functioning bit
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 220)  (672 220)  routing T_13_13.wire_logic_cluster/lc_1/out <X> T_13_13.lc_trk_g3_1
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (675 221)  (675 221)  routing T_13_13.sp4_r_v_b_43 <X> T_13_13.lc_trk_g3_3
 (5 14)  (659 222)  (659 222)  routing T_13_13.sp4_v_t_44 <X> T_13_13.sp4_h_l_44
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (679 222)  (679 222)  routing T_13_13.sp4_h_r_38 <X> T_13_13.lc_trk_g3_6
 (31 14)  (685 222)  (685 222)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 222)  (690 222)  LC_7 Logic Functioning bit
 (38 14)  (692 222)  (692 222)  LC_7 Logic Functioning bit
 (47 14)  (701 222)  (701 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (53 14)  (707 222)  (707 222)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (6 15)  (660 223)  (660 223)  routing T_13_13.sp4_v_t_44 <X> T_13_13.sp4_h_l_44
 (8 15)  (662 223)  (662 223)  routing T_13_13.sp4_h_r_4 <X> T_13_13.sp4_v_t_47
 (9 15)  (663 223)  (663 223)  routing T_13_13.sp4_h_r_4 <X> T_13_13.sp4_v_t_47
 (10 15)  (664 223)  (664 223)  routing T_13_13.sp4_h_r_4 <X> T_13_13.sp4_v_t_47
 (14 15)  (668 223)  (668 223)  routing T_13_13.tnl_op_4 <X> T_13_13.lc_trk_g3_4
 (15 15)  (669 223)  (669 223)  routing T_13_13.tnl_op_4 <X> T_13_13.lc_trk_g3_4
 (17 15)  (671 223)  (671 223)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (676 223)  (676 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (677 223)  (677 223)  routing T_13_13.sp4_h_r_38 <X> T_13_13.lc_trk_g3_6
 (24 15)  (678 223)  (678 223)  routing T_13_13.sp4_h_r_38 <X> T_13_13.lc_trk_g3_6
 (26 15)  (680 223)  (680 223)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 223)  (691 223)  LC_7 Logic Functioning bit
 (39 15)  (693 223)  (693 223)  LC_7 Logic Functioning bit
 (46 15)  (700 223)  (700 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (47 15)  (701 223)  (701 223)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_14_13

 (27 0)  (735 208)  (735 208)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 208)  (736 208)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (39 0)  (747 208)  (747 208)  LC_0 Logic Functioning bit
 (41 0)  (749 208)  (749 208)  LC_0 Logic Functioning bit
 (42 0)  (750 208)  (750 208)  LC_0 Logic Functioning bit
 (44 0)  (752 208)  (752 208)  LC_0 Logic Functioning bit
 (45 0)  (753 208)  (753 208)  LC_0 Logic Functioning bit
 (22 1)  (730 209)  (730 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (733 209)  (733 209)  routing T_14_13.sp4_r_v_b_33 <X> T_14_13.lc_trk_g0_2
 (36 1)  (744 209)  (744 209)  LC_0 Logic Functioning bit
 (39 1)  (747 209)  (747 209)  LC_0 Logic Functioning bit
 (41 1)  (749 209)  (749 209)  LC_0 Logic Functioning bit
 (42 1)  (750 209)  (750 209)  LC_0 Logic Functioning bit
 (49 1)  (757 209)  (757 209)  Carry_In_Mux bit 

 (0 2)  (708 210)  (708 210)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (41 2)  (749 210)  (749 210)  LC_1 Logic Functioning bit
 (42 2)  (750 210)  (750 210)  LC_1 Logic Functioning bit
 (44 2)  (752 210)  (752 210)  LC_1 Logic Functioning bit
 (45 2)  (753 210)  (753 210)  LC_1 Logic Functioning bit
 (2 3)  (710 211)  (710 211)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (36 3)  (744 211)  (744 211)  LC_1 Logic Functioning bit
 (39 3)  (747 211)  (747 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (42 3)  (750 211)  (750 211)  LC_1 Logic Functioning bit
 (1 4)  (709 212)  (709 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (11 4)  (719 212)  (719 212)  routing T_14_13.sp4_h_l_46 <X> T_14_13.sp4_v_b_5
 (13 4)  (721 212)  (721 212)  routing T_14_13.sp4_h_l_46 <X> T_14_13.sp4_v_b_5
 (21 4)  (729 212)  (729 212)  routing T_14_13.wire_logic_cluster/lc_3/out <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 212)  (733 212)  routing T_14_13.wire_logic_cluster/lc_2/out <X> T_14_13.lc_trk_g1_2
 (27 4)  (735 212)  (735 212)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (41 4)  (749 212)  (749 212)  LC_2 Logic Functioning bit
 (42 4)  (750 212)  (750 212)  LC_2 Logic Functioning bit
 (44 4)  (752 212)  (752 212)  LC_2 Logic Functioning bit
 (45 4)  (753 212)  (753 212)  LC_2 Logic Functioning bit
 (1 5)  (709 213)  (709 213)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (12 5)  (720 213)  (720 213)  routing T_14_13.sp4_h_l_46 <X> T_14_13.sp4_v_b_5
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 213)  (738 213)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 213)  (744 213)  LC_2 Logic Functioning bit
 (39 5)  (747 213)  (747 213)  LC_2 Logic Functioning bit
 (41 5)  (749 213)  (749 213)  LC_2 Logic Functioning bit
 (42 5)  (750 213)  (750 213)  LC_2 Logic Functioning bit
 (16 6)  (724 214)  (724 214)  routing T_14_13.sp4_v_b_5 <X> T_14_13.lc_trk_g1_5
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 214)  (726 214)  routing T_14_13.sp4_v_b_5 <X> T_14_13.lc_trk_g1_5
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (42 6)  (750 214)  (750 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (5 7)  (713 215)  (713 215)  routing T_14_13.sp4_h_l_38 <X> T_14_13.sp4_v_t_38
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (41 7)  (749 215)  (749 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (14 8)  (722 216)  (722 216)  routing T_14_13.sp4_v_t_21 <X> T_14_13.lc_trk_g2_0
 (14 9)  (722 217)  (722 217)  routing T_14_13.sp4_v_t_21 <X> T_14_13.lc_trk_g2_0
 (16 9)  (724 217)  (724 217)  routing T_14_13.sp4_v_t_21 <X> T_14_13.lc_trk_g2_0
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (3 12)  (711 220)  (711 220)  routing T_14_13.sp12_v_t_22 <X> T_14_13.sp12_h_r_1
 (14 12)  (722 220)  (722 220)  routing T_14_13.wire_logic_cluster/lc_0/out <X> T_14_13.lc_trk_g3_0
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 220)  (726 220)  routing T_14_13.wire_logic_cluster/lc_1/out <X> T_14_13.lc_trk_g3_1
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (709 222)  (709 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 223)  (708 223)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 223)  (709 223)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r


LogicTile_15_13

 (13 0)  (775 208)  (775 208)  routing T_15_13.sp4_h_l_39 <X> T_15_13.sp4_v_b_2
 (25 0)  (787 208)  (787 208)  routing T_15_13.sp4_h_l_7 <X> T_15_13.lc_trk_g0_2
 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (41 0)  (803 208)  (803 208)  LC_0 Logic Functioning bit
 (42 0)  (804 208)  (804 208)  LC_0 Logic Functioning bit
 (44 0)  (806 208)  (806 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (46 0)  (808 208)  (808 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (774 209)  (774 209)  routing T_15_13.sp4_h_l_39 <X> T_15_13.sp4_v_b_2
 (22 1)  (784 209)  (784 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 209)  (785 209)  routing T_15_13.sp4_h_l_7 <X> T_15_13.lc_trk_g0_2
 (24 1)  (786 209)  (786 209)  routing T_15_13.sp4_h_l_7 <X> T_15_13.lc_trk_g0_2
 (25 1)  (787 209)  (787 209)  routing T_15_13.sp4_h_l_7 <X> T_15_13.lc_trk_g0_2
 (36 1)  (798 209)  (798 209)  LC_0 Logic Functioning bit
 (39 1)  (801 209)  (801 209)  LC_0 Logic Functioning bit
 (41 1)  (803 209)  (803 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (50 1)  (812 209)  (812 209)  Carry_In_Mux bit 

 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_3 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (773 210)  (773 210)  routing T_15_13.sp4_v_b_6 <X> T_15_13.sp4_v_t_39
 (13 2)  (775 210)  (775 210)  routing T_15_13.sp4_v_b_6 <X> T_15_13.sp4_v_t_39
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (41 2)  (803 210)  (803 210)  LC_1 Logic Functioning bit
 (42 2)  (804 210)  (804 210)  LC_1 Logic Functioning bit
 (44 2)  (806 210)  (806 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (46 2)  (808 210)  (808 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (762 211)  (762 211)  routing T_15_13.glb_netwk_3 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (3 3)  (765 211)  (765 211)  routing T_15_13.sp12_v_b_0 <X> T_15_13.sp12_h_l_23
 (30 3)  (792 211)  (792 211)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 211)  (798 211)  LC_1 Logic Functioning bit
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (42 3)  (804 211)  (804 211)  LC_1 Logic Functioning bit
 (5 4)  (767 212)  (767 212)  routing T_15_13.sp4_v_t_38 <X> T_15_13.sp4_h_r_3
 (14 4)  (776 212)  (776 212)  routing T_15_13.sp4_h_l_5 <X> T_15_13.lc_trk_g1_0
 (21 4)  (783 212)  (783 212)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g1_3
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 212)  (787 212)  routing T_15_13.wire_logic_cluster/lc_2/out <X> T_15_13.lc_trk_g1_2
 (27 4)  (789 212)  (789 212)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (41 4)  (803 212)  (803 212)  LC_2 Logic Functioning bit
 (42 4)  (804 212)  (804 212)  LC_2 Logic Functioning bit
 (44 4)  (806 212)  (806 212)  LC_2 Logic Functioning bit
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (14 5)  (776 213)  (776 213)  routing T_15_13.sp4_h_l_5 <X> T_15_13.lc_trk_g1_0
 (15 5)  (777 213)  (777 213)  routing T_15_13.sp4_h_l_5 <X> T_15_13.lc_trk_g1_0
 (16 5)  (778 213)  (778 213)  routing T_15_13.sp4_h_l_5 <X> T_15_13.lc_trk_g1_0
 (17 5)  (779 213)  (779 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (784 213)  (784 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 213)  (792 213)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (39 5)  (801 213)  (801 213)  LC_2 Logic Functioning bit
 (41 5)  (803 213)  (803 213)  LC_2 Logic Functioning bit
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 214)  (780 214)  routing T_15_13.wire_logic_cluster/lc_5/out <X> T_15_13.lc_trk_g1_5
 (25 6)  (787 214)  (787 214)  routing T_15_13.wire_logic_cluster/lc_6/out <X> T_15_13.lc_trk_g1_6
 (27 6)  (789 214)  (789 214)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (41 6)  (803 214)  (803 214)  LC_3 Logic Functioning bit
 (42 6)  (804 214)  (804 214)  LC_3 Logic Functioning bit
 (44 6)  (806 214)  (806 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 215)  (792 215)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (41 7)  (803 215)  (803 215)  LC_3 Logic Functioning bit
 (42 7)  (804 215)  (804 215)  LC_3 Logic Functioning bit
 (9 8)  (771 216)  (771 216)  routing T_15_13.sp4_h_l_41 <X> T_15_13.sp4_h_r_7
 (10 8)  (772 216)  (772 216)  routing T_15_13.sp4_h_l_41 <X> T_15_13.sp4_h_r_7
 (27 8)  (789 216)  (789 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 216)  (790 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 216)  (792 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (39 8)  (801 216)  (801 216)  LC_4 Logic Functioning bit
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (42 8)  (804 216)  (804 216)  LC_4 Logic Functioning bit
 (44 8)  (806 216)  (806 216)  LC_4 Logic Functioning bit
 (45 8)  (807 216)  (807 216)  LC_4 Logic Functioning bit
 (47 8)  (809 216)  (809 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (36 9)  (798 217)  (798 217)  LC_4 Logic Functioning bit
 (39 9)  (801 217)  (801 217)  LC_4 Logic Functioning bit
 (41 9)  (803 217)  (803 217)  LC_4 Logic Functioning bit
 (42 9)  (804 217)  (804 217)  LC_4 Logic Functioning bit
 (13 10)  (775 218)  (775 218)  routing T_15_13.sp4_h_r_8 <X> T_15_13.sp4_v_t_45
 (27 10)  (789 218)  (789 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 218)  (792 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (39 10)  (801 218)  (801 218)  LC_5 Logic Functioning bit
 (41 10)  (803 218)  (803 218)  LC_5 Logic Functioning bit
 (42 10)  (804 218)  (804 218)  LC_5 Logic Functioning bit
 (44 10)  (806 218)  (806 218)  LC_5 Logic Functioning bit
 (45 10)  (807 218)  (807 218)  LC_5 Logic Functioning bit
 (12 11)  (774 219)  (774 219)  routing T_15_13.sp4_h_r_8 <X> T_15_13.sp4_v_t_45
 (14 11)  (776 219)  (776 219)  routing T_15_13.sp4_r_v_b_36 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (36 11)  (798 219)  (798 219)  LC_5 Logic Functioning bit
 (39 11)  (801 219)  (801 219)  LC_5 Logic Functioning bit
 (41 11)  (803 219)  (803 219)  LC_5 Logic Functioning bit
 (42 11)  (804 219)  (804 219)  LC_5 Logic Functioning bit
 (46 11)  (808 219)  (808 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (27 12)  (789 220)  (789 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 220)  (792 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (39 12)  (801 220)  (801 220)  LC_6 Logic Functioning bit
 (41 12)  (803 220)  (803 220)  LC_6 Logic Functioning bit
 (42 12)  (804 220)  (804 220)  LC_6 Logic Functioning bit
 (44 12)  (806 220)  (806 220)  LC_6 Logic Functioning bit
 (45 12)  (807 220)  (807 220)  LC_6 Logic Functioning bit
 (30 13)  (792 221)  (792 221)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 221)  (798 221)  LC_6 Logic Functioning bit
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit
 (41 13)  (803 221)  (803 221)  LC_6 Logic Functioning bit
 (42 13)  (804 221)  (804 221)  LC_6 Logic Functioning bit
 (0 14)  (762 222)  (762 222)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (775 222)  (775 222)  routing T_15_13.sp4_v_b_11 <X> T_15_13.sp4_v_t_46
 (14 14)  (776 222)  (776 222)  routing T_15_13.wire_logic_cluster/lc_4/out <X> T_15_13.lc_trk_g3_4
 (21 14)  (783 222)  (783 222)  routing T_15_13.wire_logic_cluster/lc_7/out <X> T_15_13.lc_trk_g3_7
 (22 14)  (784 222)  (784 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 222)  (789 222)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 222)  (790 222)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 222)  (792 222)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 222)  (798 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (41 14)  (803 222)  (803 222)  LC_7 Logic Functioning bit
 (42 14)  (804 222)  (804 222)  LC_7 Logic Functioning bit
 (44 14)  (806 222)  (806 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (1 15)  (763 223)  (763 223)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (10 15)  (772 223)  (772 223)  routing T_15_13.sp4_h_l_40 <X> T_15_13.sp4_v_t_47
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 223)  (792 223)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (39 15)  (801 223)  (801 223)  LC_7 Logic Functioning bit
 (41 15)  (803 223)  (803 223)  LC_7 Logic Functioning bit
 (42 15)  (804 223)  (804 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (22 0)  (838 208)  (838 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (839 208)  (839 208)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g0_3
 (24 0)  (840 208)  (840 208)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g0_3
 (26 0)  (842 208)  (842 208)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 208)  (849 208)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 208)  (850 208)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (37 0)  (853 208)  (853 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (39 0)  (855 208)  (855 208)  LC_0 Logic Functioning bit
 (41 0)  (857 208)  (857 208)  LC_0 Logic Functioning bit
 (43 0)  (859 208)  (859 208)  LC_0 Logic Functioning bit
 (45 0)  (861 208)  (861 208)  LC_0 Logic Functioning bit
 (46 0)  (862 208)  (862 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (833 209)  (833 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (837 209)  (837 209)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g0_3
 (26 1)  (842 209)  (842 209)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 209)  (844 209)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 209)  (846 209)  routing T_16_13.lc_trk_g0_3 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 209)  (847 209)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 209)  (852 209)  LC_0 Logic Functioning bit
 (38 1)  (854 209)  (854 209)  LC_0 Logic Functioning bit
 (45 1)  (861 209)  (861 209)  LC_0 Logic Functioning bit
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (3 2)  (819 210)  (819 210)  routing T_16_13.sp12_v_t_23 <X> T_16_13.sp12_h_l_23
 (2 3)  (818 211)  (818 211)  routing T_16_13.lc_trk_g0_0 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (12 6)  (828 214)  (828 214)  routing T_16_13.sp4_v_t_40 <X> T_16_13.sp4_h_l_40
 (11 7)  (827 215)  (827 215)  routing T_16_13.sp4_v_t_40 <X> T_16_13.sp4_h_l_40
 (19 7)  (835 215)  (835 215)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (13 8)  (829 216)  (829 216)  routing T_16_13.sp4_h_l_45 <X> T_16_13.sp4_v_b_8
 (12 9)  (828 217)  (828 217)  routing T_16_13.sp4_h_l_45 <X> T_16_13.sp4_v_b_8
 (3 10)  (819 218)  (819 218)  routing T_16_13.sp12_v_t_22 <X> T_16_13.sp12_h_l_22
 (22 11)  (838 219)  (838 219)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (840 219)  (840 219)  routing T_16_13.tnr_op_6 <X> T_16_13.lc_trk_g2_6
 (9 12)  (825 220)  (825 220)  routing T_16_13.sp4_v_t_47 <X> T_16_13.sp4_h_r_10
 (25 12)  (841 220)  (841 220)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g3_2
 (22 13)  (838 221)  (838 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (839 221)  (839 221)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g3_2
 (25 13)  (841 221)  (841 221)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g3_2
 (0 14)  (816 222)  (816 222)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 222)  (833 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (816 223)  (816 223)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 223)  (817 223)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (18 15)  (834 223)  (834 223)  routing T_16_13.sp4_r_v_b_45 <X> T_16_13.lc_trk_g3_5


LogicTile_17_13

 (11 0)  (885 208)  (885 208)  routing T_17_13.sp4_v_t_46 <X> T_17_13.sp4_v_b_2
 (14 0)  (888 208)  (888 208)  routing T_17_13.sp4_h_l_5 <X> T_17_13.lc_trk_g0_0
 (17 0)  (891 208)  (891 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (896 208)  (896 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (900 208)  (900 208)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 208)  (905 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 208)  (907 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 208)  (908 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 208)  (910 208)  LC_0 Logic Functioning bit
 (43 0)  (917 208)  (917 208)  LC_0 Logic Functioning bit
 (52 0)  (926 208)  (926 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (6 1)  (880 209)  (880 209)  routing T_17_13.sp4_h_l_37 <X> T_17_13.sp4_h_r_0
 (12 1)  (886 209)  (886 209)  routing T_17_13.sp4_v_t_46 <X> T_17_13.sp4_v_b_2
 (14 1)  (888 209)  (888 209)  routing T_17_13.sp4_h_l_5 <X> T_17_13.lc_trk_g0_0
 (15 1)  (889 209)  (889 209)  routing T_17_13.sp4_h_l_5 <X> T_17_13.lc_trk_g0_0
 (16 1)  (890 209)  (890 209)  routing T_17_13.sp4_h_l_5 <X> T_17_13.lc_trk_g0_0
 (17 1)  (891 209)  (891 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (892 209)  (892 209)  routing T_17_13.sp4_r_v_b_34 <X> T_17_13.lc_trk_g0_1
 (28 1)  (902 209)  (902 209)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 209)  (906 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (907 209)  (907 209)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.input_2_0
 (34 1)  (908 209)  (908 209)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.input_2_0
 (35 1)  (909 209)  (909 209)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.input_2_0
 (37 1)  (911 209)  (911 209)  LC_0 Logic Functioning bit
 (40 1)  (914 209)  (914 209)  LC_0 Logic Functioning bit
 (42 1)  (916 209)  (916 209)  LC_0 Logic Functioning bit
 (47 1)  (921 209)  (921 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (922 209)  (922 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (925 209)  (925 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (877 210)  (877 210)  routing T_17_13.sp12_v_t_23 <X> T_17_13.sp12_h_l_23
 (6 2)  (880 210)  (880 210)  routing T_17_13.sp4_v_b_9 <X> T_17_13.sp4_v_t_37
 (14 2)  (888 210)  (888 210)  routing T_17_13.sp12_h_l_3 <X> T_17_13.lc_trk_g0_4
 (21 2)  (895 210)  (895 210)  routing T_17_13.sp4_v_b_15 <X> T_17_13.lc_trk_g0_7
 (22 2)  (896 210)  (896 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 210)  (897 210)  routing T_17_13.sp4_v_b_15 <X> T_17_13.lc_trk_g0_7
 (25 2)  (899 210)  (899 210)  routing T_17_13.sp4_h_l_11 <X> T_17_13.lc_trk_g0_6
 (26 2)  (900 210)  (900 210)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 210)  (901 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 210)  (902 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 210)  (908 210)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (38 2)  (912 210)  (912 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (41 2)  (915 210)  (915 210)  LC_1 Logic Functioning bit
 (42 2)  (916 210)  (916 210)  LC_1 Logic Functioning bit
 (43 2)  (917 210)  (917 210)  LC_1 Logic Functioning bit
 (0 3)  (874 211)  (874 211)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (5 3)  (879 211)  (879 211)  routing T_17_13.sp4_v_b_9 <X> T_17_13.sp4_v_t_37
 (14 3)  (888 211)  (888 211)  routing T_17_13.sp12_h_l_3 <X> T_17_13.lc_trk_g0_4
 (15 3)  (889 211)  (889 211)  routing T_17_13.sp12_h_l_3 <X> T_17_13.lc_trk_g0_4
 (17 3)  (891 211)  (891 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (895 211)  (895 211)  routing T_17_13.sp4_v_b_15 <X> T_17_13.lc_trk_g0_7
 (22 3)  (896 211)  (896 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (897 211)  (897 211)  routing T_17_13.sp4_h_l_11 <X> T_17_13.lc_trk_g0_6
 (24 3)  (898 211)  (898 211)  routing T_17_13.sp4_h_l_11 <X> T_17_13.lc_trk_g0_6
 (25 3)  (899 211)  (899 211)  routing T_17_13.sp4_h_l_11 <X> T_17_13.lc_trk_g0_6
 (26 3)  (900 211)  (900 211)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 211)  (901 211)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 211)  (902 211)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 211)  (905 211)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 211)  (906 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (908 211)  (908 211)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.input_2_1
 (35 3)  (909 211)  (909 211)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.input_2_1
 (36 3)  (910 211)  (910 211)  LC_1 Logic Functioning bit
 (37 3)  (911 211)  (911 211)  LC_1 Logic Functioning bit
 (38 3)  (912 211)  (912 211)  LC_1 Logic Functioning bit
 (40 3)  (914 211)  (914 211)  LC_1 Logic Functioning bit
 (41 3)  (915 211)  (915 211)  LC_1 Logic Functioning bit
 (42 3)  (916 211)  (916 211)  LC_1 Logic Functioning bit
 (51 3)  (925 211)  (925 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (889 212)  (889 212)  routing T_17_13.sp4_h_l_4 <X> T_17_13.lc_trk_g1_1
 (16 4)  (890 212)  (890 212)  routing T_17_13.sp4_h_l_4 <X> T_17_13.lc_trk_g1_1
 (17 4)  (891 212)  (891 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 212)  (892 212)  routing T_17_13.sp4_h_l_4 <X> T_17_13.lc_trk_g1_1
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 212)  (898 212)  routing T_17_13.top_op_3 <X> T_17_13.lc_trk_g1_3
 (25 4)  (899 212)  (899 212)  routing T_17_13.sp4_v_b_2 <X> T_17_13.lc_trk_g1_2
 (27 4)  (901 212)  (901 212)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 212)  (904 212)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 212)  (905 212)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 212)  (907 212)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (37 4)  (911 212)  (911 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (39 4)  (913 212)  (913 212)  LC_2 Logic Functioning bit
 (41 4)  (915 212)  (915 212)  LC_2 Logic Functioning bit
 (42 4)  (916 212)  (916 212)  LC_2 Logic Functioning bit
 (43 4)  (917 212)  (917 212)  LC_2 Logic Functioning bit
 (18 5)  (892 213)  (892 213)  routing T_17_13.sp4_h_l_4 <X> T_17_13.lc_trk_g1_1
 (21 5)  (895 213)  (895 213)  routing T_17_13.top_op_3 <X> T_17_13.lc_trk_g1_3
 (22 5)  (896 213)  (896 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (897 213)  (897 213)  routing T_17_13.sp4_v_b_2 <X> T_17_13.lc_trk_g1_2
 (27 5)  (901 213)  (901 213)  routing T_17_13.lc_trk_g1_1 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 213)  (903 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 213)  (906 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (910 213)  (910 213)  LC_2 Logic Functioning bit
 (37 5)  (911 213)  (911 213)  LC_2 Logic Functioning bit
 (38 5)  (912 213)  (912 213)  LC_2 Logic Functioning bit
 (39 5)  (913 213)  (913 213)  LC_2 Logic Functioning bit
 (40 5)  (914 213)  (914 213)  LC_2 Logic Functioning bit
 (41 5)  (915 213)  (915 213)  LC_2 Logic Functioning bit
 (42 5)  (916 213)  (916 213)  LC_2 Logic Functioning bit
 (43 5)  (917 213)  (917 213)  LC_2 Logic Functioning bit
 (14 6)  (888 214)  (888 214)  routing T_17_13.sp4_h_l_1 <X> T_17_13.lc_trk_g1_4
 (21 6)  (895 214)  (895 214)  routing T_17_13.sp4_h_l_10 <X> T_17_13.lc_trk_g1_7
 (22 6)  (896 214)  (896 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (897 214)  (897 214)  routing T_17_13.sp4_h_l_10 <X> T_17_13.lc_trk_g1_7
 (24 6)  (898 214)  (898 214)  routing T_17_13.sp4_h_l_10 <X> T_17_13.lc_trk_g1_7
 (31 6)  (905 214)  (905 214)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (911 214)  (911 214)  LC_3 Logic Functioning bit
 (39 6)  (913 214)  (913 214)  LC_3 Logic Functioning bit
 (41 6)  (915 214)  (915 214)  LC_3 Logic Functioning bit
 (43 6)  (917 214)  (917 214)  LC_3 Logic Functioning bit
 (45 6)  (919 214)  (919 214)  LC_3 Logic Functioning bit
 (46 6)  (920 214)  (920 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (925 214)  (925 214)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (889 215)  (889 215)  routing T_17_13.sp4_h_l_1 <X> T_17_13.lc_trk_g1_4
 (16 7)  (890 215)  (890 215)  routing T_17_13.sp4_h_l_1 <X> T_17_13.lc_trk_g1_4
 (17 7)  (891 215)  (891 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (895 215)  (895 215)  routing T_17_13.sp4_h_l_10 <X> T_17_13.lc_trk_g1_7
 (28 7)  (902 215)  (902 215)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 215)  (903 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 215)  (905 215)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 215)  (910 215)  LC_3 Logic Functioning bit
 (38 7)  (912 215)  (912 215)  LC_3 Logic Functioning bit
 (40 7)  (914 215)  (914 215)  LC_3 Logic Functioning bit
 (42 7)  (916 215)  (916 215)  LC_3 Logic Functioning bit
 (14 8)  (888 216)  (888 216)  routing T_17_13.sp4_h_r_40 <X> T_17_13.lc_trk_g2_0
 (15 8)  (889 216)  (889 216)  routing T_17_13.tnl_op_1 <X> T_17_13.lc_trk_g2_1
 (17 8)  (891 216)  (891 216)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (896 216)  (896 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (897 216)  (897 216)  routing T_17_13.sp4_h_r_27 <X> T_17_13.lc_trk_g2_3
 (24 8)  (898 216)  (898 216)  routing T_17_13.sp4_h_r_27 <X> T_17_13.lc_trk_g2_3
 (25 8)  (899 216)  (899 216)  routing T_17_13.sp4_h_r_42 <X> T_17_13.lc_trk_g2_2
 (26 8)  (900 216)  (900 216)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 216)  (904 216)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 216)  (907 216)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 216)  (908 216)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 216)  (910 216)  LC_4 Logic Functioning bit
 (37 8)  (911 216)  (911 216)  LC_4 Logic Functioning bit
 (38 8)  (912 216)  (912 216)  LC_4 Logic Functioning bit
 (39 8)  (913 216)  (913 216)  LC_4 Logic Functioning bit
 (41 8)  (915 216)  (915 216)  LC_4 Logic Functioning bit
 (42 8)  (916 216)  (916 216)  LC_4 Logic Functioning bit
 (43 8)  (917 216)  (917 216)  LC_4 Logic Functioning bit
 (14 9)  (888 217)  (888 217)  routing T_17_13.sp4_h_r_40 <X> T_17_13.lc_trk_g2_0
 (15 9)  (889 217)  (889 217)  routing T_17_13.sp4_h_r_40 <X> T_17_13.lc_trk_g2_0
 (16 9)  (890 217)  (890 217)  routing T_17_13.sp4_h_r_40 <X> T_17_13.lc_trk_g2_0
 (17 9)  (891 217)  (891 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (892 217)  (892 217)  routing T_17_13.tnl_op_1 <X> T_17_13.lc_trk_g2_1
 (21 9)  (895 217)  (895 217)  routing T_17_13.sp4_h_r_27 <X> T_17_13.lc_trk_g2_3
 (22 9)  (896 217)  (896 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 217)  (897 217)  routing T_17_13.sp4_h_r_42 <X> T_17_13.lc_trk_g2_2
 (24 9)  (898 217)  (898 217)  routing T_17_13.sp4_h_r_42 <X> T_17_13.lc_trk_g2_2
 (25 9)  (899 217)  (899 217)  routing T_17_13.sp4_h_r_42 <X> T_17_13.lc_trk_g2_2
 (26 9)  (900 217)  (900 217)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 217)  (901 217)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 217)  (904 217)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 217)  (905 217)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 217)  (906 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (907 217)  (907 217)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.input_2_4
 (35 9)  (909 217)  (909 217)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.input_2_4
 (36 9)  (910 217)  (910 217)  LC_4 Logic Functioning bit
 (37 9)  (911 217)  (911 217)  LC_4 Logic Functioning bit
 (38 9)  (912 217)  (912 217)  LC_4 Logic Functioning bit
 (39 9)  (913 217)  (913 217)  LC_4 Logic Functioning bit
 (40 9)  (914 217)  (914 217)  LC_4 Logic Functioning bit
 (41 9)  (915 217)  (915 217)  LC_4 Logic Functioning bit
 (42 9)  (916 217)  (916 217)  LC_4 Logic Functioning bit
 (43 9)  (917 217)  (917 217)  LC_4 Logic Functioning bit
 (3 10)  (877 218)  (877 218)  routing T_17_13.sp12_v_t_22 <X> T_17_13.sp12_h_l_22
 (16 10)  (890 218)  (890 218)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g2_5
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 218)  (892 218)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g2_5
 (28 10)  (902 218)  (902 218)  routing T_17_13.lc_trk_g2_0 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 218)  (905 218)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 218)  (910 218)  LC_5 Logic Functioning bit
 (37 10)  (911 218)  (911 218)  LC_5 Logic Functioning bit
 (38 10)  (912 218)  (912 218)  LC_5 Logic Functioning bit
 (39 10)  (913 218)  (913 218)  LC_5 Logic Functioning bit
 (41 10)  (915 218)  (915 218)  LC_5 Logic Functioning bit
 (42 10)  (916 218)  (916 218)  LC_5 Logic Functioning bit
 (43 10)  (917 218)  (917 218)  LC_5 Logic Functioning bit
 (8 11)  (882 219)  (882 219)  routing T_17_13.sp4_h_l_42 <X> T_17_13.sp4_v_t_42
 (14 11)  (888 219)  (888 219)  routing T_17_13.sp4_r_v_b_36 <X> T_17_13.lc_trk_g2_4
 (17 11)  (891 219)  (891 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (892 219)  (892 219)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g2_5
 (26 11)  (900 219)  (900 219)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 219)  (906 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (907 219)  (907 219)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.input_2_5
 (35 11)  (909 219)  (909 219)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.input_2_5
 (36 11)  (910 219)  (910 219)  LC_5 Logic Functioning bit
 (37 11)  (911 219)  (911 219)  LC_5 Logic Functioning bit
 (38 11)  (912 219)  (912 219)  LC_5 Logic Functioning bit
 (39 11)  (913 219)  (913 219)  LC_5 Logic Functioning bit
 (40 11)  (914 219)  (914 219)  LC_5 Logic Functioning bit
 (41 11)  (915 219)  (915 219)  LC_5 Logic Functioning bit
 (42 11)  (916 219)  (916 219)  LC_5 Logic Functioning bit
 (43 11)  (917 219)  (917 219)  LC_5 Logic Functioning bit
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (895 220)  (895 220)  routing T_17_13.sp4_h_r_35 <X> T_17_13.lc_trk_g3_3
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (897 220)  (897 220)  routing T_17_13.sp4_h_r_35 <X> T_17_13.lc_trk_g3_3
 (24 12)  (898 220)  (898 220)  routing T_17_13.sp4_h_r_35 <X> T_17_13.lc_trk_g3_3
 (25 12)  (899 220)  (899 220)  routing T_17_13.sp4_h_r_34 <X> T_17_13.lc_trk_g3_2
 (18 13)  (892 221)  (892 221)  routing T_17_13.sp4_r_v_b_41 <X> T_17_13.lc_trk_g3_1
 (22 13)  (896 221)  (896 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (897 221)  (897 221)  routing T_17_13.sp4_h_r_34 <X> T_17_13.lc_trk_g3_2
 (24 13)  (898 221)  (898 221)  routing T_17_13.sp4_h_r_34 <X> T_17_13.lc_trk_g3_2
 (8 14)  (882 222)  (882 222)  routing T_17_13.sp4_v_t_41 <X> T_17_13.sp4_h_l_47
 (9 14)  (883 222)  (883 222)  routing T_17_13.sp4_v_t_41 <X> T_17_13.sp4_h_l_47
 (10 14)  (884 222)  (884 222)  routing T_17_13.sp4_v_t_41 <X> T_17_13.sp4_h_l_47
 (14 14)  (888 222)  (888 222)  routing T_17_13.sp4_v_b_36 <X> T_17_13.lc_trk_g3_4
 (14 15)  (888 223)  (888 223)  routing T_17_13.sp4_v_b_36 <X> T_17_13.lc_trk_g3_4
 (16 15)  (890 223)  (890 223)  routing T_17_13.sp4_v_b_36 <X> T_17_13.lc_trk_g3_4
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (896 223)  (896 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 223)  (899 223)  routing T_17_13.sp4_r_v_b_46 <X> T_17_13.lc_trk_g3_6


LogicTile_18_13

 (6 0)  (934 208)  (934 208)  routing T_18_13.sp4_v_t_44 <X> T_18_13.sp4_v_b_0
 (5 1)  (933 209)  (933 209)  routing T_18_13.sp4_v_t_44 <X> T_18_13.sp4_v_b_0
 (3 2)  (931 210)  (931 210)  routing T_18_13.sp12_v_t_23 <X> T_18_13.sp12_h_l_23
 (21 2)  (949 210)  (949 210)  routing T_18_13.bnr_op_7 <X> T_18_13.lc_trk_g0_7
 (22 2)  (950 210)  (950 210)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (21 3)  (949 211)  (949 211)  routing T_18_13.bnr_op_7 <X> T_18_13.lc_trk_g0_7
 (14 8)  (942 216)  (942 216)  routing T_18_13.rgt_op_0 <X> T_18_13.lc_trk_g2_0
 (25 8)  (953 216)  (953 216)  routing T_18_13.rgt_op_2 <X> T_18_13.lc_trk_g2_2
 (15 9)  (943 217)  (943 217)  routing T_18_13.rgt_op_0 <X> T_18_13.lc_trk_g2_0
 (17 9)  (945 217)  (945 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (950 217)  (950 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (952 217)  (952 217)  routing T_18_13.rgt_op_2 <X> T_18_13.lc_trk_g2_2
 (29 12)  (957 220)  (957 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 220)  (958 220)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 220)  (959 220)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 220)  (961 220)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 220)  (962 220)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 220)  (964 220)  LC_6 Logic Functioning bit
 (37 12)  (965 220)  (965 220)  LC_6 Logic Functioning bit
 (38 12)  (966 220)  (966 220)  LC_6 Logic Functioning bit
 (39 12)  (967 220)  (967 220)  LC_6 Logic Functioning bit
 (41 12)  (969 220)  (969 220)  LC_6 Logic Functioning bit
 (42 12)  (970 220)  (970 220)  LC_6 Logic Functioning bit
 (43 12)  (971 220)  (971 220)  LC_6 Logic Functioning bit
 (28 13)  (956 221)  (956 221)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 221)  (958 221)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 221)  (959 221)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 221)  (960 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (961 221)  (961 221)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.input_2_6
 (35 13)  (963 221)  (963 221)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.input_2_6
 (36 13)  (964 221)  (964 221)  LC_6 Logic Functioning bit
 (37 13)  (965 221)  (965 221)  LC_6 Logic Functioning bit
 (38 13)  (966 221)  (966 221)  LC_6 Logic Functioning bit
 (39 13)  (967 221)  (967 221)  LC_6 Logic Functioning bit
 (40 13)  (968 221)  (968 221)  LC_6 Logic Functioning bit
 (41 13)  (969 221)  (969 221)  LC_6 Logic Functioning bit
 (42 13)  (970 221)  (970 221)  LC_6 Logic Functioning bit
 (43 13)  (971 221)  (971 221)  LC_6 Logic Functioning bit
 (22 15)  (950 223)  (950 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_19_13

 (26 0)  (1008 208)  (1008 208)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 208)  (1009 208)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 208)  (1010 208)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 208)  (1018 208)  LC_0 Logic Functioning bit
 (41 0)  (1023 208)  (1023 208)  LC_0 Logic Functioning bit
 (44 0)  (1026 208)  (1026 208)  LC_0 Logic Functioning bit
 (45 0)  (1027 208)  (1027 208)  LC_0 Logic Functioning bit
 (13 1)  (995 209)  (995 209)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_r_2
 (28 1)  (1010 209)  (1010 209)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (39 1)  (1021 209)  (1021 209)  LC_0 Logic Functioning bit
 (42 1)  (1024 209)  (1024 209)  LC_0 Logic Functioning bit
 (45 1)  (1027 209)  (1027 209)  LC_0 Logic Functioning bit
 (49 1)  (1031 209)  (1031 209)  Carry_In_Mux bit 

 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (985 210)  (985 210)  routing T_19_13.sp12_v_t_23 <X> T_19_13.sp12_h_l_23
 (5 2)  (987 210)  (987 210)  routing T_19_13.sp4_v_t_37 <X> T_19_13.sp4_h_l_37
 (26 2)  (1008 210)  (1008 210)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 210)  (1009 210)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 210)  (1010 210)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 210)  (1011 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 210)  (1014 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 210)  (1018 210)  LC_1 Logic Functioning bit
 (41 2)  (1023 210)  (1023 210)  LC_1 Logic Functioning bit
 (44 2)  (1026 210)  (1026 210)  LC_1 Logic Functioning bit
 (45 2)  (1027 210)  (1027 210)  LC_1 Logic Functioning bit
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (6 3)  (988 211)  (988 211)  routing T_19_13.sp4_v_t_37 <X> T_19_13.sp4_h_l_37
 (27 3)  (1009 211)  (1009 211)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 211)  (1010 211)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 211)  (1011 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (39 3)  (1021 211)  (1021 211)  LC_1 Logic Functioning bit
 (42 3)  (1024 211)  (1024 211)  LC_1 Logic Functioning bit
 (45 3)  (1027 211)  (1027 211)  LC_1 Logic Functioning bit
 (0 4)  (982 212)  (982 212)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 212)  (1003 212)  routing T_19_13.wire_logic_cluster/lc_3/out <X> T_19_13.lc_trk_g1_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 212)  (1007 212)  routing T_19_13.wire_logic_cluster/lc_2/out <X> T_19_13.lc_trk_g1_2
 (26 4)  (1008 212)  (1008 212)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 212)  (1009 212)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 212)  (1011 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 212)  (1014 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 212)  (1018 212)  LC_2 Logic Functioning bit
 (41 4)  (1023 212)  (1023 212)  LC_2 Logic Functioning bit
 (44 4)  (1026 212)  (1026 212)  LC_2 Logic Functioning bit
 (45 4)  (1027 212)  (1027 212)  LC_2 Logic Functioning bit
 (1 5)  (983 213)  (983 213)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (4 5)  (986 213)  (986 213)  routing T_19_13.sp4_h_l_42 <X> T_19_13.sp4_h_r_3
 (6 5)  (988 213)  (988 213)  routing T_19_13.sp4_h_l_42 <X> T_19_13.sp4_h_r_3
 (22 5)  (1004 213)  (1004 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (1010 213)  (1010 213)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 213)  (1011 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 213)  (1012 213)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (39 5)  (1021 213)  (1021 213)  LC_2 Logic Functioning bit
 (42 5)  (1024 213)  (1024 213)  LC_2 Logic Functioning bit
 (45 5)  (1027 213)  (1027 213)  LC_2 Logic Functioning bit
 (8 6)  (990 214)  (990 214)  routing T_19_13.sp4_v_t_41 <X> T_19_13.sp4_h_l_41
 (9 6)  (991 214)  (991 214)  routing T_19_13.sp4_v_t_41 <X> T_19_13.sp4_h_l_41
 (14 6)  (996 214)  (996 214)  routing T_19_13.wire_logic_cluster/lc_4/out <X> T_19_13.lc_trk_g1_4
 (17 6)  (999 214)  (999 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 214)  (1000 214)  routing T_19_13.wire_logic_cluster/lc_5/out <X> T_19_13.lc_trk_g1_5
 (25 6)  (1007 214)  (1007 214)  routing T_19_13.wire_logic_cluster/lc_6/out <X> T_19_13.lc_trk_g1_6
 (26 6)  (1008 214)  (1008 214)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 214)  (1009 214)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 214)  (1011 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 214)  (1018 214)  LC_3 Logic Functioning bit
 (41 6)  (1023 214)  (1023 214)  LC_3 Logic Functioning bit
 (44 6)  (1026 214)  (1026 214)  LC_3 Logic Functioning bit
 (45 6)  (1027 214)  (1027 214)  LC_3 Logic Functioning bit
 (17 7)  (999 215)  (999 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1004 215)  (1004 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (1009 215)  (1009 215)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 215)  (1010 215)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 215)  (1011 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 215)  (1012 215)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (39 7)  (1021 215)  (1021 215)  LC_3 Logic Functioning bit
 (42 7)  (1024 215)  (1024 215)  LC_3 Logic Functioning bit
 (45 7)  (1027 215)  (1027 215)  LC_3 Logic Functioning bit
 (9 8)  (991 216)  (991 216)  routing T_19_13.sp4_h_l_41 <X> T_19_13.sp4_h_r_7
 (10 8)  (992 216)  (992 216)  routing T_19_13.sp4_h_l_41 <X> T_19_13.sp4_h_r_7
 (26 8)  (1008 216)  (1008 216)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 216)  (1009 216)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 216)  (1011 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 216)  (1012 216)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 216)  (1014 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 216)  (1018 216)  LC_4 Logic Functioning bit
 (41 8)  (1023 216)  (1023 216)  LC_4 Logic Functioning bit
 (44 8)  (1026 216)  (1026 216)  LC_4 Logic Functioning bit
 (45 8)  (1027 216)  (1027 216)  LC_4 Logic Functioning bit
 (11 9)  (993 217)  (993 217)  routing T_19_13.sp4_h_l_37 <X> T_19_13.sp4_h_r_8
 (13 9)  (995 217)  (995 217)  routing T_19_13.sp4_h_l_37 <X> T_19_13.sp4_h_r_8
 (22 9)  (1004 217)  (1004 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1005 217)  (1005 217)  routing T_19_13.sp4_h_l_15 <X> T_19_13.lc_trk_g2_2
 (24 9)  (1006 217)  (1006 217)  routing T_19_13.sp4_h_l_15 <X> T_19_13.lc_trk_g2_2
 (25 9)  (1007 217)  (1007 217)  routing T_19_13.sp4_h_l_15 <X> T_19_13.lc_trk_g2_2
 (28 9)  (1010 217)  (1010 217)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 217)  (1011 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (39 9)  (1021 217)  (1021 217)  LC_4 Logic Functioning bit
 (42 9)  (1024 217)  (1024 217)  LC_4 Logic Functioning bit
 (45 9)  (1027 217)  (1027 217)  LC_4 Logic Functioning bit
 (3 10)  (985 218)  (985 218)  routing T_19_13.sp12_v_t_22 <X> T_19_13.sp12_h_l_22
 (14 10)  (996 218)  (996 218)  routing T_19_13.bnl_op_4 <X> T_19_13.lc_trk_g2_4
 (26 10)  (1008 218)  (1008 218)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 218)  (1009 218)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 218)  (1011 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 218)  (1012 218)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 218)  (1018 218)  LC_5 Logic Functioning bit
 (41 10)  (1023 218)  (1023 218)  LC_5 Logic Functioning bit
 (44 10)  (1026 218)  (1026 218)  LC_5 Logic Functioning bit
 (45 10)  (1027 218)  (1027 218)  LC_5 Logic Functioning bit
 (14 11)  (996 219)  (996 219)  routing T_19_13.bnl_op_4 <X> T_19_13.lc_trk_g2_4
 (17 11)  (999 219)  (999 219)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (27 11)  (1009 219)  (1009 219)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 219)  (1010 219)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 219)  (1011 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (39 11)  (1021 219)  (1021 219)  LC_5 Logic Functioning bit
 (42 11)  (1024 219)  (1024 219)  LC_5 Logic Functioning bit
 (45 11)  (1027 219)  (1027 219)  LC_5 Logic Functioning bit
 (11 12)  (993 220)  (993 220)  routing T_19_13.sp4_h_l_40 <X> T_19_13.sp4_v_b_11
 (13 12)  (995 220)  (995 220)  routing T_19_13.sp4_h_l_40 <X> T_19_13.sp4_v_b_11
 (14 12)  (996 220)  (996 220)  routing T_19_13.wire_logic_cluster/lc_0/out <X> T_19_13.lc_trk_g3_0
 (17 12)  (999 220)  (999 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 220)  (1000 220)  routing T_19_13.wire_logic_cluster/lc_1/out <X> T_19_13.lc_trk_g3_1
 (26 12)  (1008 220)  (1008 220)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 220)  (1009 220)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 220)  (1011 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 220)  (1012 220)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 220)  (1018 220)  LC_6 Logic Functioning bit
 (41 12)  (1023 220)  (1023 220)  LC_6 Logic Functioning bit
 (44 12)  (1026 220)  (1026 220)  LC_6 Logic Functioning bit
 (45 12)  (1027 220)  (1027 220)  LC_6 Logic Functioning bit
 (12 13)  (994 221)  (994 221)  routing T_19_13.sp4_h_l_40 <X> T_19_13.sp4_v_b_11
 (17 13)  (999 221)  (999 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (28 13)  (1010 221)  (1010 221)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 221)  (1011 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 221)  (1012 221)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (39 13)  (1021 221)  (1021 221)  LC_6 Logic Functioning bit
 (42 13)  (1024 221)  (1024 221)  LC_6 Logic Functioning bit
 (45 13)  (1027 221)  (1027 221)  LC_6 Logic Functioning bit
 (0 14)  (982 222)  (982 222)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (994 222)  (994 222)  routing T_19_13.sp4_v_t_40 <X> T_19_13.sp4_h_l_46
 (14 14)  (996 222)  (996 222)  routing T_19_13.bnl_op_4 <X> T_19_13.lc_trk_g3_4
 (17 14)  (999 222)  (999 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (1003 222)  (1003 222)  routing T_19_13.wire_logic_cluster/lc_7/out <X> T_19_13.lc_trk_g3_7
 (22 14)  (1004 222)  (1004 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (1008 222)  (1008 222)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 222)  (1009 222)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 222)  (1010 222)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 222)  (1011 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 222)  (1012 222)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 222)  (1014 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 222)  (1018 222)  LC_7 Logic Functioning bit
 (41 14)  (1023 222)  (1023 222)  LC_7 Logic Functioning bit
 (44 14)  (1026 222)  (1026 222)  LC_7 Logic Functioning bit
 (45 14)  (1027 222)  (1027 222)  LC_7 Logic Functioning bit
 (0 15)  (982 223)  (982 223)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 223)  (983 223)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (8 15)  (990 223)  (990 223)  routing T_19_13.sp4_h_r_10 <X> T_19_13.sp4_v_t_47
 (9 15)  (991 223)  (991 223)  routing T_19_13.sp4_h_r_10 <X> T_19_13.sp4_v_t_47
 (11 15)  (993 223)  (993 223)  routing T_19_13.sp4_v_t_40 <X> T_19_13.sp4_h_l_46
 (13 15)  (995 223)  (995 223)  routing T_19_13.sp4_v_t_40 <X> T_19_13.sp4_h_l_46
 (14 15)  (996 223)  (996 223)  routing T_19_13.bnl_op_4 <X> T_19_13.lc_trk_g3_4
 (17 15)  (999 223)  (999 223)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (1009 223)  (1009 223)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 223)  (1010 223)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 223)  (1011 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 223)  (1012 223)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (39 15)  (1021 223)  (1021 223)  LC_7 Logic Functioning bit
 (42 15)  (1024 223)  (1024 223)  LC_7 Logic Functioning bit
 (45 15)  (1027 223)  (1027 223)  LC_7 Logic Functioning bit


LogicTile_20_13

 (15 0)  (1051 208)  (1051 208)  routing T_20_13.sp4_h_r_9 <X> T_20_13.lc_trk_g0_1
 (16 0)  (1052 208)  (1052 208)  routing T_20_13.sp4_h_r_9 <X> T_20_13.lc_trk_g0_1
 (17 0)  (1053 208)  (1053 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1054 208)  (1054 208)  routing T_20_13.sp4_h_r_9 <X> T_20_13.lc_trk_g0_1
 (21 0)  (1057 208)  (1057 208)  routing T_20_13.sp4_h_r_11 <X> T_20_13.lc_trk_g0_3
 (22 0)  (1058 208)  (1058 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1059 208)  (1059 208)  routing T_20_13.sp4_h_r_11 <X> T_20_13.lc_trk_g0_3
 (24 0)  (1060 208)  (1060 208)  routing T_20_13.sp4_h_r_11 <X> T_20_13.lc_trk_g0_3
 (26 0)  (1062 208)  (1062 208)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 208)  (1065 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 208)  (1068 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 208)  (1072 208)  LC_0 Logic Functioning bit
 (37 0)  (1073 208)  (1073 208)  LC_0 Logic Functioning bit
 (38 0)  (1074 208)  (1074 208)  LC_0 Logic Functioning bit
 (39 0)  (1075 208)  (1075 208)  LC_0 Logic Functioning bit
 (41 0)  (1077 208)  (1077 208)  LC_0 Logic Functioning bit
 (43 0)  (1079 208)  (1079 208)  LC_0 Logic Functioning bit
 (45 0)  (1081 208)  (1081 208)  LC_0 Logic Functioning bit
 (46 0)  (1082 208)  (1082 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (1050 209)  (1050 209)  routing T_20_13.sp4_r_v_b_35 <X> T_20_13.lc_trk_g0_0
 (17 1)  (1053 209)  (1053 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (29 1)  (1065 209)  (1065 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 209)  (1067 209)  routing T_20_13.lc_trk_g0_3 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 209)  (1072 209)  LC_0 Logic Functioning bit
 (38 1)  (1074 209)  (1074 209)  LC_0 Logic Functioning bit
 (44 1)  (1080 209)  (1080 209)  LC_0 Logic Functioning bit
 (45 1)  (1081 209)  (1081 209)  LC_0 Logic Functioning bit
 (51 1)  (1087 209)  (1087 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (10 2)  (1046 210)  (1046 210)  routing T_20_13.sp4_v_b_8 <X> T_20_13.sp4_h_l_36
 (14 2)  (1050 210)  (1050 210)  routing T_20_13.bnr_op_4 <X> T_20_13.lc_trk_g0_4
 (27 2)  (1063 210)  (1063 210)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 210)  (1064 210)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 210)  (1065 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 210)  (1066 210)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 210)  (1068 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 210)  (1069 210)  routing T_20_13.lc_trk_g2_0 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 210)  (1072 210)  LC_1 Logic Functioning bit
 (38 2)  (1074 210)  (1074 210)  LC_1 Logic Functioning bit
 (2 3)  (1038 211)  (1038 211)  routing T_20_13.lc_trk_g0_0 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 211)  (1050 211)  routing T_20_13.bnr_op_4 <X> T_20_13.lc_trk_g0_4
 (17 3)  (1053 211)  (1053 211)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (36 3)  (1072 211)  (1072 211)  LC_1 Logic Functioning bit
 (38 3)  (1074 211)  (1074 211)  LC_1 Logic Functioning bit
 (48 3)  (1084 211)  (1084 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (26 4)  (1062 212)  (1062 212)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (35 4)  (1071 212)  (1071 212)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_2
 (36 4)  (1072 212)  (1072 212)  LC_2 Logic Functioning bit
 (43 4)  (1079 212)  (1079 212)  LC_2 Logic Functioning bit
 (46 4)  (1082 212)  (1082 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (1062 213)  (1062 213)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 213)  (1064 213)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 213)  (1065 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 213)  (1068 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1069 213)  (1069 213)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_2
 (34 5)  (1070 213)  (1070 213)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_2
 (37 5)  (1073 213)  (1073 213)  LC_2 Logic Functioning bit
 (42 5)  (1078 213)  (1078 213)  LC_2 Logic Functioning bit
 (10 6)  (1046 214)  (1046 214)  routing T_20_13.sp4_v_b_11 <X> T_20_13.sp4_h_l_41
 (12 6)  (1048 214)  (1048 214)  routing T_20_13.sp4_v_b_5 <X> T_20_13.sp4_h_l_40
 (16 6)  (1052 214)  (1052 214)  routing T_20_13.sp4_v_b_13 <X> T_20_13.lc_trk_g1_5
 (17 6)  (1053 214)  (1053 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1054 214)  (1054 214)  routing T_20_13.sp4_v_b_13 <X> T_20_13.lc_trk_g1_5
 (4 7)  (1040 215)  (1040 215)  routing T_20_13.sp4_h_r_7 <X> T_20_13.sp4_h_l_38
 (6 7)  (1042 215)  (1042 215)  routing T_20_13.sp4_h_r_7 <X> T_20_13.sp4_h_l_38
 (17 7)  (1053 215)  (1053 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (1054 215)  (1054 215)  routing T_20_13.sp4_v_b_13 <X> T_20_13.lc_trk_g1_5
 (15 8)  (1051 216)  (1051 216)  routing T_20_13.rgt_op_1 <X> T_20_13.lc_trk_g2_1
 (17 8)  (1053 216)  (1053 216)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1054 216)  (1054 216)  routing T_20_13.rgt_op_1 <X> T_20_13.lc_trk_g2_1
 (31 8)  (1067 216)  (1067 216)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 216)  (1068 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 216)  (1069 216)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (40 8)  (1076 216)  (1076 216)  LC_4 Logic Functioning bit
 (41 8)  (1077 216)  (1077 216)  LC_4 Logic Functioning bit
 (42 8)  (1078 216)  (1078 216)  LC_4 Logic Functioning bit
 (43 8)  (1079 216)  (1079 216)  LC_4 Logic Functioning bit
 (14 9)  (1050 217)  (1050 217)  routing T_20_13.sp4_r_v_b_32 <X> T_20_13.lc_trk_g2_0
 (17 9)  (1053 217)  (1053 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (31 9)  (1067 217)  (1067 217)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (40 9)  (1076 217)  (1076 217)  LC_4 Logic Functioning bit
 (41 9)  (1077 217)  (1077 217)  LC_4 Logic Functioning bit
 (42 9)  (1078 217)  (1078 217)  LC_4 Logic Functioning bit
 (43 9)  (1079 217)  (1079 217)  LC_4 Logic Functioning bit
 (51 9)  (1087 217)  (1087 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (1088 217)  (1088 217)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (1089 217)  (1089 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (1057 218)  (1057 218)  routing T_20_13.sp4_v_t_26 <X> T_20_13.lc_trk_g2_7
 (22 10)  (1058 218)  (1058 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1059 218)  (1059 218)  routing T_20_13.sp4_v_t_26 <X> T_20_13.lc_trk_g2_7
 (14 11)  (1050 219)  (1050 219)  routing T_20_13.sp4_r_v_b_36 <X> T_20_13.lc_trk_g2_4
 (17 11)  (1053 219)  (1053 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (1057 219)  (1057 219)  routing T_20_13.sp4_v_t_26 <X> T_20_13.lc_trk_g2_7
 (22 11)  (1058 219)  (1058 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1061 219)  (1061 219)  routing T_20_13.sp4_r_v_b_38 <X> T_20_13.lc_trk_g2_6
 (14 12)  (1050 220)  (1050 220)  routing T_20_13.rgt_op_0 <X> T_20_13.lc_trk_g3_0
 (27 12)  (1063 220)  (1063 220)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 220)  (1064 220)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 220)  (1065 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 220)  (1068 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 220)  (1069 220)  routing T_20_13.lc_trk_g2_1 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 220)  (1072 220)  LC_6 Logic Functioning bit
 (38 12)  (1074 220)  (1074 220)  LC_6 Logic Functioning bit
 (53 12)  (1089 220)  (1089 220)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (15 13)  (1051 221)  (1051 221)  routing T_20_13.rgt_op_0 <X> T_20_13.lc_trk_g3_0
 (17 13)  (1053 221)  (1053 221)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (36 13)  (1072 221)  (1072 221)  LC_6 Logic Functioning bit
 (38 13)  (1074 221)  (1074 221)  LC_6 Logic Functioning bit
 (1 14)  (1037 222)  (1037 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (1042 222)  (1042 222)  routing T_20_13.sp4_v_b_6 <X> T_20_13.sp4_v_t_44
 (11 14)  (1047 222)  (1047 222)  routing T_20_13.sp4_h_r_5 <X> T_20_13.sp4_v_t_46
 (13 14)  (1049 222)  (1049 222)  routing T_20_13.sp4_h_r_5 <X> T_20_13.sp4_v_t_46
 (16 14)  (1052 222)  (1052 222)  routing T_20_13.sp4_v_b_37 <X> T_20_13.lc_trk_g3_5
 (17 14)  (1053 222)  (1053 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1054 222)  (1054 222)  routing T_20_13.sp4_v_b_37 <X> T_20_13.lc_trk_g3_5
 (26 14)  (1062 222)  (1062 222)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (31 14)  (1067 222)  (1067 222)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 222)  (1068 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 222)  (1069 222)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 222)  (1072 222)  LC_7 Logic Functioning bit
 (37 14)  (1073 222)  (1073 222)  LC_7 Logic Functioning bit
 (38 14)  (1074 222)  (1074 222)  LC_7 Logic Functioning bit
 (39 14)  (1075 222)  (1075 222)  LC_7 Logic Functioning bit
 (41 14)  (1077 222)  (1077 222)  LC_7 Logic Functioning bit
 (43 14)  (1079 222)  (1079 222)  LC_7 Logic Functioning bit
 (0 15)  (1036 223)  (1036 223)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 223)  (1037 223)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (5 15)  (1041 223)  (1041 223)  routing T_20_13.sp4_v_b_6 <X> T_20_13.sp4_v_t_44
 (12 15)  (1048 223)  (1048 223)  routing T_20_13.sp4_h_r_5 <X> T_20_13.sp4_v_t_46
 (18 15)  (1054 223)  (1054 223)  routing T_20_13.sp4_v_b_37 <X> T_20_13.lc_trk_g3_5
 (27 15)  (1063 223)  (1063 223)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 223)  (1065 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (1072 223)  (1072 223)  LC_7 Logic Functioning bit
 (37 15)  (1073 223)  (1073 223)  LC_7 Logic Functioning bit
 (38 15)  (1074 223)  (1074 223)  LC_7 Logic Functioning bit
 (39 15)  (1075 223)  (1075 223)  LC_7 Logic Functioning bit
 (40 15)  (1076 223)  (1076 223)  LC_7 Logic Functioning bit
 (42 15)  (1078 223)  (1078 223)  LC_7 Logic Functioning bit
 (53 15)  (1089 223)  (1089 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_21_13

 (32 0)  (1122 208)  (1122 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 208)  (1124 208)  routing T_21_13.lc_trk_g1_0 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 208)  (1127 208)  LC_0 Logic Functioning bit
 (39 0)  (1129 208)  (1129 208)  LC_0 Logic Functioning bit
 (41 0)  (1131 208)  (1131 208)  LC_0 Logic Functioning bit
 (43 0)  (1133 208)  (1133 208)  LC_0 Logic Functioning bit
 (45 0)  (1135 208)  (1135 208)  LC_0 Logic Functioning bit
 (46 0)  (1136 208)  (1136 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (6 1)  (1096 209)  (1096 209)  routing T_21_13.sp4_h_l_37 <X> T_21_13.sp4_h_r_0
 (27 1)  (1117 209)  (1117 209)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 209)  (1118 209)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 209)  (1119 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (1126 209)  (1126 209)  LC_0 Logic Functioning bit
 (38 1)  (1128 209)  (1128 209)  LC_0 Logic Functioning bit
 (40 1)  (1130 209)  (1130 209)  LC_0 Logic Functioning bit
 (42 1)  (1132 209)  (1132 209)  LC_0 Logic Functioning bit
 (0 2)  (1090 210)  (1090 210)  routing T_21_13.glb_netwk_3 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (1122 210)  (1122 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 210)  (1123 210)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 210)  (1124 210)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (1130 210)  (1130 210)  LC_1 Logic Functioning bit
 (41 2)  (1131 210)  (1131 210)  LC_1 Logic Functioning bit
 (42 2)  (1132 210)  (1132 210)  LC_1 Logic Functioning bit
 (43 2)  (1133 210)  (1133 210)  LC_1 Logic Functioning bit
 (45 2)  (1135 210)  (1135 210)  LC_1 Logic Functioning bit
 (0 3)  (1090 211)  (1090 211)  routing T_21_13.glb_netwk_3 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (13 3)  (1103 211)  (1103 211)  routing T_21_13.sp4_v_b_9 <X> T_21_13.sp4_h_l_39
 (40 3)  (1130 211)  (1130 211)  LC_1 Logic Functioning bit
 (41 3)  (1131 211)  (1131 211)  LC_1 Logic Functioning bit
 (42 3)  (1132 211)  (1132 211)  LC_1 Logic Functioning bit
 (43 3)  (1133 211)  (1133 211)  LC_1 Logic Functioning bit
 (47 3)  (1137 211)  (1137 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (1104 212)  (1104 212)  routing T_21_13.wire_logic_cluster/lc_0/out <X> T_21_13.lc_trk_g1_0
 (9 5)  (1099 213)  (1099 213)  routing T_21_13.sp4_v_t_45 <X> T_21_13.sp4_v_b_4
 (10 5)  (1100 213)  (1100 213)  routing T_21_13.sp4_v_t_45 <X> T_21_13.sp4_v_b_4
 (13 5)  (1103 213)  (1103 213)  routing T_21_13.sp4_v_t_37 <X> T_21_13.sp4_h_r_5
 (17 5)  (1107 213)  (1107 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (5 8)  (1095 216)  (1095 216)  routing T_21_13.sp4_v_t_43 <X> T_21_13.sp4_h_r_6
 (11 8)  (1101 216)  (1101 216)  routing T_21_13.sp4_h_r_3 <X> T_21_13.sp4_v_b_8
 (8 9)  (1098 217)  (1098 217)  routing T_21_13.sp4_v_t_41 <X> T_21_13.sp4_v_b_7
 (10 9)  (1100 217)  (1100 217)  routing T_21_13.sp4_v_t_41 <X> T_21_13.sp4_v_b_7
 (8 11)  (1098 219)  (1098 219)  routing T_21_13.sp4_h_r_1 <X> T_21_13.sp4_v_t_42
 (9 11)  (1099 219)  (1099 219)  routing T_21_13.sp4_h_r_1 <X> T_21_13.sp4_v_t_42
 (10 11)  (1100 219)  (1100 219)  routing T_21_13.sp4_h_r_1 <X> T_21_13.sp4_v_t_42
 (17 12)  (1107 220)  (1107 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 220)  (1108 220)  routing T_21_13.wire_logic_cluster/lc_1/out <X> T_21_13.lc_trk_g3_1
 (0 14)  (1090 222)  (1090 222)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 222)  (1091 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (1106 222)  (1106 222)  routing T_21_13.sp4_v_t_16 <X> T_21_13.lc_trk_g3_5
 (17 14)  (1107 222)  (1107 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1108 222)  (1108 222)  routing T_21_13.sp4_v_t_16 <X> T_21_13.lc_trk_g3_5
 (0 15)  (1090 223)  (1090 223)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 223)  (1091 223)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/s_r


LogicTile_22_13

 (14 0)  (1158 208)  (1158 208)  routing T_22_13.sp4_h_r_8 <X> T_22_13.lc_trk_g0_0
 (15 0)  (1159 208)  (1159 208)  routing T_22_13.sp4_h_r_9 <X> T_22_13.lc_trk_g0_1
 (16 0)  (1160 208)  (1160 208)  routing T_22_13.sp4_h_r_9 <X> T_22_13.lc_trk_g0_1
 (17 0)  (1161 208)  (1161 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1162 208)  (1162 208)  routing T_22_13.sp4_h_r_9 <X> T_22_13.lc_trk_g0_1
 (29 0)  (1173 208)  (1173 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 208)  (1174 208)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 208)  (1176 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 208)  (1178 208)  routing T_22_13.lc_trk_g1_0 <X> T_22_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 208)  (1180 208)  LC_0 Logic Functioning bit
 (38 0)  (1182 208)  (1182 208)  LC_0 Logic Functioning bit
 (45 0)  (1189 208)  (1189 208)  LC_0 Logic Functioning bit
 (15 1)  (1159 209)  (1159 209)  routing T_22_13.sp4_h_r_8 <X> T_22_13.lc_trk_g0_0
 (16 1)  (1160 209)  (1160 209)  routing T_22_13.sp4_h_r_8 <X> T_22_13.lc_trk_g0_0
 (17 1)  (1161 209)  (1161 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (29 1)  (1173 209)  (1173 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 209)  (1174 209)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_0/in_1
 (36 1)  (1180 209)  (1180 209)  LC_0 Logic Functioning bit
 (37 1)  (1181 209)  (1181 209)  LC_0 Logic Functioning bit
 (38 1)  (1182 209)  (1182 209)  LC_0 Logic Functioning bit
 (39 1)  (1183 209)  (1183 209)  LC_0 Logic Functioning bit
 (40 1)  (1184 209)  (1184 209)  LC_0 Logic Functioning bit
 (42 1)  (1186 209)  (1186 209)  LC_0 Logic Functioning bit
 (53 1)  (1197 209)  (1197 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1144 210)  (1144 210)  routing T_22_13.glb_netwk_6 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 210)  (1145 210)  routing T_22_13.glb_netwk_6 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 210)  (1146 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1166 210)  (1166 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1168 210)  (1168 210)  routing T_22_13.top_op_7 <X> T_22_13.lc_trk_g0_7
 (26 2)  (1170 210)  (1170 210)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_1/in_0
 (31 2)  (1175 210)  (1175 210)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 210)  (1176 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 210)  (1178 210)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 210)  (1180 210)  LC_1 Logic Functioning bit
 (37 2)  (1181 210)  (1181 210)  LC_1 Logic Functioning bit
 (39 2)  (1183 210)  (1183 210)  LC_1 Logic Functioning bit
 (43 2)  (1187 210)  (1187 210)  LC_1 Logic Functioning bit
 (45 2)  (1189 210)  (1189 210)  LC_1 Logic Functioning bit
 (8 3)  (1152 211)  (1152 211)  routing T_22_13.sp4_v_b_10 <X> T_22_13.sp4_v_t_36
 (10 3)  (1154 211)  (1154 211)  routing T_22_13.sp4_v_b_10 <X> T_22_13.sp4_v_t_36
 (21 3)  (1165 211)  (1165 211)  routing T_22_13.top_op_7 <X> T_22_13.lc_trk_g0_7
 (26 3)  (1170 211)  (1170 211)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 211)  (1173 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 211)  (1175 211)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 211)  (1176 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1177 211)  (1177 211)  routing T_22_13.lc_trk_g2_3 <X> T_22_13.input_2_1
 (35 3)  (1179 211)  (1179 211)  routing T_22_13.lc_trk_g2_3 <X> T_22_13.input_2_1
 (36 3)  (1180 211)  (1180 211)  LC_1 Logic Functioning bit
 (37 3)  (1181 211)  (1181 211)  LC_1 Logic Functioning bit
 (38 3)  (1182 211)  (1182 211)  LC_1 Logic Functioning bit
 (42 3)  (1186 211)  (1186 211)  LC_1 Logic Functioning bit
 (48 3)  (1192 211)  (1192 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (1145 212)  (1145 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1158 212)  (1158 212)  routing T_22_13.sp4_h_l_5 <X> T_22_13.lc_trk_g1_0
 (15 4)  (1159 212)  (1159 212)  routing T_22_13.sp4_h_l_4 <X> T_22_13.lc_trk_g1_1
 (16 4)  (1160 212)  (1160 212)  routing T_22_13.sp4_h_l_4 <X> T_22_13.lc_trk_g1_1
 (17 4)  (1161 212)  (1161 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1162 212)  (1162 212)  routing T_22_13.sp4_h_l_4 <X> T_22_13.lc_trk_g1_1
 (21 4)  (1165 212)  (1165 212)  routing T_22_13.sp4_h_r_19 <X> T_22_13.lc_trk_g1_3
 (22 4)  (1166 212)  (1166 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1167 212)  (1167 212)  routing T_22_13.sp4_h_r_19 <X> T_22_13.lc_trk_g1_3
 (24 4)  (1168 212)  (1168 212)  routing T_22_13.sp4_h_r_19 <X> T_22_13.lc_trk_g1_3
 (26 4)  (1170 212)  (1170 212)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (1172 212)  (1172 212)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 212)  (1173 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 212)  (1174 212)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 212)  (1175 212)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 212)  (1176 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 212)  (1180 212)  LC_2 Logic Functioning bit
 (38 4)  (1182 212)  (1182 212)  LC_2 Logic Functioning bit
 (41 4)  (1185 212)  (1185 212)  LC_2 Logic Functioning bit
 (43 4)  (1187 212)  (1187 212)  LC_2 Logic Functioning bit
 (45 4)  (1189 212)  (1189 212)  LC_2 Logic Functioning bit
 (52 4)  (1196 212)  (1196 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (1144 213)  (1144 213)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 213)  (1145 213)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_7/cen
 (14 5)  (1158 213)  (1158 213)  routing T_22_13.sp4_h_l_5 <X> T_22_13.lc_trk_g1_0
 (15 5)  (1159 213)  (1159 213)  routing T_22_13.sp4_h_l_5 <X> T_22_13.lc_trk_g1_0
 (16 5)  (1160 213)  (1160 213)  routing T_22_13.sp4_h_l_5 <X> T_22_13.lc_trk_g1_0
 (17 5)  (1161 213)  (1161 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (1162 213)  (1162 213)  routing T_22_13.sp4_h_l_4 <X> T_22_13.lc_trk_g1_1
 (21 5)  (1165 213)  (1165 213)  routing T_22_13.sp4_h_r_19 <X> T_22_13.lc_trk_g1_3
 (26 5)  (1170 213)  (1170 213)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 213)  (1171 213)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 213)  (1172 213)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 213)  (1173 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 213)  (1174 213)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 213)  (1175 213)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (1181 213)  (1181 213)  LC_2 Logic Functioning bit
 (39 5)  (1183 213)  (1183 213)  LC_2 Logic Functioning bit
 (41 5)  (1185 213)  (1185 213)  LC_2 Logic Functioning bit
 (43 5)  (1187 213)  (1187 213)  LC_2 Logic Functioning bit
 (22 6)  (1166 214)  (1166 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (1170 214)  (1170 214)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (1171 214)  (1171 214)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 214)  (1172 214)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 214)  (1173 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 214)  (1175 214)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 214)  (1176 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 214)  (1177 214)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 214)  (1180 214)  LC_3 Logic Functioning bit
 (37 6)  (1181 214)  (1181 214)  LC_3 Logic Functioning bit
 (38 6)  (1182 214)  (1182 214)  LC_3 Logic Functioning bit
 (39 6)  (1183 214)  (1183 214)  LC_3 Logic Functioning bit
 (41 6)  (1185 214)  (1185 214)  LC_3 Logic Functioning bit
 (43 6)  (1187 214)  (1187 214)  LC_3 Logic Functioning bit
 (45 6)  (1189 214)  (1189 214)  LC_3 Logic Functioning bit
 (52 6)  (1196 214)  (1196 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (1165 215)  (1165 215)  routing T_22_13.sp4_r_v_b_31 <X> T_22_13.lc_trk_g1_7
 (26 7)  (1170 215)  (1170 215)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 215)  (1173 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 215)  (1174 215)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 215)  (1175 215)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 215)  (1180 215)  LC_3 Logic Functioning bit
 (38 7)  (1182 215)  (1182 215)  LC_3 Logic Functioning bit
 (21 8)  (1165 216)  (1165 216)  routing T_22_13.sp4_v_t_22 <X> T_22_13.lc_trk_g2_3
 (22 8)  (1166 216)  (1166 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1167 216)  (1167 216)  routing T_22_13.sp4_v_t_22 <X> T_22_13.lc_trk_g2_3
 (25 8)  (1169 216)  (1169 216)  routing T_22_13.sp4_h_r_42 <X> T_22_13.lc_trk_g2_2
 (27 8)  (1171 216)  (1171 216)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 216)  (1172 216)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 216)  (1173 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 216)  (1175 216)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 216)  (1176 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 216)  (1180 216)  LC_4 Logic Functioning bit
 (38 8)  (1182 216)  (1182 216)  LC_4 Logic Functioning bit
 (41 8)  (1185 216)  (1185 216)  LC_4 Logic Functioning bit
 (43 8)  (1187 216)  (1187 216)  LC_4 Logic Functioning bit
 (45 8)  (1189 216)  (1189 216)  LC_4 Logic Functioning bit
 (51 8)  (1195 216)  (1195 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (1158 217)  (1158 217)  routing T_22_13.sp4_r_v_b_32 <X> T_22_13.lc_trk_g2_0
 (17 9)  (1161 217)  (1161 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (1165 217)  (1165 217)  routing T_22_13.sp4_v_t_22 <X> T_22_13.lc_trk_g2_3
 (22 9)  (1166 217)  (1166 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1167 217)  (1167 217)  routing T_22_13.sp4_h_r_42 <X> T_22_13.lc_trk_g2_2
 (24 9)  (1168 217)  (1168 217)  routing T_22_13.sp4_h_r_42 <X> T_22_13.lc_trk_g2_2
 (25 9)  (1169 217)  (1169 217)  routing T_22_13.sp4_h_r_42 <X> T_22_13.lc_trk_g2_2
 (28 9)  (1172 217)  (1172 217)  routing T_22_13.lc_trk_g2_0 <X> T_22_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 217)  (1173 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 217)  (1174 217)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 217)  (1175 217)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (1181 217)  (1181 217)  LC_4 Logic Functioning bit
 (39 9)  (1183 217)  (1183 217)  LC_4 Logic Functioning bit
 (41 9)  (1185 217)  (1185 217)  LC_4 Logic Functioning bit
 (43 9)  (1187 217)  (1187 217)  LC_4 Logic Functioning bit
 (14 10)  (1158 218)  (1158 218)  routing T_22_13.sp4_h_r_44 <X> T_22_13.lc_trk_g2_4
 (22 10)  (1166 218)  (1166 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1167 218)  (1167 218)  routing T_22_13.sp12_v_b_23 <X> T_22_13.lc_trk_g2_7
 (25 10)  (1169 218)  (1169 218)  routing T_22_13.sp4_h_r_38 <X> T_22_13.lc_trk_g2_6
 (26 10)  (1170 218)  (1170 218)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 218)  (1171 218)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 218)  (1172 218)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 218)  (1173 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 218)  (1174 218)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 218)  (1176 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 218)  (1178 218)  routing T_22_13.lc_trk_g1_1 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 218)  (1180 218)  LC_5 Logic Functioning bit
 (37 10)  (1181 218)  (1181 218)  LC_5 Logic Functioning bit
 (38 10)  (1182 218)  (1182 218)  LC_5 Logic Functioning bit
 (39 10)  (1183 218)  (1183 218)  LC_5 Logic Functioning bit
 (41 10)  (1185 218)  (1185 218)  LC_5 Logic Functioning bit
 (43 10)  (1187 218)  (1187 218)  LC_5 Logic Functioning bit
 (45 10)  (1189 218)  (1189 218)  LC_5 Logic Functioning bit
 (51 10)  (1195 218)  (1195 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (1158 219)  (1158 219)  routing T_22_13.sp4_h_r_44 <X> T_22_13.lc_trk_g2_4
 (15 11)  (1159 219)  (1159 219)  routing T_22_13.sp4_h_r_44 <X> T_22_13.lc_trk_g2_4
 (16 11)  (1160 219)  (1160 219)  routing T_22_13.sp4_h_r_44 <X> T_22_13.lc_trk_g2_4
 (17 11)  (1161 219)  (1161 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (1165 219)  (1165 219)  routing T_22_13.sp12_v_b_23 <X> T_22_13.lc_trk_g2_7
 (22 11)  (1166 219)  (1166 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1167 219)  (1167 219)  routing T_22_13.sp4_h_r_38 <X> T_22_13.lc_trk_g2_6
 (24 11)  (1168 219)  (1168 219)  routing T_22_13.sp4_h_r_38 <X> T_22_13.lc_trk_g2_6
 (26 11)  (1170 219)  (1170 219)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 219)  (1173 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (1180 219)  (1180 219)  LC_5 Logic Functioning bit
 (38 11)  (1182 219)  (1182 219)  LC_5 Logic Functioning bit
 (3 12)  (1147 220)  (1147 220)  routing T_22_13.sp12_v_t_22 <X> T_22_13.sp12_h_r_1
 (11 12)  (1155 220)  (1155 220)  routing T_22_13.sp4_v_t_45 <X> T_22_13.sp4_v_b_11
 (17 12)  (1161 220)  (1161 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (1165 220)  (1165 220)  routing T_22_13.sp4_v_t_14 <X> T_22_13.lc_trk_g3_3
 (22 12)  (1166 220)  (1166 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1167 220)  (1167 220)  routing T_22_13.sp4_v_t_14 <X> T_22_13.lc_trk_g3_3
 (27 12)  (1171 220)  (1171 220)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 220)  (1172 220)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 220)  (1173 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 220)  (1174 220)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 220)  (1175 220)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 220)  (1176 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 220)  (1180 220)  LC_6 Logic Functioning bit
 (38 12)  (1182 220)  (1182 220)  LC_6 Logic Functioning bit
 (41 12)  (1185 220)  (1185 220)  LC_6 Logic Functioning bit
 (43 12)  (1187 220)  (1187 220)  LC_6 Logic Functioning bit
 (45 12)  (1189 220)  (1189 220)  LC_6 Logic Functioning bit
 (12 13)  (1156 221)  (1156 221)  routing T_22_13.sp4_v_t_45 <X> T_22_13.sp4_v_b_11
 (18 13)  (1162 221)  (1162 221)  routing T_22_13.sp4_r_v_b_41 <X> T_22_13.lc_trk_g3_1
 (22 13)  (1166 221)  (1166 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (1171 221)  (1171 221)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 221)  (1172 221)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 221)  (1173 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 221)  (1175 221)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 221)  (1180 221)  LC_6 Logic Functioning bit
 (38 13)  (1182 221)  (1182 221)  LC_6 Logic Functioning bit
 (40 13)  (1184 221)  (1184 221)  LC_6 Logic Functioning bit
 (42 13)  (1186 221)  (1186 221)  LC_6 Logic Functioning bit
 (46 13)  (1190 221)  (1190 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (1144 222)  (1144 222)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 222)  (1145 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1158 222)  (1158 222)  routing T_22_13.sp4_v_t_17 <X> T_22_13.lc_trk_g3_4
 (15 14)  (1159 222)  (1159 222)  routing T_22_13.sp4_h_r_45 <X> T_22_13.lc_trk_g3_5
 (16 14)  (1160 222)  (1160 222)  routing T_22_13.sp4_h_r_45 <X> T_22_13.lc_trk_g3_5
 (17 14)  (1161 222)  (1161 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1162 222)  (1162 222)  routing T_22_13.sp4_h_r_45 <X> T_22_13.lc_trk_g3_5
 (21 14)  (1165 222)  (1165 222)  routing T_22_13.sp4_h_r_39 <X> T_22_13.lc_trk_g3_7
 (22 14)  (1166 222)  (1166 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1167 222)  (1167 222)  routing T_22_13.sp4_h_r_39 <X> T_22_13.lc_trk_g3_7
 (24 14)  (1168 222)  (1168 222)  routing T_22_13.sp4_h_r_39 <X> T_22_13.lc_trk_g3_7
 (26 14)  (1170 222)  (1170 222)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (32 14)  (1176 222)  (1176 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 222)  (1177 222)  routing T_22_13.lc_trk_g2_2 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 222)  (1180 222)  LC_7 Logic Functioning bit
 (37 14)  (1181 222)  (1181 222)  LC_7 Logic Functioning bit
 (38 14)  (1182 222)  (1182 222)  LC_7 Logic Functioning bit
 (42 14)  (1186 222)  (1186 222)  LC_7 Logic Functioning bit
 (45 14)  (1189 222)  (1189 222)  LC_7 Logic Functioning bit
 (51 14)  (1195 222)  (1195 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (1145 223)  (1145 223)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_7/s_r
 (16 15)  (1160 223)  (1160 223)  routing T_22_13.sp4_v_t_17 <X> T_22_13.lc_trk_g3_4
 (17 15)  (1161 223)  (1161 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (1162 223)  (1162 223)  routing T_22_13.sp4_h_r_45 <X> T_22_13.lc_trk_g3_5
 (19 15)  (1163 223)  (1163 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (26 15)  (1170 223)  (1170 223)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 223)  (1173 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 223)  (1175 223)  routing T_22_13.lc_trk_g2_2 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 223)  (1176 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (1180 223)  (1180 223)  LC_7 Logic Functioning bit
 (37 15)  (1181 223)  (1181 223)  LC_7 Logic Functioning bit
 (39 15)  (1183 223)  (1183 223)  LC_7 Logic Functioning bit
 (43 15)  (1187 223)  (1187 223)  LC_7 Logic Functioning bit


LogicTile_23_13

 (0 0)  (1198 208)  (1198 208)  Negative Clock bit

 (25 0)  (1223 208)  (1223 208)  routing T_23_13.wire_logic_cluster/lc_2/out <X> T_23_13.lc_trk_g0_2
 (27 0)  (1225 208)  (1225 208)  routing T_23_13.lc_trk_g3_0 <X> T_23_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 208)  (1226 208)  routing T_23_13.lc_trk_g3_0 <X> T_23_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 208)  (1227 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 208)  (1230 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 208)  (1234 208)  LC_0 Logic Functioning bit
 (39 0)  (1237 208)  (1237 208)  LC_0 Logic Functioning bit
 (41 0)  (1239 208)  (1239 208)  LC_0 Logic Functioning bit
 (42 0)  (1240 208)  (1240 208)  LC_0 Logic Functioning bit
 (44 0)  (1242 208)  (1242 208)  LC_0 Logic Functioning bit
 (45 0)  (1243 208)  (1243 208)  LC_0 Logic Functioning bit
 (22 1)  (1220 209)  (1220 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (1234 209)  (1234 209)  LC_0 Logic Functioning bit
 (39 1)  (1237 209)  (1237 209)  LC_0 Logic Functioning bit
 (41 1)  (1239 209)  (1239 209)  LC_0 Logic Functioning bit
 (42 1)  (1240 209)  (1240 209)  LC_0 Logic Functioning bit
 (50 1)  (1248 209)  (1248 209)  Carry_In_Mux bit 

 (0 2)  (1198 210)  (1198 210)  routing T_23_13.glb_netwk_3 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 210)  (1200 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1225 210)  (1225 210)  routing T_23_13.lc_trk_g3_1 <X> T_23_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 210)  (1226 210)  routing T_23_13.lc_trk_g3_1 <X> T_23_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 210)  (1227 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 210)  (1230 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 210)  (1234 210)  LC_1 Logic Functioning bit
 (39 2)  (1237 210)  (1237 210)  LC_1 Logic Functioning bit
 (41 2)  (1239 210)  (1239 210)  LC_1 Logic Functioning bit
 (42 2)  (1240 210)  (1240 210)  LC_1 Logic Functioning bit
 (44 2)  (1242 210)  (1242 210)  LC_1 Logic Functioning bit
 (45 2)  (1243 210)  (1243 210)  LC_1 Logic Functioning bit
 (0 3)  (1198 211)  (1198 211)  routing T_23_13.glb_netwk_3 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (8 3)  (1206 211)  (1206 211)  routing T_23_13.sp4_v_b_10 <X> T_23_13.sp4_v_t_36
 (10 3)  (1208 211)  (1208 211)  routing T_23_13.sp4_v_b_10 <X> T_23_13.sp4_v_t_36
 (14 3)  (1212 211)  (1212 211)  routing T_23_13.sp4_h_r_4 <X> T_23_13.lc_trk_g0_4
 (15 3)  (1213 211)  (1213 211)  routing T_23_13.sp4_h_r_4 <X> T_23_13.lc_trk_g0_4
 (16 3)  (1214 211)  (1214 211)  routing T_23_13.sp4_h_r_4 <X> T_23_13.lc_trk_g0_4
 (17 3)  (1215 211)  (1215 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (32 3)  (1230 211)  (1230 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1231 211)  (1231 211)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.input_2_1
 (35 3)  (1233 211)  (1233 211)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.input_2_1
 (36 3)  (1234 211)  (1234 211)  LC_1 Logic Functioning bit
 (39 3)  (1237 211)  (1237 211)  LC_1 Logic Functioning bit
 (41 3)  (1239 211)  (1239 211)  LC_1 Logic Functioning bit
 (42 3)  (1240 211)  (1240 211)  LC_1 Logic Functioning bit
 (0 4)  (1198 212)  (1198 212)  routing T_23_13.lc_trk_g3_3 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 212)  (1199 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1219 212)  (1219 212)  routing T_23_13.wire_logic_cluster/lc_3/out <X> T_23_13.lc_trk_g1_3
 (22 4)  (1220 212)  (1220 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1226 212)  (1226 212)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 212)  (1227 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 212)  (1230 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 212)  (1234 212)  LC_2 Logic Functioning bit
 (39 4)  (1237 212)  (1237 212)  LC_2 Logic Functioning bit
 (41 4)  (1239 212)  (1239 212)  LC_2 Logic Functioning bit
 (42 4)  (1240 212)  (1240 212)  LC_2 Logic Functioning bit
 (44 4)  (1242 212)  (1242 212)  LC_2 Logic Functioning bit
 (45 4)  (1243 212)  (1243 212)  LC_2 Logic Functioning bit
 (0 5)  (1198 213)  (1198 213)  routing T_23_13.lc_trk_g3_3 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 213)  (1199 213)  routing T_23_13.lc_trk_g3_3 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (12 5)  (1210 213)  (1210 213)  routing T_23_13.sp4_h_r_5 <X> T_23_13.sp4_v_b_5
 (30 5)  (1228 213)  (1228 213)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (1230 213)  (1230 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1233 213)  (1233 213)  routing T_23_13.lc_trk_g0_2 <X> T_23_13.input_2_2
 (36 5)  (1234 213)  (1234 213)  LC_2 Logic Functioning bit
 (39 5)  (1237 213)  (1237 213)  LC_2 Logic Functioning bit
 (41 5)  (1239 213)  (1239 213)  LC_2 Logic Functioning bit
 (42 5)  (1240 213)  (1240 213)  LC_2 Logic Functioning bit
 (17 6)  (1215 214)  (1215 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1216 214)  (1216 214)  routing T_23_13.wire_logic_cluster/lc_5/out <X> T_23_13.lc_trk_g1_5
 (27 6)  (1225 214)  (1225 214)  routing T_23_13.lc_trk_g1_3 <X> T_23_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 214)  (1227 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 214)  (1230 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 214)  (1234 214)  LC_3 Logic Functioning bit
 (39 6)  (1237 214)  (1237 214)  LC_3 Logic Functioning bit
 (41 6)  (1239 214)  (1239 214)  LC_3 Logic Functioning bit
 (42 6)  (1240 214)  (1240 214)  LC_3 Logic Functioning bit
 (44 6)  (1242 214)  (1242 214)  LC_3 Logic Functioning bit
 (45 6)  (1243 214)  (1243 214)  LC_3 Logic Functioning bit
 (46 6)  (1244 214)  (1244 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (1210 215)  (1210 215)  routing T_23_13.sp4_h_l_40 <X> T_23_13.sp4_v_t_40
 (30 7)  (1228 215)  (1228 215)  routing T_23_13.lc_trk_g1_3 <X> T_23_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (1230 215)  (1230 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1231 215)  (1231 215)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.input_2_3
 (35 7)  (1233 215)  (1233 215)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.input_2_3
 (36 7)  (1234 215)  (1234 215)  LC_3 Logic Functioning bit
 (39 7)  (1237 215)  (1237 215)  LC_3 Logic Functioning bit
 (41 7)  (1239 215)  (1239 215)  LC_3 Logic Functioning bit
 (42 7)  (1240 215)  (1240 215)  LC_3 Logic Functioning bit
 (44 7)  (1242 215)  (1242 215)  LC_3 Logic Functioning bit
 (22 8)  (1220 216)  (1220 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (1226 216)  (1226 216)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 216)  (1227 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 216)  (1230 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 216)  (1233 216)  routing T_23_13.lc_trk_g2_4 <X> T_23_13.input_2_4
 (36 8)  (1234 216)  (1234 216)  LC_4 Logic Functioning bit
 (39 8)  (1237 216)  (1237 216)  LC_4 Logic Functioning bit
 (41 8)  (1239 216)  (1239 216)  LC_4 Logic Functioning bit
 (42 8)  (1240 216)  (1240 216)  LC_4 Logic Functioning bit
 (44 8)  (1242 216)  (1242 216)  LC_4 Logic Functioning bit
 (45 8)  (1243 216)  (1243 216)  LC_4 Logic Functioning bit
 (21 9)  (1219 217)  (1219 217)  routing T_23_13.sp4_r_v_b_35 <X> T_23_13.lc_trk_g2_3
 (30 9)  (1228 217)  (1228 217)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (1230 217)  (1230 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1231 217)  (1231 217)  routing T_23_13.lc_trk_g2_4 <X> T_23_13.input_2_4
 (36 9)  (1234 217)  (1234 217)  LC_4 Logic Functioning bit
 (39 9)  (1237 217)  (1237 217)  LC_4 Logic Functioning bit
 (41 9)  (1239 217)  (1239 217)  LC_4 Logic Functioning bit
 (42 9)  (1240 217)  (1240 217)  LC_4 Logic Functioning bit
 (5 10)  (1203 218)  (1203 218)  routing T_23_13.sp4_h_r_3 <X> T_23_13.sp4_h_l_43
 (14 10)  (1212 218)  (1212 218)  routing T_23_13.wire_logic_cluster/lc_4/out <X> T_23_13.lc_trk_g2_4
 (25 10)  (1223 218)  (1223 218)  routing T_23_13.wire_logic_cluster/lc_6/out <X> T_23_13.lc_trk_g2_6
 (27 10)  (1225 218)  (1225 218)  routing T_23_13.lc_trk_g1_5 <X> T_23_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 218)  (1227 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 218)  (1228 218)  routing T_23_13.lc_trk_g1_5 <X> T_23_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 218)  (1230 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 218)  (1234 218)  LC_5 Logic Functioning bit
 (39 10)  (1237 218)  (1237 218)  LC_5 Logic Functioning bit
 (41 10)  (1239 218)  (1239 218)  LC_5 Logic Functioning bit
 (42 10)  (1240 218)  (1240 218)  LC_5 Logic Functioning bit
 (44 10)  (1242 218)  (1242 218)  LC_5 Logic Functioning bit
 (45 10)  (1243 218)  (1243 218)  LC_5 Logic Functioning bit
 (4 11)  (1202 219)  (1202 219)  routing T_23_13.sp4_h_r_3 <X> T_23_13.sp4_h_l_43
 (17 11)  (1215 219)  (1215 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1220 219)  (1220 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 11)  (1230 219)  (1230 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1231 219)  (1231 219)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.input_2_5
 (35 11)  (1233 219)  (1233 219)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.input_2_5
 (36 11)  (1234 219)  (1234 219)  LC_5 Logic Functioning bit
 (39 11)  (1237 219)  (1237 219)  LC_5 Logic Functioning bit
 (41 11)  (1239 219)  (1239 219)  LC_5 Logic Functioning bit
 (42 11)  (1240 219)  (1240 219)  LC_5 Logic Functioning bit
 (5 12)  (1203 220)  (1203 220)  routing T_23_13.sp4_h_l_43 <X> T_23_13.sp4_h_r_9
 (14 12)  (1212 220)  (1212 220)  routing T_23_13.wire_logic_cluster/lc_0/out <X> T_23_13.lc_trk_g3_0
 (17 12)  (1215 220)  (1215 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 220)  (1216 220)  routing T_23_13.wire_logic_cluster/lc_1/out <X> T_23_13.lc_trk_g3_1
 (21 12)  (1219 220)  (1219 220)  routing T_23_13.sp4_v_t_14 <X> T_23_13.lc_trk_g3_3
 (22 12)  (1220 220)  (1220 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1221 220)  (1221 220)  routing T_23_13.sp4_v_t_14 <X> T_23_13.lc_trk_g3_3
 (28 12)  (1226 220)  (1226 220)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 220)  (1227 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 220)  (1230 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 220)  (1233 220)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.input_2_6
 (36 12)  (1234 220)  (1234 220)  LC_6 Logic Functioning bit
 (39 12)  (1237 220)  (1237 220)  LC_6 Logic Functioning bit
 (41 12)  (1239 220)  (1239 220)  LC_6 Logic Functioning bit
 (42 12)  (1240 220)  (1240 220)  LC_6 Logic Functioning bit
 (44 12)  (1242 220)  (1242 220)  LC_6 Logic Functioning bit
 (45 12)  (1243 220)  (1243 220)  LC_6 Logic Functioning bit
 (4 13)  (1202 221)  (1202 221)  routing T_23_13.sp4_h_l_43 <X> T_23_13.sp4_h_r_9
 (17 13)  (1215 221)  (1215 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1228 221)  (1228 221)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (1230 221)  (1230 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1231 221)  (1231 221)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.input_2_6
 (35 13)  (1233 221)  (1233 221)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.input_2_6
 (36 13)  (1234 221)  (1234 221)  LC_6 Logic Functioning bit
 (39 13)  (1237 221)  (1237 221)  LC_6 Logic Functioning bit
 (41 13)  (1239 221)  (1239 221)  LC_6 Logic Functioning bit
 (42 13)  (1240 221)  (1240 221)  LC_6 Logic Functioning bit
 (1 14)  (1199 222)  (1199 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1219 222)  (1219 222)  routing T_23_13.wire_logic_cluster/lc_7/out <X> T_23_13.lc_trk_g3_7
 (22 14)  (1220 222)  (1220 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1225 222)  (1225 222)  routing T_23_13.lc_trk_g3_7 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 222)  (1226 222)  routing T_23_13.lc_trk_g3_7 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 222)  (1227 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 222)  (1228 222)  routing T_23_13.lc_trk_g3_7 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 222)  (1230 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 222)  (1234 222)  LC_7 Logic Functioning bit
 (39 14)  (1237 222)  (1237 222)  LC_7 Logic Functioning bit
 (41 14)  (1239 222)  (1239 222)  LC_7 Logic Functioning bit
 (42 14)  (1240 222)  (1240 222)  LC_7 Logic Functioning bit
 (44 14)  (1242 222)  (1242 222)  LC_7 Logic Functioning bit
 (45 14)  (1243 222)  (1243 222)  LC_7 Logic Functioning bit
 (1 15)  (1199 223)  (1199 223)  routing T_23_13.lc_trk_g0_4 <X> T_23_13.wire_logic_cluster/lc_7/s_r
 (30 15)  (1228 223)  (1228 223)  routing T_23_13.lc_trk_g3_7 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (1230 223)  (1230 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1231 223)  (1231 223)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.input_2_7
 (35 15)  (1233 223)  (1233 223)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.input_2_7
 (36 15)  (1234 223)  (1234 223)  LC_7 Logic Functioning bit
 (39 15)  (1237 223)  (1237 223)  LC_7 Logic Functioning bit
 (41 15)  (1239 223)  (1239 223)  LC_7 Logic Functioning bit
 (42 15)  (1240 223)  (1240 223)  LC_7 Logic Functioning bit


LogicTile_24_13

 (0 0)  (1252 208)  (1252 208)  Negative Clock bit

 (2 0)  (1254 208)  (1254 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 0)  (1266 208)  (1266 208)  routing T_24_13.sp4_h_r_8 <X> T_24_13.lc_trk_g0_0
 (15 0)  (1267 208)  (1267 208)  routing T_24_13.bot_op_1 <X> T_24_13.lc_trk_g0_1
 (17 0)  (1269 208)  (1269 208)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (1274 208)  (1274 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1276 208)  (1276 208)  routing T_24_13.top_op_3 <X> T_24_13.lc_trk_g0_3
 (25 0)  (1277 208)  (1277 208)  routing T_24_13.sp4_h_r_10 <X> T_24_13.lc_trk_g0_2
 (26 0)  (1278 208)  (1278 208)  routing T_24_13.lc_trk_g0_4 <X> T_24_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (1280 208)  (1280 208)  routing T_24_13.lc_trk_g2_5 <X> T_24_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 208)  (1281 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 208)  (1282 208)  routing T_24_13.lc_trk_g2_5 <X> T_24_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 208)  (1283 208)  routing T_24_13.lc_trk_g2_7 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 208)  (1284 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 208)  (1285 208)  routing T_24_13.lc_trk_g2_7 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 208)  (1287 208)  routing T_24_13.lc_trk_g0_6 <X> T_24_13.input_2_0
 (36 0)  (1288 208)  (1288 208)  LC_0 Logic Functioning bit
 (37 0)  (1289 208)  (1289 208)  LC_0 Logic Functioning bit
 (38 0)  (1290 208)  (1290 208)  LC_0 Logic Functioning bit
 (39 0)  (1291 208)  (1291 208)  LC_0 Logic Functioning bit
 (41 0)  (1293 208)  (1293 208)  LC_0 Logic Functioning bit
 (42 0)  (1294 208)  (1294 208)  LC_0 Logic Functioning bit
 (43 0)  (1295 208)  (1295 208)  LC_0 Logic Functioning bit
 (15 1)  (1267 209)  (1267 209)  routing T_24_13.sp4_h_r_8 <X> T_24_13.lc_trk_g0_0
 (16 1)  (1268 209)  (1268 209)  routing T_24_13.sp4_h_r_8 <X> T_24_13.lc_trk_g0_0
 (17 1)  (1269 209)  (1269 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (1273 209)  (1273 209)  routing T_24_13.top_op_3 <X> T_24_13.lc_trk_g0_3
 (22 1)  (1274 209)  (1274 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1275 209)  (1275 209)  routing T_24_13.sp4_h_r_10 <X> T_24_13.lc_trk_g0_2
 (24 1)  (1276 209)  (1276 209)  routing T_24_13.sp4_h_r_10 <X> T_24_13.lc_trk_g0_2
 (29 1)  (1281 209)  (1281 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 209)  (1283 209)  routing T_24_13.lc_trk_g2_7 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 209)  (1284 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1287 209)  (1287 209)  routing T_24_13.lc_trk_g0_6 <X> T_24_13.input_2_0
 (36 1)  (1288 209)  (1288 209)  LC_0 Logic Functioning bit
 (37 1)  (1289 209)  (1289 209)  LC_0 Logic Functioning bit
 (38 1)  (1290 209)  (1290 209)  LC_0 Logic Functioning bit
 (39 1)  (1291 209)  (1291 209)  LC_0 Logic Functioning bit
 (40 1)  (1292 209)  (1292 209)  LC_0 Logic Functioning bit
 (41 1)  (1293 209)  (1293 209)  LC_0 Logic Functioning bit
 (42 1)  (1294 209)  (1294 209)  LC_0 Logic Functioning bit
 (43 1)  (1295 209)  (1295 209)  LC_0 Logic Functioning bit
 (0 2)  (1252 210)  (1252 210)  routing T_24_13.glb_netwk_3 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 210)  (1254 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (1265 210)  (1265 210)  routing T_24_13.sp4_h_r_2 <X> T_24_13.sp4_v_t_39
 (14 2)  (1266 210)  (1266 210)  routing T_24_13.sp4_h_l_1 <X> T_24_13.lc_trk_g0_4
 (15 2)  (1267 210)  (1267 210)  routing T_24_13.lft_op_5 <X> T_24_13.lc_trk_g0_5
 (17 2)  (1269 210)  (1269 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1270 210)  (1270 210)  routing T_24_13.lft_op_5 <X> T_24_13.lc_trk_g0_5
 (27 2)  (1279 210)  (1279 210)  routing T_24_13.lc_trk_g1_5 <X> T_24_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 210)  (1281 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 210)  (1282 210)  routing T_24_13.lc_trk_g1_5 <X> T_24_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 210)  (1284 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 210)  (1286 210)  routing T_24_13.lc_trk_g1_3 <X> T_24_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 210)  (1288 210)  LC_1 Logic Functioning bit
 (37 2)  (1289 210)  (1289 210)  LC_1 Logic Functioning bit
 (38 2)  (1290 210)  (1290 210)  LC_1 Logic Functioning bit
 (39 2)  (1291 210)  (1291 210)  LC_1 Logic Functioning bit
 (41 2)  (1293 210)  (1293 210)  LC_1 Logic Functioning bit
 (42 2)  (1294 210)  (1294 210)  LC_1 Logic Functioning bit
 (43 2)  (1295 210)  (1295 210)  LC_1 Logic Functioning bit
 (50 2)  (1302 210)  (1302 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1252 211)  (1252 211)  routing T_24_13.glb_netwk_3 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (12 3)  (1264 211)  (1264 211)  routing T_24_13.sp4_h_r_2 <X> T_24_13.sp4_v_t_39
 (15 3)  (1267 211)  (1267 211)  routing T_24_13.sp4_h_l_1 <X> T_24_13.lc_trk_g0_4
 (16 3)  (1268 211)  (1268 211)  routing T_24_13.sp4_h_l_1 <X> T_24_13.lc_trk_g0_4
 (17 3)  (1269 211)  (1269 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (1274 211)  (1274 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1275 211)  (1275 211)  routing T_24_13.sp4_h_r_6 <X> T_24_13.lc_trk_g0_6
 (24 3)  (1276 211)  (1276 211)  routing T_24_13.sp4_h_r_6 <X> T_24_13.lc_trk_g0_6
 (25 3)  (1277 211)  (1277 211)  routing T_24_13.sp4_h_r_6 <X> T_24_13.lc_trk_g0_6
 (26 3)  (1278 211)  (1278 211)  routing T_24_13.lc_trk_g0_3 <X> T_24_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 211)  (1281 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 211)  (1283 211)  routing T_24_13.lc_trk_g1_3 <X> T_24_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (1288 211)  (1288 211)  LC_1 Logic Functioning bit
 (37 3)  (1289 211)  (1289 211)  LC_1 Logic Functioning bit
 (38 3)  (1290 211)  (1290 211)  LC_1 Logic Functioning bit
 (39 3)  (1291 211)  (1291 211)  LC_1 Logic Functioning bit
 (40 3)  (1292 211)  (1292 211)  LC_1 Logic Functioning bit
 (41 3)  (1293 211)  (1293 211)  LC_1 Logic Functioning bit
 (42 3)  (1294 211)  (1294 211)  LC_1 Logic Functioning bit
 (43 3)  (1295 211)  (1295 211)  LC_1 Logic Functioning bit
 (21 4)  (1273 212)  (1273 212)  routing T_24_13.wire_logic_cluster/lc_3/out <X> T_24_13.lc_trk_g1_3
 (22 4)  (1274 212)  (1274 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1281 212)  (1281 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 212)  (1284 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 212)  (1285 212)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 212)  (1286 212)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 212)  (1288 212)  LC_2 Logic Functioning bit
 (37 4)  (1289 212)  (1289 212)  LC_2 Logic Functioning bit
 (38 4)  (1290 212)  (1290 212)  LC_2 Logic Functioning bit
 (40 4)  (1292 212)  (1292 212)  LC_2 Logic Functioning bit
 (41 4)  (1293 212)  (1293 212)  LC_2 Logic Functioning bit
 (42 4)  (1294 212)  (1294 212)  LC_2 Logic Functioning bit
 (43 4)  (1295 212)  (1295 212)  LC_2 Logic Functioning bit
 (45 4)  (1297 212)  (1297 212)  LC_2 Logic Functioning bit
 (50 4)  (1302 212)  (1302 212)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (1256 213)  (1256 213)  routing T_24_13.sp4_v_t_47 <X> T_24_13.sp4_h_r_3
 (14 5)  (1266 213)  (1266 213)  routing T_24_13.sp4_h_r_0 <X> T_24_13.lc_trk_g1_0
 (15 5)  (1267 213)  (1267 213)  routing T_24_13.sp4_h_r_0 <X> T_24_13.lc_trk_g1_0
 (16 5)  (1268 213)  (1268 213)  routing T_24_13.sp4_h_r_0 <X> T_24_13.lc_trk_g1_0
 (17 5)  (1269 213)  (1269 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (27 5)  (1279 213)  (1279 213)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 213)  (1280 213)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 213)  (1281 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 213)  (1283 213)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (1288 213)  (1288 213)  LC_2 Logic Functioning bit
 (40 5)  (1292 213)  (1292 213)  LC_2 Logic Functioning bit
 (41 5)  (1293 213)  (1293 213)  LC_2 Logic Functioning bit
 (42 5)  (1294 213)  (1294 213)  LC_2 Logic Functioning bit
 (43 5)  (1295 213)  (1295 213)  LC_2 Logic Functioning bit
 (11 6)  (1263 214)  (1263 214)  routing T_24_13.sp4_v_b_9 <X> T_24_13.sp4_v_t_40
 (13 6)  (1265 214)  (1265 214)  routing T_24_13.sp4_v_b_9 <X> T_24_13.sp4_v_t_40
 (15 6)  (1267 214)  (1267 214)  routing T_24_13.top_op_5 <X> T_24_13.lc_trk_g1_5
 (17 6)  (1269 214)  (1269 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (1278 214)  (1278 214)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (1281 214)  (1281 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 214)  (1284 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 214)  (1288 214)  LC_3 Logic Functioning bit
 (37 6)  (1289 214)  (1289 214)  LC_3 Logic Functioning bit
 (38 6)  (1290 214)  (1290 214)  LC_3 Logic Functioning bit
 (40 6)  (1292 214)  (1292 214)  LC_3 Logic Functioning bit
 (41 6)  (1293 214)  (1293 214)  LC_3 Logic Functioning bit
 (42 6)  (1294 214)  (1294 214)  LC_3 Logic Functioning bit
 (43 6)  (1295 214)  (1295 214)  LC_3 Logic Functioning bit
 (14 7)  (1266 215)  (1266 215)  routing T_24_13.sp4_h_r_4 <X> T_24_13.lc_trk_g1_4
 (15 7)  (1267 215)  (1267 215)  routing T_24_13.sp4_h_r_4 <X> T_24_13.lc_trk_g1_4
 (16 7)  (1268 215)  (1268 215)  routing T_24_13.sp4_h_r_4 <X> T_24_13.lc_trk_g1_4
 (17 7)  (1269 215)  (1269 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (1270 215)  (1270 215)  routing T_24_13.top_op_5 <X> T_24_13.lc_trk_g1_5
 (27 7)  (1279 215)  (1279 215)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 215)  (1281 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 215)  (1283 215)  routing T_24_13.lc_trk_g0_2 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 215)  (1284 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1286 215)  (1286 215)  routing T_24_13.lc_trk_g1_0 <X> T_24_13.input_2_3
 (36 7)  (1288 215)  (1288 215)  LC_3 Logic Functioning bit
 (37 7)  (1289 215)  (1289 215)  LC_3 Logic Functioning bit
 (38 7)  (1290 215)  (1290 215)  LC_3 Logic Functioning bit
 (39 7)  (1291 215)  (1291 215)  LC_3 Logic Functioning bit
 (40 7)  (1292 215)  (1292 215)  LC_3 Logic Functioning bit
 (41 7)  (1293 215)  (1293 215)  LC_3 Logic Functioning bit
 (42 7)  (1294 215)  (1294 215)  LC_3 Logic Functioning bit
 (43 7)  (1295 215)  (1295 215)  LC_3 Logic Functioning bit
 (25 8)  (1277 216)  (1277 216)  routing T_24_13.wire_logic_cluster/lc_2/out <X> T_24_13.lc_trk_g2_2
 (14 9)  (1266 217)  (1266 217)  routing T_24_13.tnl_op_0 <X> T_24_13.lc_trk_g2_0
 (15 9)  (1267 217)  (1267 217)  routing T_24_13.tnl_op_0 <X> T_24_13.lc_trk_g2_0
 (17 9)  (1269 217)  (1269 217)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (19 9)  (1271 217)  (1271 217)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (1274 217)  (1274 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (8 10)  (1260 218)  (1260 218)  routing T_24_13.sp4_v_t_36 <X> T_24_13.sp4_h_l_42
 (9 10)  (1261 218)  (1261 218)  routing T_24_13.sp4_v_t_36 <X> T_24_13.sp4_h_l_42
 (10 10)  (1262 218)  (1262 218)  routing T_24_13.sp4_v_t_36 <X> T_24_13.sp4_h_l_42
 (15 10)  (1267 218)  (1267 218)  routing T_24_13.sp4_h_l_16 <X> T_24_13.lc_trk_g2_5
 (16 10)  (1268 218)  (1268 218)  routing T_24_13.sp4_h_l_16 <X> T_24_13.lc_trk_g2_5
 (17 10)  (1269 218)  (1269 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (19 10)  (1271 218)  (1271 218)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (1274 218)  (1274 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1275 218)  (1275 218)  routing T_24_13.sp4_h_r_31 <X> T_24_13.lc_trk_g2_7
 (24 10)  (1276 218)  (1276 218)  routing T_24_13.sp4_h_r_31 <X> T_24_13.lc_trk_g2_7
 (26 10)  (1278 218)  (1278 218)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (1279 218)  (1279 218)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 218)  (1280 218)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 218)  (1281 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 218)  (1284 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 218)  (1285 218)  routing T_24_13.lc_trk_g2_0 <X> T_24_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 218)  (1287 218)  routing T_24_13.lc_trk_g0_5 <X> T_24_13.input_2_5
 (36 10)  (1288 218)  (1288 218)  LC_5 Logic Functioning bit
 (37 10)  (1289 218)  (1289 218)  LC_5 Logic Functioning bit
 (38 10)  (1290 218)  (1290 218)  LC_5 Logic Functioning bit
 (39 10)  (1291 218)  (1291 218)  LC_5 Logic Functioning bit
 (41 10)  (1293 218)  (1293 218)  LC_5 Logic Functioning bit
 (42 10)  (1294 218)  (1294 218)  LC_5 Logic Functioning bit
 (43 10)  (1295 218)  (1295 218)  LC_5 Logic Functioning bit
 (18 11)  (1270 219)  (1270 219)  routing T_24_13.sp4_h_l_16 <X> T_24_13.lc_trk_g2_5
 (21 11)  (1273 219)  (1273 219)  routing T_24_13.sp4_h_r_31 <X> T_24_13.lc_trk_g2_7
 (26 11)  (1278 219)  (1278 219)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (1279 219)  (1279 219)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 219)  (1280 219)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 219)  (1281 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 219)  (1282 219)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (1284 219)  (1284 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1288 219)  (1288 219)  LC_5 Logic Functioning bit
 (37 11)  (1289 219)  (1289 219)  LC_5 Logic Functioning bit
 (38 11)  (1290 219)  (1290 219)  LC_5 Logic Functioning bit
 (39 11)  (1291 219)  (1291 219)  LC_5 Logic Functioning bit
 (40 11)  (1292 219)  (1292 219)  LC_5 Logic Functioning bit
 (41 11)  (1293 219)  (1293 219)  LC_5 Logic Functioning bit
 (42 11)  (1294 219)  (1294 219)  LC_5 Logic Functioning bit
 (43 11)  (1295 219)  (1295 219)  LC_5 Logic Functioning bit
 (17 12)  (1269 220)  (1269 220)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1270 220)  (1270 220)  routing T_24_13.bnl_op_1 <X> T_24_13.lc_trk_g3_1
 (21 12)  (1273 220)  (1273 220)  routing T_24_13.sp4_h_r_35 <X> T_24_13.lc_trk_g3_3
 (22 12)  (1274 220)  (1274 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1275 220)  (1275 220)  routing T_24_13.sp4_h_r_35 <X> T_24_13.lc_trk_g3_3
 (24 12)  (1276 220)  (1276 220)  routing T_24_13.sp4_h_r_35 <X> T_24_13.lc_trk_g3_3
 (25 12)  (1277 220)  (1277 220)  routing T_24_13.wire_logic_cluster/lc_2/out <X> T_24_13.lc_trk_g3_2
 (18 13)  (1270 221)  (1270 221)  routing T_24_13.bnl_op_1 <X> T_24_13.lc_trk_g3_1
 (22 13)  (1274 221)  (1274 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (5 14)  (1257 222)  (1257 222)  routing T_24_13.sp4_v_b_9 <X> T_24_13.sp4_h_l_44
 (12 14)  (1264 222)  (1264 222)  routing T_24_13.sp4_v_t_46 <X> T_24_13.sp4_h_l_46
 (25 14)  (1277 222)  (1277 222)  routing T_24_13.sp4_v_b_38 <X> T_24_13.lc_trk_g3_6
 (28 14)  (1280 222)  (1280 222)  routing T_24_13.lc_trk_g2_2 <X> T_24_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 222)  (1281 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 222)  (1284 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 222)  (1285 222)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 222)  (1286 222)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_7/in_3
 (40 14)  (1292 222)  (1292 222)  LC_7 Logic Functioning bit
 (42 14)  (1294 222)  (1294 222)  LC_7 Logic Functioning bit
 (51 14)  (1303 222)  (1303 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (1263 223)  (1263 223)  routing T_24_13.sp4_v_t_46 <X> T_24_13.sp4_h_l_46
 (22 15)  (1274 223)  (1274 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1275 223)  (1275 223)  routing T_24_13.sp4_v_b_38 <X> T_24_13.lc_trk_g3_6
 (25 15)  (1277 223)  (1277 223)  routing T_24_13.sp4_v_b_38 <X> T_24_13.lc_trk_g3_6
 (30 15)  (1282 223)  (1282 223)  routing T_24_13.lc_trk_g2_2 <X> T_24_13.wire_logic_cluster/lc_7/in_1
 (40 15)  (1292 223)  (1292 223)  LC_7 Logic Functioning bit
 (42 15)  (1294 223)  (1294 223)  LC_7 Logic Functioning bit
 (46 15)  (1298 223)  (1298 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_25_13

 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (6 2)  (1312 210)  (1312 210)  routing T_25_13.sp4_v_b_9 <X> T_25_13.sp4_v_t_37
 (5 3)  (1311 211)  (1311 211)  routing T_25_13.sp4_v_b_9 <X> T_25_13.sp4_v_t_37
 (27 4)  (1333 212)  (1333 212)  routing T_25_13.lc_trk_g3_2 <X> T_25_13.wire_bram/ram/WDATA_13
 (28 4)  (1334 212)  (1334 212)  routing T_25_13.lc_trk_g3_2 <X> T_25_13.wire_bram/ram/WDATA_13
 (29 4)  (1335 212)  (1335 212)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_13
 (41 4)  (1347 212)  (1347 212)  Enable bit of Mux _out_links/OutMuxb_2 => wire_bram/ram/RDATA_13 sp4_r_v_b_37
 (30 5)  (1336 213)  (1336 213)  routing T_25_13.lc_trk_g3_2 <X> T_25_13.wire_bram/ram/WDATA_13
 (9 6)  (1315 214)  (1315 214)  routing T_25_13.sp4_v_b_4 <X> T_25_13.sp4_h_l_41
 (25 6)  (1331 214)  (1331 214)  routing T_25_13.sp4_h_l_3 <X> T_25_13.lc_trk_g1_6
 (22 7)  (1328 215)  (1328 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (1329 215)  (1329 215)  routing T_25_13.sp4_h_l_3 <X> T_25_13.lc_trk_g1_6
 (24 7)  (1330 215)  (1330 215)  routing T_25_13.sp4_h_l_3 <X> T_25_13.lc_trk_g1_6
 (4 8)  (1310 216)  (1310 216)  routing T_25_13.sp4_h_l_37 <X> T_25_13.sp4_v_b_6
 (6 8)  (1312 216)  (1312 216)  routing T_25_13.sp4_h_l_37 <X> T_25_13.sp4_v_b_6
 (5 9)  (1311 217)  (1311 217)  routing T_25_13.sp4_h_l_37 <X> T_25_13.sp4_v_b_6
 (27 12)  (1333 220)  (1333 220)  routing T_25_13.lc_trk_g1_6 <X> T_25_13.wire_bram/ram/WDATA_9
 (29 12)  (1335 220)  (1335 220)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_6 wire_bram/ram/WDATA_9
 (30 12)  (1336 220)  (1336 220)  routing T_25_13.lc_trk_g1_6 <X> T_25_13.wire_bram/ram/WDATA_9
 (36 12)  (1342 220)  (1342 220)  Enable bit of Mux _out_links/OutMux8_6 => wire_bram/ram/RDATA_9 sp4_h_r_44
 (22 13)  (1328 221)  (1328 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (1336 221)  (1336 221)  routing T_25_13.lc_trk_g1_6 <X> T_25_13.wire_bram/ram/WDATA_9
 (0 14)  (1306 222)  (1306 222)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 222)  (1323 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 223)  (1306 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE


LogicTile_26_13

 (0 0)  (1348 208)  (1348 208)  Negative Clock bit

 (19 0)  (1367 208)  (1367 208)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (25 0)  (1373 208)  (1373 208)  routing T_26_13.wire_logic_cluster/lc_2/out <X> T_26_13.lc_trk_g0_2
 (27 0)  (1375 208)  (1375 208)  routing T_26_13.lc_trk_g3_0 <X> T_26_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1376 208)  (1376 208)  routing T_26_13.lc_trk_g3_0 <X> T_26_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 208)  (1377 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 208)  (1380 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 208)  (1384 208)  LC_0 Logic Functioning bit
 (39 0)  (1387 208)  (1387 208)  LC_0 Logic Functioning bit
 (41 0)  (1389 208)  (1389 208)  LC_0 Logic Functioning bit
 (42 0)  (1390 208)  (1390 208)  LC_0 Logic Functioning bit
 (44 0)  (1392 208)  (1392 208)  LC_0 Logic Functioning bit
 (45 0)  (1393 208)  (1393 208)  LC_0 Logic Functioning bit
 (22 1)  (1370 209)  (1370 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (1384 209)  (1384 209)  LC_0 Logic Functioning bit
 (39 1)  (1387 209)  (1387 209)  LC_0 Logic Functioning bit
 (41 1)  (1389 209)  (1389 209)  LC_0 Logic Functioning bit
 (42 1)  (1390 209)  (1390 209)  LC_0 Logic Functioning bit
 (47 1)  (1395 209)  (1395 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (50 1)  (1398 209)  (1398 209)  Carry_In_Mux bit 

 (0 2)  (1348 210)  (1348 210)  routing T_26_13.glb_netwk_3 <X> T_26_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 210)  (1350 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1362 210)  (1362 210)  routing T_26_13.wire_logic_cluster/lc_4/out <X> T_26_13.lc_trk_g0_4
 (27 2)  (1375 210)  (1375 210)  routing T_26_13.lc_trk_g3_1 <X> T_26_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1376 210)  (1376 210)  routing T_26_13.lc_trk_g3_1 <X> T_26_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 210)  (1377 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 210)  (1380 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1384 210)  (1384 210)  LC_1 Logic Functioning bit
 (39 2)  (1387 210)  (1387 210)  LC_1 Logic Functioning bit
 (41 2)  (1389 210)  (1389 210)  LC_1 Logic Functioning bit
 (42 2)  (1390 210)  (1390 210)  LC_1 Logic Functioning bit
 (44 2)  (1392 210)  (1392 210)  LC_1 Logic Functioning bit
 (45 2)  (1393 210)  (1393 210)  LC_1 Logic Functioning bit
 (0 3)  (1348 211)  (1348 211)  routing T_26_13.glb_netwk_3 <X> T_26_13.wire_logic_cluster/lc_7/clk
 (17 3)  (1365 211)  (1365 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (32 3)  (1380 211)  (1380 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1381 211)  (1381 211)  routing T_26_13.lc_trk_g2_1 <X> T_26_13.input_2_1
 (36 3)  (1384 211)  (1384 211)  LC_1 Logic Functioning bit
 (39 3)  (1387 211)  (1387 211)  LC_1 Logic Functioning bit
 (41 3)  (1389 211)  (1389 211)  LC_1 Logic Functioning bit
 (42 3)  (1390 211)  (1390 211)  LC_1 Logic Functioning bit
 (47 3)  (1395 211)  (1395 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (1348 212)  (1348 212)  routing T_26_13.lc_trk_g3_3 <X> T_26_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1349 212)  (1349 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1369 212)  (1369 212)  routing T_26_13.wire_logic_cluster/lc_3/out <X> T_26_13.lc_trk_g1_3
 (22 4)  (1370 212)  (1370 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1376 212)  (1376 212)  routing T_26_13.lc_trk_g2_1 <X> T_26_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 212)  (1377 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 212)  (1380 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 212)  (1384 212)  LC_2 Logic Functioning bit
 (39 4)  (1387 212)  (1387 212)  LC_2 Logic Functioning bit
 (41 4)  (1389 212)  (1389 212)  LC_2 Logic Functioning bit
 (42 4)  (1390 212)  (1390 212)  LC_2 Logic Functioning bit
 (44 4)  (1392 212)  (1392 212)  LC_2 Logic Functioning bit
 (45 4)  (1393 212)  (1393 212)  LC_2 Logic Functioning bit
 (0 5)  (1348 213)  (1348 213)  routing T_26_13.lc_trk_g3_3 <X> T_26_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1349 213)  (1349 213)  routing T_26_13.lc_trk_g3_3 <X> T_26_13.wire_logic_cluster/lc_7/cen
 (32 5)  (1380 213)  (1380 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1383 213)  (1383 213)  routing T_26_13.lc_trk_g0_2 <X> T_26_13.input_2_2
 (36 5)  (1384 213)  (1384 213)  LC_2 Logic Functioning bit
 (39 5)  (1387 213)  (1387 213)  LC_2 Logic Functioning bit
 (41 5)  (1389 213)  (1389 213)  LC_2 Logic Functioning bit
 (42 5)  (1390 213)  (1390 213)  LC_2 Logic Functioning bit
 (47 5)  (1395 213)  (1395 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 6)  (1360 214)  (1360 214)  routing T_26_13.sp4_v_t_40 <X> T_26_13.sp4_h_l_40
 (17 6)  (1365 214)  (1365 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1366 214)  (1366 214)  routing T_26_13.wire_logic_cluster/lc_5/out <X> T_26_13.lc_trk_g1_5
 (27 6)  (1375 214)  (1375 214)  routing T_26_13.lc_trk_g1_3 <X> T_26_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 214)  (1377 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 214)  (1380 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 214)  (1384 214)  LC_3 Logic Functioning bit
 (39 6)  (1387 214)  (1387 214)  LC_3 Logic Functioning bit
 (41 6)  (1389 214)  (1389 214)  LC_3 Logic Functioning bit
 (42 6)  (1390 214)  (1390 214)  LC_3 Logic Functioning bit
 (44 6)  (1392 214)  (1392 214)  LC_3 Logic Functioning bit
 (45 6)  (1393 214)  (1393 214)  LC_3 Logic Functioning bit
 (11 7)  (1359 215)  (1359 215)  routing T_26_13.sp4_v_t_40 <X> T_26_13.sp4_h_l_40
 (30 7)  (1378 215)  (1378 215)  routing T_26_13.lc_trk_g1_3 <X> T_26_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (1380 215)  (1380 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1381 215)  (1381 215)  routing T_26_13.lc_trk_g2_1 <X> T_26_13.input_2_3
 (36 7)  (1384 215)  (1384 215)  LC_3 Logic Functioning bit
 (39 7)  (1387 215)  (1387 215)  LC_3 Logic Functioning bit
 (41 7)  (1389 215)  (1389 215)  LC_3 Logic Functioning bit
 (42 7)  (1390 215)  (1390 215)  LC_3 Logic Functioning bit
 (44 7)  (1392 215)  (1392 215)  LC_3 Logic Functioning bit
 (48 7)  (1396 215)  (1396 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (16 8)  (1364 216)  (1364 216)  routing T_26_13.sp4_v_b_33 <X> T_26_13.lc_trk_g2_1
 (17 8)  (1365 216)  (1365 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1366 216)  (1366 216)  routing T_26_13.sp4_v_b_33 <X> T_26_13.lc_trk_g2_1
 (28 8)  (1376 216)  (1376 216)  routing T_26_13.lc_trk_g2_1 <X> T_26_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 216)  (1377 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 216)  (1380 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1383 216)  (1383 216)  routing T_26_13.lc_trk_g0_4 <X> T_26_13.input_2_4
 (36 8)  (1384 216)  (1384 216)  LC_4 Logic Functioning bit
 (39 8)  (1387 216)  (1387 216)  LC_4 Logic Functioning bit
 (41 8)  (1389 216)  (1389 216)  LC_4 Logic Functioning bit
 (42 8)  (1390 216)  (1390 216)  LC_4 Logic Functioning bit
 (44 8)  (1392 216)  (1392 216)  LC_4 Logic Functioning bit
 (45 8)  (1393 216)  (1393 216)  LC_4 Logic Functioning bit
 (46 8)  (1394 216)  (1394 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (1366 217)  (1366 217)  routing T_26_13.sp4_v_b_33 <X> T_26_13.lc_trk_g2_1
 (32 9)  (1380 217)  (1380 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1384 217)  (1384 217)  LC_4 Logic Functioning bit
 (39 9)  (1387 217)  (1387 217)  LC_4 Logic Functioning bit
 (41 9)  (1389 217)  (1389 217)  LC_4 Logic Functioning bit
 (42 9)  (1390 217)  (1390 217)  LC_4 Logic Functioning bit
 (8 10)  (1356 218)  (1356 218)  routing T_26_13.sp4_v_t_36 <X> T_26_13.sp4_h_l_42
 (9 10)  (1357 218)  (1357 218)  routing T_26_13.sp4_v_t_36 <X> T_26_13.sp4_h_l_42
 (10 10)  (1358 218)  (1358 218)  routing T_26_13.sp4_v_t_36 <X> T_26_13.sp4_h_l_42
 (12 10)  (1360 218)  (1360 218)  routing T_26_13.sp4_v_t_45 <X> T_26_13.sp4_h_l_45
 (14 10)  (1362 218)  (1362 218)  routing T_26_13.sp4_h_r_44 <X> T_26_13.lc_trk_g2_4
 (25 10)  (1373 218)  (1373 218)  routing T_26_13.wire_logic_cluster/lc_6/out <X> T_26_13.lc_trk_g2_6
 (27 10)  (1375 218)  (1375 218)  routing T_26_13.lc_trk_g1_5 <X> T_26_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 218)  (1377 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1378 218)  (1378 218)  routing T_26_13.lc_trk_g1_5 <X> T_26_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 218)  (1380 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1384 218)  (1384 218)  LC_5 Logic Functioning bit
 (39 10)  (1387 218)  (1387 218)  LC_5 Logic Functioning bit
 (41 10)  (1389 218)  (1389 218)  LC_5 Logic Functioning bit
 (42 10)  (1390 218)  (1390 218)  LC_5 Logic Functioning bit
 (44 10)  (1392 218)  (1392 218)  LC_5 Logic Functioning bit
 (45 10)  (1393 218)  (1393 218)  LC_5 Logic Functioning bit
 (46 10)  (1394 218)  (1394 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (11 11)  (1359 219)  (1359 219)  routing T_26_13.sp4_v_t_45 <X> T_26_13.sp4_h_l_45
 (14 11)  (1362 219)  (1362 219)  routing T_26_13.sp4_h_r_44 <X> T_26_13.lc_trk_g2_4
 (15 11)  (1363 219)  (1363 219)  routing T_26_13.sp4_h_r_44 <X> T_26_13.lc_trk_g2_4
 (16 11)  (1364 219)  (1364 219)  routing T_26_13.sp4_h_r_44 <X> T_26_13.lc_trk_g2_4
 (17 11)  (1365 219)  (1365 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1370 219)  (1370 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 11)  (1380 219)  (1380 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (1381 219)  (1381 219)  routing T_26_13.lc_trk_g2_1 <X> T_26_13.input_2_5
 (36 11)  (1384 219)  (1384 219)  LC_5 Logic Functioning bit
 (39 11)  (1387 219)  (1387 219)  LC_5 Logic Functioning bit
 (41 11)  (1389 219)  (1389 219)  LC_5 Logic Functioning bit
 (42 11)  (1390 219)  (1390 219)  LC_5 Logic Functioning bit
 (14 12)  (1362 220)  (1362 220)  routing T_26_13.wire_logic_cluster/lc_0/out <X> T_26_13.lc_trk_g3_0
 (17 12)  (1365 220)  (1365 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1366 220)  (1366 220)  routing T_26_13.wire_logic_cluster/lc_1/out <X> T_26_13.lc_trk_g3_1
 (21 12)  (1369 220)  (1369 220)  routing T_26_13.sp4_h_r_43 <X> T_26_13.lc_trk_g3_3
 (22 12)  (1370 220)  (1370 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1371 220)  (1371 220)  routing T_26_13.sp4_h_r_43 <X> T_26_13.lc_trk_g3_3
 (24 12)  (1372 220)  (1372 220)  routing T_26_13.sp4_h_r_43 <X> T_26_13.lc_trk_g3_3
 (28 12)  (1376 220)  (1376 220)  routing T_26_13.lc_trk_g2_1 <X> T_26_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 220)  (1377 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1380 220)  (1380 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1383 220)  (1383 220)  routing T_26_13.lc_trk_g2_6 <X> T_26_13.input_2_6
 (36 12)  (1384 220)  (1384 220)  LC_6 Logic Functioning bit
 (39 12)  (1387 220)  (1387 220)  LC_6 Logic Functioning bit
 (41 12)  (1389 220)  (1389 220)  LC_6 Logic Functioning bit
 (42 12)  (1390 220)  (1390 220)  LC_6 Logic Functioning bit
 (44 12)  (1392 220)  (1392 220)  LC_6 Logic Functioning bit
 (45 12)  (1393 220)  (1393 220)  LC_6 Logic Functioning bit
 (46 12)  (1394 220)  (1394 220)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (17 13)  (1365 221)  (1365 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (1369 221)  (1369 221)  routing T_26_13.sp4_h_r_43 <X> T_26_13.lc_trk_g3_3
 (32 13)  (1380 221)  (1380 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1381 221)  (1381 221)  routing T_26_13.lc_trk_g2_6 <X> T_26_13.input_2_6
 (35 13)  (1383 221)  (1383 221)  routing T_26_13.lc_trk_g2_6 <X> T_26_13.input_2_6
 (36 13)  (1384 221)  (1384 221)  LC_6 Logic Functioning bit
 (39 13)  (1387 221)  (1387 221)  LC_6 Logic Functioning bit
 (41 13)  (1389 221)  (1389 221)  LC_6 Logic Functioning bit
 (42 13)  (1390 221)  (1390 221)  LC_6 Logic Functioning bit
 (0 14)  (1348 222)  (1348 222)  routing T_26_13.lc_trk_g2_4 <X> T_26_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 222)  (1349 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1369 222)  (1369 222)  routing T_26_13.wire_logic_cluster/lc_7/out <X> T_26_13.lc_trk_g3_7
 (22 14)  (1370 222)  (1370 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1375 222)  (1375 222)  routing T_26_13.lc_trk_g3_7 <X> T_26_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1376 222)  (1376 222)  routing T_26_13.lc_trk_g3_7 <X> T_26_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 222)  (1377 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1378 222)  (1378 222)  routing T_26_13.lc_trk_g3_7 <X> T_26_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 222)  (1380 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1384 222)  (1384 222)  LC_7 Logic Functioning bit
 (39 14)  (1387 222)  (1387 222)  LC_7 Logic Functioning bit
 (41 14)  (1389 222)  (1389 222)  LC_7 Logic Functioning bit
 (42 14)  (1390 222)  (1390 222)  LC_7 Logic Functioning bit
 (44 14)  (1392 222)  (1392 222)  LC_7 Logic Functioning bit
 (45 14)  (1393 222)  (1393 222)  LC_7 Logic Functioning bit
 (46 14)  (1394 222)  (1394 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (1 15)  (1349 223)  (1349 223)  routing T_26_13.lc_trk_g2_4 <X> T_26_13.wire_logic_cluster/lc_7/s_r
 (3 15)  (1351 223)  (1351 223)  routing T_26_13.sp12_h_l_22 <X> T_26_13.sp12_v_t_22
 (30 15)  (1378 223)  (1378 223)  routing T_26_13.lc_trk_g3_7 <X> T_26_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (1380 223)  (1380 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1381 223)  (1381 223)  routing T_26_13.lc_trk_g2_1 <X> T_26_13.input_2_7
 (36 15)  (1384 223)  (1384 223)  LC_7 Logic Functioning bit
 (39 15)  (1387 223)  (1387 223)  LC_7 Logic Functioning bit
 (41 15)  (1389 223)  (1389 223)  LC_7 Logic Functioning bit
 (42 15)  (1390 223)  (1390 223)  LC_7 Logic Functioning bit


LogicTile_27_13

 (8 6)  (1410 214)  (1410 214)  routing T_27_13.sp4_h_r_8 <X> T_27_13.sp4_h_l_41
 (10 6)  (1412 214)  (1412 214)  routing T_27_13.sp4_h_r_8 <X> T_27_13.sp4_h_l_41
 (12 8)  (1414 216)  (1414 216)  routing T_27_13.sp4_v_t_45 <X> T_27_13.sp4_h_r_8
 (5 10)  (1407 218)  (1407 218)  routing T_27_13.sp4_v_b_6 <X> T_27_13.sp4_h_l_43
 (11 10)  (1413 218)  (1413 218)  routing T_27_13.sp4_h_l_38 <X> T_27_13.sp4_v_t_45


LogicTile_28_13

 (4 10)  (1460 218)  (1460 218)  routing T_28_13.sp4_h_r_6 <X> T_28_13.sp4_v_t_43
 (5 11)  (1461 219)  (1461 219)  routing T_28_13.sp4_h_r_6 <X> T_28_13.sp4_v_t_43


LogicTile_29_13

 (2 6)  (1512 214)  (1512 214)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_32_13

 (3 3)  (1675 211)  (1675 211)  routing T_32_13.sp12_v_b_0 <X> T_32_13.sp12_h_l_23


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (4 2)  (13 194)  (13 194)  routing T_0_12.span4_horz_34 <X> T_0_12.lc_trk_g0_2
 (5 3)  (12 195)  (12 195)  routing T_0_12.span4_horz_34 <X> T_0_12.lc_trk_g0_2
 (6 3)  (11 195)  (11 195)  routing T_0_12.span4_horz_34 <X> T_0_12.lc_trk_g0_2
 (7 3)  (10 195)  (10 195)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_34 lc_trk_g0_2
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (12 5)  (5 197)  (5 197)  routing T_0_12.lc_trk_g0_2 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (4 10)  (13 202)  (13 202)  routing T_0_12.span4_vert_b_10 <X> T_0_12.lc_trk_g1_2
 (12 10)  (5 202)  (5 202)  routing T_0_12.lc_trk_g1_2 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (5 11)  (12 203)  (12 203)  routing T_0_12.span4_vert_b_10 <X> T_0_12.lc_trk_g1_2
 (7 11)  (10 203)  (10 203)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g1_2 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (16 14)  (1 206)  (1 206)  IOB_1 IO Functioning bit


LogicTile_2_12

 (8 14)  (80 206)  (80 206)  routing T_2_12.sp4_h_r_2 <X> T_2_12.sp4_h_l_47
 (10 14)  (82 206)  (82 206)  routing T_2_12.sp4_h_r_2 <X> T_2_12.sp4_h_l_47


LogicTile_4_12

 (9 1)  (189 193)  (189 193)  routing T_4_12.sp4_v_t_40 <X> T_4_12.sp4_v_b_1
 (10 1)  (190 193)  (190 193)  routing T_4_12.sp4_v_t_40 <X> T_4_12.sp4_v_b_1


LogicTile_6_12

 (12 2)  (300 194)  (300 194)  routing T_6_12.sp4_h_r_11 <X> T_6_12.sp4_h_l_39
 (13 3)  (301 195)  (301 195)  routing T_6_12.sp4_h_r_11 <X> T_6_12.sp4_h_l_39


LogicTile_7_12

 (15 0)  (357 192)  (357 192)  routing T_7_12.top_op_1 <X> T_7_12.lc_trk_g0_1
 (17 0)  (359 192)  (359 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (363 192)  (363 192)  routing T_7_12.sp12_h_r_3 <X> T_7_12.lc_trk_g0_3
 (22 0)  (364 192)  (364 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (366 192)  (366 192)  routing T_7_12.sp12_h_r_3 <X> T_7_12.lc_trk_g0_3
 (18 1)  (360 193)  (360 193)  routing T_7_12.top_op_1 <X> T_7_12.lc_trk_g0_1
 (21 1)  (363 193)  (363 193)  routing T_7_12.sp12_h_r_3 <X> T_7_12.lc_trk_g0_3
 (0 2)  (342 194)  (342 194)  routing T_7_12.glb_netwk_6 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (1 2)  (343 194)  (343 194)  routing T_7_12.glb_netwk_6 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (2 2)  (344 194)  (344 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 4)  (371 196)  (371 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 196)  (374 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (377 196)  (377 196)  routing T_7_12.lc_trk_g3_7 <X> T_7_12.input_2_2
 (41 4)  (383 196)  (383 196)  LC_2 Logic Functioning bit
 (43 4)  (385 196)  (385 196)  LC_2 Logic Functioning bit
 (45 4)  (387 196)  (387 196)  LC_2 Logic Functioning bit
 (26 5)  (368 197)  (368 197)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 197)  (370 197)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 197)  (371 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 197)  (373 197)  routing T_7_12.lc_trk_g0_3 <X> T_7_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 197)  (374 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (375 197)  (375 197)  routing T_7_12.lc_trk_g3_7 <X> T_7_12.input_2_2
 (34 5)  (376 197)  (376 197)  routing T_7_12.lc_trk_g3_7 <X> T_7_12.input_2_2
 (35 5)  (377 197)  (377 197)  routing T_7_12.lc_trk_g3_7 <X> T_7_12.input_2_2
 (38 5)  (380 197)  (380 197)  LC_2 Logic Functioning bit
 (40 5)  (382 197)  (382 197)  LC_2 Logic Functioning bit
 (42 5)  (384 197)  (384 197)  LC_2 Logic Functioning bit
 (25 8)  (367 200)  (367 200)  routing T_7_12.wire_logic_cluster/lc_2/out <X> T_7_12.lc_trk_g2_2
 (26 8)  (368 200)  (368 200)  routing T_7_12.lc_trk_g3_7 <X> T_7_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (371 200)  (371 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 200)  (374 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (378 200)  (378 200)  LC_4 Logic Functioning bit
 (37 8)  (379 200)  (379 200)  LC_4 Logic Functioning bit
 (38 8)  (380 200)  (380 200)  LC_4 Logic Functioning bit
 (39 8)  (381 200)  (381 200)  LC_4 Logic Functioning bit
 (14 9)  (356 201)  (356 201)  routing T_7_12.tnl_op_0 <X> T_7_12.lc_trk_g2_0
 (15 9)  (357 201)  (357 201)  routing T_7_12.tnl_op_0 <X> T_7_12.lc_trk_g2_0
 (17 9)  (359 201)  (359 201)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (364 201)  (364 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (368 201)  (368 201)  routing T_7_12.lc_trk_g3_7 <X> T_7_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 201)  (369 201)  routing T_7_12.lc_trk_g3_7 <X> T_7_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 201)  (370 201)  routing T_7_12.lc_trk_g3_7 <X> T_7_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 201)  (371 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 201)  (373 201)  routing T_7_12.lc_trk_g0_3 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (379 201)  (379 201)  LC_4 Logic Functioning bit
 (39 9)  (381 201)  (381 201)  LC_4 Logic Functioning bit
 (21 14)  (363 206)  (363 206)  routing T_7_12.sp4_v_t_26 <X> T_7_12.lc_trk_g3_7
 (22 14)  (364 206)  (364 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (365 206)  (365 206)  routing T_7_12.sp4_v_t_26 <X> T_7_12.lc_trk_g3_7
 (28 14)  (370 206)  (370 206)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 206)  (371 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 206)  (374 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 206)  (375 206)  routing T_7_12.lc_trk_g2_0 <X> T_7_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 206)  (378 206)  LC_7 Logic Functioning bit
 (38 14)  (380 206)  (380 206)  LC_7 Logic Functioning bit
 (21 15)  (363 207)  (363 207)  routing T_7_12.sp4_v_t_26 <X> T_7_12.lc_trk_g3_7
 (30 15)  (372 207)  (372 207)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (378 207)  (378 207)  LC_7 Logic Functioning bit
 (38 15)  (380 207)  (380 207)  LC_7 Logic Functioning bit


RAM_Tile_8_12

 (0 0)  (396 192)  (396 192)  Negative Clock bit

 (7 0)  (403 192)  (403 192)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (396 194)  (396 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (1 2)  (397 194)  (397 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (2 2)  (398 194)  (398 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 194)  (403 194)  Ram config bit: MEMT_bram_cbit_3

 (27 4)  (423 196)  (423 196)  routing T_8_12.lc_trk_g3_0 <X> T_8_12.wire_bram/ram/WDATA_5
 (28 4)  (424 196)  (424 196)  routing T_8_12.lc_trk_g3_0 <X> T_8_12.wire_bram/ram/WDATA_5
 (29 4)  (425 196)  (425 196)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_5
 (38 4)  (434 196)  (434 196)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (7 5)  (403 197)  (403 197)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (17 6)  (413 198)  (413 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (7 7)  (403 199)  (403 199)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (15 8)  (411 200)  (411 200)  routing T_8_12.sp4_h_r_25 <X> T_8_12.lc_trk_g2_1
 (16 8)  (412 200)  (412 200)  routing T_8_12.sp4_h_r_25 <X> T_8_12.lc_trk_g2_1
 (17 8)  (413 200)  (413 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (414 201)  (414 201)  routing T_8_12.sp4_h_r_25 <X> T_8_12.lc_trk_g2_1
 (4 10)  (400 202)  (400 202)  routing T_8_12.sp4_h_r_0 <X> T_8_12.sp4_v_t_43
 (6 10)  (402 202)  (402 202)  routing T_8_12.sp4_h_r_0 <X> T_8_12.sp4_v_t_43
 (5 11)  (401 203)  (401 203)  routing T_8_12.sp4_h_r_0 <X> T_8_12.sp4_v_t_43
 (14 12)  (410 204)  (410 204)  routing T_8_12.sp4_h_l_21 <X> T_8_12.lc_trk_g3_0
 (28 12)  (424 204)  (424 204)  routing T_8_12.lc_trk_g2_1 <X> T_8_12.wire_bram/ram/WDATA_1
 (29 12)  (425 204)  (425 204)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_1
 (15 13)  (411 205)  (411 205)  routing T_8_12.sp4_h_l_21 <X> T_8_12.lc_trk_g3_0
 (16 13)  (412 205)  (412 205)  routing T_8_12.sp4_h_l_21 <X> T_8_12.lc_trk_g3_0
 (17 13)  (413 205)  (413 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (38 13)  (434 205)  (434 205)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_1 sp12_h_r_20
 (1 14)  (397 206)  (397 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 207)  (396 207)  routing T_8_12.lc_trk_g1_5 <X> T_8_12.wire_bram/ram/WE
 (1 15)  (397 207)  (397 207)  routing T_8_12.lc_trk_g1_5 <X> T_8_12.wire_bram/ram/WE


LogicTile_9_12

 (8 3)  (446 195)  (446 195)  routing T_9_12.sp4_v_b_10 <X> T_9_12.sp4_v_t_36
 (10 3)  (448 195)  (448 195)  routing T_9_12.sp4_v_b_10 <X> T_9_12.sp4_v_t_36
 (13 4)  (451 196)  (451 196)  routing T_9_12.sp4_v_t_40 <X> T_9_12.sp4_v_b_5
 (9 8)  (447 200)  (447 200)  routing T_9_12.sp4_v_t_42 <X> T_9_12.sp4_h_r_7
 (4 10)  (442 202)  (442 202)  routing T_9_12.sp4_h_r_6 <X> T_9_12.sp4_v_t_43
 (5 11)  (443 203)  (443 203)  routing T_9_12.sp4_h_r_6 <X> T_9_12.sp4_v_t_43


LogicTile_10_12

 (27 0)  (519 192)  (519 192)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 192)  (520 192)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 192)  (521 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 192)  (522 192)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 192)  (523 192)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 192)  (524 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 192)  (525 192)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 192)  (529 192)  LC_0 Logic Functioning bit
 (39 0)  (531 192)  (531 192)  LC_0 Logic Functioning bit
 (41 0)  (533 192)  (533 192)  LC_0 Logic Functioning bit
 (43 0)  (535 192)  (535 192)  LC_0 Logic Functioning bit
 (45 0)  (537 192)  (537 192)  LC_0 Logic Functioning bit
 (47 0)  (539 192)  (539 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (523 193)  (523 193)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (37 1)  (529 193)  (529 193)  LC_0 Logic Functioning bit
 (39 1)  (531 193)  (531 193)  LC_0 Logic Functioning bit
 (41 1)  (533 193)  (533 193)  LC_0 Logic Functioning bit
 (43 1)  (535 193)  (535 193)  LC_0 Logic Functioning bit
 (46 1)  (538 193)  (538 193)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (540 193)  (540 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (543 193)  (543 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (545 193)  (545 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (492 194)  (492 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (1 2)  (493 194)  (493 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (500 194)  (500 194)  routing T_10_12.sp4_v_t_36 <X> T_10_12.sp4_h_l_36
 (9 2)  (501 194)  (501 194)  routing T_10_12.sp4_v_t_36 <X> T_10_12.sp4_h_l_36
 (1 4)  (493 196)  (493 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (11 4)  (503 196)  (503 196)  routing T_10_12.sp4_h_r_0 <X> T_10_12.sp4_v_b_5
 (22 4)  (514 196)  (514 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (515 196)  (515 196)  routing T_10_12.sp12_h_r_11 <X> T_10_12.lc_trk_g1_3
 (0 5)  (492 197)  (492 197)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (1 5)  (493 197)  (493 197)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (3 5)  (495 197)  (495 197)  routing T_10_12.sp12_h_l_23 <X> T_10_12.sp12_h_r_0
 (2 6)  (494 198)  (494 198)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (16 6)  (508 198)  (508 198)  routing T_10_12.sp4_v_b_5 <X> T_10_12.lc_trk_g1_5
 (17 6)  (509 198)  (509 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (510 198)  (510 198)  routing T_10_12.sp4_v_b_5 <X> T_10_12.lc_trk_g1_5
 (12 10)  (504 202)  (504 202)  routing T_10_12.sp4_v_t_45 <X> T_10_12.sp4_h_l_45
 (22 10)  (514 202)  (514 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (11 11)  (503 203)  (503 203)  routing T_10_12.sp4_v_t_45 <X> T_10_12.sp4_h_l_45
 (3 12)  (495 204)  (495 204)  routing T_10_12.sp12_v_t_22 <X> T_10_12.sp12_h_r_1
 (1 14)  (493 206)  (493 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (504 206)  (504 206)  routing T_10_12.sp4_h_r_8 <X> T_10_12.sp4_h_l_46
 (0 15)  (492 207)  (492 207)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 207)  (493 207)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (13 15)  (505 207)  (505 207)  routing T_10_12.sp4_h_r_8 <X> T_10_12.sp4_h_l_46
 (17 15)  (509 207)  (509 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_11_12

 (14 0)  (560 192)  (560 192)  routing T_11_12.lft_op_0 <X> T_11_12.lc_trk_g0_0
 (15 1)  (561 193)  (561 193)  routing T_11_12.lft_op_0 <X> T_11_12.lc_trk_g0_0
 (17 1)  (563 193)  (563 193)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (568 193)  (568 193)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (569 193)  (569 193)  routing T_11_12.sp12_h_r_10 <X> T_11_12.lc_trk_g0_2
 (0 2)  (546 194)  (546 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (1 2)  (547 194)  (547 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (547 196)  (547 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (549 196)  (549 196)  routing T_11_12.sp12_v_t_23 <X> T_11_12.sp12_h_r_0
 (1 5)  (547 197)  (547 197)  routing T_11_12.lc_trk_g0_2 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (21 6)  (567 198)  (567 198)  routing T_11_12.sp4_v_b_15 <X> T_11_12.lc_trk_g1_7
 (22 6)  (568 198)  (568 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (569 198)  (569 198)  routing T_11_12.sp4_v_b_15 <X> T_11_12.lc_trk_g1_7
 (26 6)  (572 198)  (572 198)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 198)  (575 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 198)  (577 198)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 198)  (580 198)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (40 6)  (586 198)  (586 198)  LC_3 Logic Functioning bit
 (42 6)  (588 198)  (588 198)  LC_3 Logic Functioning bit
 (45 6)  (591 198)  (591 198)  LC_3 Logic Functioning bit
 (48 6)  (594 198)  (594 198)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (15 7)  (561 199)  (561 199)  routing T_11_12.sp4_v_t_9 <X> T_11_12.lc_trk_g1_4
 (16 7)  (562 199)  (562 199)  routing T_11_12.sp4_v_t_9 <X> T_11_12.lc_trk_g1_4
 (17 7)  (563 199)  (563 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (567 199)  (567 199)  routing T_11_12.sp4_v_b_15 <X> T_11_12.lc_trk_g1_7
 (27 7)  (573 199)  (573 199)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 199)  (575 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 199)  (577 199)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 199)  (583 199)  LC_3 Logic Functioning bit
 (39 7)  (585 199)  (585 199)  LC_3 Logic Functioning bit
 (40 7)  (586 199)  (586 199)  LC_3 Logic Functioning bit
 (41 7)  (587 199)  (587 199)  LC_3 Logic Functioning bit
 (42 7)  (588 199)  (588 199)  LC_3 Logic Functioning bit
 (43 7)  (589 199)  (589 199)  LC_3 Logic Functioning bit


LogicTile_12_12

 (5 0)  (605 192)  (605 192)  routing T_12_12.sp4_v_t_37 <X> T_12_12.sp4_h_r_0
 (14 0)  (614 192)  (614 192)  routing T_12_12.sp4_h_r_8 <X> T_12_12.lc_trk_g0_0
 (21 0)  (621 192)  (621 192)  routing T_12_12.bnr_op_3 <X> T_12_12.lc_trk_g0_3
 (22 0)  (622 192)  (622 192)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (627 192)  (627 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 192)  (628 192)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (635 192)  (635 192)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_0
 (36 0)  (636 192)  (636 192)  LC_0 Logic Functioning bit
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (41 0)  (641 192)  (641 192)  LC_0 Logic Functioning bit
 (42 0)  (642 192)  (642 192)  LC_0 Logic Functioning bit
 (44 0)  (644 192)  (644 192)  LC_0 Logic Functioning bit
 (45 0)  (645 192)  (645 192)  LC_0 Logic Functioning bit
 (15 1)  (615 193)  (615 193)  routing T_12_12.sp4_h_r_8 <X> T_12_12.lc_trk_g0_0
 (16 1)  (616 193)  (616 193)  routing T_12_12.sp4_h_r_8 <X> T_12_12.lc_trk_g0_0
 (17 1)  (617 193)  (617 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (621 193)  (621 193)  routing T_12_12.bnr_op_3 <X> T_12_12.lc_trk_g0_3
 (22 1)  (622 193)  (622 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (625 193)  (625 193)  routing T_12_12.sp4_r_v_b_33 <X> T_12_12.lc_trk_g0_2
 (32 1)  (632 193)  (632 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (634 193)  (634 193)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_0
 (35 1)  (635 193)  (635 193)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_0
 (36 1)  (636 193)  (636 193)  LC_0 Logic Functioning bit
 (39 1)  (639 193)  (639 193)  LC_0 Logic Functioning bit
 (41 1)  (641 193)  (641 193)  LC_0 Logic Functioning bit
 (42 1)  (642 193)  (642 193)  LC_0 Logic Functioning bit
 (0 2)  (600 194)  (600 194)  routing T_12_12.lc_trk_g2_0 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (5 2)  (605 194)  (605 194)  routing T_12_12.sp4_h_r_9 <X> T_12_12.sp4_h_l_37
 (14 2)  (614 194)  (614 194)  routing T_12_12.bnr_op_4 <X> T_12_12.lc_trk_g0_4
 (17 2)  (617 194)  (617 194)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (618 194)  (618 194)  routing T_12_12.bnr_op_5 <X> T_12_12.lc_trk_g0_5
 (21 2)  (621 194)  (621 194)  routing T_12_12.bnr_op_7 <X> T_12_12.lc_trk_g0_7
 (22 2)  (622 194)  (622 194)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (627 194)  (627 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 194)  (628 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (635 194)  (635 194)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.input_2_1
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (39 2)  (639 194)  (639 194)  LC_1 Logic Functioning bit
 (41 2)  (641 194)  (641 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (44 2)  (644 194)  (644 194)  LC_1 Logic Functioning bit
 (45 2)  (645 194)  (645 194)  LC_1 Logic Functioning bit
 (2 3)  (602 195)  (602 195)  routing T_12_12.lc_trk_g2_0 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (4 3)  (604 195)  (604 195)  routing T_12_12.sp4_h_r_9 <X> T_12_12.sp4_h_l_37
 (8 3)  (608 195)  (608 195)  routing T_12_12.sp4_h_r_1 <X> T_12_12.sp4_v_t_36
 (9 3)  (609 195)  (609 195)  routing T_12_12.sp4_h_r_1 <X> T_12_12.sp4_v_t_36
 (14 3)  (614 195)  (614 195)  routing T_12_12.bnr_op_4 <X> T_12_12.lc_trk_g0_4
 (17 3)  (617 195)  (617 195)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (618 195)  (618 195)  routing T_12_12.bnr_op_5 <X> T_12_12.lc_trk_g0_5
 (21 3)  (621 195)  (621 195)  routing T_12_12.bnr_op_7 <X> T_12_12.lc_trk_g0_7
 (22 3)  (622 195)  (622 195)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 195)  (624 195)  routing T_12_12.bot_op_6 <X> T_12_12.lc_trk_g0_6
 (32 3)  (632 195)  (632 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (634 195)  (634 195)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.input_2_1
 (36 3)  (636 195)  (636 195)  LC_1 Logic Functioning bit
 (39 3)  (639 195)  (639 195)  LC_1 Logic Functioning bit
 (41 3)  (641 195)  (641 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (1 4)  (601 196)  (601 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (621 196)  (621 196)  routing T_12_12.wire_logic_cluster/lc_3/out <X> T_12_12.lc_trk_g1_3
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 196)  (625 196)  routing T_12_12.wire_logic_cluster/lc_2/out <X> T_12_12.lc_trk_g1_2
 (27 4)  (627 196)  (627 196)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (635 196)  (635 196)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.input_2_2
 (36 4)  (636 196)  (636 196)  LC_2 Logic Functioning bit
 (39 4)  (639 196)  (639 196)  LC_2 Logic Functioning bit
 (41 4)  (641 196)  (641 196)  LC_2 Logic Functioning bit
 (42 4)  (642 196)  (642 196)  LC_2 Logic Functioning bit
 (44 4)  (644 196)  (644 196)  LC_2 Logic Functioning bit
 (45 4)  (645 196)  (645 196)  LC_2 Logic Functioning bit
 (1 5)  (601 197)  (601 197)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (22 5)  (622 197)  (622 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 197)  (630 197)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 197)  (632 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (636 197)  (636 197)  LC_2 Logic Functioning bit
 (39 5)  (639 197)  (639 197)  LC_2 Logic Functioning bit
 (41 5)  (641 197)  (641 197)  LC_2 Logic Functioning bit
 (42 5)  (642 197)  (642 197)  LC_2 Logic Functioning bit
 (15 6)  (615 198)  (615 198)  routing T_12_12.sp4_v_b_21 <X> T_12_12.lc_trk_g1_5
 (16 6)  (616 198)  (616 198)  routing T_12_12.sp4_v_b_21 <X> T_12_12.lc_trk_g1_5
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (621 198)  (621 198)  routing T_12_12.sp4_v_b_15 <X> T_12_12.lc_trk_g1_7
 (22 6)  (622 198)  (622 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (623 198)  (623 198)  routing T_12_12.sp4_v_b_15 <X> T_12_12.lc_trk_g1_7
 (25 6)  (625 198)  (625 198)  routing T_12_12.wire_logic_cluster/lc_6/out <X> T_12_12.lc_trk_g1_6
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 198)  (636 198)  LC_3 Logic Functioning bit
 (39 6)  (639 198)  (639 198)  LC_3 Logic Functioning bit
 (41 6)  (641 198)  (641 198)  LC_3 Logic Functioning bit
 (42 6)  (642 198)  (642 198)  LC_3 Logic Functioning bit
 (44 6)  (644 198)  (644 198)  LC_3 Logic Functioning bit
 (45 6)  (645 198)  (645 198)  LC_3 Logic Functioning bit
 (15 7)  (615 199)  (615 199)  routing T_12_12.bot_op_4 <X> T_12_12.lc_trk_g1_4
 (17 7)  (617 199)  (617 199)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (621 199)  (621 199)  routing T_12_12.sp4_v_b_15 <X> T_12_12.lc_trk_g1_7
 (22 7)  (622 199)  (622 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 199)  (630 199)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 199)  (632 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 199)  (635 199)  routing T_12_12.lc_trk_g0_3 <X> T_12_12.input_2_3
 (36 7)  (636 199)  (636 199)  LC_3 Logic Functioning bit
 (39 7)  (639 199)  (639 199)  LC_3 Logic Functioning bit
 (41 7)  (641 199)  (641 199)  LC_3 Logic Functioning bit
 (42 7)  (642 199)  (642 199)  LC_3 Logic Functioning bit
 (14 8)  (614 200)  (614 200)  routing T_12_12.sp4_h_l_21 <X> T_12_12.lc_trk_g2_0
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 200)  (630 200)  routing T_12_12.lc_trk_g0_5 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 200)  (636 200)  LC_4 Logic Functioning bit
 (39 8)  (639 200)  (639 200)  LC_4 Logic Functioning bit
 (41 8)  (641 200)  (641 200)  LC_4 Logic Functioning bit
 (42 8)  (642 200)  (642 200)  LC_4 Logic Functioning bit
 (44 8)  (644 200)  (644 200)  LC_4 Logic Functioning bit
 (45 8)  (645 200)  (645 200)  LC_4 Logic Functioning bit
 (15 9)  (615 201)  (615 201)  routing T_12_12.sp4_h_l_21 <X> T_12_12.lc_trk_g2_0
 (16 9)  (616 201)  (616 201)  routing T_12_12.sp4_h_l_21 <X> T_12_12.lc_trk_g2_0
 (17 9)  (617 201)  (617 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (32 9)  (632 201)  (632 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (39 9)  (639 201)  (639 201)  LC_4 Logic Functioning bit
 (41 9)  (641 201)  (641 201)  LC_4 Logic Functioning bit
 (42 9)  (642 201)  (642 201)  LC_4 Logic Functioning bit
 (46 9)  (646 201)  (646 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (6 10)  (606 202)  (606 202)  routing T_12_12.sp4_v_b_3 <X> T_12_12.sp4_v_t_43
 (21 10)  (621 202)  (621 202)  routing T_12_12.wire_logic_cluster/lc_7/out <X> T_12_12.lc_trk_g2_7
 (22 10)  (622 202)  (622 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (627 202)  (627 202)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 202)  (628 202)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 202)  (630 202)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (635 202)  (635 202)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.input_2_5
 (36 10)  (636 202)  (636 202)  LC_5 Logic Functioning bit
 (39 10)  (639 202)  (639 202)  LC_5 Logic Functioning bit
 (41 10)  (641 202)  (641 202)  LC_5 Logic Functioning bit
 (42 10)  (642 202)  (642 202)  LC_5 Logic Functioning bit
 (44 10)  (644 202)  (644 202)  LC_5 Logic Functioning bit
 (45 10)  (645 202)  (645 202)  LC_5 Logic Functioning bit
 (5 11)  (605 203)  (605 203)  routing T_12_12.sp4_v_b_3 <X> T_12_12.sp4_v_t_43
 (32 11)  (632 203)  (632 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (635 203)  (635 203)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.input_2_5
 (36 11)  (636 203)  (636 203)  LC_5 Logic Functioning bit
 (39 11)  (639 203)  (639 203)  LC_5 Logic Functioning bit
 (41 11)  (641 203)  (641 203)  LC_5 Logic Functioning bit
 (42 11)  (642 203)  (642 203)  LC_5 Logic Functioning bit
 (3 12)  (603 204)  (603 204)  routing T_12_12.sp12_v_t_22 <X> T_12_12.sp12_h_r_1
 (14 12)  (614 204)  (614 204)  routing T_12_12.wire_logic_cluster/lc_0/out <X> T_12_12.lc_trk_g3_0
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 204)  (618 204)  routing T_12_12.wire_logic_cluster/lc_1/out <X> T_12_12.lc_trk_g3_1
 (21 12)  (621 204)  (621 204)  routing T_12_12.sp4_v_t_14 <X> T_12_12.lc_trk_g3_3
 (22 12)  (622 204)  (622 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (623 204)  (623 204)  routing T_12_12.sp4_v_t_14 <X> T_12_12.lc_trk_g3_3
 (27 12)  (627 204)  (627 204)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 204)  (630 204)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 204)  (636 204)  LC_6 Logic Functioning bit
 (39 12)  (639 204)  (639 204)  LC_6 Logic Functioning bit
 (41 12)  (641 204)  (641 204)  LC_6 Logic Functioning bit
 (42 12)  (642 204)  (642 204)  LC_6 Logic Functioning bit
 (44 12)  (644 204)  (644 204)  LC_6 Logic Functioning bit
 (45 12)  (645 204)  (645 204)  LC_6 Logic Functioning bit
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 205)  (630 205)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 205)  (632 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (633 205)  (633 205)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.input_2_6
 (34 13)  (634 205)  (634 205)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.input_2_6
 (35 13)  (635 205)  (635 205)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.input_2_6
 (36 13)  (636 205)  (636 205)  LC_6 Logic Functioning bit
 (39 13)  (639 205)  (639 205)  LC_6 Logic Functioning bit
 (41 13)  (641 205)  (641 205)  LC_6 Logic Functioning bit
 (42 13)  (642 205)  (642 205)  LC_6 Logic Functioning bit
 (1 14)  (601 206)  (601 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (611 206)  (611 206)  routing T_12_12.sp4_h_r_5 <X> T_12_12.sp4_v_t_46
 (13 14)  (613 206)  (613 206)  routing T_12_12.sp4_h_r_5 <X> T_12_12.sp4_v_t_46
 (17 14)  (617 206)  (617 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 206)  (618 206)  routing T_12_12.wire_logic_cluster/lc_5/out <X> T_12_12.lc_trk_g3_5
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 206)  (630 206)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (635 206)  (635 206)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.input_2_7
 (36 14)  (636 206)  (636 206)  LC_7 Logic Functioning bit
 (39 14)  (639 206)  (639 206)  LC_7 Logic Functioning bit
 (41 14)  (641 206)  (641 206)  LC_7 Logic Functioning bit
 (42 14)  (642 206)  (642 206)  LC_7 Logic Functioning bit
 (44 14)  (644 206)  (644 206)  LC_7 Logic Functioning bit
 (45 14)  (645 206)  (645 206)  LC_7 Logic Functioning bit
 (0 15)  (600 207)  (600 207)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 207)  (601 207)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (12 15)  (612 207)  (612 207)  routing T_12_12.sp4_h_r_5 <X> T_12_12.sp4_v_t_46
 (30 15)  (630 207)  (630 207)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 207)  (632 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (633 207)  (633 207)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.input_2_7
 (35 15)  (635 207)  (635 207)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.input_2_7
 (36 15)  (636 207)  (636 207)  LC_7 Logic Functioning bit
 (39 15)  (639 207)  (639 207)  LC_7 Logic Functioning bit
 (41 15)  (641 207)  (641 207)  LC_7 Logic Functioning bit
 (42 15)  (642 207)  (642 207)  LC_7 Logic Functioning bit


LogicTile_13_12

 (14 0)  (668 192)  (668 192)  routing T_13_12.wire_logic_cluster/lc_0/out <X> T_13_12.lc_trk_g0_0
 (26 0)  (680 192)  (680 192)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 192)  (681 192)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 192)  (682 192)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 192)  (685 192)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 192)  (687 192)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 192)  (689 192)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.input_2_0
 (37 0)  (691 192)  (691 192)  LC_0 Logic Functioning bit
 (41 0)  (695 192)  (695 192)  LC_0 Logic Functioning bit
 (43 0)  (697 192)  (697 192)  LC_0 Logic Functioning bit
 (45 0)  (699 192)  (699 192)  LC_0 Logic Functioning bit
 (8 1)  (662 193)  (662 193)  routing T_13_12.sp4_v_t_47 <X> T_13_12.sp4_v_b_1
 (10 1)  (664 193)  (664 193)  routing T_13_12.sp4_v_t_47 <X> T_13_12.sp4_v_b_1
 (17 1)  (671 193)  (671 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 193)  (676 193)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 193)  (678 193)  routing T_13_12.bot_op_2 <X> T_13_12.lc_trk_g0_2
 (26 1)  (680 193)  (680 193)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 193)  (685 193)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 193)  (686 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 193)  (687 193)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.input_2_0
 (35 1)  (689 193)  (689 193)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.input_2_0
 (36 1)  (690 193)  (690 193)  LC_0 Logic Functioning bit
 (41 1)  (695 193)  (695 193)  LC_0 Logic Functioning bit
 (43 1)  (697 193)  (697 193)  LC_0 Logic Functioning bit
 (0 2)  (654 194)  (654 194)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (25 2)  (679 194)  (679 194)  routing T_13_12.sp4_v_t_3 <X> T_13_12.lc_trk_g0_6
 (26 2)  (680 194)  (680 194)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 194)  (681 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 194)  (682 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 194)  (687 194)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 194)  (689 194)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_1
 (37 2)  (691 194)  (691 194)  LC_1 Logic Functioning bit
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (45 2)  (699 194)  (699 194)  LC_1 Logic Functioning bit
 (2 3)  (656 195)  (656 195)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (8 3)  (662 195)  (662 195)  routing T_13_12.sp4_h_r_7 <X> T_13_12.sp4_v_t_36
 (9 3)  (663 195)  (663 195)  routing T_13_12.sp4_h_r_7 <X> T_13_12.sp4_v_t_36
 (10 3)  (664 195)  (664 195)  routing T_13_12.sp4_h_r_7 <X> T_13_12.sp4_v_t_36
 (22 3)  (676 195)  (676 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 195)  (677 195)  routing T_13_12.sp4_v_t_3 <X> T_13_12.lc_trk_g0_6
 (25 3)  (679 195)  (679 195)  routing T_13_12.sp4_v_t_3 <X> T_13_12.lc_trk_g0_6
 (26 3)  (680 195)  (680 195)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 195)  (681 195)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 195)  (685 195)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 195)  (686 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (687 195)  (687 195)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_1
 (35 3)  (689 195)  (689 195)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_1
 (36 3)  (690 195)  (690 195)  LC_1 Logic Functioning bit
 (38 3)  (692 195)  (692 195)  LC_1 Logic Functioning bit
 (41 3)  (695 195)  (695 195)  LC_1 Logic Functioning bit
 (51 3)  (705 195)  (705 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (675 196)  (675 196)  routing T_13_12.wire_logic_cluster/lc_3/out <X> T_13_12.lc_trk_g1_3
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 196)  (680 196)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 196)  (681 196)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 196)  (682 196)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 196)  (685 196)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 196)  (687 196)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 196)  (691 196)  LC_2 Logic Functioning bit
 (41 4)  (695 196)  (695 196)  LC_2 Logic Functioning bit
 (43 4)  (697 196)  (697 196)  LC_2 Logic Functioning bit
 (45 4)  (699 196)  (699 196)  LC_2 Logic Functioning bit
 (26 5)  (680 197)  (680 197)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 197)  (684 197)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 197)  (685 197)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 197)  (686 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (690 197)  (690 197)  LC_2 Logic Functioning bit
 (41 5)  (695 197)  (695 197)  LC_2 Logic Functioning bit
 (43 5)  (697 197)  (697 197)  LC_2 Logic Functioning bit
 (21 6)  (675 198)  (675 198)  routing T_13_12.wire_logic_cluster/lc_7/out <X> T_13_12.lc_trk_g1_7
 (22 6)  (676 198)  (676 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 198)  (679 198)  routing T_13_12.sp4_v_t_3 <X> T_13_12.lc_trk_g1_6
 (26 6)  (680 198)  (680 198)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 198)  (681 198)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (689 198)  (689 198)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_3
 (37 6)  (691 198)  (691 198)  LC_3 Logic Functioning bit
 (38 6)  (692 198)  (692 198)  LC_3 Logic Functioning bit
 (41 6)  (695 198)  (695 198)  LC_3 Logic Functioning bit
 (45 6)  (699 198)  (699 198)  LC_3 Logic Functioning bit
 (22 7)  (676 199)  (676 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 199)  (677 199)  routing T_13_12.sp4_v_t_3 <X> T_13_12.lc_trk_g1_6
 (25 7)  (679 199)  (679 199)  routing T_13_12.sp4_v_t_3 <X> T_13_12.lc_trk_g1_6
 (26 7)  (680 199)  (680 199)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 199)  (681 199)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 199)  (683 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 199)  (684 199)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 199)  (685 199)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 199)  (686 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (687 199)  (687 199)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_3
 (35 7)  (689 199)  (689 199)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_3
 (36 7)  (690 199)  (690 199)  LC_3 Logic Functioning bit
 (38 7)  (692 199)  (692 199)  LC_3 Logic Functioning bit
 (41 7)  (695 199)  (695 199)  LC_3 Logic Functioning bit
 (14 8)  (668 200)  (668 200)  routing T_13_12.sp4_h_r_40 <X> T_13_12.lc_trk_g2_0
 (25 8)  (679 200)  (679 200)  routing T_13_12.bnl_op_2 <X> T_13_12.lc_trk_g2_2
 (26 8)  (680 200)  (680 200)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 200)  (681 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 200)  (682 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 200)  (684 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 200)  (685 200)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 200)  (687 200)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 200)  (689 200)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.input_2_4
 (37 8)  (691 200)  (691 200)  LC_4 Logic Functioning bit
 (41 8)  (695 200)  (695 200)  LC_4 Logic Functioning bit
 (43 8)  (697 200)  (697 200)  LC_4 Logic Functioning bit
 (45 8)  (699 200)  (699 200)  LC_4 Logic Functioning bit
 (8 9)  (662 201)  (662 201)  routing T_13_12.sp4_h_l_42 <X> T_13_12.sp4_v_b_7
 (9 9)  (663 201)  (663 201)  routing T_13_12.sp4_h_l_42 <X> T_13_12.sp4_v_b_7
 (14 9)  (668 201)  (668 201)  routing T_13_12.sp4_h_r_40 <X> T_13_12.lc_trk_g2_0
 (15 9)  (669 201)  (669 201)  routing T_13_12.sp4_h_r_40 <X> T_13_12.lc_trk_g2_0
 (16 9)  (670 201)  (670 201)  routing T_13_12.sp4_h_r_40 <X> T_13_12.lc_trk_g2_0
 (17 9)  (671 201)  (671 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (676 201)  (676 201)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (679 201)  (679 201)  routing T_13_12.bnl_op_2 <X> T_13_12.lc_trk_g2_2
 (26 9)  (680 201)  (680 201)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 201)  (685 201)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 201)  (686 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (687 201)  (687 201)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.input_2_4
 (36 9)  (690 201)  (690 201)  LC_4 Logic Functioning bit
 (41 9)  (695 201)  (695 201)  LC_4 Logic Functioning bit
 (43 9)  (697 201)  (697 201)  LC_4 Logic Functioning bit
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (677 202)  (677 202)  routing T_13_12.sp4_h_r_31 <X> T_13_12.lc_trk_g2_7
 (24 10)  (678 202)  (678 202)  routing T_13_12.sp4_h_r_31 <X> T_13_12.lc_trk_g2_7
 (25 10)  (679 202)  (679 202)  routing T_13_12.bnl_op_6 <X> T_13_12.lc_trk_g2_6
 (26 10)  (680 202)  (680 202)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 202)  (681 202)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 202)  (682 202)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 202)  (684 202)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 202)  (688 202)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 202)  (689 202)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_5
 (37 10)  (691 202)  (691 202)  LC_5 Logic Functioning bit
 (38 10)  (692 202)  (692 202)  LC_5 Logic Functioning bit
 (41 10)  (695 202)  (695 202)  LC_5 Logic Functioning bit
 (45 10)  (699 202)  (699 202)  LC_5 Logic Functioning bit
 (14 11)  (668 203)  (668 203)  routing T_13_12.sp4_h_l_17 <X> T_13_12.lc_trk_g2_4
 (15 11)  (669 203)  (669 203)  routing T_13_12.sp4_h_l_17 <X> T_13_12.lc_trk_g2_4
 (16 11)  (670 203)  (670 203)  routing T_13_12.sp4_h_l_17 <X> T_13_12.lc_trk_g2_4
 (17 11)  (671 203)  (671 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (675 203)  (675 203)  routing T_13_12.sp4_h_r_31 <X> T_13_12.lc_trk_g2_7
 (22 11)  (676 203)  (676 203)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (679 203)  (679 203)  routing T_13_12.bnl_op_6 <X> T_13_12.lc_trk_g2_6
 (26 11)  (680 203)  (680 203)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 203)  (681 203)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 203)  (683 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 203)  (685 203)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 203)  (686 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (687 203)  (687 203)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_5
 (35 11)  (689 203)  (689 203)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_5
 (36 11)  (690 203)  (690 203)  LC_5 Logic Functioning bit
 (38 11)  (692 203)  (692 203)  LC_5 Logic Functioning bit
 (41 11)  (695 203)  (695 203)  LC_5 Logic Functioning bit
 (14 12)  (668 204)  (668 204)  routing T_13_12.wire_logic_cluster/lc_0/out <X> T_13_12.lc_trk_g3_0
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 204)  (672 204)  routing T_13_12.wire_logic_cluster/lc_1/out <X> T_13_12.lc_trk_g3_1
 (25 12)  (679 204)  (679 204)  routing T_13_12.wire_logic_cluster/lc_2/out <X> T_13_12.lc_trk_g3_2
 (26 12)  (680 204)  (680 204)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 204)  (681 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 204)  (684 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 204)  (685 204)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 204)  (687 204)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 204)  (689 204)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.input_2_6
 (42 12)  (696 204)  (696 204)  LC_6 Logic Functioning bit
 (43 12)  (697 204)  (697 204)  LC_6 Logic Functioning bit
 (45 12)  (699 204)  (699 204)  LC_6 Logic Functioning bit
 (46 12)  (700 204)  (700 204)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (676 205)  (676 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (681 205)  (681 205)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 205)  (682 205)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 205)  (684 205)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 205)  (685 205)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 205)  (686 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (687 205)  (687 205)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.input_2_6
 (37 13)  (691 205)  (691 205)  LC_6 Logic Functioning bit
 (39 13)  (693 205)  (693 205)  LC_6 Logic Functioning bit
 (42 13)  (696 205)  (696 205)  LC_6 Logic Functioning bit
 (43 13)  (697 205)  (697 205)  LC_6 Logic Functioning bit
 (14 14)  (668 206)  (668 206)  routing T_13_12.wire_logic_cluster/lc_4/out <X> T_13_12.lc_trk_g3_4
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 206)  (672 206)  routing T_13_12.wire_logic_cluster/lc_5/out <X> T_13_12.lc_trk_g3_5
 (26 14)  (680 206)  (680 206)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 206)  (684 206)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 206)  (685 206)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 206)  (688 206)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 206)  (689 206)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_7
 (38 14)  (692 206)  (692 206)  LC_7 Logic Functioning bit
 (39 14)  (693 206)  (693 206)  LC_7 Logic Functioning bit
 (45 14)  (699 206)  (699 206)  LC_7 Logic Functioning bit
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (681 207)  (681 207)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 207)  (682 207)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 207)  (684 207)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 207)  (685 207)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 207)  (686 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 207)  (687 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_7
 (35 15)  (689 207)  (689 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_7
 (37 15)  (691 207)  (691 207)  LC_7 Logic Functioning bit
 (38 15)  (692 207)  (692 207)  LC_7 Logic Functioning bit
 (39 15)  (693 207)  (693 207)  LC_7 Logic Functioning bit
 (42 15)  (696 207)  (696 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (27 0)  (735 192)  (735 192)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (39 0)  (747 192)  (747 192)  LC_0 Logic Functioning bit
 (41 0)  (749 192)  (749 192)  LC_0 Logic Functioning bit
 (42 0)  (750 192)  (750 192)  LC_0 Logic Functioning bit
 (44 0)  (752 192)  (752 192)  LC_0 Logic Functioning bit
 (45 0)  (753 192)  (753 192)  LC_0 Logic Functioning bit
 (5 1)  (713 193)  (713 193)  routing T_14_12.sp4_h_r_0 <X> T_14_12.sp4_v_b_0
 (14 1)  (722 193)  (722 193)  routing T_14_12.sp4_h_r_0 <X> T_14_12.lc_trk_g0_0
 (15 1)  (723 193)  (723 193)  routing T_14_12.sp4_h_r_0 <X> T_14_12.lc_trk_g0_0
 (16 1)  (724 193)  (724 193)  routing T_14_12.sp4_h_r_0 <X> T_14_12.lc_trk_g0_0
 (17 1)  (725 193)  (725 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (41 1)  (749 193)  (749 193)  LC_0 Logic Functioning bit
 (42 1)  (750 193)  (750 193)  LC_0 Logic Functioning bit
 (50 1)  (758 193)  (758 193)  Carry_In_Mux bit 

 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (27 2)  (735 194)  (735 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 194)  (736 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (41 2)  (749 194)  (749 194)  LC_1 Logic Functioning bit
 (42 2)  (750 194)  (750 194)  LC_1 Logic Functioning bit
 (44 2)  (752 194)  (752 194)  LC_1 Logic Functioning bit
 (45 2)  (753 194)  (753 194)  LC_1 Logic Functioning bit
 (46 2)  (754 194)  (754 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (710 195)  (710 195)  routing T_14_12.lc_trk_g0_0 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (39 3)  (747 195)  (747 195)  LC_1 Logic Functioning bit
 (41 3)  (749 195)  (749 195)  LC_1 Logic Functioning bit
 (42 3)  (750 195)  (750 195)  LC_1 Logic Functioning bit
 (0 4)  (708 196)  (708 196)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (1 4)  (709 196)  (709 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (711 196)  (711 196)  routing T_14_12.sp12_v_b_0 <X> T_14_12.sp12_h_r_0
 (8 4)  (716 196)  (716 196)  routing T_14_12.sp4_h_l_45 <X> T_14_12.sp4_h_r_4
 (10 4)  (718 196)  (718 196)  routing T_14_12.sp4_h_l_45 <X> T_14_12.sp4_h_r_4
 (21 4)  (729 196)  (729 196)  routing T_14_12.wire_logic_cluster/lc_3/out <X> T_14_12.lc_trk_g1_3
 (22 4)  (730 196)  (730 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 196)  (733 196)  routing T_14_12.wire_logic_cluster/lc_2/out <X> T_14_12.lc_trk_g1_2
 (27 4)  (735 196)  (735 196)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (41 4)  (749 196)  (749 196)  LC_2 Logic Functioning bit
 (42 4)  (750 196)  (750 196)  LC_2 Logic Functioning bit
 (44 4)  (752 196)  (752 196)  LC_2 Logic Functioning bit
 (45 4)  (753 196)  (753 196)  LC_2 Logic Functioning bit
 (0 5)  (708 197)  (708 197)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (1 5)  (709 197)  (709 197)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (3 5)  (711 197)  (711 197)  routing T_14_12.sp12_v_b_0 <X> T_14_12.sp12_h_r_0
 (8 5)  (716 197)  (716 197)  routing T_14_12.sp4_h_r_4 <X> T_14_12.sp4_v_b_4
 (13 5)  (721 197)  (721 197)  routing T_14_12.sp4_v_t_37 <X> T_14_12.sp4_h_r_5
 (22 5)  (730 197)  (730 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 197)  (738 197)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 197)  (744 197)  LC_2 Logic Functioning bit
 (39 5)  (747 197)  (747 197)  LC_2 Logic Functioning bit
 (41 5)  (749 197)  (749 197)  LC_2 Logic Functioning bit
 (42 5)  (750 197)  (750 197)  LC_2 Logic Functioning bit
 (51 5)  (759 197)  (759 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (719 198)  (719 198)  routing T_14_12.sp4_h_l_37 <X> T_14_12.sp4_v_t_40
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 198)  (726 198)  routing T_14_12.wire_logic_cluster/lc_5/out <X> T_14_12.lc_trk_g1_5
 (25 6)  (733 198)  (733 198)  routing T_14_12.wire_logic_cluster/lc_6/out <X> T_14_12.lc_trk_g1_6
 (27 6)  (735 198)  (735 198)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (41 6)  (749 198)  (749 198)  LC_3 Logic Functioning bit
 (42 6)  (750 198)  (750 198)  LC_3 Logic Functioning bit
 (44 6)  (752 198)  (752 198)  LC_3 Logic Functioning bit
 (45 6)  (753 198)  (753 198)  LC_3 Logic Functioning bit
 (8 7)  (716 199)  (716 199)  routing T_14_12.sp4_h_r_4 <X> T_14_12.sp4_v_t_41
 (9 7)  (717 199)  (717 199)  routing T_14_12.sp4_h_r_4 <X> T_14_12.sp4_v_t_41
 (13 7)  (721 199)  (721 199)  routing T_14_12.sp4_v_b_0 <X> T_14_12.sp4_h_l_40
 (22 7)  (730 199)  (730 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 199)  (738 199)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 199)  (744 199)  LC_3 Logic Functioning bit
 (39 7)  (747 199)  (747 199)  LC_3 Logic Functioning bit
 (41 7)  (749 199)  (749 199)  LC_3 Logic Functioning bit
 (42 7)  (750 199)  (750 199)  LC_3 Logic Functioning bit
 (27 8)  (735 200)  (735 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 200)  (736 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 200)  (738 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (39 8)  (747 200)  (747 200)  LC_4 Logic Functioning bit
 (41 8)  (749 200)  (749 200)  LC_4 Logic Functioning bit
 (42 8)  (750 200)  (750 200)  LC_4 Logic Functioning bit
 (44 8)  (752 200)  (752 200)  LC_4 Logic Functioning bit
 (45 8)  (753 200)  (753 200)  LC_4 Logic Functioning bit
 (51 8)  (759 200)  (759 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (744 201)  (744 201)  LC_4 Logic Functioning bit
 (39 9)  (747 201)  (747 201)  LC_4 Logic Functioning bit
 (41 9)  (749 201)  (749 201)  LC_4 Logic Functioning bit
 (42 9)  (750 201)  (750 201)  LC_4 Logic Functioning bit
 (11 10)  (719 202)  (719 202)  routing T_14_12.sp4_v_b_0 <X> T_14_12.sp4_v_t_45
 (13 10)  (721 202)  (721 202)  routing T_14_12.sp4_v_b_0 <X> T_14_12.sp4_v_t_45
 (27 10)  (735 202)  (735 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 202)  (738 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (39 10)  (747 202)  (747 202)  LC_5 Logic Functioning bit
 (41 10)  (749 202)  (749 202)  LC_5 Logic Functioning bit
 (42 10)  (750 202)  (750 202)  LC_5 Logic Functioning bit
 (44 10)  (752 202)  (752 202)  LC_5 Logic Functioning bit
 (45 10)  (753 202)  (753 202)  LC_5 Logic Functioning bit
 (11 11)  (719 203)  (719 203)  routing T_14_12.sp4_h_r_0 <X> T_14_12.sp4_h_l_45
 (13 11)  (721 203)  (721 203)  routing T_14_12.sp4_h_r_0 <X> T_14_12.sp4_h_l_45
 (36 11)  (744 203)  (744 203)  LC_5 Logic Functioning bit
 (39 11)  (747 203)  (747 203)  LC_5 Logic Functioning bit
 (41 11)  (749 203)  (749 203)  LC_5 Logic Functioning bit
 (42 11)  (750 203)  (750 203)  LC_5 Logic Functioning bit
 (14 12)  (722 204)  (722 204)  routing T_14_12.wire_logic_cluster/lc_0/out <X> T_14_12.lc_trk_g3_0
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 204)  (726 204)  routing T_14_12.wire_logic_cluster/lc_1/out <X> T_14_12.lc_trk_g3_1
 (22 12)  (730 204)  (730 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (735 204)  (735 204)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 204)  (738 204)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (39 12)  (747 204)  (747 204)  LC_6 Logic Functioning bit
 (41 12)  (749 204)  (749 204)  LC_6 Logic Functioning bit
 (42 12)  (750 204)  (750 204)  LC_6 Logic Functioning bit
 (44 12)  (752 204)  (752 204)  LC_6 Logic Functioning bit
 (45 12)  (753 204)  (753 204)  LC_6 Logic Functioning bit
 (9 13)  (717 205)  (717 205)  routing T_14_12.sp4_v_t_47 <X> T_14_12.sp4_v_b_10
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (729 205)  (729 205)  routing T_14_12.sp4_r_v_b_43 <X> T_14_12.lc_trk_g3_3
 (30 13)  (738 205)  (738 205)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 205)  (744 205)  LC_6 Logic Functioning bit
 (39 13)  (747 205)  (747 205)  LC_6 Logic Functioning bit
 (41 13)  (749 205)  (749 205)  LC_6 Logic Functioning bit
 (42 13)  (750 205)  (750 205)  LC_6 Logic Functioning bit
 (0 14)  (708 206)  (708 206)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 206)  (722 206)  routing T_14_12.wire_logic_cluster/lc_4/out <X> T_14_12.lc_trk_g3_4
 (16 14)  (724 206)  (724 206)  routing T_14_12.sp4_v_b_37 <X> T_14_12.lc_trk_g3_5
 (17 14)  (725 206)  (725 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (726 206)  (726 206)  routing T_14_12.sp4_v_b_37 <X> T_14_12.lc_trk_g3_5
 (21 14)  (729 206)  (729 206)  routing T_14_12.wire_logic_cluster/lc_7/out <X> T_14_12.lc_trk_g3_7
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (735 206)  (735 206)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 206)  (736 206)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 206)  (738 206)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 206)  (744 206)  LC_7 Logic Functioning bit
 (39 14)  (747 206)  (747 206)  LC_7 Logic Functioning bit
 (41 14)  (749 206)  (749 206)  LC_7 Logic Functioning bit
 (42 14)  (750 206)  (750 206)  LC_7 Logic Functioning bit
 (44 14)  (752 206)  (752 206)  LC_7 Logic Functioning bit
 (45 14)  (753 206)  (753 206)  LC_7 Logic Functioning bit
 (51 14)  (759 206)  (759 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (708 207)  (708 207)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 207)  (709 207)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (726 207)  (726 207)  routing T_14_12.sp4_v_b_37 <X> T_14_12.lc_trk_g3_5
 (30 15)  (738 207)  (738 207)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 207)  (744 207)  LC_7 Logic Functioning bit
 (39 15)  (747 207)  (747 207)  LC_7 Logic Functioning bit
 (41 15)  (749 207)  (749 207)  LC_7 Logic Functioning bit
 (42 15)  (750 207)  (750 207)  LC_7 Logic Functioning bit


LogicTile_15_12

 (22 0)  (784 192)  (784 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (785 192)  (785 192)  routing T_15_12.sp12_h_l_16 <X> T_15_12.lc_trk_g0_3
 (25 0)  (787 192)  (787 192)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g0_2
 (10 1)  (772 193)  (772 193)  routing T_15_12.sp4_h_r_8 <X> T_15_12.sp4_v_b_1
 (21 1)  (783 193)  (783 193)  routing T_15_12.sp12_h_l_16 <X> T_15_12.lc_trk_g0_3
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 193)  (785 193)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g0_2
 (24 1)  (786 193)  (786 193)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g0_2
 (25 1)  (787 193)  (787 193)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g0_2
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (16 2)  (778 194)  (778 194)  routing T_15_12.sp4_v_b_13 <X> T_15_12.lc_trk_g0_5
 (17 2)  (779 194)  (779 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (780 194)  (780 194)  routing T_15_12.sp4_v_b_13 <X> T_15_12.lc_trk_g0_5
 (21 2)  (783 194)  (783 194)  routing T_15_12.sp4_v_b_15 <X> T_15_12.lc_trk_g0_7
 (22 2)  (784 194)  (784 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 194)  (785 194)  routing T_15_12.sp4_v_b_15 <X> T_15_12.lc_trk_g0_7
 (25 2)  (787 194)  (787 194)  routing T_15_12.sp4_v_t_3 <X> T_15_12.lc_trk_g0_6
 (26 2)  (788 194)  (788 194)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 194)  (789 194)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 194)  (790 194)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 194)  (792 194)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 194)  (795 194)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 194)  (796 194)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (37 2)  (799 194)  (799 194)  LC_1 Logic Functioning bit
 (38 2)  (800 194)  (800 194)  LC_1 Logic Functioning bit
 (39 2)  (801 194)  (801 194)  LC_1 Logic Functioning bit
 (40 2)  (802 194)  (802 194)  LC_1 Logic Functioning bit
 (41 2)  (803 194)  (803 194)  LC_1 Logic Functioning bit
 (42 2)  (804 194)  (804 194)  LC_1 Logic Functioning bit
 (43 2)  (805 194)  (805 194)  LC_1 Logic Functioning bit
 (0 3)  (762 195)  (762 195)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 3)  (764 195)  (764 195)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (18 3)  (780 195)  (780 195)  routing T_15_12.sp4_v_b_13 <X> T_15_12.lc_trk_g0_5
 (19 3)  (781 195)  (781 195)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (21 3)  (783 195)  (783 195)  routing T_15_12.sp4_v_b_15 <X> T_15_12.lc_trk_g0_7
 (22 3)  (784 195)  (784 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (785 195)  (785 195)  routing T_15_12.sp4_v_t_3 <X> T_15_12.lc_trk_g0_6
 (25 3)  (787 195)  (787 195)  routing T_15_12.sp4_v_t_3 <X> T_15_12.lc_trk_g0_6
 (27 3)  (789 195)  (789 195)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 195)  (794 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (796 195)  (796 195)  routing T_15_12.lc_trk_g1_0 <X> T_15_12.input_2_1
 (36 3)  (798 195)  (798 195)  LC_1 Logic Functioning bit
 (37 3)  (799 195)  (799 195)  LC_1 Logic Functioning bit
 (38 3)  (800 195)  (800 195)  LC_1 Logic Functioning bit
 (39 3)  (801 195)  (801 195)  LC_1 Logic Functioning bit
 (40 3)  (802 195)  (802 195)  LC_1 Logic Functioning bit
 (42 3)  (804 195)  (804 195)  LC_1 Logic Functioning bit
 (43 3)  (805 195)  (805 195)  LC_1 Logic Functioning bit
 (0 4)  (762 196)  (762 196)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (776 196)  (776 196)  routing T_15_12.sp4_h_r_8 <X> T_15_12.lc_trk_g1_0
 (15 4)  (777 196)  (777 196)  routing T_15_12.sp4_h_l_4 <X> T_15_12.lc_trk_g1_1
 (16 4)  (778 196)  (778 196)  routing T_15_12.sp4_h_l_4 <X> T_15_12.lc_trk_g1_1
 (17 4)  (779 196)  (779 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (780 196)  (780 196)  routing T_15_12.sp4_h_l_4 <X> T_15_12.lc_trk_g1_1
 (21 4)  (783 196)  (783 196)  routing T_15_12.lft_op_3 <X> T_15_12.lc_trk_g1_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 196)  (786 196)  routing T_15_12.lft_op_3 <X> T_15_12.lc_trk_g1_3
 (27 4)  (789 196)  (789 196)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 196)  (790 196)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 196)  (793 196)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (41 4)  (803 196)  (803 196)  LC_2 Logic Functioning bit
 (43 4)  (805 196)  (805 196)  LC_2 Logic Functioning bit
 (45 4)  (807 196)  (807 196)  LC_2 Logic Functioning bit
 (50 4)  (812 196)  (812 196)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (762 197)  (762 197)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (15 5)  (777 197)  (777 197)  routing T_15_12.sp4_h_r_8 <X> T_15_12.lc_trk_g1_0
 (16 5)  (778 197)  (778 197)  routing T_15_12.sp4_h_r_8 <X> T_15_12.lc_trk_g1_0
 (17 5)  (779 197)  (779 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (780 197)  (780 197)  routing T_15_12.sp4_h_l_4 <X> T_15_12.lc_trk_g1_1
 (26 5)  (788 197)  (788 197)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 197)  (790 197)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 197)  (799 197)  LC_2 Logic Functioning bit
 (38 5)  (800 197)  (800 197)  LC_2 Logic Functioning bit
 (41 5)  (803 197)  (803 197)  LC_2 Logic Functioning bit
 (43 5)  (805 197)  (805 197)  LC_2 Logic Functioning bit
 (47 5)  (809 197)  (809 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (776 198)  (776 198)  routing T_15_12.sp4_h_l_1 <X> T_15_12.lc_trk_g1_4
 (25 6)  (787 198)  (787 198)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g1_6
 (28 6)  (790 198)  (790 198)  routing T_15_12.lc_trk_g2_0 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 198)  (796 198)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 198)  (797 198)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_3
 (36 6)  (798 198)  (798 198)  LC_3 Logic Functioning bit
 (37 6)  (799 198)  (799 198)  LC_3 Logic Functioning bit
 (38 6)  (800 198)  (800 198)  LC_3 Logic Functioning bit
 (39 6)  (801 198)  (801 198)  LC_3 Logic Functioning bit
 (41 6)  (803 198)  (803 198)  LC_3 Logic Functioning bit
 (42 6)  (804 198)  (804 198)  LC_3 Logic Functioning bit
 (43 6)  (805 198)  (805 198)  LC_3 Logic Functioning bit
 (15 7)  (777 199)  (777 199)  routing T_15_12.sp4_h_l_1 <X> T_15_12.lc_trk_g1_4
 (16 7)  (778 199)  (778 199)  routing T_15_12.sp4_h_l_1 <X> T_15_12.lc_trk_g1_4
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 199)  (786 199)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g1_6
 (28 7)  (790 199)  (790 199)  routing T_15_12.lc_trk_g2_1 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 199)  (793 199)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 199)  (794 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (796 199)  (796 199)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_3
 (35 7)  (797 199)  (797 199)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_3
 (36 7)  (798 199)  (798 199)  LC_3 Logic Functioning bit
 (37 7)  (799 199)  (799 199)  LC_3 Logic Functioning bit
 (38 7)  (800 199)  (800 199)  LC_3 Logic Functioning bit
 (39 7)  (801 199)  (801 199)  LC_3 Logic Functioning bit
 (40 7)  (802 199)  (802 199)  LC_3 Logic Functioning bit
 (41 7)  (803 199)  (803 199)  LC_3 Logic Functioning bit
 (42 7)  (804 199)  (804 199)  LC_3 Logic Functioning bit
 (43 7)  (805 199)  (805 199)  LC_3 Logic Functioning bit
 (51 7)  (813 199)  (813 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (777 200)  (777 200)  routing T_15_12.tnl_op_1 <X> T_15_12.lc_trk_g2_1
 (17 8)  (779 200)  (779 200)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (787 200)  (787 200)  routing T_15_12.wire_logic_cluster/lc_2/out <X> T_15_12.lc_trk_g2_2
 (26 8)  (788 200)  (788 200)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 200)  (792 200)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (798 200)  (798 200)  LC_4 Logic Functioning bit
 (38 8)  (800 200)  (800 200)  LC_4 Logic Functioning bit
 (14 9)  (776 201)  (776 201)  routing T_15_12.tnl_op_0 <X> T_15_12.lc_trk_g2_0
 (15 9)  (777 201)  (777 201)  routing T_15_12.tnl_op_0 <X> T_15_12.lc_trk_g2_0
 (17 9)  (779 201)  (779 201)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (780 201)  (780 201)  routing T_15_12.tnl_op_1 <X> T_15_12.lc_trk_g2_1
 (22 9)  (784 201)  (784 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (788 201)  (788 201)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 201)  (791 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 201)  (792 201)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 201)  (793 201)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 201)  (794 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (797 201)  (797 201)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.input_2_4
 (37 9)  (799 201)  (799 201)  LC_4 Logic Functioning bit
 (39 9)  (801 201)  (801 201)  LC_4 Logic Functioning bit
 (40 9)  (802 201)  (802 201)  LC_4 Logic Functioning bit
 (41 9)  (803 201)  (803 201)  LC_4 Logic Functioning bit
 (42 9)  (804 201)  (804 201)  LC_4 Logic Functioning bit
 (47 9)  (809 201)  (809 201)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (3 10)  (765 202)  (765 202)  routing T_15_12.sp12_v_t_22 <X> T_15_12.sp12_h_l_22
 (8 10)  (770 202)  (770 202)  routing T_15_12.sp4_v_t_42 <X> T_15_12.sp4_h_l_42
 (9 10)  (771 202)  (771 202)  routing T_15_12.sp4_v_t_42 <X> T_15_12.sp4_h_l_42
 (14 10)  (776 202)  (776 202)  routing T_15_12.sp4_v_t_17 <X> T_15_12.lc_trk_g2_4
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 202)  (793 202)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (797 202)  (797 202)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.input_2_5
 (36 10)  (798 202)  (798 202)  LC_5 Logic Functioning bit
 (37 10)  (799 202)  (799 202)  LC_5 Logic Functioning bit
 (38 10)  (800 202)  (800 202)  LC_5 Logic Functioning bit
 (40 10)  (802 202)  (802 202)  LC_5 Logic Functioning bit
 (42 10)  (804 202)  (804 202)  LC_5 Logic Functioning bit
 (48 10)  (810 202)  (810 202)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (16 11)  (778 203)  (778 203)  routing T_15_12.sp4_v_t_17 <X> T_15_12.lc_trk_g2_4
 (17 11)  (779 203)  (779 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (19 11)  (781 203)  (781 203)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (26 11)  (788 203)  (788 203)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 203)  (791 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 203)  (792 203)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 203)  (793 203)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 203)  (794 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (797 203)  (797 203)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.input_2_5
 (36 11)  (798 203)  (798 203)  LC_5 Logic Functioning bit
 (37 11)  (799 203)  (799 203)  LC_5 Logic Functioning bit
 (39 11)  (801 203)  (801 203)  LC_5 Logic Functioning bit
 (41 11)  (803 203)  (803 203)  LC_5 Logic Functioning bit
 (15 12)  (777 204)  (777 204)  routing T_15_12.rgt_op_1 <X> T_15_12.lc_trk_g3_1
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 204)  (780 204)  routing T_15_12.rgt_op_1 <X> T_15_12.lc_trk_g3_1
 (21 12)  (783 204)  (783 204)  routing T_15_12.sp4_h_r_35 <X> T_15_12.lc_trk_g3_3
 (22 12)  (784 204)  (784 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 204)  (785 204)  routing T_15_12.sp4_h_r_35 <X> T_15_12.lc_trk_g3_3
 (24 12)  (786 204)  (786 204)  routing T_15_12.sp4_h_r_35 <X> T_15_12.lc_trk_g3_3
 (26 12)  (788 204)  (788 204)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 204)  (792 204)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 204)  (798 204)  LC_6 Logic Functioning bit
 (37 12)  (799 204)  (799 204)  LC_6 Logic Functioning bit
 (38 12)  (800 204)  (800 204)  LC_6 Logic Functioning bit
 (39 12)  (801 204)  (801 204)  LC_6 Logic Functioning bit
 (41 12)  (803 204)  (803 204)  LC_6 Logic Functioning bit
 (42 12)  (804 204)  (804 204)  LC_6 Logic Functioning bit
 (43 12)  (805 204)  (805 204)  LC_6 Logic Functioning bit
 (48 12)  (810 204)  (810 204)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (5 13)  (767 205)  (767 205)  routing T_15_12.sp4_h_r_9 <X> T_15_12.sp4_v_b_9
 (14 13)  (776 205)  (776 205)  routing T_15_12.sp4_r_v_b_40 <X> T_15_12.lc_trk_g3_0
 (17 13)  (779 205)  (779 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (788 205)  (788 205)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 205)  (792 205)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 205)  (793 205)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 205)  (794 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 205)  (797 205)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.input_2_6
 (36 13)  (798 205)  (798 205)  LC_6 Logic Functioning bit
 (37 13)  (799 205)  (799 205)  LC_6 Logic Functioning bit
 (38 13)  (800 205)  (800 205)  LC_6 Logic Functioning bit
 (39 13)  (801 205)  (801 205)  LC_6 Logic Functioning bit
 (40 13)  (802 205)  (802 205)  LC_6 Logic Functioning bit
 (41 13)  (803 205)  (803 205)  LC_6 Logic Functioning bit
 (42 13)  (804 205)  (804 205)  LC_6 Logic Functioning bit
 (47 13)  (809 205)  (809 205)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (762 206)  (762 206)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 206)  (777 206)  routing T_15_12.rgt_op_5 <X> T_15_12.lc_trk_g3_5
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 206)  (780 206)  routing T_15_12.rgt_op_5 <X> T_15_12.lc_trk_g3_5
 (1 15)  (763 207)  (763 207)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r


LogicTile_16_12

 (11 0)  (827 192)  (827 192)  routing T_16_12.sp4_h_r_9 <X> T_16_12.sp4_v_b_2
 (26 0)  (842 192)  (842 192)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 192)  (844 192)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 192)  (846 192)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 192)  (847 192)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 192)  (849 192)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 192)  (852 192)  LC_0 Logic Functioning bit
 (37 0)  (853 192)  (853 192)  LC_0 Logic Functioning bit
 (38 0)  (854 192)  (854 192)  LC_0 Logic Functioning bit
 (39 0)  (855 192)  (855 192)  LC_0 Logic Functioning bit
 (41 0)  (857 192)  (857 192)  LC_0 Logic Functioning bit
 (43 0)  (859 192)  (859 192)  LC_0 Logic Functioning bit
 (48 0)  (864 192)  (864 192)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (830 193)  (830 193)  routing T_16_12.sp4_r_v_b_35 <X> T_16_12.lc_trk_g0_0
 (17 1)  (833 193)  (833 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (841 193)  (841 193)  routing T_16_12.sp4_r_v_b_33 <X> T_16_12.lc_trk_g0_2
 (26 1)  (842 193)  (842 193)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 193)  (844 193)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 193)  (845 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 193)  (847 193)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 193)  (852 193)  LC_0 Logic Functioning bit
 (37 1)  (853 193)  (853 193)  LC_0 Logic Functioning bit
 (38 1)  (854 193)  (854 193)  LC_0 Logic Functioning bit
 (39 1)  (855 193)  (855 193)  LC_0 Logic Functioning bit
 (40 1)  (856 193)  (856 193)  LC_0 Logic Functioning bit
 (41 1)  (857 193)  (857 193)  LC_0 Logic Functioning bit
 (42 1)  (858 193)  (858 193)  LC_0 Logic Functioning bit
 (43 1)  (859 193)  (859 193)  LC_0 Logic Functioning bit
 (0 2)  (816 194)  (816 194)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (830 194)  (830 194)  routing T_16_12.sp4_v_t_1 <X> T_16_12.lc_trk_g0_4
 (26 2)  (842 194)  (842 194)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 194)  (844 194)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 194)  (846 194)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 194)  (849 194)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 194)  (850 194)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 194)  (851 194)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.input_2_1
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (37 2)  (853 194)  (853 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (39 2)  (855 194)  (855 194)  LC_1 Logic Functioning bit
 (41 2)  (857 194)  (857 194)  LC_1 Logic Functioning bit
 (42 2)  (858 194)  (858 194)  LC_1 Logic Functioning bit
 (43 2)  (859 194)  (859 194)  LC_1 Logic Functioning bit
 (2 3)  (818 195)  (818 195)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (14 3)  (830 195)  (830 195)  routing T_16_12.sp4_v_t_1 <X> T_16_12.lc_trk_g0_4
 (16 3)  (832 195)  (832 195)  routing T_16_12.sp4_v_t_1 <X> T_16_12.lc_trk_g0_4
 (17 3)  (833 195)  (833 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (842 195)  (842 195)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 195)  (844 195)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 195)  (846 195)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 195)  (848 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (849 195)  (849 195)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.input_2_1
 (36 3)  (852 195)  (852 195)  LC_1 Logic Functioning bit
 (37 3)  (853 195)  (853 195)  LC_1 Logic Functioning bit
 (38 3)  (854 195)  (854 195)  LC_1 Logic Functioning bit
 (39 3)  (855 195)  (855 195)  LC_1 Logic Functioning bit
 (40 3)  (856 195)  (856 195)  LC_1 Logic Functioning bit
 (41 3)  (857 195)  (857 195)  LC_1 Logic Functioning bit
 (42 3)  (858 195)  (858 195)  LC_1 Logic Functioning bit
 (43 3)  (859 195)  (859 195)  LC_1 Logic Functioning bit
 (3 4)  (819 196)  (819 196)  routing T_16_12.sp12_v_b_0 <X> T_16_12.sp12_h_r_0
 (14 4)  (830 196)  (830 196)  routing T_16_12.sp12_h_r_0 <X> T_16_12.lc_trk_g1_0
 (26 4)  (842 196)  (842 196)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 196)  (843 196)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 196)  (846 196)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 196)  (849 196)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 196)  (852 196)  LC_2 Logic Functioning bit
 (37 4)  (853 196)  (853 196)  LC_2 Logic Functioning bit
 (38 4)  (854 196)  (854 196)  LC_2 Logic Functioning bit
 (39 4)  (855 196)  (855 196)  LC_2 Logic Functioning bit
 (40 4)  (856 196)  (856 196)  LC_2 Logic Functioning bit
 (41 4)  (857 196)  (857 196)  LC_2 Logic Functioning bit
 (42 4)  (858 196)  (858 196)  LC_2 Logic Functioning bit
 (43 4)  (859 196)  (859 196)  LC_2 Logic Functioning bit
 (46 4)  (862 196)  (862 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (866 196)  (866 196)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (819 197)  (819 197)  routing T_16_12.sp12_v_b_0 <X> T_16_12.sp12_h_r_0
 (10 5)  (826 197)  (826 197)  routing T_16_12.sp4_h_r_11 <X> T_16_12.sp4_v_b_4
 (14 5)  (830 197)  (830 197)  routing T_16_12.sp12_h_r_0 <X> T_16_12.lc_trk_g1_0
 (15 5)  (831 197)  (831 197)  routing T_16_12.sp12_h_r_0 <X> T_16_12.lc_trk_g1_0
 (17 5)  (833 197)  (833 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (28 5)  (844 197)  (844 197)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 197)  (847 197)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 197)  (852 197)  LC_2 Logic Functioning bit
 (37 5)  (853 197)  (853 197)  LC_2 Logic Functioning bit
 (38 5)  (854 197)  (854 197)  LC_2 Logic Functioning bit
 (39 5)  (855 197)  (855 197)  LC_2 Logic Functioning bit
 (40 5)  (856 197)  (856 197)  LC_2 Logic Functioning bit
 (42 5)  (858 197)  (858 197)  LC_2 Logic Functioning bit
 (43 5)  (859 197)  (859 197)  LC_2 Logic Functioning bit
 (48 5)  (864 197)  (864 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (830 198)  (830 198)  routing T_16_12.wire_logic_cluster/lc_4/out <X> T_16_12.lc_trk_g1_4
 (15 6)  (831 198)  (831 198)  routing T_16_12.sp4_v_b_21 <X> T_16_12.lc_trk_g1_5
 (16 6)  (832 198)  (832 198)  routing T_16_12.sp4_v_b_21 <X> T_16_12.lc_trk_g1_5
 (17 6)  (833 198)  (833 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (841 198)  (841 198)  routing T_16_12.wire_logic_cluster/lc_6/out <X> T_16_12.lc_trk_g1_6
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (43 6)  (859 198)  (859 198)  LC_3 Logic Functioning bit
 (50 6)  (866 198)  (866 198)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (833 199)  (833 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (838 199)  (838 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (843 199)  (843 199)  routing T_16_12.lc_trk_g1_0 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 199)  (853 199)  LC_3 Logic Functioning bit
 (42 7)  (858 199)  (858 199)  LC_3 Logic Functioning bit
 (4 8)  (820 200)  (820 200)  routing T_16_12.sp4_h_l_37 <X> T_16_12.sp4_v_b_6
 (6 8)  (822 200)  (822 200)  routing T_16_12.sp4_h_l_37 <X> T_16_12.sp4_v_b_6
 (16 8)  (832 200)  (832 200)  routing T_16_12.sp4_v_t_12 <X> T_16_12.lc_trk_g2_1
 (17 8)  (833 200)  (833 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (834 200)  (834 200)  routing T_16_12.sp4_v_t_12 <X> T_16_12.lc_trk_g2_1
 (21 8)  (837 200)  (837 200)  routing T_16_12.rgt_op_3 <X> T_16_12.lc_trk_g2_3
 (22 8)  (838 200)  (838 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 200)  (840 200)  routing T_16_12.rgt_op_3 <X> T_16_12.lc_trk_g2_3
 (27 8)  (843 200)  (843 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 200)  (844 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 200)  (846 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 200)  (847 200)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 200)  (850 200)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 200)  (851 200)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.input_2_4
 (37 8)  (853 200)  (853 200)  LC_4 Logic Functioning bit
 (39 8)  (855 200)  (855 200)  LC_4 Logic Functioning bit
 (45 8)  (861 200)  (861 200)  LC_4 Logic Functioning bit
 (5 9)  (821 201)  (821 201)  routing T_16_12.sp4_h_l_37 <X> T_16_12.sp4_v_b_6
 (14 9)  (830 201)  (830 201)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g2_0
 (15 9)  (831 201)  (831 201)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g2_0
 (16 9)  (832 201)  (832 201)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g2_0
 (17 9)  (833 201)  (833 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (29 9)  (845 201)  (845 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 201)  (848 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (850 201)  (850 201)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.input_2_4
 (36 9)  (852 201)  (852 201)  LC_4 Logic Functioning bit
 (37 9)  (853 201)  (853 201)  LC_4 Logic Functioning bit
 (38 9)  (854 201)  (854 201)  LC_4 Logic Functioning bit
 (42 9)  (858 201)  (858 201)  LC_4 Logic Functioning bit
 (51 9)  (867 201)  (867 201)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (830 202)  (830 202)  routing T_16_12.rgt_op_4 <X> T_16_12.lc_trk_g2_4
 (15 10)  (831 202)  (831 202)  routing T_16_12.rgt_op_5 <X> T_16_12.lc_trk_g2_5
 (17 10)  (833 202)  (833 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (834 202)  (834 202)  routing T_16_12.rgt_op_5 <X> T_16_12.lc_trk_g2_5
 (21 10)  (837 202)  (837 202)  routing T_16_12.rgt_op_7 <X> T_16_12.lc_trk_g2_7
 (22 10)  (838 202)  (838 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (840 202)  (840 202)  routing T_16_12.rgt_op_7 <X> T_16_12.lc_trk_g2_7
 (25 10)  (841 202)  (841 202)  routing T_16_12.rgt_op_6 <X> T_16_12.lc_trk_g2_6
 (27 10)  (843 202)  (843 202)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 202)  (844 202)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 202)  (847 202)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 202)  (849 202)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 202)  (852 202)  LC_5 Logic Functioning bit
 (38 10)  (854 202)  (854 202)  LC_5 Logic Functioning bit
 (15 11)  (831 203)  (831 203)  routing T_16_12.rgt_op_4 <X> T_16_12.lc_trk_g2_4
 (17 11)  (833 203)  (833 203)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (838 203)  (838 203)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 203)  (840 203)  routing T_16_12.rgt_op_6 <X> T_16_12.lc_trk_g2_6
 (30 11)  (846 203)  (846 203)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 203)  (852 203)  LC_5 Logic Functioning bit
 (38 11)  (854 203)  (854 203)  LC_5 Logic Functioning bit
 (14 12)  (830 204)  (830 204)  routing T_16_12.rgt_op_0 <X> T_16_12.lc_trk_g3_0
 (15 12)  (831 204)  (831 204)  routing T_16_12.rgt_op_1 <X> T_16_12.lc_trk_g3_1
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (834 204)  (834 204)  routing T_16_12.rgt_op_1 <X> T_16_12.lc_trk_g3_1
 (21 12)  (837 204)  (837 204)  routing T_16_12.rgt_op_3 <X> T_16_12.lc_trk_g3_3
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (840 204)  (840 204)  routing T_16_12.rgt_op_3 <X> T_16_12.lc_trk_g3_3
 (25 12)  (841 204)  (841 204)  routing T_16_12.rgt_op_2 <X> T_16_12.lc_trk_g3_2
 (27 12)  (843 204)  (843 204)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 204)  (844 204)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 204)  (845 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 204)  (849 204)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 204)  (850 204)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 204)  (852 204)  LC_6 Logic Functioning bit
 (38 12)  (854 204)  (854 204)  LC_6 Logic Functioning bit
 (15 13)  (831 205)  (831 205)  routing T_16_12.rgt_op_0 <X> T_16_12.lc_trk_g3_0
 (17 13)  (833 205)  (833 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (838 205)  (838 205)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (840 205)  (840 205)  routing T_16_12.rgt_op_2 <X> T_16_12.lc_trk_g3_2
 (31 13)  (847 205)  (847 205)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 205)  (852 205)  LC_6 Logic Functioning bit
 (38 13)  (854 205)  (854 205)  LC_6 Logic Functioning bit
 (14 14)  (830 206)  (830 206)  routing T_16_12.sp4_v_t_17 <X> T_16_12.lc_trk_g3_4
 (26 14)  (842 206)  (842 206)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 206)  (846 206)  routing T_16_12.lc_trk_g0_4 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 206)  (852 206)  LC_7 Logic Functioning bit
 (41 14)  (857 206)  (857 206)  LC_7 Logic Functioning bit
 (43 14)  (859 206)  (859 206)  LC_7 Logic Functioning bit
 (16 15)  (832 207)  (832 207)  routing T_16_12.sp4_v_t_17 <X> T_16_12.lc_trk_g3_4
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (843 207)  (843 207)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 207)  (844 207)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 207)  (847 207)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 207)  (848 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (849 207)  (849 207)  routing T_16_12.lc_trk_g2_1 <X> T_16_12.input_2_7
 (37 15)  (853 207)  (853 207)  LC_7 Logic Functioning bit
 (39 15)  (855 207)  (855 207)  LC_7 Logic Functioning bit
 (42 15)  (858 207)  (858 207)  LC_7 Logic Functioning bit
 (47 15)  (863 207)  (863 207)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_17_12

 (27 0)  (901 192)  (901 192)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 192)  (902 192)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 192)  (903 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 192)  (906 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 192)  (910 192)  LC_0 Logic Functioning bit
 (39 0)  (913 192)  (913 192)  LC_0 Logic Functioning bit
 (41 0)  (915 192)  (915 192)  LC_0 Logic Functioning bit
 (42 0)  (916 192)  (916 192)  LC_0 Logic Functioning bit
 (44 0)  (918 192)  (918 192)  LC_0 Logic Functioning bit
 (45 0)  (919 192)  (919 192)  LC_0 Logic Functioning bit
 (22 1)  (896 193)  (896 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 193)  (897 193)  routing T_17_12.sp4_h_r_2 <X> T_17_12.lc_trk_g0_2
 (24 1)  (898 193)  (898 193)  routing T_17_12.sp4_h_r_2 <X> T_17_12.lc_trk_g0_2
 (25 1)  (899 193)  (899 193)  routing T_17_12.sp4_h_r_2 <X> T_17_12.lc_trk_g0_2
 (36 1)  (910 193)  (910 193)  LC_0 Logic Functioning bit
 (39 1)  (913 193)  (913 193)  LC_0 Logic Functioning bit
 (41 1)  (915 193)  (915 193)  LC_0 Logic Functioning bit
 (42 1)  (916 193)  (916 193)  LC_0 Logic Functioning bit
 (47 1)  (921 193)  (921 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (50 1)  (924 193)  (924 193)  Carry_In_Mux bit 

 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (4 2)  (878 194)  (878 194)  routing T_17_12.sp4_h_r_0 <X> T_17_12.sp4_v_t_37
 (14 2)  (888 194)  (888 194)  routing T_17_12.sp4_v_b_4 <X> T_17_12.lc_trk_g0_4
 (25 2)  (899 194)  (899 194)  routing T_17_12.sp4_h_l_11 <X> T_17_12.lc_trk_g0_6
 (27 2)  (901 194)  (901 194)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 194)  (902 194)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 194)  (903 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 194)  (906 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 194)  (910 194)  LC_1 Logic Functioning bit
 (39 2)  (913 194)  (913 194)  LC_1 Logic Functioning bit
 (41 2)  (915 194)  (915 194)  LC_1 Logic Functioning bit
 (42 2)  (916 194)  (916 194)  LC_1 Logic Functioning bit
 (44 2)  (918 194)  (918 194)  LC_1 Logic Functioning bit
 (45 2)  (919 194)  (919 194)  LC_1 Logic Functioning bit
 (0 3)  (874 195)  (874 195)  routing T_17_12.lc_trk_g1_1 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 3)  (876 195)  (876 195)  routing T_17_12.lc_trk_g1_1 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (5 3)  (879 195)  (879 195)  routing T_17_12.sp4_h_r_0 <X> T_17_12.sp4_v_t_37
 (16 3)  (890 195)  (890 195)  routing T_17_12.sp4_v_b_4 <X> T_17_12.lc_trk_g0_4
 (17 3)  (891 195)  (891 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (22 3)  (896 195)  (896 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (897 195)  (897 195)  routing T_17_12.sp4_h_l_11 <X> T_17_12.lc_trk_g0_6
 (24 3)  (898 195)  (898 195)  routing T_17_12.sp4_h_l_11 <X> T_17_12.lc_trk_g0_6
 (25 3)  (899 195)  (899 195)  routing T_17_12.sp4_h_l_11 <X> T_17_12.lc_trk_g0_6
 (36 3)  (910 195)  (910 195)  LC_1 Logic Functioning bit
 (39 3)  (913 195)  (913 195)  LC_1 Logic Functioning bit
 (41 3)  (915 195)  (915 195)  LC_1 Logic Functioning bit
 (42 3)  (916 195)  (916 195)  LC_1 Logic Functioning bit
 (51 3)  (925 195)  (925 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (891 196)  (891 196)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (892 196)  (892 196)  routing T_17_12.bnr_op_1 <X> T_17_12.lc_trk_g1_1
 (27 4)  (901 196)  (901 196)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 196)  (903 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 196)  (904 196)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 196)  (910 196)  LC_2 Logic Functioning bit
 (39 4)  (913 196)  (913 196)  LC_2 Logic Functioning bit
 (41 4)  (915 196)  (915 196)  LC_2 Logic Functioning bit
 (42 4)  (916 196)  (916 196)  LC_2 Logic Functioning bit
 (44 4)  (918 196)  (918 196)  LC_2 Logic Functioning bit
 (45 4)  (919 196)  (919 196)  LC_2 Logic Functioning bit
 (46 4)  (920 196)  (920 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (18 5)  (892 197)  (892 197)  routing T_17_12.bnr_op_1 <X> T_17_12.lc_trk_g1_1
 (36 5)  (910 197)  (910 197)  LC_2 Logic Functioning bit
 (39 5)  (913 197)  (913 197)  LC_2 Logic Functioning bit
 (41 5)  (915 197)  (915 197)  LC_2 Logic Functioning bit
 (42 5)  (916 197)  (916 197)  LC_2 Logic Functioning bit
 (47 5)  (921 197)  (921 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (888 198)  (888 198)  routing T_17_12.sp4_h_l_9 <X> T_17_12.lc_trk_g1_4
 (17 6)  (891 198)  (891 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 198)  (892 198)  routing T_17_12.wire_logic_cluster/lc_5/out <X> T_17_12.lc_trk_g1_5
 (21 6)  (895 198)  (895 198)  routing T_17_12.wire_logic_cluster/lc_7/out <X> T_17_12.lc_trk_g1_7
 (22 6)  (896 198)  (896 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (899 198)  (899 198)  routing T_17_12.wire_logic_cluster/lc_6/out <X> T_17_12.lc_trk_g1_6
 (29 6)  (903 198)  (903 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 198)  (904 198)  routing T_17_12.lc_trk_g0_6 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 198)  (910 198)  LC_3 Logic Functioning bit
 (39 6)  (913 198)  (913 198)  LC_3 Logic Functioning bit
 (41 6)  (915 198)  (915 198)  LC_3 Logic Functioning bit
 (42 6)  (916 198)  (916 198)  LC_3 Logic Functioning bit
 (44 6)  (918 198)  (918 198)  LC_3 Logic Functioning bit
 (45 6)  (919 198)  (919 198)  LC_3 Logic Functioning bit
 (46 6)  (920 198)  (920 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (888 199)  (888 199)  routing T_17_12.sp4_h_l_9 <X> T_17_12.lc_trk_g1_4
 (15 7)  (889 199)  (889 199)  routing T_17_12.sp4_h_l_9 <X> T_17_12.lc_trk_g1_4
 (16 7)  (890 199)  (890 199)  routing T_17_12.sp4_h_l_9 <X> T_17_12.lc_trk_g1_4
 (17 7)  (891 199)  (891 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (896 199)  (896 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (904 199)  (904 199)  routing T_17_12.lc_trk_g0_6 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 199)  (910 199)  LC_3 Logic Functioning bit
 (39 7)  (913 199)  (913 199)  LC_3 Logic Functioning bit
 (41 7)  (915 199)  (915 199)  LC_3 Logic Functioning bit
 (42 7)  (916 199)  (916 199)  LC_3 Logic Functioning bit
 (11 8)  (885 200)  (885 200)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_v_b_8
 (27 8)  (901 200)  (901 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 200)  (902 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 200)  (904 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 200)  (910 200)  LC_4 Logic Functioning bit
 (39 8)  (913 200)  (913 200)  LC_4 Logic Functioning bit
 (41 8)  (915 200)  (915 200)  LC_4 Logic Functioning bit
 (42 8)  (916 200)  (916 200)  LC_4 Logic Functioning bit
 (44 8)  (918 200)  (918 200)  LC_4 Logic Functioning bit
 (45 8)  (919 200)  (919 200)  LC_4 Logic Functioning bit
 (12 9)  (886 201)  (886 201)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_v_b_8
 (36 9)  (910 201)  (910 201)  LC_4 Logic Functioning bit
 (39 9)  (913 201)  (913 201)  LC_4 Logic Functioning bit
 (41 9)  (915 201)  (915 201)  LC_4 Logic Functioning bit
 (42 9)  (916 201)  (916 201)  LC_4 Logic Functioning bit
 (51 9)  (925 201)  (925 201)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (27 10)  (901 202)  (901 202)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 202)  (903 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 202)  (904 202)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 202)  (910 202)  LC_5 Logic Functioning bit
 (39 10)  (913 202)  (913 202)  LC_5 Logic Functioning bit
 (41 10)  (915 202)  (915 202)  LC_5 Logic Functioning bit
 (42 10)  (916 202)  (916 202)  LC_5 Logic Functioning bit
 (44 10)  (918 202)  (918 202)  LC_5 Logic Functioning bit
 (45 10)  (919 202)  (919 202)  LC_5 Logic Functioning bit
 (36 11)  (910 203)  (910 203)  LC_5 Logic Functioning bit
 (39 11)  (913 203)  (913 203)  LC_5 Logic Functioning bit
 (41 11)  (915 203)  (915 203)  LC_5 Logic Functioning bit
 (42 11)  (916 203)  (916 203)  LC_5 Logic Functioning bit
 (14 12)  (888 204)  (888 204)  routing T_17_12.wire_logic_cluster/lc_0/out <X> T_17_12.lc_trk_g3_0
 (17 12)  (891 204)  (891 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 204)  (892 204)  routing T_17_12.wire_logic_cluster/lc_1/out <X> T_17_12.lc_trk_g3_1
 (27 12)  (901 204)  (901 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 204)  (904 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 204)  (910 204)  LC_6 Logic Functioning bit
 (39 12)  (913 204)  (913 204)  LC_6 Logic Functioning bit
 (41 12)  (915 204)  (915 204)  LC_6 Logic Functioning bit
 (42 12)  (916 204)  (916 204)  LC_6 Logic Functioning bit
 (44 12)  (918 204)  (918 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (17 13)  (891 205)  (891 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (904 205)  (904 205)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 205)  (910 205)  LC_6 Logic Functioning bit
 (39 13)  (913 205)  (913 205)  LC_6 Logic Functioning bit
 (41 13)  (915 205)  (915 205)  LC_6 Logic Functioning bit
 (42 13)  (916 205)  (916 205)  LC_6 Logic Functioning bit
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 206)  (888 206)  routing T_17_12.wire_logic_cluster/lc_4/out <X> T_17_12.lc_trk_g3_4
 (27 14)  (901 206)  (901 206)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 206)  (903 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 206)  (904 206)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 206)  (910 206)  LC_7 Logic Functioning bit
 (39 14)  (913 206)  (913 206)  LC_7 Logic Functioning bit
 (41 14)  (915 206)  (915 206)  LC_7 Logic Functioning bit
 (42 14)  (916 206)  (916 206)  LC_7 Logic Functioning bit
 (45 14)  (919 206)  (919 206)  LC_7 Logic Functioning bit
 (1 15)  (875 207)  (875 207)  routing T_17_12.lc_trk_g0_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (891 207)  (891 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (904 207)  (904 207)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 207)  (910 207)  LC_7 Logic Functioning bit
 (39 15)  (913 207)  (913 207)  LC_7 Logic Functioning bit
 (41 15)  (915 207)  (915 207)  LC_7 Logic Functioning bit
 (42 15)  (916 207)  (916 207)  LC_7 Logic Functioning bit


LogicTile_18_12

 (15 0)  (943 192)  (943 192)  routing T_18_12.sp4_h_r_1 <X> T_18_12.lc_trk_g0_1
 (16 0)  (944 192)  (944 192)  routing T_18_12.sp4_h_r_1 <X> T_18_12.lc_trk_g0_1
 (17 0)  (945 192)  (945 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (953 192)  (953 192)  routing T_18_12.bnr_op_2 <X> T_18_12.lc_trk_g0_2
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 192)  (958 192)  routing T_18_12.lc_trk_g0_5 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 192)  (961 192)  routing T_18_12.lc_trk_g2_1 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 192)  (963 192)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.input_2_0
 (36 0)  (964 192)  (964 192)  LC_0 Logic Functioning bit
 (37 0)  (965 192)  (965 192)  LC_0 Logic Functioning bit
 (38 0)  (966 192)  (966 192)  LC_0 Logic Functioning bit
 (39 0)  (967 192)  (967 192)  LC_0 Logic Functioning bit
 (41 0)  (969 192)  (969 192)  LC_0 Logic Functioning bit
 (42 0)  (970 192)  (970 192)  LC_0 Logic Functioning bit
 (43 0)  (971 192)  (971 192)  LC_0 Logic Functioning bit
 (18 1)  (946 193)  (946 193)  routing T_18_12.sp4_h_r_1 <X> T_18_12.lc_trk_g0_1
 (22 1)  (950 193)  (950 193)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (953 193)  (953 193)  routing T_18_12.bnr_op_2 <X> T_18_12.lc_trk_g0_2
 (26 1)  (954 193)  (954 193)  routing T_18_12.lc_trk_g0_2 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 193)  (957 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 193)  (960 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (961 193)  (961 193)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.input_2_0
 (36 1)  (964 193)  (964 193)  LC_0 Logic Functioning bit
 (37 1)  (965 193)  (965 193)  LC_0 Logic Functioning bit
 (38 1)  (966 193)  (966 193)  LC_0 Logic Functioning bit
 (39 1)  (967 193)  (967 193)  LC_0 Logic Functioning bit
 (40 1)  (968 193)  (968 193)  LC_0 Logic Functioning bit
 (41 1)  (969 193)  (969 193)  LC_0 Logic Functioning bit
 (42 1)  (970 193)  (970 193)  LC_0 Logic Functioning bit
 (43 1)  (971 193)  (971 193)  LC_0 Logic Functioning bit
 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (942 194)  (942 194)  routing T_18_12.sp4_h_l_1 <X> T_18_12.lc_trk_g0_4
 (17 2)  (945 194)  (945 194)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (946 194)  (946 194)  routing T_18_12.bnr_op_5 <X> T_18_12.lc_trk_g0_5
 (26 2)  (954 194)  (954 194)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 194)  (955 194)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 194)  (956 194)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 194)  (957 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 194)  (958 194)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 194)  (959 194)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 194)  (960 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 194)  (961 194)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 194)  (962 194)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 194)  (964 194)  LC_1 Logic Functioning bit
 (0 3)  (928 195)  (928 195)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (4 3)  (932 195)  (932 195)  routing T_18_12.sp4_v_b_7 <X> T_18_12.sp4_h_l_37
 (15 3)  (943 195)  (943 195)  routing T_18_12.sp4_h_l_1 <X> T_18_12.lc_trk_g0_4
 (16 3)  (944 195)  (944 195)  routing T_18_12.sp4_h_l_1 <X> T_18_12.lc_trk_g0_4
 (17 3)  (945 195)  (945 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (946 195)  (946 195)  routing T_18_12.bnr_op_5 <X> T_18_12.lc_trk_g0_5
 (22 3)  (950 195)  (950 195)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (952 195)  (952 195)  routing T_18_12.top_op_6 <X> T_18_12.lc_trk_g0_6
 (25 3)  (953 195)  (953 195)  routing T_18_12.top_op_6 <X> T_18_12.lc_trk_g0_6
 (26 3)  (954 195)  (954 195)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 195)  (955 195)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 195)  (956 195)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 195)  (957 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 195)  (958 195)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 195)  (960 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (961 195)  (961 195)  routing T_18_12.lc_trk_g2_3 <X> T_18_12.input_2_1
 (35 3)  (963 195)  (963 195)  routing T_18_12.lc_trk_g2_3 <X> T_18_12.input_2_1
 (29 4)  (957 196)  (957 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 196)  (960 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 196)  (961 196)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 196)  (962 196)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 196)  (964 196)  LC_2 Logic Functioning bit
 (50 4)  (978 196)  (978 196)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (939 197)  (939 197)  routing T_18_12.sp4_h_l_40 <X> T_18_12.sp4_h_r_5
 (22 5)  (950 197)  (950 197)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (952 197)  (952 197)  routing T_18_12.bot_op_2 <X> T_18_12.lc_trk_g1_2
 (26 5)  (954 197)  (954 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 197)  (955 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 197)  (956 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 197)  (957 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (17 6)  (945 198)  (945 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 198)  (946 198)  routing T_18_12.wire_logic_cluster/lc_5/out <X> T_18_12.lc_trk_g1_5
 (26 6)  (954 198)  (954 198)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 198)  (955 198)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 198)  (956 198)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 198)  (961 198)  routing T_18_12.lc_trk_g2_0 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 198)  (964 198)  LC_3 Logic Functioning bit
 (37 6)  (965 198)  (965 198)  LC_3 Logic Functioning bit
 (38 6)  (966 198)  (966 198)  LC_3 Logic Functioning bit
 (39 6)  (967 198)  (967 198)  LC_3 Logic Functioning bit
 (40 6)  (968 198)  (968 198)  LC_3 Logic Functioning bit
 (41 6)  (969 198)  (969 198)  LC_3 Logic Functioning bit
 (43 6)  (971 198)  (971 198)  LC_3 Logic Functioning bit
 (50 6)  (978 198)  (978 198)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (956 199)  (956 199)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 199)  (957 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (964 199)  (964 199)  LC_3 Logic Functioning bit
 (37 7)  (965 199)  (965 199)  LC_3 Logic Functioning bit
 (38 7)  (966 199)  (966 199)  LC_3 Logic Functioning bit
 (39 7)  (967 199)  (967 199)  LC_3 Logic Functioning bit
 (40 7)  (968 199)  (968 199)  LC_3 Logic Functioning bit
 (41 7)  (969 199)  (969 199)  LC_3 Logic Functioning bit
 (42 7)  (970 199)  (970 199)  LC_3 Logic Functioning bit
 (43 7)  (971 199)  (971 199)  LC_3 Logic Functioning bit
 (3 8)  (931 200)  (931 200)  routing T_18_12.sp12_h_r_1 <X> T_18_12.sp12_v_b_1
 (14 8)  (942 200)  (942 200)  routing T_18_12.wire_logic_cluster/lc_0/out <X> T_18_12.lc_trk_g2_0
 (15 8)  (943 200)  (943 200)  routing T_18_12.tnr_op_1 <X> T_18_12.lc_trk_g2_1
 (17 8)  (945 200)  (945 200)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (950 200)  (950 200)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (952 200)  (952 200)  routing T_18_12.tnr_op_3 <X> T_18_12.lc_trk_g2_3
 (26 8)  (954 200)  (954 200)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 200)  (955 200)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 200)  (957 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 200)  (960 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 200)  (961 200)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 200)  (962 200)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 200)  (964 200)  LC_4 Logic Functioning bit
 (37 8)  (965 200)  (965 200)  LC_4 Logic Functioning bit
 (38 8)  (966 200)  (966 200)  LC_4 Logic Functioning bit
 (39 8)  (967 200)  (967 200)  LC_4 Logic Functioning bit
 (41 8)  (969 200)  (969 200)  LC_4 Logic Functioning bit
 (42 8)  (970 200)  (970 200)  LC_4 Logic Functioning bit
 (43 8)  (971 200)  (971 200)  LC_4 Logic Functioning bit
 (50 8)  (978 200)  (978 200)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (931 201)  (931 201)  routing T_18_12.sp12_h_r_1 <X> T_18_12.sp12_v_b_1
 (17 9)  (945 201)  (945 201)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (954 201)  (954 201)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 201)  (957 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 201)  (958 201)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 201)  (959 201)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 201)  (964 201)  LC_4 Logic Functioning bit
 (37 9)  (965 201)  (965 201)  LC_4 Logic Functioning bit
 (38 9)  (966 201)  (966 201)  LC_4 Logic Functioning bit
 (39 9)  (967 201)  (967 201)  LC_4 Logic Functioning bit
 (40 9)  (968 201)  (968 201)  LC_4 Logic Functioning bit
 (41 9)  (969 201)  (969 201)  LC_4 Logic Functioning bit
 (42 9)  (970 201)  (970 201)  LC_4 Logic Functioning bit
 (43 9)  (971 201)  (971 201)  LC_4 Logic Functioning bit
 (53 9)  (981 201)  (981 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (936 202)  (936 202)  routing T_18_12.sp4_v_t_42 <X> T_18_12.sp4_h_l_42
 (9 10)  (937 202)  (937 202)  routing T_18_12.sp4_v_t_42 <X> T_18_12.sp4_h_l_42
 (15 10)  (943 202)  (943 202)  routing T_18_12.rgt_op_5 <X> T_18_12.lc_trk_g2_5
 (17 10)  (945 202)  (945 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (946 202)  (946 202)  routing T_18_12.rgt_op_5 <X> T_18_12.lc_trk_g2_5
 (31 10)  (959 202)  (959 202)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 202)  (962 202)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 202)  (964 202)  LC_5 Logic Functioning bit
 (37 10)  (965 202)  (965 202)  LC_5 Logic Functioning bit
 (38 10)  (966 202)  (966 202)  LC_5 Logic Functioning bit
 (39 10)  (967 202)  (967 202)  LC_5 Logic Functioning bit
 (40 10)  (968 202)  (968 202)  LC_5 Logic Functioning bit
 (41 10)  (969 202)  (969 202)  LC_5 Logic Functioning bit
 (45 10)  (973 202)  (973 202)  LC_5 Logic Functioning bit
 (46 10)  (974 202)  (974 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (978 202)  (978 202)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (943 203)  (943 203)  routing T_18_12.tnr_op_4 <X> T_18_12.lc_trk_g2_4
 (17 11)  (945 203)  (945 203)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (36 11)  (964 203)  (964 203)  LC_5 Logic Functioning bit
 (37 11)  (965 203)  (965 203)  LC_5 Logic Functioning bit
 (38 11)  (966 203)  (966 203)  LC_5 Logic Functioning bit
 (39 11)  (967 203)  (967 203)  LC_5 Logic Functioning bit
 (40 11)  (968 203)  (968 203)  LC_5 Logic Functioning bit
 (41 11)  (969 203)  (969 203)  LC_5 Logic Functioning bit
 (45 11)  (973 203)  (973 203)  LC_5 Logic Functioning bit
 (9 12)  (937 204)  (937 204)  routing T_18_12.sp4_v_t_47 <X> T_18_12.sp4_h_r_10
 (15 12)  (943 204)  (943 204)  routing T_18_12.rgt_op_1 <X> T_18_12.lc_trk_g3_1
 (17 12)  (945 204)  (945 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 204)  (946 204)  routing T_18_12.rgt_op_1 <X> T_18_12.lc_trk_g3_1
 (21 12)  (949 204)  (949 204)  routing T_18_12.rgt_op_3 <X> T_18_12.lc_trk_g3_3
 (22 12)  (950 204)  (950 204)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (952 204)  (952 204)  routing T_18_12.rgt_op_3 <X> T_18_12.lc_trk_g3_3
 (14 13)  (942 205)  (942 205)  routing T_18_12.sp4_r_v_b_40 <X> T_18_12.lc_trk_g3_0
 (17 13)  (945 205)  (945 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (950 205)  (950 205)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (952 205)  (952 205)  routing T_18_12.tnl_op_2 <X> T_18_12.lc_trk_g3_2
 (25 13)  (953 205)  (953 205)  routing T_18_12.tnl_op_2 <X> T_18_12.lc_trk_g3_2
 (1 14)  (929 206)  (929 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 206)  (943 206)  routing T_18_12.tnr_op_5 <X> T_18_12.lc_trk_g3_5
 (17 14)  (945 206)  (945 206)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (950 206)  (950 206)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (952 206)  (952 206)  routing T_18_12.tnr_op_7 <X> T_18_12.lc_trk_g3_7
 (1 15)  (929 207)  (929 207)  routing T_18_12.lc_trk_g0_4 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (950 207)  (950 207)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (952 207)  (952 207)  routing T_18_12.tnr_op_6 <X> T_18_12.lc_trk_g3_6


LogicTile_19_12

 (26 0)  (1008 192)  (1008 192)  routing T_19_12.lc_trk_g0_4 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 192)  (1009 192)  routing T_19_12.lc_trk_g3_0 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 192)  (1010 192)  routing T_19_12.lc_trk_g3_0 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 192)  (1011 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 192)  (1014 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 192)  (1018 192)  LC_0 Logic Functioning bit
 (41 0)  (1023 192)  (1023 192)  LC_0 Logic Functioning bit
 (44 0)  (1026 192)  (1026 192)  LC_0 Logic Functioning bit
 (45 0)  (1027 192)  (1027 192)  LC_0 Logic Functioning bit
 (29 1)  (1011 193)  (1011 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (39 1)  (1021 193)  (1021 193)  LC_0 Logic Functioning bit
 (42 1)  (1024 193)  (1024 193)  LC_0 Logic Functioning bit
 (45 1)  (1027 193)  (1027 193)  LC_0 Logic Functioning bit
 (48 1)  (1030 193)  (1030 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1031 193)  (1031 193)  Carry_In_Mux bit 

 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (996 194)  (996 194)  routing T_19_12.lft_op_4 <X> T_19_12.lc_trk_g0_4
 (27 2)  (1009 194)  (1009 194)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 194)  (1010 194)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 194)  (1011 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 194)  (1014 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 194)  (1018 194)  LC_1 Logic Functioning bit
 (41 2)  (1023 194)  (1023 194)  LC_1 Logic Functioning bit
 (44 2)  (1026 194)  (1026 194)  LC_1 Logic Functioning bit
 (45 2)  (1027 194)  (1027 194)  LC_1 Logic Functioning bit
 (0 3)  (982 195)  (982 195)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (15 3)  (997 195)  (997 195)  routing T_19_12.lft_op_4 <X> T_19_12.lc_trk_g0_4
 (17 3)  (999 195)  (999 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (28 3)  (1010 195)  (1010 195)  routing T_19_12.lc_trk_g2_1 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 195)  (1011 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (39 3)  (1021 195)  (1021 195)  LC_1 Logic Functioning bit
 (42 3)  (1024 195)  (1024 195)  LC_1 Logic Functioning bit
 (45 3)  (1027 195)  (1027 195)  LC_1 Logic Functioning bit
 (0 4)  (982 196)  (982 196)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (1 4)  (983 196)  (983 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 196)  (1003 196)  routing T_19_12.wire_logic_cluster/lc_3/out <X> T_19_12.lc_trk_g1_3
 (22 4)  (1004 196)  (1004 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 196)  (1007 196)  routing T_19_12.wire_logic_cluster/lc_2/out <X> T_19_12.lc_trk_g1_2
 (26 4)  (1008 196)  (1008 196)  routing T_19_12.lc_trk_g0_4 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 196)  (1009 196)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 196)  (1011 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 196)  (1014 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 196)  (1018 196)  LC_2 Logic Functioning bit
 (41 4)  (1023 196)  (1023 196)  LC_2 Logic Functioning bit
 (44 4)  (1026 196)  (1026 196)  LC_2 Logic Functioning bit
 (45 4)  (1027 196)  (1027 196)  LC_2 Logic Functioning bit
 (53 4)  (1035 196)  (1035 196)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (983 197)  (983 197)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (22 5)  (1004 197)  (1004 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (1011 197)  (1011 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 197)  (1012 197)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (39 5)  (1021 197)  (1021 197)  LC_2 Logic Functioning bit
 (42 5)  (1024 197)  (1024 197)  LC_2 Logic Functioning bit
 (45 5)  (1027 197)  (1027 197)  LC_2 Logic Functioning bit
 (14 6)  (996 198)  (996 198)  routing T_19_12.sp4_h_l_1 <X> T_19_12.lc_trk_g1_4
 (17 6)  (999 198)  (999 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 198)  (1000 198)  routing T_19_12.wire_logic_cluster/lc_5/out <X> T_19_12.lc_trk_g1_5
 (27 6)  (1009 198)  (1009 198)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 198)  (1011 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 198)  (1014 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 198)  (1018 198)  LC_3 Logic Functioning bit
 (41 6)  (1023 198)  (1023 198)  LC_3 Logic Functioning bit
 (44 6)  (1026 198)  (1026 198)  LC_3 Logic Functioning bit
 (45 6)  (1027 198)  (1027 198)  LC_3 Logic Functioning bit
 (15 7)  (997 199)  (997 199)  routing T_19_12.sp4_h_l_1 <X> T_19_12.lc_trk_g1_4
 (16 7)  (998 199)  (998 199)  routing T_19_12.sp4_h_l_1 <X> T_19_12.lc_trk_g1_4
 (17 7)  (999 199)  (999 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (28 7)  (1010 199)  (1010 199)  routing T_19_12.lc_trk_g2_1 <X> T_19_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 199)  (1011 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 199)  (1012 199)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (39 7)  (1021 199)  (1021 199)  LC_3 Logic Functioning bit
 (42 7)  (1024 199)  (1024 199)  LC_3 Logic Functioning bit
 (45 7)  (1027 199)  (1027 199)  LC_3 Logic Functioning bit
 (15 8)  (997 200)  (997 200)  routing T_19_12.sp4_v_t_28 <X> T_19_12.lc_trk_g2_1
 (16 8)  (998 200)  (998 200)  routing T_19_12.sp4_v_t_28 <X> T_19_12.lc_trk_g2_1
 (17 8)  (999 200)  (999 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (1007 200)  (1007 200)  routing T_19_12.sp4_h_r_34 <X> T_19_12.lc_trk_g2_2
 (26 8)  (1008 200)  (1008 200)  routing T_19_12.lc_trk_g0_4 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 200)  (1009 200)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 200)  (1010 200)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 200)  (1011 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 200)  (1012 200)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 200)  (1014 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 200)  (1018 200)  LC_4 Logic Functioning bit
 (41 8)  (1023 200)  (1023 200)  LC_4 Logic Functioning bit
 (44 8)  (1026 200)  (1026 200)  LC_4 Logic Functioning bit
 (45 8)  (1027 200)  (1027 200)  LC_4 Logic Functioning bit
 (46 8)  (1028 200)  (1028 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (1004 201)  (1004 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1005 201)  (1005 201)  routing T_19_12.sp4_h_r_34 <X> T_19_12.lc_trk_g2_2
 (24 9)  (1006 201)  (1006 201)  routing T_19_12.sp4_h_r_34 <X> T_19_12.lc_trk_g2_2
 (29 9)  (1011 201)  (1011 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (39 9)  (1021 201)  (1021 201)  LC_4 Logic Functioning bit
 (42 9)  (1024 201)  (1024 201)  LC_4 Logic Functioning bit
 (45 9)  (1027 201)  (1027 201)  LC_4 Logic Functioning bit
 (27 10)  (1009 202)  (1009 202)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 202)  (1011 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 202)  (1012 202)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 202)  (1014 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 202)  (1018 202)  LC_5 Logic Functioning bit
 (41 10)  (1023 202)  (1023 202)  LC_5 Logic Functioning bit
 (44 10)  (1026 202)  (1026 202)  LC_5 Logic Functioning bit
 (45 10)  (1027 202)  (1027 202)  LC_5 Logic Functioning bit
 (28 11)  (1010 203)  (1010 203)  routing T_19_12.lc_trk_g2_1 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 203)  (1011 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (39 11)  (1021 203)  (1021 203)  LC_5 Logic Functioning bit
 (42 11)  (1024 203)  (1024 203)  LC_5 Logic Functioning bit
 (45 11)  (1027 203)  (1027 203)  LC_5 Logic Functioning bit
 (14 12)  (996 204)  (996 204)  routing T_19_12.wire_logic_cluster/lc_0/out <X> T_19_12.lc_trk_g3_0
 (17 12)  (999 204)  (999 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 204)  (1000 204)  routing T_19_12.wire_logic_cluster/lc_1/out <X> T_19_12.lc_trk_g3_1
 (26 12)  (1008 204)  (1008 204)  routing T_19_12.lc_trk_g0_4 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 204)  (1009 204)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 204)  (1011 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 204)  (1012 204)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 204)  (1014 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 204)  (1018 204)  LC_6 Logic Functioning bit
 (41 12)  (1023 204)  (1023 204)  LC_6 Logic Functioning bit
 (44 12)  (1026 204)  (1026 204)  LC_6 Logic Functioning bit
 (45 12)  (1027 204)  (1027 204)  LC_6 Logic Functioning bit
 (17 13)  (999 205)  (999 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (29 13)  (1011 205)  (1011 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (39 13)  (1021 205)  (1021 205)  LC_6 Logic Functioning bit
 (42 13)  (1024 205)  (1024 205)  LC_6 Logic Functioning bit
 (45 13)  (1027 205)  (1027 205)  LC_6 Logic Functioning bit
 (46 13)  (1028 205)  (1028 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (982 206)  (982 206)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 206)  (996 206)  routing T_19_12.wire_logic_cluster/lc_4/out <X> T_19_12.lc_trk_g3_4
 (15 14)  (997 206)  (997 206)  routing T_19_12.sp4_h_r_45 <X> T_19_12.lc_trk_g3_5
 (16 14)  (998 206)  (998 206)  routing T_19_12.sp4_h_r_45 <X> T_19_12.lc_trk_g3_5
 (17 14)  (999 206)  (999 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1000 206)  (1000 206)  routing T_19_12.sp4_h_r_45 <X> T_19_12.lc_trk_g3_5
 (21 14)  (1003 206)  (1003 206)  routing T_19_12.wire_logic_cluster/lc_7/out <X> T_19_12.lc_trk_g3_7
 (22 14)  (1004 206)  (1004 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1009 206)  (1009 206)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 206)  (1010 206)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 206)  (1011 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 206)  (1012 206)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 206)  (1014 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 206)  (1018 206)  LC_7 Logic Functioning bit
 (41 14)  (1023 206)  (1023 206)  LC_7 Logic Functioning bit
 (44 14)  (1026 206)  (1026 206)  LC_7 Logic Functioning bit
 (45 14)  (1027 206)  (1027 206)  LC_7 Logic Functioning bit
 (0 15)  (982 207)  (982 207)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 207)  (983 207)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (999 207)  (999 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1000 207)  (1000 207)  routing T_19_12.sp4_h_r_45 <X> T_19_12.lc_trk_g3_5
 (28 15)  (1010 207)  (1010 207)  routing T_19_12.lc_trk_g2_1 <X> T_19_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 207)  (1011 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 207)  (1012 207)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (39 15)  (1021 207)  (1021 207)  LC_7 Logic Functioning bit
 (42 15)  (1024 207)  (1024 207)  LC_7 Logic Functioning bit
 (45 15)  (1027 207)  (1027 207)  LC_7 Logic Functioning bit


LogicTile_20_12

 (22 0)  (1058 192)  (1058 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (1061 192)  (1061 192)  routing T_20_12.wire_logic_cluster/lc_2/out <X> T_20_12.lc_trk_g0_2
 (32 0)  (1068 192)  (1068 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 192)  (1072 192)  LC_0 Logic Functioning bit
 (37 0)  (1073 192)  (1073 192)  LC_0 Logic Functioning bit
 (38 0)  (1074 192)  (1074 192)  LC_0 Logic Functioning bit
 (39 0)  (1075 192)  (1075 192)  LC_0 Logic Functioning bit
 (40 0)  (1076 192)  (1076 192)  LC_0 Logic Functioning bit
 (42 0)  (1078 192)  (1078 192)  LC_0 Logic Functioning bit
 (45 0)  (1081 192)  (1081 192)  LC_0 Logic Functioning bit
 (22 1)  (1058 193)  (1058 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1062 193)  (1062 193)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 193)  (1064 193)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 193)  (1065 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 193)  (1067 193)  routing T_20_12.lc_trk_g0_3 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 193)  (1072 193)  LC_0 Logic Functioning bit
 (37 1)  (1073 193)  (1073 193)  LC_0 Logic Functioning bit
 (38 1)  (1074 193)  (1074 193)  LC_0 Logic Functioning bit
 (39 1)  (1075 193)  (1075 193)  LC_0 Logic Functioning bit
 (41 1)  (1077 193)  (1077 193)  LC_0 Logic Functioning bit
 (43 1)  (1079 193)  (1079 193)  LC_0 Logic Functioning bit
 (46 1)  (1082 193)  (1082 193)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (51 1)  (1087 193)  (1087 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (1088 193)  (1088 193)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (1036 194)  (1036 194)  routing T_20_12.glb_netwk_6 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 194)  (1037 194)  routing T_20_12.glb_netwk_6 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (1064 194)  (1064 194)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 194)  (1065 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 194)  (1066 194)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 194)  (1068 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 194)  (1069 194)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 194)  (1072 194)  LC_1 Logic Functioning bit
 (38 2)  (1074 194)  (1074 194)  LC_1 Logic Functioning bit
 (12 3)  (1048 195)  (1048 195)  routing T_20_12.sp4_h_l_39 <X> T_20_12.sp4_v_t_39
 (30 3)  (1066 195)  (1066 195)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 195)  (1067 195)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 195)  (1072 195)  LC_1 Logic Functioning bit
 (38 3)  (1074 195)  (1074 195)  LC_1 Logic Functioning bit
 (1 4)  (1037 196)  (1037 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (27 4)  (1063 196)  (1063 196)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 196)  (1064 196)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 196)  (1065 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 196)  (1068 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 196)  (1069 196)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 196)  (1072 196)  LC_2 Logic Functioning bit
 (38 4)  (1074 196)  (1074 196)  LC_2 Logic Functioning bit
 (39 4)  (1075 196)  (1075 196)  LC_2 Logic Functioning bit
 (50 4)  (1086 196)  (1086 196)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1037 197)  (1037 197)  routing T_20_12.lc_trk_g0_2 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (28 5)  (1064 197)  (1064 197)  routing T_20_12.lc_trk_g2_0 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 197)  (1065 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 197)  (1066 197)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (37 5)  (1073 197)  (1073 197)  LC_2 Logic Functioning bit
 (39 5)  (1075 197)  (1075 197)  LC_2 Logic Functioning bit
 (32 6)  (1068 198)  (1068 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 198)  (1069 198)  routing T_20_12.lc_trk_g2_0 <X> T_20_12.wire_logic_cluster/lc_3/in_3
 (41 6)  (1077 198)  (1077 198)  LC_3 Logic Functioning bit
 (43 6)  (1079 198)  (1079 198)  LC_3 Logic Functioning bit
 (26 7)  (1062 199)  (1062 199)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 199)  (1063 199)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 199)  (1064 199)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 199)  (1065 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (40 7)  (1076 199)  (1076 199)  LC_3 Logic Functioning bit
 (42 7)  (1078 199)  (1078 199)  LC_3 Logic Functioning bit
 (13 8)  (1049 200)  (1049 200)  routing T_20_12.sp4_h_l_45 <X> T_20_12.sp4_v_b_8
 (14 8)  (1050 200)  (1050 200)  routing T_20_12.sp4_h_l_21 <X> T_20_12.lc_trk_g2_0
 (15 8)  (1051 200)  (1051 200)  routing T_20_12.sp4_v_t_28 <X> T_20_12.lc_trk_g2_1
 (16 8)  (1052 200)  (1052 200)  routing T_20_12.sp4_v_t_28 <X> T_20_12.lc_trk_g2_1
 (17 8)  (1053 200)  (1053 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 200)  (1069 200)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 200)  (1070 200)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 200)  (1071 200)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.input_2_4
 (36 8)  (1072 200)  (1072 200)  LC_4 Logic Functioning bit
 (38 8)  (1074 200)  (1074 200)  LC_4 Logic Functioning bit
 (43 8)  (1079 200)  (1079 200)  LC_4 Logic Functioning bit
 (12 9)  (1048 201)  (1048 201)  routing T_20_12.sp4_h_l_45 <X> T_20_12.sp4_v_b_8
 (15 9)  (1051 201)  (1051 201)  routing T_20_12.sp4_h_l_21 <X> T_20_12.lc_trk_g2_0
 (16 9)  (1052 201)  (1052 201)  routing T_20_12.sp4_h_l_21 <X> T_20_12.lc_trk_g2_0
 (17 9)  (1053 201)  (1053 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (1058 201)  (1058 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1059 201)  (1059 201)  routing T_20_12.sp4_v_b_42 <X> T_20_12.lc_trk_g2_2
 (24 9)  (1060 201)  (1060 201)  routing T_20_12.sp4_v_b_42 <X> T_20_12.lc_trk_g2_2
 (28 9)  (1064 201)  (1064 201)  routing T_20_12.lc_trk_g2_0 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 201)  (1065 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 201)  (1067 201)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 201)  (1068 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1069 201)  (1069 201)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.input_2_4
 (35 9)  (1071 201)  (1071 201)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.input_2_4
 (37 9)  (1073 201)  (1073 201)  LC_4 Logic Functioning bit
 (39 9)  (1075 201)  (1075 201)  LC_4 Logic Functioning bit
 (42 9)  (1078 201)  (1078 201)  LC_4 Logic Functioning bit
 (53 9)  (1089 201)  (1089 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (11 10)  (1047 202)  (1047 202)  routing T_20_12.sp4_h_r_2 <X> T_20_12.sp4_v_t_45
 (13 10)  (1049 202)  (1049 202)  routing T_20_12.sp4_h_r_2 <X> T_20_12.sp4_v_t_45
 (14 10)  (1050 202)  (1050 202)  routing T_20_12.wire_logic_cluster/lc_4/out <X> T_20_12.lc_trk_g2_4
 (32 10)  (1068 202)  (1068 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 202)  (1069 202)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 202)  (1072 202)  LC_5 Logic Functioning bit
 (37 10)  (1073 202)  (1073 202)  LC_5 Logic Functioning bit
 (38 10)  (1074 202)  (1074 202)  LC_5 Logic Functioning bit
 (39 10)  (1075 202)  (1075 202)  LC_5 Logic Functioning bit
 (41 10)  (1077 202)  (1077 202)  LC_5 Logic Functioning bit
 (43 10)  (1079 202)  (1079 202)  LC_5 Logic Functioning bit
 (11 11)  (1047 203)  (1047 203)  routing T_20_12.sp4_h_r_0 <X> T_20_12.sp4_h_l_45
 (12 11)  (1048 203)  (1048 203)  routing T_20_12.sp4_h_r_2 <X> T_20_12.sp4_v_t_45
 (13 11)  (1049 203)  (1049 203)  routing T_20_12.sp4_h_r_0 <X> T_20_12.sp4_h_l_45
 (17 11)  (1053 203)  (1053 203)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1058 203)  (1058 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1059 203)  (1059 203)  routing T_20_12.sp4_h_r_30 <X> T_20_12.lc_trk_g2_6
 (24 11)  (1060 203)  (1060 203)  routing T_20_12.sp4_h_r_30 <X> T_20_12.lc_trk_g2_6
 (25 11)  (1061 203)  (1061 203)  routing T_20_12.sp4_h_r_30 <X> T_20_12.lc_trk_g2_6
 (26 11)  (1062 203)  (1062 203)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 203)  (1063 203)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 203)  (1064 203)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 203)  (1065 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 203)  (1067 203)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 203)  (1072 203)  LC_5 Logic Functioning bit
 (37 11)  (1073 203)  (1073 203)  LC_5 Logic Functioning bit
 (38 11)  (1074 203)  (1074 203)  LC_5 Logic Functioning bit
 (39 11)  (1075 203)  (1075 203)  LC_5 Logic Functioning bit
 (40 11)  (1076 203)  (1076 203)  LC_5 Logic Functioning bit
 (42 11)  (1078 203)  (1078 203)  LC_5 Logic Functioning bit
 (25 12)  (1061 204)  (1061 204)  routing T_20_12.sp4_h_r_34 <X> T_20_12.lc_trk_g3_2
 (29 12)  (1065 204)  (1065 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 204)  (1068 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 204)  (1069 204)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 204)  (1072 204)  LC_6 Logic Functioning bit
 (38 12)  (1074 204)  (1074 204)  LC_6 Logic Functioning bit
 (50 12)  (1086 204)  (1086 204)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1087 204)  (1087 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (1058 205)  (1058 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 205)  (1059 205)  routing T_20_12.sp4_h_r_34 <X> T_20_12.lc_trk_g3_2
 (24 13)  (1060 205)  (1060 205)  routing T_20_12.sp4_h_r_34 <X> T_20_12.lc_trk_g3_2
 (28 13)  (1064 205)  (1064 205)  routing T_20_12.lc_trk_g2_0 <X> T_20_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 205)  (1065 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 205)  (1066 205)  routing T_20_12.lc_trk_g0_3 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (37 13)  (1073 205)  (1073 205)  LC_6 Logic Functioning bit
 (38 13)  (1074 205)  (1074 205)  LC_6 Logic Functioning bit
 (39 13)  (1075 205)  (1075 205)  LC_6 Logic Functioning bit
 (0 14)  (1036 206)  (1036 206)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 206)  (1037 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (28 14)  (1064 206)  (1064 206)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 206)  (1065 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 206)  (1066 206)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 206)  (1068 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 206)  (1069 206)  routing T_20_12.lc_trk_g2_0 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 206)  (1072 206)  LC_7 Logic Functioning bit
 (37 14)  (1073 206)  (1073 206)  LC_7 Logic Functioning bit
 (38 14)  (1074 206)  (1074 206)  LC_7 Logic Functioning bit
 (39 14)  (1075 206)  (1075 206)  LC_7 Logic Functioning bit
 (40 14)  (1076 206)  (1076 206)  LC_7 Logic Functioning bit
 (42 14)  (1078 206)  (1078 206)  LC_7 Logic Functioning bit
 (1 15)  (1037 207)  (1037 207)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_7/s_r
 (9 15)  (1045 207)  (1045 207)  routing T_20_12.sp4_v_b_10 <X> T_20_12.sp4_v_t_47
 (26 15)  (1062 207)  (1062 207)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 207)  (1063 207)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 207)  (1064 207)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 207)  (1065 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 207)  (1066 207)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 207)  (1072 207)  LC_7 Logic Functioning bit
 (37 15)  (1073 207)  (1073 207)  LC_7 Logic Functioning bit
 (38 15)  (1074 207)  (1074 207)  LC_7 Logic Functioning bit
 (39 15)  (1075 207)  (1075 207)  LC_7 Logic Functioning bit
 (40 15)  (1076 207)  (1076 207)  LC_7 Logic Functioning bit
 (41 15)  (1077 207)  (1077 207)  LC_7 Logic Functioning bit
 (42 15)  (1078 207)  (1078 207)  LC_7 Logic Functioning bit
 (43 15)  (1079 207)  (1079 207)  LC_7 Logic Functioning bit
 (53 15)  (1089 207)  (1089 207)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_21_12

 (9 2)  (1099 194)  (1099 194)  routing T_21_12.sp4_v_b_1 <X> T_21_12.sp4_h_l_36
 (14 2)  (1104 194)  (1104 194)  routing T_21_12.wire_logic_cluster/lc_4/out <X> T_21_12.lc_trk_g0_4
 (11 3)  (1101 195)  (1101 195)  routing T_21_12.sp4_h_r_2 <X> T_21_12.sp4_h_l_39
 (17 3)  (1107 195)  (1107 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 4)  (1111 196)  (1111 196)  routing T_21_12.lft_op_3 <X> T_21_12.lc_trk_g1_3
 (22 4)  (1112 196)  (1112 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1114 196)  (1114 196)  routing T_21_12.lft_op_3 <X> T_21_12.lc_trk_g1_3
 (27 4)  (1117 196)  (1117 196)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 196)  (1118 196)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 196)  (1119 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 196)  (1120 196)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 196)  (1122 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 196)  (1124 196)  routing T_21_12.lc_trk_g1_2 <X> T_21_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 196)  (1126 196)  LC_2 Logic Functioning bit
 (22 5)  (1112 197)  (1112 197)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1113 197)  (1113 197)  routing T_21_12.sp12_h_l_17 <X> T_21_12.lc_trk_g1_2
 (25 5)  (1115 197)  (1115 197)  routing T_21_12.sp12_h_l_17 <X> T_21_12.lc_trk_g1_2
 (26 5)  (1116 197)  (1116 197)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 197)  (1117 197)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 197)  (1119 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 197)  (1120 197)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 197)  (1121 197)  routing T_21_12.lc_trk_g1_2 <X> T_21_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 197)  (1122 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1123 197)  (1123 197)  routing T_21_12.lc_trk_g2_0 <X> T_21_12.input_2_2
 (53 5)  (1143 197)  (1143 197)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 8)  (1104 200)  (1104 200)  routing T_21_12.sp4_h_r_40 <X> T_21_12.lc_trk_g2_0
 (26 8)  (1116 200)  (1116 200)  routing T_21_12.lc_trk_g0_4 <X> T_21_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 200)  (1117 200)  routing T_21_12.lc_trk_g3_0 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 200)  (1118 200)  routing T_21_12.lc_trk_g3_0 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 200)  (1119 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 200)  (1121 200)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 200)  (1122 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 200)  (1123 200)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 200)  (1126 200)  LC_4 Logic Functioning bit
 (38 8)  (1128 200)  (1128 200)  LC_4 Logic Functioning bit
 (41 8)  (1131 200)  (1131 200)  LC_4 Logic Functioning bit
 (43 8)  (1133 200)  (1133 200)  LC_4 Logic Functioning bit
 (14 9)  (1104 201)  (1104 201)  routing T_21_12.sp4_h_r_40 <X> T_21_12.lc_trk_g2_0
 (15 9)  (1105 201)  (1105 201)  routing T_21_12.sp4_h_r_40 <X> T_21_12.lc_trk_g2_0
 (16 9)  (1106 201)  (1106 201)  routing T_21_12.sp4_h_r_40 <X> T_21_12.lc_trk_g2_0
 (17 9)  (1107 201)  (1107 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (29 9)  (1119 201)  (1119 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 201)  (1121 201)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 201)  (1126 201)  LC_4 Logic Functioning bit
 (38 9)  (1128 201)  (1128 201)  LC_4 Logic Functioning bit
 (40 9)  (1130 201)  (1130 201)  LC_4 Logic Functioning bit
 (42 9)  (1132 201)  (1132 201)  LC_4 Logic Functioning bit
 (46 9)  (1136 201)  (1136 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (1107 202)  (1107 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (1112 202)  (1112 202)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1113 202)  (1113 202)  routing T_21_12.sp12_v_b_23 <X> T_21_12.lc_trk_g2_7
 (25 10)  (1115 202)  (1115 202)  routing T_21_12.wire_logic_cluster/lc_6/out <X> T_21_12.lc_trk_g2_6
 (21 11)  (1111 203)  (1111 203)  routing T_21_12.sp12_v_b_23 <X> T_21_12.lc_trk_g2_7
 (22 11)  (1112 203)  (1112 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (1116 204)  (1116 204)  routing T_21_12.lc_trk_g2_6 <X> T_21_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (1118 204)  (1118 204)  routing T_21_12.lc_trk_g2_5 <X> T_21_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 204)  (1119 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 204)  (1120 204)  routing T_21_12.lc_trk_g2_5 <X> T_21_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 204)  (1121 204)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 204)  (1122 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 204)  (1123 204)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 204)  (1126 204)  LC_6 Logic Functioning bit
 (38 12)  (1128 204)  (1128 204)  LC_6 Logic Functioning bit
 (41 12)  (1131 204)  (1131 204)  LC_6 Logic Functioning bit
 (43 12)  (1133 204)  (1133 204)  LC_6 Logic Functioning bit
 (51 12)  (1141 204)  (1141 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (16 13)  (1106 205)  (1106 205)  routing T_21_12.sp12_v_b_8 <X> T_21_12.lc_trk_g3_0
 (17 13)  (1107 205)  (1107 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (26 13)  (1116 205)  (1116 205)  routing T_21_12.lc_trk_g2_6 <X> T_21_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 205)  (1118 205)  routing T_21_12.lc_trk_g2_6 <X> T_21_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 205)  (1119 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 205)  (1121 205)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 205)  (1126 205)  LC_6 Logic Functioning bit
 (38 13)  (1128 205)  (1128 205)  LC_6 Logic Functioning bit
 (40 13)  (1130 205)  (1130 205)  LC_6 Logic Functioning bit
 (42 13)  (1132 205)  (1132 205)  LC_6 Logic Functioning bit
 (2 14)  (1092 206)  (1092 206)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (8 14)  (1098 206)  (1098 206)  routing T_21_12.sp4_v_t_41 <X> T_21_12.sp4_h_l_47
 (9 14)  (1099 206)  (1099 206)  routing T_21_12.sp4_v_t_41 <X> T_21_12.sp4_h_l_47
 (10 14)  (1100 206)  (1100 206)  routing T_21_12.sp4_v_t_41 <X> T_21_12.sp4_h_l_47
 (22 15)  (1112 207)  (1112 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_22_12

 (19 0)  (1163 192)  (1163 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 7)  (1147 199)  (1147 199)  routing T_22_12.sp12_h_l_23 <X> T_22_12.sp12_v_t_23
 (14 9)  (1158 201)  (1158 201)  routing T_22_12.sp12_v_b_16 <X> T_22_12.lc_trk_g2_0
 (16 9)  (1160 201)  (1160 201)  routing T_22_12.sp12_v_b_16 <X> T_22_12.lc_trk_g2_0
 (17 9)  (1161 201)  (1161 201)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (5 10)  (1149 202)  (1149 202)  routing T_22_12.sp4_v_t_43 <X> T_22_12.sp4_h_l_43
 (12 10)  (1156 202)  (1156 202)  routing T_22_12.sp4_v_t_45 <X> T_22_12.sp4_h_l_45
 (27 10)  (1171 202)  (1171 202)  routing T_22_12.lc_trk_g3_3 <X> T_22_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 202)  (1172 202)  routing T_22_12.lc_trk_g3_3 <X> T_22_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 202)  (1173 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 202)  (1176 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 202)  (1177 202)  routing T_22_12.lc_trk_g2_0 <X> T_22_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 202)  (1180 202)  LC_5 Logic Functioning bit
 (37 10)  (1181 202)  (1181 202)  LC_5 Logic Functioning bit
 (38 10)  (1182 202)  (1182 202)  LC_5 Logic Functioning bit
 (39 10)  (1183 202)  (1183 202)  LC_5 Logic Functioning bit
 (40 10)  (1184 202)  (1184 202)  LC_5 Logic Functioning bit
 (42 10)  (1186 202)  (1186 202)  LC_5 Logic Functioning bit
 (46 10)  (1190 202)  (1190 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (1195 202)  (1195 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (1196 202)  (1196 202)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (6 11)  (1150 203)  (1150 203)  routing T_22_12.sp4_v_t_43 <X> T_22_12.sp4_h_l_43
 (11 11)  (1155 203)  (1155 203)  routing T_22_12.sp4_v_t_45 <X> T_22_12.sp4_h_l_45
 (30 11)  (1174 203)  (1174 203)  routing T_22_12.lc_trk_g3_3 <X> T_22_12.wire_logic_cluster/lc_5/in_1
 (36 11)  (1180 203)  (1180 203)  LC_5 Logic Functioning bit
 (37 11)  (1181 203)  (1181 203)  LC_5 Logic Functioning bit
 (38 11)  (1182 203)  (1182 203)  LC_5 Logic Functioning bit
 (39 11)  (1183 203)  (1183 203)  LC_5 Logic Functioning bit
 (40 11)  (1184 203)  (1184 203)  LC_5 Logic Functioning bit
 (42 11)  (1186 203)  (1186 203)  LC_5 Logic Functioning bit
 (4 12)  (1148 204)  (1148 204)  routing T_22_12.sp4_v_t_44 <X> T_22_12.sp4_v_b_9
 (5 12)  (1149 204)  (1149 204)  routing T_22_12.sp4_v_t_44 <X> T_22_12.sp4_h_r_9
 (22 12)  (1166 204)  (1166 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1165 205)  (1165 205)  routing T_22_12.sp4_r_v_b_43 <X> T_22_12.lc_trk_g3_3
 (9 15)  (1153 207)  (1153 207)  routing T_22_12.sp4_v_b_2 <X> T_22_12.sp4_v_t_47
 (10 15)  (1154 207)  (1154 207)  routing T_22_12.sp4_v_b_2 <X> T_22_12.sp4_v_t_47


LogicTile_23_12

 (0 0)  (1198 192)  (1198 192)  Negative Clock bit

 (0 2)  (1198 194)  (1198 194)  routing T_23_12.glb_netwk_3 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 194)  (1200 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (1220 194)  (1220 194)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1221 194)  (1221 194)  routing T_23_12.sp12_h_l_12 <X> T_23_12.lc_trk_g0_7
 (32 2)  (1230 194)  (1230 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 194)  (1232 194)  routing T_23_12.lc_trk_g1_1 <X> T_23_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (1235 194)  (1235 194)  LC_1 Logic Functioning bit
 (39 2)  (1237 194)  (1237 194)  LC_1 Logic Functioning bit
 (41 2)  (1239 194)  (1239 194)  LC_1 Logic Functioning bit
 (43 2)  (1241 194)  (1241 194)  LC_1 Logic Functioning bit
 (45 2)  (1243 194)  (1243 194)  LC_1 Logic Functioning bit
 (47 2)  (1245 194)  (1245 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (1198 195)  (1198 195)  routing T_23_12.glb_netwk_3 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (22 3)  (1220 195)  (1220 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1223 195)  (1223 195)  routing T_23_12.sp4_r_v_b_30 <X> T_23_12.lc_trk_g0_6
 (26 3)  (1224 195)  (1224 195)  routing T_23_12.lc_trk_g3_2 <X> T_23_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 195)  (1225 195)  routing T_23_12.lc_trk_g3_2 <X> T_23_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 195)  (1226 195)  routing T_23_12.lc_trk_g3_2 <X> T_23_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 195)  (1227 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (1234 195)  (1234 195)  LC_1 Logic Functioning bit
 (38 3)  (1236 195)  (1236 195)  LC_1 Logic Functioning bit
 (40 3)  (1238 195)  (1238 195)  LC_1 Logic Functioning bit
 (42 3)  (1240 195)  (1240 195)  LC_1 Logic Functioning bit
 (46 3)  (1244 195)  (1244 195)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (1198 196)  (1198 196)  routing T_23_12.lc_trk_g2_2 <X> T_23_12.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 196)  (1199 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (17 4)  (1215 196)  (1215 196)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1216 196)  (1216 196)  routing T_23_12.wire_logic_cluster/lc_1/out <X> T_23_12.lc_trk_g1_1
 (22 4)  (1220 196)  (1220 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1221 196)  (1221 196)  routing T_23_12.sp12_h_l_16 <X> T_23_12.lc_trk_g1_3
 (1 5)  (1199 197)  (1199 197)  routing T_23_12.lc_trk_g2_2 <X> T_23_12.wire_logic_cluster/lc_7/cen
 (3 5)  (1201 197)  (1201 197)  routing T_23_12.sp12_h_l_23 <X> T_23_12.sp12_h_r_0
 (13 5)  (1211 197)  (1211 197)  routing T_23_12.sp4_v_t_37 <X> T_23_12.sp4_h_r_5
 (21 5)  (1219 197)  (1219 197)  routing T_23_12.sp12_h_l_16 <X> T_23_12.lc_trk_g1_3
 (16 6)  (1214 198)  (1214 198)  routing T_23_12.sp4_v_b_13 <X> T_23_12.lc_trk_g1_5
 (17 6)  (1215 198)  (1215 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1216 198)  (1216 198)  routing T_23_12.sp4_v_b_13 <X> T_23_12.lc_trk_g1_5
 (32 6)  (1230 198)  (1230 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 198)  (1232 198)  routing T_23_12.lc_trk_g1_1 <X> T_23_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 198)  (1234 198)  LC_3 Logic Functioning bit
 (38 6)  (1236 198)  (1236 198)  LC_3 Logic Functioning bit
 (40 6)  (1238 198)  (1238 198)  LC_3 Logic Functioning bit
 (42 6)  (1240 198)  (1240 198)  LC_3 Logic Functioning bit
 (52 6)  (1250 198)  (1250 198)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (1206 199)  (1206 199)  routing T_23_12.sp4_h_r_4 <X> T_23_12.sp4_v_t_41
 (9 7)  (1207 199)  (1207 199)  routing T_23_12.sp4_h_r_4 <X> T_23_12.sp4_v_t_41
 (14 7)  (1212 199)  (1212 199)  routing T_23_12.sp4_r_v_b_28 <X> T_23_12.lc_trk_g1_4
 (17 7)  (1215 199)  (1215 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (1216 199)  (1216 199)  routing T_23_12.sp4_v_b_13 <X> T_23_12.lc_trk_g1_5
 (26 7)  (1224 199)  (1224 199)  routing T_23_12.lc_trk_g3_2 <X> T_23_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 199)  (1225 199)  routing T_23_12.lc_trk_g3_2 <X> T_23_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 199)  (1226 199)  routing T_23_12.lc_trk_g3_2 <X> T_23_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 199)  (1227 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (1235 199)  (1235 199)  LC_3 Logic Functioning bit
 (39 7)  (1237 199)  (1237 199)  LC_3 Logic Functioning bit
 (41 7)  (1239 199)  (1239 199)  LC_3 Logic Functioning bit
 (43 7)  (1241 199)  (1241 199)  LC_3 Logic Functioning bit
 (51 7)  (1249 199)  (1249 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (1223 200)  (1223 200)  routing T_23_12.rgt_op_2 <X> T_23_12.lc_trk_g2_2
 (26 8)  (1224 200)  (1224 200)  routing T_23_12.lc_trk_g0_6 <X> T_23_12.wire_logic_cluster/lc_4/in_0
 (31 8)  (1229 200)  (1229 200)  routing T_23_12.lc_trk_g0_7 <X> T_23_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 200)  (1230 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 200)  (1234 200)  LC_4 Logic Functioning bit
 (37 8)  (1235 200)  (1235 200)  LC_4 Logic Functioning bit
 (38 8)  (1236 200)  (1236 200)  LC_4 Logic Functioning bit
 (39 8)  (1237 200)  (1237 200)  LC_4 Logic Functioning bit
 (41 8)  (1239 200)  (1239 200)  LC_4 Logic Functioning bit
 (43 8)  (1241 200)  (1241 200)  LC_4 Logic Functioning bit
 (22 9)  (1220 201)  (1220 201)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1222 201)  (1222 201)  routing T_23_12.rgt_op_2 <X> T_23_12.lc_trk_g2_2
 (26 9)  (1224 201)  (1224 201)  routing T_23_12.lc_trk_g0_6 <X> T_23_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 201)  (1227 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 201)  (1229 201)  routing T_23_12.lc_trk_g0_7 <X> T_23_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 201)  (1234 201)  LC_4 Logic Functioning bit
 (37 9)  (1235 201)  (1235 201)  LC_4 Logic Functioning bit
 (38 9)  (1236 201)  (1236 201)  LC_4 Logic Functioning bit
 (39 9)  (1237 201)  (1237 201)  LC_4 Logic Functioning bit
 (40 9)  (1238 201)  (1238 201)  LC_4 Logic Functioning bit
 (42 9)  (1240 201)  (1240 201)  LC_4 Logic Functioning bit
 (26 10)  (1224 202)  (1224 202)  routing T_23_12.lc_trk_g1_4 <X> T_23_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (1225 202)  (1225 202)  routing T_23_12.lc_trk_g1_5 <X> T_23_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 202)  (1227 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 202)  (1228 202)  routing T_23_12.lc_trk_g1_5 <X> T_23_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 202)  (1230 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 202)  (1232 202)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 202)  (1234 202)  LC_5 Logic Functioning bit
 (37 10)  (1235 202)  (1235 202)  LC_5 Logic Functioning bit
 (38 10)  (1236 202)  (1236 202)  LC_5 Logic Functioning bit
 (41 10)  (1239 202)  (1239 202)  LC_5 Logic Functioning bit
 (42 10)  (1240 202)  (1240 202)  LC_5 Logic Functioning bit
 (43 10)  (1241 202)  (1241 202)  LC_5 Logic Functioning bit
 (46 10)  (1244 202)  (1244 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (1248 202)  (1248 202)  Cascade bit: LH_LC05_inmux02_5

 (19 11)  (1217 203)  (1217 203)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (27 11)  (1225 203)  (1225 203)  routing T_23_12.lc_trk_g1_4 <X> T_23_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 203)  (1227 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 203)  (1229 203)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_5/in_3
 (41 11)  (1239 203)  (1239 203)  LC_5 Logic Functioning bit
 (43 11)  (1241 203)  (1241 203)  LC_5 Logic Functioning bit
 (22 13)  (1220 205)  (1220 205)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1222 205)  (1222 205)  routing T_23_12.tnr_op_2 <X> T_23_12.lc_trk_g3_2


LogicTile_24_12

 (14 0)  (1266 192)  (1266 192)  routing T_24_12.sp4_h_l_5 <X> T_24_12.lc_trk_g0_0
 (15 0)  (1267 192)  (1267 192)  routing T_24_12.top_op_1 <X> T_24_12.lc_trk_g0_1
 (17 0)  (1269 192)  (1269 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (27 0)  (1279 192)  (1279 192)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 192)  (1280 192)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 192)  (1281 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 192)  (1283 192)  routing T_24_12.lc_trk_g2_5 <X> T_24_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 192)  (1284 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 192)  (1285 192)  routing T_24_12.lc_trk_g2_5 <X> T_24_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 192)  (1287 192)  routing T_24_12.lc_trk_g3_7 <X> T_24_12.input_2_0
 (36 0)  (1288 192)  (1288 192)  LC_0 Logic Functioning bit
 (37 0)  (1289 192)  (1289 192)  LC_0 Logic Functioning bit
 (38 0)  (1290 192)  (1290 192)  LC_0 Logic Functioning bit
 (39 0)  (1291 192)  (1291 192)  LC_0 Logic Functioning bit
 (41 0)  (1293 192)  (1293 192)  LC_0 Logic Functioning bit
 (42 0)  (1294 192)  (1294 192)  LC_0 Logic Functioning bit
 (43 0)  (1295 192)  (1295 192)  LC_0 Logic Functioning bit
 (14 1)  (1266 193)  (1266 193)  routing T_24_12.sp4_h_l_5 <X> T_24_12.lc_trk_g0_0
 (15 1)  (1267 193)  (1267 193)  routing T_24_12.sp4_h_l_5 <X> T_24_12.lc_trk_g0_0
 (16 1)  (1268 193)  (1268 193)  routing T_24_12.sp4_h_l_5 <X> T_24_12.lc_trk_g0_0
 (17 1)  (1269 193)  (1269 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (1270 193)  (1270 193)  routing T_24_12.top_op_1 <X> T_24_12.lc_trk_g0_1
 (29 1)  (1281 193)  (1281 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 193)  (1282 193)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (1284 193)  (1284 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1285 193)  (1285 193)  routing T_24_12.lc_trk_g3_7 <X> T_24_12.input_2_0
 (34 1)  (1286 193)  (1286 193)  routing T_24_12.lc_trk_g3_7 <X> T_24_12.input_2_0
 (35 1)  (1287 193)  (1287 193)  routing T_24_12.lc_trk_g3_7 <X> T_24_12.input_2_0
 (36 1)  (1288 193)  (1288 193)  LC_0 Logic Functioning bit
 (37 1)  (1289 193)  (1289 193)  LC_0 Logic Functioning bit
 (38 1)  (1290 193)  (1290 193)  LC_0 Logic Functioning bit
 (39 1)  (1291 193)  (1291 193)  LC_0 Logic Functioning bit
 (40 1)  (1292 193)  (1292 193)  LC_0 Logic Functioning bit
 (41 1)  (1293 193)  (1293 193)  LC_0 Logic Functioning bit
 (42 1)  (1294 193)  (1294 193)  LC_0 Logic Functioning bit
 (43 1)  (1295 193)  (1295 193)  LC_0 Logic Functioning bit
 (27 2)  (1279 194)  (1279 194)  routing T_24_12.lc_trk_g1_5 <X> T_24_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 194)  (1281 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 194)  (1282 194)  routing T_24_12.lc_trk_g1_5 <X> T_24_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 194)  (1284 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 194)  (1286 194)  routing T_24_12.lc_trk_g1_3 <X> T_24_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 194)  (1288 194)  LC_1 Logic Functioning bit
 (37 2)  (1289 194)  (1289 194)  LC_1 Logic Functioning bit
 (38 2)  (1290 194)  (1290 194)  LC_1 Logic Functioning bit
 (39 2)  (1291 194)  (1291 194)  LC_1 Logic Functioning bit
 (41 2)  (1293 194)  (1293 194)  LC_1 Logic Functioning bit
 (42 2)  (1294 194)  (1294 194)  LC_1 Logic Functioning bit
 (43 2)  (1295 194)  (1295 194)  LC_1 Logic Functioning bit
 (50 2)  (1302 194)  (1302 194)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (1279 195)  (1279 195)  routing T_24_12.lc_trk_g3_0 <X> T_24_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 195)  (1280 195)  routing T_24_12.lc_trk_g3_0 <X> T_24_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 195)  (1281 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 195)  (1283 195)  routing T_24_12.lc_trk_g1_3 <X> T_24_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (1288 195)  (1288 195)  LC_1 Logic Functioning bit
 (37 3)  (1289 195)  (1289 195)  LC_1 Logic Functioning bit
 (38 3)  (1290 195)  (1290 195)  LC_1 Logic Functioning bit
 (39 3)  (1291 195)  (1291 195)  LC_1 Logic Functioning bit
 (40 3)  (1292 195)  (1292 195)  LC_1 Logic Functioning bit
 (41 3)  (1293 195)  (1293 195)  LC_1 Logic Functioning bit
 (42 3)  (1294 195)  (1294 195)  LC_1 Logic Functioning bit
 (43 3)  (1295 195)  (1295 195)  LC_1 Logic Functioning bit
 (10 4)  (1262 196)  (1262 196)  routing T_24_12.sp4_v_t_46 <X> T_24_12.sp4_h_r_4
 (15 4)  (1267 196)  (1267 196)  routing T_24_12.lft_op_1 <X> T_24_12.lc_trk_g1_1
 (17 4)  (1269 196)  (1269 196)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1270 196)  (1270 196)  routing T_24_12.lft_op_1 <X> T_24_12.lc_trk_g1_1
 (21 4)  (1273 196)  (1273 196)  routing T_24_12.wire_logic_cluster/lc_3/out <X> T_24_12.lc_trk_g1_3
 (22 4)  (1274 196)  (1274 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1281 196)  (1281 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 196)  (1284 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 196)  (1286 196)  routing T_24_12.lc_trk_g1_2 <X> T_24_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (1289 196)  (1289 196)  LC_2 Logic Functioning bit
 (38 4)  (1290 196)  (1290 196)  LC_2 Logic Functioning bit
 (39 4)  (1291 196)  (1291 196)  LC_2 Logic Functioning bit
 (40 4)  (1292 196)  (1292 196)  LC_2 Logic Functioning bit
 (41 4)  (1293 196)  (1293 196)  LC_2 Logic Functioning bit
 (42 4)  (1294 196)  (1294 196)  LC_2 Logic Functioning bit
 (43 4)  (1295 196)  (1295 196)  LC_2 Logic Functioning bit
 (50 4)  (1302 196)  (1302 196)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (1260 197)  (1260 197)  routing T_24_12.sp4_h_l_47 <X> T_24_12.sp4_v_b_4
 (9 5)  (1261 197)  (1261 197)  routing T_24_12.sp4_h_l_47 <X> T_24_12.sp4_v_b_4
 (10 5)  (1262 197)  (1262 197)  routing T_24_12.sp4_h_l_47 <X> T_24_12.sp4_v_b_4
 (22 5)  (1274 197)  (1274 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1276 197)  (1276 197)  routing T_24_12.top_op_2 <X> T_24_12.lc_trk_g1_2
 (25 5)  (1277 197)  (1277 197)  routing T_24_12.top_op_2 <X> T_24_12.lc_trk_g1_2
 (27 5)  (1279 197)  (1279 197)  routing T_24_12.lc_trk_g1_1 <X> T_24_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 197)  (1281 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 197)  (1283 197)  routing T_24_12.lc_trk_g1_2 <X> T_24_12.wire_logic_cluster/lc_2/in_3
 (39 5)  (1291 197)  (1291 197)  LC_2 Logic Functioning bit
 (40 5)  (1292 197)  (1292 197)  LC_2 Logic Functioning bit
 (41 5)  (1293 197)  (1293 197)  LC_2 Logic Functioning bit
 (42 5)  (1294 197)  (1294 197)  LC_2 Logic Functioning bit
 (43 5)  (1295 197)  (1295 197)  LC_2 Logic Functioning bit
 (15 6)  (1267 198)  (1267 198)  routing T_24_12.top_op_5 <X> T_24_12.lc_trk_g1_5
 (17 6)  (1269 198)  (1269 198)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (1278 198)  (1278 198)  routing T_24_12.lc_trk_g3_6 <X> T_24_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 198)  (1279 198)  routing T_24_12.lc_trk_g3_1 <X> T_24_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 198)  (1280 198)  routing T_24_12.lc_trk_g3_1 <X> T_24_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 198)  (1281 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 198)  (1284 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 198)  (1285 198)  routing T_24_12.lc_trk_g2_0 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (1287 198)  (1287 198)  routing T_24_12.lc_trk_g3_4 <X> T_24_12.input_2_3
 (36 6)  (1288 198)  (1288 198)  LC_3 Logic Functioning bit
 (37 6)  (1289 198)  (1289 198)  LC_3 Logic Functioning bit
 (38 6)  (1290 198)  (1290 198)  LC_3 Logic Functioning bit
 (39 6)  (1291 198)  (1291 198)  LC_3 Logic Functioning bit
 (40 6)  (1292 198)  (1292 198)  LC_3 Logic Functioning bit
 (41 6)  (1293 198)  (1293 198)  LC_3 Logic Functioning bit
 (42 6)  (1294 198)  (1294 198)  LC_3 Logic Functioning bit
 (43 6)  (1295 198)  (1295 198)  LC_3 Logic Functioning bit
 (8 7)  (1260 199)  (1260 199)  routing T_24_12.sp4_h_r_4 <X> T_24_12.sp4_v_t_41
 (9 7)  (1261 199)  (1261 199)  routing T_24_12.sp4_h_r_4 <X> T_24_12.sp4_v_t_41
 (18 7)  (1270 199)  (1270 199)  routing T_24_12.top_op_5 <X> T_24_12.lc_trk_g1_5
 (26 7)  (1278 199)  (1278 199)  routing T_24_12.lc_trk_g3_6 <X> T_24_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (1279 199)  (1279 199)  routing T_24_12.lc_trk_g3_6 <X> T_24_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 199)  (1280 199)  routing T_24_12.lc_trk_g3_6 <X> T_24_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 199)  (1281 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (1284 199)  (1284 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1285 199)  (1285 199)  routing T_24_12.lc_trk_g3_4 <X> T_24_12.input_2_3
 (34 7)  (1286 199)  (1286 199)  routing T_24_12.lc_trk_g3_4 <X> T_24_12.input_2_3
 (36 7)  (1288 199)  (1288 199)  LC_3 Logic Functioning bit
 (37 7)  (1289 199)  (1289 199)  LC_3 Logic Functioning bit
 (38 7)  (1290 199)  (1290 199)  LC_3 Logic Functioning bit
 (39 7)  (1291 199)  (1291 199)  LC_3 Logic Functioning bit
 (40 7)  (1292 199)  (1292 199)  LC_3 Logic Functioning bit
 (42 7)  (1294 199)  (1294 199)  LC_3 Logic Functioning bit
 (43 7)  (1295 199)  (1295 199)  LC_3 Logic Functioning bit
 (14 9)  (1266 201)  (1266 201)  routing T_24_12.tnl_op_0 <X> T_24_12.lc_trk_g2_0
 (15 9)  (1267 201)  (1267 201)  routing T_24_12.tnl_op_0 <X> T_24_12.lc_trk_g2_0
 (17 9)  (1269 201)  (1269 201)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (15 10)  (1267 202)  (1267 202)  routing T_24_12.sp4_v_t_32 <X> T_24_12.lc_trk_g2_5
 (16 10)  (1268 202)  (1268 202)  routing T_24_12.sp4_v_t_32 <X> T_24_12.lc_trk_g2_5
 (17 10)  (1269 202)  (1269 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (11 12)  (1263 204)  (1263 204)  routing T_24_12.sp4_v_t_45 <X> T_24_12.sp4_v_b_11
 (14 12)  (1266 204)  (1266 204)  routing T_24_12.sp4_v_t_21 <X> T_24_12.lc_trk_g3_0
 (15 12)  (1267 204)  (1267 204)  routing T_24_12.tnl_op_1 <X> T_24_12.lc_trk_g3_1
 (17 12)  (1269 204)  (1269 204)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (12 13)  (1264 205)  (1264 205)  routing T_24_12.sp4_v_t_45 <X> T_24_12.sp4_v_b_11
 (14 13)  (1266 205)  (1266 205)  routing T_24_12.sp4_v_t_21 <X> T_24_12.lc_trk_g3_0
 (16 13)  (1268 205)  (1268 205)  routing T_24_12.sp4_v_t_21 <X> T_24_12.lc_trk_g3_0
 (17 13)  (1269 205)  (1269 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (1270 205)  (1270 205)  routing T_24_12.tnl_op_1 <X> T_24_12.lc_trk_g3_1
 (22 13)  (1274 205)  (1274 205)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1276 205)  (1276 205)  routing T_24_12.tnl_op_2 <X> T_24_12.lc_trk_g3_2
 (25 13)  (1277 205)  (1277 205)  routing T_24_12.tnl_op_2 <X> T_24_12.lc_trk_g3_2
 (22 14)  (1274 206)  (1274 206)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1276 206)  (1276 206)  routing T_24_12.tnl_op_7 <X> T_24_12.lc_trk_g3_7
 (14 15)  (1266 207)  (1266 207)  routing T_24_12.tnl_op_4 <X> T_24_12.lc_trk_g3_4
 (15 15)  (1267 207)  (1267 207)  routing T_24_12.tnl_op_4 <X> T_24_12.lc_trk_g3_4
 (17 15)  (1269 207)  (1269 207)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (1273 207)  (1273 207)  routing T_24_12.tnl_op_7 <X> T_24_12.lc_trk_g3_7
 (22 15)  (1274 207)  (1274 207)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1276 207)  (1276 207)  routing T_24_12.tnl_op_6 <X> T_24_12.lc_trk_g3_6
 (25 15)  (1277 207)  (1277 207)  routing T_24_12.tnl_op_6 <X> T_24_12.lc_trk_g3_6


RAM_Tile_25_12

 (0 0)  (1306 192)  (1306 192)  Negative Clock bit

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 192)  (1328 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1329 192)  (1329 192)  routing T_25_12.sp4_v_b_19 <X> T_25_12.lc_trk_g0_3
 (24 0)  (1330 192)  (1330 192)  routing T_25_12.sp4_v_b_19 <X> T_25_12.lc_trk_g0_3
 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (10 3)  (1316 195)  (1316 195)  routing T_25_12.sp4_h_l_45 <X> T_25_12.sp4_v_t_36
 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (29 4)  (1335 196)  (1335 196)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_5
 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (30 5)  (1336 197)  (1336 197)  routing T_25_12.lc_trk_g0_3 <X> T_25_12.wire_bram/ram/WDATA_5
 (40 5)  (1346 197)  (1346 197)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_5 sp12_v_t_19
 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (14 6)  (1320 198)  (1320 198)  routing T_25_12.sp12_h_l_3 <X> T_25_12.lc_trk_g1_4
 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (14 7)  (1320 199)  (1320 199)  routing T_25_12.sp12_h_l_3 <X> T_25_12.lc_trk_g1_4
 (15 7)  (1321 199)  (1321 199)  routing T_25_12.sp12_h_l_3 <X> T_25_12.lc_trk_g1_4
 (17 7)  (1323 199)  (1323 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (14 10)  (1320 202)  (1320 202)  routing T_25_12.sp4_h_r_44 <X> T_25_12.lc_trk_g2_4
 (14 11)  (1320 203)  (1320 203)  routing T_25_12.sp4_h_r_44 <X> T_25_12.lc_trk_g2_4
 (15 11)  (1321 203)  (1321 203)  routing T_25_12.sp4_h_r_44 <X> T_25_12.lc_trk_g2_4
 (16 11)  (1322 203)  (1322 203)  routing T_25_12.sp4_h_r_44 <X> T_25_12.lc_trk_g2_4
 (17 11)  (1323 203)  (1323 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (27 12)  (1333 204)  (1333 204)  routing T_25_12.lc_trk_g1_4 <X> T_25_12.wire_bram/ram/WDATA_1
 (29 12)  (1335 204)  (1335 204)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_4 wire_bram/ram/WDATA_1
 (30 12)  (1336 204)  (1336 204)  routing T_25_12.lc_trk_g1_4 <X> T_25_12.wire_bram/ram/WDATA_1
 (37 13)  (1343 205)  (1343 205)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_1 sp4_h_l_17
 (0 14)  (1306 206)  (1306 206)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE


LogicTile_26_12

 (31 2)  (1379 194)  (1379 194)  routing T_26_12.lc_trk_g3_7 <X> T_26_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1380 194)  (1380 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1381 194)  (1381 194)  routing T_26_12.lc_trk_g3_7 <X> T_26_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (1382 194)  (1382 194)  routing T_26_12.lc_trk_g3_7 <X> T_26_12.wire_logic_cluster/lc_1/in_3
 (40 2)  (1388 194)  (1388 194)  LC_1 Logic Functioning bit
 (41 2)  (1389 194)  (1389 194)  LC_1 Logic Functioning bit
 (42 2)  (1390 194)  (1390 194)  LC_1 Logic Functioning bit
 (43 2)  (1391 194)  (1391 194)  LC_1 Logic Functioning bit
 (53 2)  (1401 194)  (1401 194)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (31 3)  (1379 195)  (1379 195)  routing T_26_12.lc_trk_g3_7 <X> T_26_12.wire_logic_cluster/lc_1/in_3
 (40 3)  (1388 195)  (1388 195)  LC_1 Logic Functioning bit
 (41 3)  (1389 195)  (1389 195)  LC_1 Logic Functioning bit
 (42 3)  (1390 195)  (1390 195)  LC_1 Logic Functioning bit
 (43 3)  (1391 195)  (1391 195)  LC_1 Logic Functioning bit
 (51 3)  (1399 195)  (1399 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (9 5)  (1357 197)  (1357 197)  routing T_26_12.sp4_v_t_41 <X> T_26_12.sp4_v_b_4
 (21 14)  (1369 206)  (1369 206)  routing T_26_12.sp4_h_r_39 <X> T_26_12.lc_trk_g3_7
 (22 14)  (1370 206)  (1370 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1371 206)  (1371 206)  routing T_26_12.sp4_h_r_39 <X> T_26_12.lc_trk_g3_7
 (24 14)  (1372 206)  (1372 206)  routing T_26_12.sp4_h_r_39 <X> T_26_12.lc_trk_g3_7


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 188)  (13 188)  routing T_0_11.span4_horz_12 <X> T_0_11.lc_trk_g1_4
 (4 13)  (13 189)  (13 189)  routing T_0_11.span4_horz_12 <X> T_0_11.lc_trk_g1_4
 (6 13)  (11 189)  (11 189)  routing T_0_11.span4_horz_12 <X> T_0_11.lc_trk_g1_4
 (7 13)  (10 189)  (10 189)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_12 lc_trk_g1_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_3_11

 (8 2)  (134 178)  (134 178)  routing T_3_11.sp4_h_r_1 <X> T_3_11.sp4_h_l_36


LogicTile_7_11

 (9 0)  (351 176)  (351 176)  routing T_7_11.sp4_v_t_36 <X> T_7_11.sp4_h_r_1
 (8 2)  (350 178)  (350 178)  routing T_7_11.sp4_v_t_42 <X> T_7_11.sp4_h_l_36
 (9 2)  (351 178)  (351 178)  routing T_7_11.sp4_v_t_42 <X> T_7_11.sp4_h_l_36
 (10 2)  (352 178)  (352 178)  routing T_7_11.sp4_v_t_42 <X> T_7_11.sp4_h_l_36


RAM_Tile_8_11

 (7 1)  (403 177)  (403 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 178)  (396 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (1 2)  (397 178)  (397 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (2 2)  (398 178)  (398 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (410 179)  (410 179)  routing T_8_11.sp4_r_v_b_28 <X> T_8_11.lc_trk_g0_4
 (17 3)  (413 179)  (413 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 4)  (424 180)  (424 180)  routing T_8_11.lc_trk_g2_5 <X> T_8_11.wire_bram/ram/WDATA_13
 (29 4)  (425 180)  (425 180)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_5 wire_bram/ram/WDATA_13
 (30 4)  (426 180)  (426 180)  routing T_8_11.lc_trk_g2_5 <X> T_8_11.wire_bram/ram/WDATA_13
 (40 5)  (436 181)  (436 181)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_13 sp12_v_b_20
 (15 10)  (411 186)  (411 186)  routing T_8_11.sp4_h_r_29 <X> T_8_11.lc_trk_g2_5
 (16 10)  (412 186)  (412 186)  routing T_8_11.sp4_h_r_29 <X> T_8_11.lc_trk_g2_5
 (17 10)  (413 186)  (413 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_29 lc_trk_g2_5
 (22 10)  (418 186)  (418 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (18 11)  (414 187)  (414 187)  routing T_8_11.sp4_h_r_29 <X> T_8_11.lc_trk_g2_5
 (21 11)  (417 187)  (417 187)  routing T_8_11.sp4_r_v_b_39 <X> T_8_11.lc_trk_g2_7
 (28 12)  (424 188)  (424 188)  routing T_8_11.lc_trk_g2_7 <X> T_8_11.wire_bram/ram/WDATA_9
 (29 12)  (425 188)  (425 188)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_9
 (30 12)  (426 188)  (426 188)  routing T_8_11.lc_trk_g2_7 <X> T_8_11.wire_bram/ram/WDATA_9
 (37 12)  (433 188)  (433 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_9 sp12_h_l_3
 (30 13)  (426 189)  (426 189)  routing T_8_11.lc_trk_g2_7 <X> T_8_11.wire_bram/ram/WDATA_9
 (1 14)  (397 190)  (397 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 191)  (397 191)  routing T_8_11.lc_trk_g0_4 <X> T_8_11.wire_bram/ram/RE


LogicTile_10_11

 (12 6)  (504 182)  (504 182)  routing T_10_11.sp4_v_t_46 <X> T_10_11.sp4_h_l_40
 (11 7)  (503 183)  (503 183)  routing T_10_11.sp4_v_t_46 <X> T_10_11.sp4_h_l_40
 (13 7)  (505 183)  (505 183)  routing T_10_11.sp4_v_t_46 <X> T_10_11.sp4_h_l_40


LogicTile_11_11

 (14 0)  (560 176)  (560 176)  routing T_11_11.wire_logic_cluster/lc_0/out <X> T_11_11.lc_trk_g0_0
 (15 0)  (561 176)  (561 176)  routing T_11_11.sp4_h_r_1 <X> T_11_11.lc_trk_g0_1
 (16 0)  (562 176)  (562 176)  routing T_11_11.sp4_h_r_1 <X> T_11_11.lc_trk_g0_1
 (17 0)  (563 176)  (563 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (572 176)  (572 176)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 176)  (575 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 176)  (578 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 176)  (579 176)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 176)  (580 176)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (42 0)  (588 176)  (588 176)  LC_0 Logic Functioning bit
 (43 0)  (589 176)  (589 176)  LC_0 Logic Functioning bit
 (45 0)  (591 176)  (591 176)  LC_0 Logic Functioning bit
 (52 0)  (598 176)  (598 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (563 177)  (563 177)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (564 177)  (564 177)  routing T_11_11.sp4_h_r_1 <X> T_11_11.lc_trk_g0_1
 (26 1)  (572 177)  (572 177)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 177)  (573 177)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 177)  (574 177)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 177)  (575 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 177)  (577 177)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 177)  (578 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (583 177)  (583 177)  LC_0 Logic Functioning bit
 (39 1)  (585 177)  (585 177)  LC_0 Logic Functioning bit
 (42 1)  (588 177)  (588 177)  LC_0 Logic Functioning bit
 (43 1)  (589 177)  (589 177)  LC_0 Logic Functioning bit
 (0 2)  (546 178)  (546 178)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 2)  (548 178)  (548 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (546 179)  (546 179)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 3)  (548 179)  (548 179)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (6 10)  (552 186)  (552 186)  routing T_11_11.sp4_h_l_36 <X> T_11_11.sp4_v_t_43
 (3 12)  (549 188)  (549 188)  routing T_11_11.sp12_v_t_22 <X> T_11_11.sp12_h_r_1
 (15 12)  (561 188)  (561 188)  routing T_11_11.sp4_h_r_25 <X> T_11_11.lc_trk_g3_1
 (16 12)  (562 188)  (562 188)  routing T_11_11.sp4_h_r_25 <X> T_11_11.lc_trk_g3_1
 (17 12)  (563 188)  (563 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (564 189)  (564 189)  routing T_11_11.sp4_h_r_25 <X> T_11_11.lc_trk_g3_1
 (22 13)  (568 189)  (568 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (569 189)  (569 189)  routing T_11_11.sp4_v_b_42 <X> T_11_11.lc_trk_g3_2
 (24 13)  (570 189)  (570 189)  routing T_11_11.sp4_v_b_42 <X> T_11_11.lc_trk_g3_2
 (21 14)  (567 190)  (567 190)  routing T_11_11.sp4_h_l_34 <X> T_11_11.lc_trk_g3_7
 (22 14)  (568 190)  (568 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (569 190)  (569 190)  routing T_11_11.sp4_h_l_34 <X> T_11_11.lc_trk_g3_7
 (24 14)  (570 190)  (570 190)  routing T_11_11.sp4_h_l_34 <X> T_11_11.lc_trk_g3_7
 (21 15)  (567 191)  (567 191)  routing T_11_11.sp4_h_l_34 <X> T_11_11.lc_trk_g3_7


LogicTile_12_11

 (5 0)  (605 176)  (605 176)  routing T_12_11.sp4_v_t_37 <X> T_12_11.sp4_h_r_0
 (10 0)  (610 176)  (610 176)  routing T_12_11.sp4_v_t_45 <X> T_12_11.sp4_h_r_1
 (21 0)  (621 176)  (621 176)  routing T_12_11.bnr_op_3 <X> T_12_11.lc_trk_g0_3
 (22 0)  (622 176)  (622 176)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (626 176)  (626 176)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 176)  (627 176)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 176)  (628 176)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 176)  (631 176)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 176)  (633 176)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 176)  (635 176)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_0
 (38 0)  (638 176)  (638 176)  LC_0 Logic Functioning bit
 (45 0)  (645 176)  (645 176)  LC_0 Logic Functioning bit
 (52 0)  (652 176)  (652 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (621 177)  (621 177)  routing T_12_11.bnr_op_3 <X> T_12_11.lc_trk_g0_3
 (26 1)  (626 177)  (626 177)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 177)  (629 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 177)  (631 177)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 177)  (632 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (633 177)  (633 177)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_0
 (35 1)  (635 177)  (635 177)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_0
 (36 1)  (636 177)  (636 177)  LC_0 Logic Functioning bit
 (38 1)  (638 177)  (638 177)  LC_0 Logic Functioning bit
 (39 1)  (639 177)  (639 177)  LC_0 Logic Functioning bit
 (41 1)  (641 177)  (641 177)  LC_0 Logic Functioning bit
 (43 1)  (643 177)  (643 177)  LC_0 Logic Functioning bit
 (0 2)  (600 178)  (600 178)  routing T_12_11.lc_trk_g2_0 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 2)  (602 178)  (602 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (614 178)  (614 178)  routing T_12_11.wire_logic_cluster/lc_4/out <X> T_12_11.lc_trk_g0_4
 (21 2)  (621 178)  (621 178)  routing T_12_11.wire_logic_cluster/lc_7/out <X> T_12_11.lc_trk_g0_7
 (22 2)  (622 178)  (622 178)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (625 178)  (625 178)  routing T_12_11.sp4_h_l_11 <X> T_12_11.lc_trk_g0_6
 (29 2)  (629 178)  (629 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 178)  (630 178)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 178)  (632 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 178)  (633 178)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 178)  (634 178)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 178)  (637 178)  LC_1 Logic Functioning bit
 (38 2)  (638 178)  (638 178)  LC_1 Logic Functioning bit
 (39 2)  (639 178)  (639 178)  LC_1 Logic Functioning bit
 (41 2)  (641 178)  (641 178)  LC_1 Logic Functioning bit
 (45 2)  (645 178)  (645 178)  LC_1 Logic Functioning bit
 (52 2)  (652 178)  (652 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (2 3)  (602 179)  (602 179)  routing T_12_11.lc_trk_g2_0 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (17 3)  (617 179)  (617 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (622 179)  (622 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (623 179)  (623 179)  routing T_12_11.sp4_h_l_11 <X> T_12_11.lc_trk_g0_6
 (24 3)  (624 179)  (624 179)  routing T_12_11.sp4_h_l_11 <X> T_12_11.lc_trk_g0_6
 (25 3)  (625 179)  (625 179)  routing T_12_11.sp4_h_l_11 <X> T_12_11.lc_trk_g0_6
 (27 3)  (627 179)  (627 179)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 179)  (628 179)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 179)  (629 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 179)  (630 179)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 179)  (632 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (635 179)  (635 179)  routing T_12_11.lc_trk_g0_3 <X> T_12_11.input_2_1
 (37 3)  (637 179)  (637 179)  LC_1 Logic Functioning bit
 (39 3)  (639 179)  (639 179)  LC_1 Logic Functioning bit
 (21 4)  (621 180)  (621 180)  routing T_12_11.wire_logic_cluster/lc_3/out <X> T_12_11.lc_trk_g1_3
 (22 4)  (622 180)  (622 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 180)  (626 180)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 180)  (629 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 180)  (632 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 180)  (633 180)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 180)  (634 180)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 180)  (635 180)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.input_2_2
 (38 4)  (638 180)  (638 180)  LC_2 Logic Functioning bit
 (39 4)  (639 180)  (639 180)  LC_2 Logic Functioning bit
 (45 4)  (645 180)  (645 180)  LC_2 Logic Functioning bit
 (26 5)  (626 181)  (626 181)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 181)  (627 181)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 181)  (629 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 181)  (630 181)  routing T_12_11.lc_trk_g0_3 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 181)  (631 181)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 181)  (632 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (635 181)  (635 181)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.input_2_2
 (37 5)  (637 181)  (637 181)  LC_2 Logic Functioning bit
 (38 5)  (638 181)  (638 181)  LC_2 Logic Functioning bit
 (39 5)  (639 181)  (639 181)  LC_2 Logic Functioning bit
 (42 5)  (642 181)  (642 181)  LC_2 Logic Functioning bit
 (51 5)  (651 181)  (651 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (13 6)  (613 182)  (613 182)  routing T_12_11.sp4_h_r_5 <X> T_12_11.sp4_v_t_40
 (21 6)  (621 182)  (621 182)  routing T_12_11.wire_logic_cluster/lc_7/out <X> T_12_11.lc_trk_g1_7
 (22 6)  (622 182)  (622 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (627 182)  (627 182)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 182)  (628 182)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 182)  (629 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 182)  (630 182)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 182)  (631 182)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 182)  (632 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (42 6)  (642 182)  (642 182)  LC_3 Logic Functioning bit
 (43 6)  (643 182)  (643 182)  LC_3 Logic Functioning bit
 (45 6)  (645 182)  (645 182)  LC_3 Logic Functioning bit
 (12 7)  (612 183)  (612 183)  routing T_12_11.sp4_h_r_5 <X> T_12_11.sp4_v_t_40
 (26 7)  (626 183)  (626 183)  routing T_12_11.lc_trk_g0_3 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 183)  (629 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 183)  (630 183)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 183)  (631 183)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 183)  (632 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (633 183)  (633 183)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.input_2_3
 (35 7)  (635 183)  (635 183)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.input_2_3
 (36 7)  (636 183)  (636 183)  LC_3 Logic Functioning bit
 (38 7)  (638 183)  (638 183)  LC_3 Logic Functioning bit
 (42 7)  (642 183)  (642 183)  LC_3 Logic Functioning bit
 (43 7)  (643 183)  (643 183)  LC_3 Logic Functioning bit
 (51 7)  (651 183)  (651 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (612 184)  (612 184)  routing T_12_11.sp4_v_b_2 <X> T_12_11.sp4_h_r_8
 (14 8)  (614 184)  (614 184)  routing T_12_11.sp4_h_l_21 <X> T_12_11.lc_trk_g2_0
 (21 8)  (621 184)  (621 184)  routing T_12_11.wire_logic_cluster/lc_3/out <X> T_12_11.lc_trk_g2_3
 (22 8)  (622 184)  (622 184)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (626 184)  (626 184)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 184)  (628 184)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 184)  (630 184)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (635 184)  (635 184)  routing T_12_11.lc_trk_g0_4 <X> T_12_11.input_2_4
 (37 8)  (637 184)  (637 184)  LC_4 Logic Functioning bit
 (41 8)  (641 184)  (641 184)  LC_4 Logic Functioning bit
 (42 8)  (642 184)  (642 184)  LC_4 Logic Functioning bit
 (43 8)  (643 184)  (643 184)  LC_4 Logic Functioning bit
 (45 8)  (645 184)  (645 184)  LC_4 Logic Functioning bit
 (11 9)  (611 185)  (611 185)  routing T_12_11.sp4_v_b_2 <X> T_12_11.sp4_h_r_8
 (13 9)  (613 185)  (613 185)  routing T_12_11.sp4_v_b_2 <X> T_12_11.sp4_h_r_8
 (15 9)  (615 185)  (615 185)  routing T_12_11.sp4_h_l_21 <X> T_12_11.lc_trk_g2_0
 (16 9)  (616 185)  (616 185)  routing T_12_11.sp4_h_l_21 <X> T_12_11.lc_trk_g2_0
 (17 9)  (617 185)  (617 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (626 185)  (626 185)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 185)  (629 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 185)  (631 185)  routing T_12_11.lc_trk_g0_3 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 185)  (632 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (636 185)  (636 185)  LC_4 Logic Functioning bit
 (43 9)  (643 185)  (643 185)  LC_4 Logic Functioning bit
 (17 10)  (617 186)  (617 186)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 186)  (618 186)  routing T_12_11.wire_logic_cluster/lc_5/out <X> T_12_11.lc_trk_g2_5
 (22 10)  (622 186)  (622 186)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (624 186)  (624 186)  routing T_12_11.tnr_op_7 <X> T_12_11.lc_trk_g2_7
 (26 10)  (626 186)  (626 186)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 186)  (627 186)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 186)  (628 186)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 186)  (629 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 186)  (631 186)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 186)  (632 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (38 10)  (638 186)  (638 186)  LC_5 Logic Functioning bit
 (41 10)  (641 186)  (641 186)  LC_5 Logic Functioning bit
 (43 10)  (643 186)  (643 186)  LC_5 Logic Functioning bit
 (45 10)  (645 186)  (645 186)  LC_5 Logic Functioning bit
 (22 11)  (622 187)  (622 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 187)  (623 187)  routing T_12_11.sp4_v_b_46 <X> T_12_11.lc_trk_g2_6
 (24 11)  (624 187)  (624 187)  routing T_12_11.sp4_v_b_46 <X> T_12_11.lc_trk_g2_6
 (28 11)  (628 187)  (628 187)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 187)  (629 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 187)  (630 187)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 187)  (631 187)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 187)  (632 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (635 187)  (635 187)  routing T_12_11.lc_trk_g0_3 <X> T_12_11.input_2_5
 (38 11)  (638 187)  (638 187)  LC_5 Logic Functioning bit
 (40 11)  (640 187)  (640 187)  LC_5 Logic Functioning bit
 (42 11)  (642 187)  (642 187)  LC_5 Logic Functioning bit
 (51 11)  (651 187)  (651 187)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (612 188)  (612 188)  routing T_12_11.sp4_v_t_46 <X> T_12_11.sp4_h_r_11
 (14 12)  (614 188)  (614 188)  routing T_12_11.wire_logic_cluster/lc_0/out <X> T_12_11.lc_trk_g3_0
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 188)  (618 188)  routing T_12_11.wire_logic_cluster/lc_1/out <X> T_12_11.lc_trk_g3_1
 (22 12)  (622 188)  (622 188)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (623 188)  (623 188)  routing T_12_11.sp12_v_b_11 <X> T_12_11.lc_trk_g3_3
 (25 12)  (625 188)  (625 188)  routing T_12_11.wire_logic_cluster/lc_2/out <X> T_12_11.lc_trk_g3_2
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 188)  (631 188)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 188)  (633 188)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 188)  (634 188)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 188)  (635 188)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.input_2_6
 (38 12)  (638 188)  (638 188)  LC_6 Logic Functioning bit
 (39 12)  (639 188)  (639 188)  LC_6 Logic Functioning bit
 (45 12)  (645 188)  (645 188)  LC_6 Logic Functioning bit
 (17 13)  (617 189)  (617 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (622 189)  (622 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (626 189)  (626 189)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 189)  (627 189)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 189)  (629 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 189)  (630 189)  routing T_12_11.lc_trk_g0_3 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 189)  (631 189)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 189)  (632 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (635 189)  (635 189)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.input_2_6
 (37 13)  (637 189)  (637 189)  LC_6 Logic Functioning bit
 (38 13)  (638 189)  (638 189)  LC_6 Logic Functioning bit
 (39 13)  (639 189)  (639 189)  LC_6 Logic Functioning bit
 (42 13)  (642 189)  (642 189)  LC_6 Logic Functioning bit
 (8 14)  (608 190)  (608 190)  routing T_12_11.sp4_v_t_41 <X> T_12_11.sp4_h_l_47
 (9 14)  (609 190)  (609 190)  routing T_12_11.sp4_v_t_41 <X> T_12_11.sp4_h_l_47
 (10 14)  (610 190)  (610 190)  routing T_12_11.sp4_v_t_41 <X> T_12_11.sp4_h_l_47
 (21 14)  (621 190)  (621 190)  routing T_12_11.rgt_op_7 <X> T_12_11.lc_trk_g3_7
 (22 14)  (622 190)  (622 190)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 190)  (624 190)  routing T_12_11.rgt_op_7 <X> T_12_11.lc_trk_g3_7
 (25 14)  (625 190)  (625 190)  routing T_12_11.wire_logic_cluster/lc_6/out <X> T_12_11.lc_trk_g3_6
 (27 14)  (627 190)  (627 190)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 190)  (628 190)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 190)  (629 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 190)  (631 190)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (635 190)  (635 190)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.input_2_7
 (42 14)  (642 190)  (642 190)  LC_7 Logic Functioning bit
 (43 14)  (643 190)  (643 190)  LC_7 Logic Functioning bit
 (45 14)  (645 190)  (645 190)  LC_7 Logic Functioning bit
 (22 15)  (622 191)  (622 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (626 191)  (626 191)  routing T_12_11.lc_trk_g0_3 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 191)  (629 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 191)  (631 191)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 191)  (632 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (635 191)  (635 191)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.input_2_7
 (36 15)  (636 191)  (636 191)  LC_7 Logic Functioning bit
 (38 15)  (638 191)  (638 191)  LC_7 Logic Functioning bit
 (42 15)  (642 191)  (642 191)  LC_7 Logic Functioning bit
 (43 15)  (643 191)  (643 191)  LC_7 Logic Functioning bit
 (48 15)  (648 191)  (648 191)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_11

 (14 0)  (668 176)  (668 176)  routing T_13_11.sp4_h_r_8 <X> T_13_11.lc_trk_g0_0
 (22 0)  (676 176)  (676 176)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 176)  (678 176)  routing T_13_11.bot_op_3 <X> T_13_11.lc_trk_g0_3
 (28 0)  (682 176)  (682 176)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 176)  (685 176)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 176)  (687 176)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 176)  (691 176)  LC_0 Logic Functioning bit
 (42 0)  (696 176)  (696 176)  LC_0 Logic Functioning bit
 (45 0)  (699 176)  (699 176)  LC_0 Logic Functioning bit
 (46 0)  (700 176)  (700 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (669 177)  (669 177)  routing T_13_11.sp4_h_r_8 <X> T_13_11.lc_trk_g0_0
 (16 1)  (670 177)  (670 177)  routing T_13_11.sp4_h_r_8 <X> T_13_11.lc_trk_g0_0
 (17 1)  (671 177)  (671 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (676 177)  (676 177)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 177)  (678 177)  routing T_13_11.top_op_2 <X> T_13_11.lc_trk_g0_2
 (25 1)  (679 177)  (679 177)  routing T_13_11.top_op_2 <X> T_13_11.lc_trk_g0_2
 (26 1)  (680 177)  (680 177)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 177)  (681 177)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 177)  (682 177)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 177)  (683 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 177)  (684 177)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 177)  (686 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 177)  (687 177)  routing T_13_11.lc_trk_g2_0 <X> T_13_11.input_2_0
 (36 1)  (690 177)  (690 177)  LC_0 Logic Functioning bit
 (37 1)  (691 177)  (691 177)  LC_0 Logic Functioning bit
 (38 1)  (692 177)  (692 177)  LC_0 Logic Functioning bit
 (42 1)  (696 177)  (696 177)  LC_0 Logic Functioning bit
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (9 2)  (663 178)  (663 178)  routing T_13_11.sp4_h_r_10 <X> T_13_11.sp4_h_l_36
 (10 2)  (664 178)  (664 178)  routing T_13_11.sp4_h_r_10 <X> T_13_11.sp4_h_l_36
 (11 2)  (665 178)  (665 178)  routing T_13_11.sp4_h_r_8 <X> T_13_11.sp4_v_t_39
 (13 2)  (667 178)  (667 178)  routing T_13_11.sp4_h_r_8 <X> T_13_11.sp4_v_t_39
 (14 2)  (668 178)  (668 178)  routing T_13_11.lft_op_4 <X> T_13_11.lc_trk_g0_4
 (0 3)  (654 179)  (654 179)  routing T_13_11.lc_trk_g1_1 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 3)  (656 179)  (656 179)  routing T_13_11.lc_trk_g1_1 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (8 3)  (662 179)  (662 179)  routing T_13_11.sp4_h_l_36 <X> T_13_11.sp4_v_t_36
 (12 3)  (666 179)  (666 179)  routing T_13_11.sp4_h_r_8 <X> T_13_11.sp4_v_t_39
 (15 3)  (669 179)  (669 179)  routing T_13_11.lft_op_4 <X> T_13_11.lc_trk_g0_4
 (17 3)  (671 179)  (671 179)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (15 4)  (669 180)  (669 180)  routing T_13_11.sp12_h_r_1 <X> T_13_11.lc_trk_g1_1
 (17 4)  (671 180)  (671 180)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (672 180)  (672 180)  routing T_13_11.sp12_h_r_1 <X> T_13_11.lc_trk_g1_1
 (21 4)  (675 180)  (675 180)  routing T_13_11.wire_logic_cluster/lc_3/out <X> T_13_11.lc_trk_g1_3
 (22 4)  (676 180)  (676 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 180)  (679 180)  routing T_13_11.bnr_op_2 <X> T_13_11.lc_trk_g1_2
 (28 4)  (682 180)  (682 180)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (691 180)  (691 180)  LC_2 Logic Functioning bit
 (41 4)  (695 180)  (695 180)  LC_2 Logic Functioning bit
 (42 4)  (696 180)  (696 180)  LC_2 Logic Functioning bit
 (43 4)  (697 180)  (697 180)  LC_2 Logic Functioning bit
 (45 4)  (699 180)  (699 180)  LC_2 Logic Functioning bit
 (9 5)  (663 181)  (663 181)  routing T_13_11.sp4_v_t_41 <X> T_13_11.sp4_v_b_4
 (18 5)  (672 181)  (672 181)  routing T_13_11.sp12_h_r_1 <X> T_13_11.lc_trk_g1_1
 (22 5)  (676 181)  (676 181)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (679 181)  (679 181)  routing T_13_11.bnr_op_2 <X> T_13_11.lc_trk_g1_2
 (26 5)  (680 181)  (680 181)  routing T_13_11.lc_trk_g0_2 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 181)  (683 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 181)  (684 181)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 181)  (685 181)  routing T_13_11.lc_trk_g0_3 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 181)  (686 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (687 181)  (687 181)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.input_2_2
 (35 5)  (689 181)  (689 181)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.input_2_2
 (37 5)  (691 181)  (691 181)  LC_2 Logic Functioning bit
 (42 5)  (696 181)  (696 181)  LC_2 Logic Functioning bit
 (51 5)  (705 181)  (705 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (680 182)  (680 182)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 182)  (681 182)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 182)  (682 182)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 182)  (688 182)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (38 6)  (692 182)  (692 182)  LC_3 Logic Functioning bit
 (39 6)  (693 182)  (693 182)  LC_3 Logic Functioning bit
 (45 6)  (699 182)  (699 182)  LC_3 Logic Functioning bit
 (8 7)  (662 183)  (662 183)  routing T_13_11.sp4_h_r_10 <X> T_13_11.sp4_v_t_41
 (9 7)  (663 183)  (663 183)  routing T_13_11.sp4_h_r_10 <X> T_13_11.sp4_v_t_41
 (10 7)  (664 183)  (664 183)  routing T_13_11.sp4_h_r_10 <X> T_13_11.sp4_v_t_41
 (27 7)  (681 183)  (681 183)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 183)  (682 183)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 183)  (683 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 183)  (684 183)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 183)  (685 183)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 183)  (686 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (687 183)  (687 183)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.input_2_3
 (35 7)  (689 183)  (689 183)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.input_2_3
 (37 7)  (691 183)  (691 183)  LC_3 Logic Functioning bit
 (38 7)  (692 183)  (692 183)  LC_3 Logic Functioning bit
 (39 7)  (693 183)  (693 183)  LC_3 Logic Functioning bit
 (42 7)  (696 183)  (696 183)  LC_3 Logic Functioning bit
 (14 8)  (668 184)  (668 184)  routing T_13_11.wire_logic_cluster/lc_0/out <X> T_13_11.lc_trk_g2_0
 (21 8)  (675 184)  (675 184)  routing T_13_11.sp4_h_r_35 <X> T_13_11.lc_trk_g2_3
 (22 8)  (676 184)  (676 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (677 184)  (677 184)  routing T_13_11.sp4_h_r_35 <X> T_13_11.lc_trk_g2_3
 (24 8)  (678 184)  (678 184)  routing T_13_11.sp4_h_r_35 <X> T_13_11.lc_trk_g2_3
 (25 8)  (679 184)  (679 184)  routing T_13_11.wire_logic_cluster/lc_2/out <X> T_13_11.lc_trk_g2_2
 (27 8)  (681 184)  (681 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 184)  (682 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 184)  (683 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 184)  (684 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 184)  (686 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 184)  (687 184)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 184)  (689 184)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.input_2_4
 (37 8)  (691 184)  (691 184)  LC_4 Logic Functioning bit
 (41 8)  (695 184)  (695 184)  LC_4 Logic Functioning bit
 (43 8)  (697 184)  (697 184)  LC_4 Logic Functioning bit
 (45 8)  (699 184)  (699 184)  LC_4 Logic Functioning bit
 (17 9)  (671 185)  (671 185)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (676 185)  (676 185)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (680 185)  (680 185)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 185)  (681 185)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 185)  (682 185)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 185)  (683 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 185)  (685 185)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 185)  (686 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (690 185)  (690 185)  LC_4 Logic Functioning bit
 (41 9)  (695 185)  (695 185)  LC_4 Logic Functioning bit
 (43 9)  (697 185)  (697 185)  LC_4 Logic Functioning bit
 (16 10)  (670 186)  (670 186)  routing T_13_11.sp12_v_b_21 <X> T_13_11.lc_trk_g2_5
 (17 10)  (671 186)  (671 186)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (27 10)  (681 186)  (681 186)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 186)  (682 186)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 186)  (683 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 186)  (684 186)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 186)  (686 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 186)  (688 186)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 186)  (691 186)  LC_5 Logic Functioning bit
 (38 10)  (692 186)  (692 186)  LC_5 Logic Functioning bit
 (41 10)  (695 186)  (695 186)  LC_5 Logic Functioning bit
 (45 10)  (699 186)  (699 186)  LC_5 Logic Functioning bit
 (18 11)  (672 187)  (672 187)  routing T_13_11.sp12_v_b_21 <X> T_13_11.lc_trk_g2_5
 (26 11)  (680 187)  (680 187)  routing T_13_11.lc_trk_g0_3 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 187)  (683 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 187)  (685 187)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 187)  (686 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (687 187)  (687 187)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.input_2_5
 (35 11)  (689 187)  (689 187)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.input_2_5
 (36 11)  (690 187)  (690 187)  LC_5 Logic Functioning bit
 (38 11)  (692 187)  (692 187)  LC_5 Logic Functioning bit
 (41 11)  (695 187)  (695 187)  LC_5 Logic Functioning bit
 (15 12)  (669 188)  (669 188)  routing T_13_11.sp4_h_r_25 <X> T_13_11.lc_trk_g3_1
 (16 12)  (670 188)  (670 188)  routing T_13_11.sp4_h_r_25 <X> T_13_11.lc_trk_g3_1
 (17 12)  (671 188)  (671 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (675 188)  (675 188)  routing T_13_11.sp4_v_t_14 <X> T_13_11.lc_trk_g3_3
 (22 12)  (676 188)  (676 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (677 188)  (677 188)  routing T_13_11.sp4_v_t_14 <X> T_13_11.lc_trk_g3_3
 (29 12)  (683 188)  (683 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 188)  (686 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 188)  (688 188)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 188)  (690 188)  LC_6 Logic Functioning bit
 (38 12)  (692 188)  (692 188)  LC_6 Logic Functioning bit
 (41 12)  (695 188)  (695 188)  LC_6 Logic Functioning bit
 (43 12)  (697 188)  (697 188)  LC_6 Logic Functioning bit
 (46 12)  (700 188)  (700 188)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (705 188)  (705 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (672 189)  (672 189)  routing T_13_11.sp4_h_r_25 <X> T_13_11.lc_trk_g3_1
 (27 13)  (681 189)  (681 189)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 189)  (682 189)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 189)  (683 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 189)  (684 189)  routing T_13_11.lc_trk_g0_3 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 189)  (685 189)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 189)  (686 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (691 189)  (691 189)  LC_6 Logic Functioning bit
 (38 13)  (692 189)  (692 189)  LC_6 Logic Functioning bit
 (14 14)  (668 190)  (668 190)  routing T_13_11.wire_logic_cluster/lc_4/out <X> T_13_11.lc_trk_g3_4
 (17 14)  (671 190)  (671 190)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 190)  (672 190)  routing T_13_11.wire_logic_cluster/lc_5/out <X> T_13_11.lc_trk_g3_5
 (21 14)  (675 190)  (675 190)  routing T_13_11.wire_logic_cluster/lc_7/out <X> T_13_11.lc_trk_g3_7
 (22 14)  (676 190)  (676 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 190)  (681 190)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 190)  (682 190)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 190)  (683 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 190)  (684 190)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 190)  (685 190)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 190)  (686 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 190)  (687 190)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 190)  (688 190)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 190)  (691 190)  LC_7 Logic Functioning bit
 (38 14)  (692 190)  (692 190)  LC_7 Logic Functioning bit
 (41 14)  (695 190)  (695 190)  LC_7 Logic Functioning bit
 (45 14)  (699 190)  (699 190)  LC_7 Logic Functioning bit
 (17 15)  (671 191)  (671 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (680 191)  (680 191)  routing T_13_11.lc_trk_g0_3 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 191)  (683 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 191)  (684 191)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 191)  (686 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (687 191)  (687 191)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.input_2_7
 (35 15)  (689 191)  (689 191)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.input_2_7
 (36 15)  (690 191)  (690 191)  LC_7 Logic Functioning bit
 (38 15)  (692 191)  (692 191)  LC_7 Logic Functioning bit
 (41 15)  (695 191)  (695 191)  LC_7 Logic Functioning bit


LogicTile_14_11

 (4 1)  (712 177)  (712 177)  routing T_14_11.sp4_v_t_42 <X> T_14_11.sp4_h_r_0
 (0 2)  (708 178)  (708 178)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (1 2)  (709 178)  (709 178)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (712 178)  (712 178)  routing T_14_11.sp4_h_r_0 <X> T_14_11.sp4_v_t_37
 (5 3)  (713 179)  (713 179)  routing T_14_11.sp4_h_r_0 <X> T_14_11.sp4_v_t_37
 (0 4)  (708 180)  (708 180)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_7/cen
 (1 4)  (709 180)  (709 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 181)  (708 181)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_7/cen
 (1 5)  (709 181)  (709 181)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_7/cen
 (15 6)  (723 182)  (723 182)  routing T_14_11.sp4_h_r_13 <X> T_14_11.lc_trk_g1_5
 (16 6)  (724 182)  (724 182)  routing T_14_11.sp4_h_r_13 <X> T_14_11.lc_trk_g1_5
 (17 6)  (725 182)  (725 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (726 182)  (726 182)  routing T_14_11.sp4_h_r_13 <X> T_14_11.lc_trk_g1_5
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 184)  (741 184)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 184)  (742 184)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (40 8)  (748 184)  (748 184)  LC_4 Logic Functioning bit
 (41 8)  (749 184)  (749 184)  LC_4 Logic Functioning bit
 (42 8)  (750 184)  (750 184)  LC_4 Logic Functioning bit
 (43 8)  (751 184)  (751 184)  LC_4 Logic Functioning bit
 (45 8)  (753 184)  (753 184)  LC_4 Logic Functioning bit
 (52 8)  (760 184)  (760 184)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (40 9)  (748 185)  (748 185)  LC_4 Logic Functioning bit
 (41 9)  (749 185)  (749 185)  LC_4 Logic Functioning bit
 (42 9)  (750 185)  (750 185)  LC_4 Logic Functioning bit
 (43 9)  (751 185)  (751 185)  LC_4 Logic Functioning bit
 (12 10)  (720 186)  (720 186)  routing T_14_11.sp4_h_r_5 <X> T_14_11.sp4_h_l_45
 (12 11)  (720 187)  (720 187)  routing T_14_11.sp4_h_l_45 <X> T_14_11.sp4_v_t_45
 (13 11)  (721 187)  (721 187)  routing T_14_11.sp4_h_r_5 <X> T_14_11.sp4_h_l_45
 (14 12)  (722 188)  (722 188)  routing T_14_11.sp4_h_l_21 <X> T_14_11.lc_trk_g3_0
 (22 12)  (730 188)  (730 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 188)  (731 188)  routing T_14_11.sp4_h_r_27 <X> T_14_11.lc_trk_g3_3
 (24 12)  (732 188)  (732 188)  routing T_14_11.sp4_h_r_27 <X> T_14_11.lc_trk_g3_3
 (13 13)  (721 189)  (721 189)  routing T_14_11.sp4_v_t_43 <X> T_14_11.sp4_h_r_11
 (15 13)  (723 189)  (723 189)  routing T_14_11.sp4_h_l_21 <X> T_14_11.lc_trk_g3_0
 (16 13)  (724 189)  (724 189)  routing T_14_11.sp4_h_l_21 <X> T_14_11.lc_trk_g3_0
 (17 13)  (725 189)  (725 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (729 189)  (729 189)  routing T_14_11.sp4_h_r_27 <X> T_14_11.lc_trk_g3_3
 (1 14)  (709 190)  (709 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 191)  (708 191)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 191)  (709 191)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_7/s_r


LogicTile_15_11

 (14 0)  (776 176)  (776 176)  routing T_15_11.sp4_h_l_5 <X> T_15_11.lc_trk_g0_0
 (25 0)  (787 176)  (787 176)  routing T_15_11.wire_logic_cluster/lc_2/out <X> T_15_11.lc_trk_g0_2
 (27 0)  (789 176)  (789 176)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 176)  (790 176)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 176)  (791 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 176)  (793 176)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 176)  (795 176)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 176)  (796 176)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 176)  (797 176)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_0
 (38 0)  (800 176)  (800 176)  LC_0 Logic Functioning bit
 (45 0)  (807 176)  (807 176)  LC_0 Logic Functioning bit
 (52 0)  (814 176)  (814 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (766 177)  (766 177)  routing T_15_11.sp4_h_l_41 <X> T_15_11.sp4_h_r_0
 (6 1)  (768 177)  (768 177)  routing T_15_11.sp4_h_l_41 <X> T_15_11.sp4_h_r_0
 (14 1)  (776 177)  (776 177)  routing T_15_11.sp4_h_l_5 <X> T_15_11.lc_trk_g0_0
 (15 1)  (777 177)  (777 177)  routing T_15_11.sp4_h_l_5 <X> T_15_11.lc_trk_g0_0
 (16 1)  (778 177)  (778 177)  routing T_15_11.sp4_h_l_5 <X> T_15_11.lc_trk_g0_0
 (17 1)  (779 177)  (779 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (784 177)  (784 177)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (790 177)  (790 177)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 177)  (791 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 177)  (792 177)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 177)  (793 177)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 177)  (794 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 177)  (795 177)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_0
 (35 1)  (797 177)  (797 177)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_0
 (37 1)  (799 177)  (799 177)  LC_0 Logic Functioning bit
 (38 1)  (800 177)  (800 177)  LC_0 Logic Functioning bit
 (39 1)  (801 177)  (801 177)  LC_0 Logic Functioning bit
 (40 1)  (802 177)  (802 177)  LC_0 Logic Functioning bit
 (42 1)  (804 177)  (804 177)  LC_0 Logic Functioning bit
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (10 2)  (772 178)  (772 178)  routing T_15_11.sp4_v_b_8 <X> T_15_11.sp4_h_l_36
 (13 2)  (775 178)  (775 178)  routing T_15_11.sp4_h_r_2 <X> T_15_11.sp4_v_t_39
 (14 2)  (776 178)  (776 178)  routing T_15_11.wire_logic_cluster/lc_4/out <X> T_15_11.lc_trk_g0_4
 (22 2)  (784 178)  (784 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (785 178)  (785 178)  routing T_15_11.sp4_h_r_7 <X> T_15_11.lc_trk_g0_7
 (24 2)  (786 178)  (786 178)  routing T_15_11.sp4_h_r_7 <X> T_15_11.lc_trk_g0_7
 (25 2)  (787 178)  (787 178)  routing T_15_11.sp4_h_l_11 <X> T_15_11.lc_trk_g0_6
 (27 2)  (789 178)  (789 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 178)  (790 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 178)  (791 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 178)  (793 178)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 178)  (795 178)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 178)  (796 178)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 178)  (799 178)  LC_1 Logic Functioning bit
 (38 2)  (800 178)  (800 178)  LC_1 Logic Functioning bit
 (41 2)  (803 178)  (803 178)  LC_1 Logic Functioning bit
 (45 2)  (807 178)  (807 178)  LC_1 Logic Functioning bit
 (2 3)  (764 179)  (764 179)  routing T_15_11.lc_trk_g0_0 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (12 3)  (774 179)  (774 179)  routing T_15_11.sp4_h_r_2 <X> T_15_11.sp4_v_t_39
 (17 3)  (779 179)  (779 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (783 179)  (783 179)  routing T_15_11.sp4_h_r_7 <X> T_15_11.lc_trk_g0_7
 (22 3)  (784 179)  (784 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (785 179)  (785 179)  routing T_15_11.sp4_h_l_11 <X> T_15_11.lc_trk_g0_6
 (24 3)  (786 179)  (786 179)  routing T_15_11.sp4_h_l_11 <X> T_15_11.lc_trk_g0_6
 (25 3)  (787 179)  (787 179)  routing T_15_11.sp4_h_l_11 <X> T_15_11.lc_trk_g0_6
 (27 3)  (789 179)  (789 179)  routing T_15_11.lc_trk_g1_0 <X> T_15_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 179)  (791 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 179)  (794 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (795 179)  (795 179)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.input_2_1
 (34 3)  (796 179)  (796 179)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.input_2_1
 (35 3)  (797 179)  (797 179)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.input_2_1
 (36 3)  (798 179)  (798 179)  LC_1 Logic Functioning bit
 (38 3)  (800 179)  (800 179)  LC_1 Logic Functioning bit
 (41 3)  (803 179)  (803 179)  LC_1 Logic Functioning bit
 (46 3)  (808 179)  (808 179)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (776 180)  (776 180)  routing T_15_11.sp4_v_b_8 <X> T_15_11.lc_trk_g1_0
 (15 4)  (777 180)  (777 180)  routing T_15_11.top_op_1 <X> T_15_11.lc_trk_g1_1
 (17 4)  (779 180)  (779 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (783 180)  (783 180)  routing T_15_11.wire_logic_cluster/lc_3/out <X> T_15_11.lc_trk_g1_3
 (22 4)  (784 180)  (784 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 180)  (787 180)  routing T_15_11.bnr_op_2 <X> T_15_11.lc_trk_g1_2
 (27 4)  (789 180)  (789 180)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 180)  (790 180)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 180)  (793 180)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (797 180)  (797 180)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_2
 (38 4)  (800 180)  (800 180)  LC_2 Logic Functioning bit
 (45 4)  (807 180)  (807 180)  LC_2 Logic Functioning bit
 (51 4)  (813 180)  (813 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (14 5)  (776 181)  (776 181)  routing T_15_11.sp4_v_b_8 <X> T_15_11.lc_trk_g1_0
 (16 5)  (778 181)  (778 181)  routing T_15_11.sp4_v_b_8 <X> T_15_11.lc_trk_g1_0
 (17 5)  (779 181)  (779 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (780 181)  (780 181)  routing T_15_11.top_op_1 <X> T_15_11.lc_trk_g1_1
 (22 5)  (784 181)  (784 181)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (787 181)  (787 181)  routing T_15_11.bnr_op_2 <X> T_15_11.lc_trk_g1_2
 (26 5)  (788 181)  (788 181)  routing T_15_11.lc_trk_g0_2 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 181)  (791 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 181)  (792 181)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 181)  (793 181)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 181)  (794 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (795 181)  (795 181)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_2
 (35 5)  (797 181)  (797 181)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_2
 (37 5)  (799 181)  (799 181)  LC_2 Logic Functioning bit
 (38 5)  (800 181)  (800 181)  LC_2 Logic Functioning bit
 (39 5)  (801 181)  (801 181)  LC_2 Logic Functioning bit
 (40 5)  (802 181)  (802 181)  LC_2 Logic Functioning bit
 (42 5)  (804 181)  (804 181)  LC_2 Logic Functioning bit
 (3 6)  (765 182)  (765 182)  routing T_15_11.sp12_v_b_0 <X> T_15_11.sp12_v_t_23
 (17 6)  (779 182)  (779 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 182)  (780 182)  routing T_15_11.wire_logic_cluster/lc_5/out <X> T_15_11.lc_trk_g1_5
 (27 6)  (789 182)  (789 182)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 182)  (793 182)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 182)  (795 182)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 182)  (799 182)  LC_3 Logic Functioning bit
 (38 6)  (800 182)  (800 182)  LC_3 Logic Functioning bit
 (41 6)  (803 182)  (803 182)  LC_3 Logic Functioning bit
 (45 6)  (807 182)  (807 182)  LC_3 Logic Functioning bit
 (52 6)  (814 182)  (814 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (789 183)  (789 183)  routing T_15_11.lc_trk_g1_0 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 183)  (791 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 183)  (792 183)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 183)  (794 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (795 183)  (795 183)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.input_2_3
 (34 7)  (796 183)  (796 183)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.input_2_3
 (35 7)  (797 183)  (797 183)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.input_2_3
 (36 7)  (798 183)  (798 183)  LC_3 Logic Functioning bit
 (38 7)  (800 183)  (800 183)  LC_3 Logic Functioning bit
 (41 7)  (803 183)  (803 183)  LC_3 Logic Functioning bit
 (9 8)  (771 184)  (771 184)  routing T_15_11.sp4_v_t_42 <X> T_15_11.sp4_h_r_7
 (14 8)  (776 184)  (776 184)  routing T_15_11.wire_logic_cluster/lc_0/out <X> T_15_11.lc_trk_g2_0
 (22 8)  (784 184)  (784 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 184)  (785 184)  routing T_15_11.sp4_v_t_30 <X> T_15_11.lc_trk_g2_3
 (24 8)  (786 184)  (786 184)  routing T_15_11.sp4_v_t_30 <X> T_15_11.lc_trk_g2_3
 (25 8)  (787 184)  (787 184)  routing T_15_11.bnl_op_2 <X> T_15_11.lc_trk_g2_2
 (27 8)  (789 184)  (789 184)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 184)  (790 184)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 184)  (791 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 184)  (796 184)  routing T_15_11.lc_trk_g1_0 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 184)  (797 184)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.input_2_4
 (37 8)  (799 184)  (799 184)  LC_4 Logic Functioning bit
 (41 8)  (803 184)  (803 184)  LC_4 Logic Functioning bit
 (42 8)  (804 184)  (804 184)  LC_4 Logic Functioning bit
 (43 8)  (805 184)  (805 184)  LC_4 Logic Functioning bit
 (45 8)  (807 184)  (807 184)  LC_4 Logic Functioning bit
 (51 8)  (813 184)  (813 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (779 185)  (779 185)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (784 185)  (784 185)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 185)  (787 185)  routing T_15_11.bnl_op_2 <X> T_15_11.lc_trk_g2_2
 (26 9)  (788 185)  (788 185)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 185)  (789 185)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 185)  (790 185)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 185)  (791 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 185)  (792 185)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 185)  (794 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (799 185)  (799 185)  LC_4 Logic Functioning bit
 (42 9)  (804 185)  (804 185)  LC_4 Logic Functioning bit
 (4 10)  (766 186)  (766 186)  routing T_15_11.sp4_h_r_0 <X> T_15_11.sp4_v_t_43
 (6 10)  (768 186)  (768 186)  routing T_15_11.sp4_h_r_0 <X> T_15_11.sp4_v_t_43
 (14 10)  (776 186)  (776 186)  routing T_15_11.sp4_h_r_36 <X> T_15_11.lc_trk_g2_4
 (25 10)  (787 186)  (787 186)  routing T_15_11.sp4_v_b_30 <X> T_15_11.lc_trk_g2_6
 (27 10)  (789 186)  (789 186)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 186)  (792 186)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 186)  (793 186)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (799 186)  (799 186)  LC_5 Logic Functioning bit
 (38 10)  (800 186)  (800 186)  LC_5 Logic Functioning bit
 (41 10)  (803 186)  (803 186)  LC_5 Logic Functioning bit
 (45 10)  (807 186)  (807 186)  LC_5 Logic Functioning bit
 (5 11)  (767 187)  (767 187)  routing T_15_11.sp4_h_r_0 <X> T_15_11.sp4_v_t_43
 (15 11)  (777 187)  (777 187)  routing T_15_11.sp4_h_r_36 <X> T_15_11.lc_trk_g2_4
 (16 11)  (778 187)  (778 187)  routing T_15_11.sp4_h_r_36 <X> T_15_11.lc_trk_g2_4
 (17 11)  (779 187)  (779 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (784 187)  (784 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (785 187)  (785 187)  routing T_15_11.sp4_v_b_30 <X> T_15_11.lc_trk_g2_6
 (27 11)  (789 187)  (789 187)  routing T_15_11.lc_trk_g1_0 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 187)  (791 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 187)  (793 187)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 187)  (794 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (795 187)  (795 187)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.input_2_5
 (34 11)  (796 187)  (796 187)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.input_2_5
 (35 11)  (797 187)  (797 187)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.input_2_5
 (36 11)  (798 187)  (798 187)  LC_5 Logic Functioning bit
 (38 11)  (800 187)  (800 187)  LC_5 Logic Functioning bit
 (41 11)  (803 187)  (803 187)  LC_5 Logic Functioning bit
 (53 11)  (815 187)  (815 187)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 188)  (780 188)  routing T_15_11.wire_logic_cluster/lc_1/out <X> T_15_11.lc_trk_g3_1
 (22 12)  (784 188)  (784 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (788 188)  (788 188)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 188)  (789 188)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 188)  (790 188)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 188)  (791 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 188)  (795 188)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 188)  (798 188)  LC_6 Logic Functioning bit
 (38 12)  (800 188)  (800 188)  LC_6 Logic Functioning bit
 (41 12)  (803 188)  (803 188)  LC_6 Logic Functioning bit
 (43 12)  (805 188)  (805 188)  LC_6 Logic Functioning bit
 (51 12)  (813 188)  (813 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (776 189)  (776 189)  routing T_15_11.sp4_r_v_b_40 <X> T_15_11.lc_trk_g3_0
 (17 13)  (779 189)  (779 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (784 189)  (784 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 189)  (785 189)  routing T_15_11.sp4_v_b_42 <X> T_15_11.lc_trk_g3_2
 (24 13)  (786 189)  (786 189)  routing T_15_11.sp4_v_b_42 <X> T_15_11.lc_trk_g3_2
 (26 13)  (788 189)  (788 189)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 189)  (789 189)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 189)  (790 189)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 189)  (791 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 189)  (793 189)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 189)  (799 189)  LC_6 Logic Functioning bit
 (39 13)  (801 189)  (801 189)  LC_6 Logic Functioning bit
 (41 13)  (803 189)  (803 189)  LC_6 Logic Functioning bit
 (43 13)  (805 189)  (805 189)  LC_6 Logic Functioning bit
 (6 14)  (768 190)  (768 190)  routing T_15_11.sp4_h_l_41 <X> T_15_11.sp4_v_t_44
 (11 14)  (773 190)  (773 190)  routing T_15_11.sp4_v_b_8 <X> T_15_11.sp4_v_t_46
 (12 14)  (774 190)  (774 190)  routing T_15_11.sp4_v_b_11 <X> T_15_11.sp4_h_l_46
 (15 14)  (777 190)  (777 190)  routing T_15_11.sp4_h_l_24 <X> T_15_11.lc_trk_g3_5
 (16 14)  (778 190)  (778 190)  routing T_15_11.sp4_h_l_24 <X> T_15_11.lc_trk_g3_5
 (17 14)  (779 190)  (779 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (780 190)  (780 190)  routing T_15_11.sp4_h_l_24 <X> T_15_11.lc_trk_g3_5
 (22 14)  (784 190)  (784 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 190)  (785 190)  routing T_15_11.sp4_v_b_47 <X> T_15_11.lc_trk_g3_7
 (24 14)  (786 190)  (786 190)  routing T_15_11.sp4_v_b_47 <X> T_15_11.lc_trk_g3_7
 (25 14)  (787 190)  (787 190)  routing T_15_11.sp4_h_r_46 <X> T_15_11.lc_trk_g3_6
 (28 14)  (790 190)  (790 190)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 190)  (796 190)  routing T_15_11.lc_trk_g1_1 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (38 14)  (800 190)  (800 190)  LC_7 Logic Functioning bit
 (41 14)  (803 190)  (803 190)  LC_7 Logic Functioning bit
 (12 15)  (774 191)  (774 191)  routing T_15_11.sp4_v_b_8 <X> T_15_11.sp4_v_t_46
 (22 15)  (784 191)  (784 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (785 191)  (785 191)  routing T_15_11.sp4_h_r_46 <X> T_15_11.lc_trk_g3_6
 (24 15)  (786 191)  (786 191)  routing T_15_11.sp4_h_r_46 <X> T_15_11.lc_trk_g3_6
 (25 15)  (787 191)  (787 191)  routing T_15_11.sp4_h_r_46 <X> T_15_11.lc_trk_g3_6
 (26 15)  (788 191)  (788 191)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 191)  (789 191)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 191)  (791 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 191)  (792 191)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 191)  (794 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (796 191)  (796 191)  routing T_15_11.lc_trk_g1_0 <X> T_15_11.input_2_7
 (37 15)  (799 191)  (799 191)  LC_7 Logic Functioning bit
 (38 15)  (800 191)  (800 191)  LC_7 Logic Functioning bit
 (41 15)  (803 191)  (803 191)  LC_7 Logic Functioning bit
 (42 15)  (804 191)  (804 191)  LC_7 Logic Functioning bit
 (43 15)  (805 191)  (805 191)  LC_7 Logic Functioning bit


LogicTile_16_11

 (16 0)  (832 176)  (832 176)  routing T_16_11.sp4_v_b_9 <X> T_16_11.lc_trk_g0_1
 (17 0)  (833 176)  (833 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (834 176)  (834 176)  routing T_16_11.sp4_v_b_9 <X> T_16_11.lc_trk_g0_1
 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 176)  (840 176)  routing T_16_11.top_op_3 <X> T_16_11.lc_trk_g0_3
 (26 0)  (842 176)  (842 176)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 176)  (845 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 176)  (848 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 176)  (850 176)  routing T_16_11.lc_trk_g1_2 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 176)  (851 176)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.input_2_0
 (36 0)  (852 176)  (852 176)  LC_0 Logic Functioning bit
 (41 0)  (857 176)  (857 176)  LC_0 Logic Functioning bit
 (43 0)  (859 176)  (859 176)  LC_0 Logic Functioning bit
 (53 0)  (869 176)  (869 176)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (18 1)  (834 177)  (834 177)  routing T_16_11.sp4_v_b_9 <X> T_16_11.lc_trk_g0_1
 (21 1)  (837 177)  (837 177)  routing T_16_11.top_op_3 <X> T_16_11.lc_trk_g0_3
 (28 1)  (844 177)  (844 177)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 177)  (845 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 177)  (847 177)  routing T_16_11.lc_trk_g1_2 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 177)  (848 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 177)  (849 177)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.input_2_0
 (35 1)  (851 177)  (851 177)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.input_2_0
 (36 1)  (852 177)  (852 177)  LC_0 Logic Functioning bit
 (40 1)  (856 177)  (856 177)  LC_0 Logic Functioning bit
 (42 1)  (858 177)  (858 177)  LC_0 Logic Functioning bit
 (43 1)  (859 177)  (859 177)  LC_0 Logic Functioning bit
 (26 4)  (842 180)  (842 180)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 180)  (843 180)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 180)  (844 180)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 180)  (845 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 180)  (846 180)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 180)  (848 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (851 180)  (851 180)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.input_2_2
 (36 4)  (852 180)  (852 180)  LC_2 Logic Functioning bit
 (41 4)  (857 180)  (857 180)  LC_2 Logic Functioning bit
 (43 4)  (859 180)  (859 180)  LC_2 Logic Functioning bit
 (22 5)  (838 181)  (838 181)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 181)  (840 181)  routing T_16_11.bot_op_2 <X> T_16_11.lc_trk_g1_2
 (26 5)  (842 181)  (842 181)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 181)  (843 181)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 181)  (844 181)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 181)  (845 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 181)  (847 181)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 181)  (848 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (850 181)  (850 181)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.input_2_2
 (35 5)  (851 181)  (851 181)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.input_2_2
 (37 5)  (853 181)  (853 181)  LC_2 Logic Functioning bit
 (39 5)  (855 181)  (855 181)  LC_2 Logic Functioning bit
 (40 5)  (856 181)  (856 181)  LC_2 Logic Functioning bit
 (42 5)  (858 181)  (858 181)  LC_2 Logic Functioning bit
 (22 6)  (838 182)  (838 182)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 182)  (840 182)  routing T_16_11.bot_op_7 <X> T_16_11.lc_trk_g1_7
 (6 7)  (822 183)  (822 183)  routing T_16_11.sp4_h_r_3 <X> T_16_11.sp4_h_l_38
 (12 7)  (828 183)  (828 183)  routing T_16_11.sp4_h_l_40 <X> T_16_11.sp4_v_t_40
 (14 10)  (830 186)  (830 186)  routing T_16_11.bnl_op_4 <X> T_16_11.lc_trk_g2_4
 (14 11)  (830 187)  (830 187)  routing T_16_11.bnl_op_4 <X> T_16_11.lc_trk_g2_4
 (17 11)  (833 187)  (833 187)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (838 187)  (838 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 187)  (839 187)  routing T_16_11.sp4_v_b_46 <X> T_16_11.lc_trk_g2_6
 (24 11)  (840 187)  (840 187)  routing T_16_11.sp4_v_b_46 <X> T_16_11.lc_trk_g2_6
 (2 12)  (818 188)  (818 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (21 14)  (837 190)  (837 190)  routing T_16_11.bnl_op_7 <X> T_16_11.lc_trk_g3_7
 (22 14)  (838 190)  (838 190)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (14 15)  (830 191)  (830 191)  routing T_16_11.sp4_r_v_b_44 <X> T_16_11.lc_trk_g3_4
 (17 15)  (833 191)  (833 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (837 191)  (837 191)  routing T_16_11.bnl_op_7 <X> T_16_11.lc_trk_g3_7


LogicTile_17_11

 (3 0)  (877 176)  (877 176)  routing T_17_11.sp12_v_t_23 <X> T_17_11.sp12_v_b_0
 (17 0)  (891 176)  (891 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (29 0)  (903 176)  (903 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (910 176)  (910 176)  LC_0 Logic Functioning bit
 (38 0)  (912 176)  (912 176)  LC_0 Logic Functioning bit
 (41 0)  (915 176)  (915 176)  LC_0 Logic Functioning bit
 (43 0)  (917 176)  (917 176)  LC_0 Logic Functioning bit
 (45 0)  (919 176)  (919 176)  LC_0 Logic Functioning bit
 (36 1)  (910 177)  (910 177)  LC_0 Logic Functioning bit
 (38 1)  (912 177)  (912 177)  LC_0 Logic Functioning bit
 (41 1)  (915 177)  (915 177)  LC_0 Logic Functioning bit
 (43 1)  (917 177)  (917 177)  LC_0 Logic Functioning bit
 (44 1)  (918 177)  (918 177)  LC_0 Logic Functioning bit
 (45 1)  (919 177)  (919 177)  LC_0 Logic Functioning bit
 (48 1)  (922 177)  (922 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (878 178)  (878 178)  routing T_17_11.sp4_h_r_0 <X> T_17_11.sp4_v_t_37
 (4 3)  (878 179)  (878 179)  routing T_17_11.sp4_h_r_4 <X> T_17_11.sp4_h_l_37
 (5 3)  (879 179)  (879 179)  routing T_17_11.sp4_h_r_0 <X> T_17_11.sp4_v_t_37
 (6 3)  (880 179)  (880 179)  routing T_17_11.sp4_h_r_4 <X> T_17_11.sp4_h_l_37
 (8 3)  (882 179)  (882 179)  routing T_17_11.sp4_h_r_7 <X> T_17_11.sp4_v_t_36
 (9 3)  (883 179)  (883 179)  routing T_17_11.sp4_h_r_7 <X> T_17_11.sp4_v_t_36
 (10 3)  (884 179)  (884 179)  routing T_17_11.sp4_h_r_7 <X> T_17_11.sp4_v_t_36
 (8 5)  (882 181)  (882 181)  routing T_17_11.sp4_v_t_36 <X> T_17_11.sp4_v_b_4
 (10 5)  (884 181)  (884 181)  routing T_17_11.sp4_v_t_36 <X> T_17_11.sp4_v_b_4
 (15 6)  (889 182)  (889 182)  routing T_17_11.sp12_h_r_5 <X> T_17_11.lc_trk_g1_5
 (17 6)  (891 182)  (891 182)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (892 182)  (892 182)  routing T_17_11.sp12_h_r_5 <X> T_17_11.lc_trk_g1_5
 (18 7)  (892 183)  (892 183)  routing T_17_11.sp12_h_r_5 <X> T_17_11.lc_trk_g1_5
 (12 10)  (886 186)  (886 186)  routing T_17_11.sp4_v_b_8 <X> T_17_11.sp4_h_l_45
 (5 13)  (879 189)  (879 189)  routing T_17_11.sp4_h_r_9 <X> T_17_11.sp4_v_b_9
 (1 14)  (875 190)  (875 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (9 14)  (883 190)  (883 190)  routing T_17_11.sp4_h_r_7 <X> T_17_11.sp4_h_l_47
 (10 14)  (884 190)  (884 190)  routing T_17_11.sp4_h_r_7 <X> T_17_11.sp4_h_l_47
 (0 15)  (874 191)  (874 191)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 191)  (875 191)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.wire_logic_cluster/lc_7/s_r


LogicTile_18_11

 (0 0)  (928 176)  (928 176)  Negative Clock bit

 (14 0)  (942 176)  (942 176)  routing T_18_11.lft_op_0 <X> T_18_11.lc_trk_g0_0
 (15 1)  (943 177)  (943 177)  routing T_18_11.lft_op_0 <X> T_18_11.lc_trk_g0_0
 (17 1)  (945 177)  (945 177)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_3 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (960 178)  (960 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 178)  (961 178)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (40 2)  (968 178)  (968 178)  LC_1 Logic Functioning bit
 (41 2)  (969 178)  (969 178)  LC_1 Logic Functioning bit
 (42 2)  (970 178)  (970 178)  LC_1 Logic Functioning bit
 (43 2)  (971 178)  (971 178)  LC_1 Logic Functioning bit
 (45 2)  (973 178)  (973 178)  LC_1 Logic Functioning bit
 (46 2)  (974 178)  (974 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (975 178)  (975 178)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (928 179)  (928 179)  routing T_18_11.glb_netwk_3 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (31 3)  (959 179)  (959 179)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (40 3)  (968 179)  (968 179)  LC_1 Logic Functioning bit
 (41 3)  (969 179)  (969 179)  LC_1 Logic Functioning bit
 (42 3)  (970 179)  (970 179)  LC_1 Logic Functioning bit
 (43 3)  (971 179)  (971 179)  LC_1 Logic Functioning bit
 (46 3)  (974 179)  (974 179)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (975 179)  (975 179)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (976 179)  (976 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (979 179)  (979 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (950 180)  (950 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (951 180)  (951 180)  routing T_18_11.sp12_h_l_16 <X> T_18_11.lc_trk_g1_3
 (27 4)  (955 180)  (955 180)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 180)  (956 180)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 180)  (957 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 180)  (958 180)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 180)  (961 180)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 180)  (963 180)  routing T_18_11.lc_trk_g1_5 <X> T_18_11.input_2_2
 (36 4)  (964 180)  (964 180)  LC_2 Logic Functioning bit
 (37 4)  (965 180)  (965 180)  LC_2 Logic Functioning bit
 (38 4)  (966 180)  (966 180)  LC_2 Logic Functioning bit
 (39 4)  (967 180)  (967 180)  LC_2 Logic Functioning bit
 (41 4)  (969 180)  (969 180)  LC_2 Logic Functioning bit
 (42 4)  (970 180)  (970 180)  LC_2 Logic Functioning bit
 (43 4)  (971 180)  (971 180)  LC_2 Logic Functioning bit
 (21 5)  (949 181)  (949 181)  routing T_18_11.sp12_h_l_16 <X> T_18_11.lc_trk_g1_3
 (28 5)  (956 181)  (956 181)  routing T_18_11.lc_trk_g2_0 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 181)  (957 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 181)  (959 181)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 181)  (960 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (962 181)  (962 181)  routing T_18_11.lc_trk_g1_5 <X> T_18_11.input_2_2
 (36 5)  (964 181)  (964 181)  LC_2 Logic Functioning bit
 (37 5)  (965 181)  (965 181)  LC_2 Logic Functioning bit
 (38 5)  (966 181)  (966 181)  LC_2 Logic Functioning bit
 (39 5)  (967 181)  (967 181)  LC_2 Logic Functioning bit
 (40 5)  (968 181)  (968 181)  LC_2 Logic Functioning bit
 (41 5)  (969 181)  (969 181)  LC_2 Logic Functioning bit
 (42 5)  (970 181)  (970 181)  LC_2 Logic Functioning bit
 (43 5)  (971 181)  (971 181)  LC_2 Logic Functioning bit
 (12 6)  (940 182)  (940 182)  routing T_18_11.sp4_h_r_2 <X> T_18_11.sp4_h_l_40
 (14 6)  (942 182)  (942 182)  routing T_18_11.sp4_h_l_9 <X> T_18_11.lc_trk_g1_4
 (17 6)  (945 182)  (945 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (13 7)  (941 183)  (941 183)  routing T_18_11.sp4_h_r_2 <X> T_18_11.sp4_h_l_40
 (14 7)  (942 183)  (942 183)  routing T_18_11.sp4_h_l_9 <X> T_18_11.lc_trk_g1_4
 (15 7)  (943 183)  (943 183)  routing T_18_11.sp4_h_l_9 <X> T_18_11.lc_trk_g1_4
 (16 7)  (944 183)  (944 183)  routing T_18_11.sp4_h_l_9 <X> T_18_11.lc_trk_g1_4
 (17 7)  (945 183)  (945 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (946 183)  (946 183)  routing T_18_11.sp4_r_v_b_29 <X> T_18_11.lc_trk_g1_5
 (14 8)  (942 184)  (942 184)  routing T_18_11.rgt_op_0 <X> T_18_11.lc_trk_g2_0
 (21 8)  (949 184)  (949 184)  routing T_18_11.rgt_op_3 <X> T_18_11.lc_trk_g2_3
 (22 8)  (950 184)  (950 184)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 184)  (952 184)  routing T_18_11.rgt_op_3 <X> T_18_11.lc_trk_g2_3
 (25 8)  (953 184)  (953 184)  routing T_18_11.sp12_v_t_1 <X> T_18_11.lc_trk_g2_2
 (27 8)  (955 184)  (955 184)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 184)  (956 184)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 184)  (957 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 184)  (959 184)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 184)  (962 184)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 184)  (964 184)  LC_4 Logic Functioning bit
 (38 8)  (966 184)  (966 184)  LC_4 Logic Functioning bit
 (41 8)  (969 184)  (969 184)  LC_4 Logic Functioning bit
 (43 8)  (971 184)  (971 184)  LC_4 Logic Functioning bit
 (15 9)  (943 185)  (943 185)  routing T_18_11.rgt_op_0 <X> T_18_11.lc_trk_g2_0
 (17 9)  (945 185)  (945 185)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (950 185)  (950 185)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (952 185)  (952 185)  routing T_18_11.sp12_v_t_1 <X> T_18_11.lc_trk_g2_2
 (25 9)  (953 185)  (953 185)  routing T_18_11.sp12_v_t_1 <X> T_18_11.lc_trk_g2_2
 (29 9)  (957 185)  (957 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (965 185)  (965 185)  LC_4 Logic Functioning bit
 (39 9)  (967 185)  (967 185)  LC_4 Logic Functioning bit
 (41 9)  (969 185)  (969 185)  LC_4 Logic Functioning bit
 (43 9)  (971 185)  (971 185)  LC_4 Logic Functioning bit
 (32 10)  (960 186)  (960 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 186)  (962 186)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 186)  (964 186)  LC_5 Logic Functioning bit
 (37 10)  (965 186)  (965 186)  LC_5 Logic Functioning bit
 (50 10)  (978 186)  (978 186)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (981 186)  (981 186)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (31 11)  (959 187)  (959 187)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 187)  (964 187)  LC_5 Logic Functioning bit
 (37 11)  (965 187)  (965 187)  LC_5 Logic Functioning bit
 (16 12)  (944 188)  (944 188)  routing T_18_11.sp4_v_t_12 <X> T_18_11.lc_trk_g3_1
 (17 12)  (945 188)  (945 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (946 188)  (946 188)  routing T_18_11.sp4_v_t_12 <X> T_18_11.lc_trk_g3_1
 (15 13)  (943 189)  (943 189)  routing T_18_11.sp4_v_t_29 <X> T_18_11.lc_trk_g3_0
 (16 13)  (944 189)  (944 189)  routing T_18_11.sp4_v_t_29 <X> T_18_11.lc_trk_g3_0
 (17 13)  (945 189)  (945 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (14 14)  (942 190)  (942 190)  routing T_18_11.rgt_op_4 <X> T_18_11.lc_trk_g3_4
 (27 14)  (955 190)  (955 190)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 190)  (956 190)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 190)  (957 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 190)  (960 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 190)  (962 190)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 190)  (964 190)  LC_7 Logic Functioning bit
 (38 14)  (966 190)  (966 190)  LC_7 Logic Functioning bit
 (47 14)  (975 190)  (975 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (943 191)  (943 191)  routing T_18_11.rgt_op_4 <X> T_18_11.lc_trk_g3_4
 (17 15)  (945 191)  (945 191)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (31 15)  (959 191)  (959 191)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 191)  (964 191)  LC_7 Logic Functioning bit
 (38 15)  (966 191)  (966 191)  LC_7 Logic Functioning bit


LogicTile_19_11

 (26 0)  (1008 176)  (1008 176)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 176)  (1009 176)  routing T_19_11.lc_trk_g3_0 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 176)  (1010 176)  routing T_19_11.lc_trk_g3_0 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 176)  (1011 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 176)  (1014 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 176)  (1018 176)  LC_0 Logic Functioning bit
 (41 0)  (1023 176)  (1023 176)  LC_0 Logic Functioning bit
 (44 0)  (1026 176)  (1026 176)  LC_0 Logic Functioning bit
 (45 0)  (1027 176)  (1027 176)  LC_0 Logic Functioning bit
 (28 1)  (1010 177)  (1010 177)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 177)  (1011 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (39 1)  (1021 177)  (1021 177)  LC_0 Logic Functioning bit
 (42 1)  (1024 177)  (1024 177)  LC_0 Logic Functioning bit
 (45 1)  (1027 177)  (1027 177)  LC_0 Logic Functioning bit
 (50 1)  (1032 177)  (1032 177)  Carry_In_Mux bit 

 (0 2)  (982 178)  (982 178)  routing T_19_11.glb_netwk_3 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 178)  (1008 178)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 178)  (1009 178)  routing T_19_11.lc_trk_g3_1 <X> T_19_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 178)  (1010 178)  routing T_19_11.lc_trk_g3_1 <X> T_19_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 178)  (1011 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 178)  (1014 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 178)  (1018 178)  LC_1 Logic Functioning bit
 (41 2)  (1023 178)  (1023 178)  LC_1 Logic Functioning bit
 (44 2)  (1026 178)  (1026 178)  LC_1 Logic Functioning bit
 (45 2)  (1027 178)  (1027 178)  LC_1 Logic Functioning bit
 (0 3)  (982 179)  (982 179)  routing T_19_11.glb_netwk_3 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (27 3)  (1009 179)  (1009 179)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 179)  (1010 179)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 179)  (1011 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (39 3)  (1021 179)  (1021 179)  LC_1 Logic Functioning bit
 (42 3)  (1024 179)  (1024 179)  LC_1 Logic Functioning bit
 (45 3)  (1027 179)  (1027 179)  LC_1 Logic Functioning bit
 (53 3)  (1035 179)  (1035 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (982 180)  (982 180)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (1 4)  (983 180)  (983 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 180)  (1003 180)  routing T_19_11.wire_logic_cluster/lc_3/out <X> T_19_11.lc_trk_g1_3
 (22 4)  (1004 180)  (1004 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 180)  (1007 180)  routing T_19_11.wire_logic_cluster/lc_2/out <X> T_19_11.lc_trk_g1_2
 (26 4)  (1008 180)  (1008 180)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 180)  (1009 180)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 180)  (1011 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 180)  (1014 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 180)  (1018 180)  LC_2 Logic Functioning bit
 (41 4)  (1023 180)  (1023 180)  LC_2 Logic Functioning bit
 (44 4)  (1026 180)  (1026 180)  LC_2 Logic Functioning bit
 (45 4)  (1027 180)  (1027 180)  LC_2 Logic Functioning bit
 (0 5)  (982 181)  (982 181)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (1 5)  (983 181)  (983 181)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (22 5)  (1004 181)  (1004 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (1010 181)  (1010 181)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 181)  (1011 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 181)  (1012 181)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (39 5)  (1021 181)  (1021 181)  LC_2 Logic Functioning bit
 (42 5)  (1024 181)  (1024 181)  LC_2 Logic Functioning bit
 (45 5)  (1027 181)  (1027 181)  LC_2 Logic Functioning bit
 (14 6)  (996 182)  (996 182)  routing T_19_11.wire_logic_cluster/lc_4/out <X> T_19_11.lc_trk_g1_4
 (17 6)  (999 182)  (999 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 182)  (1000 182)  routing T_19_11.wire_logic_cluster/lc_5/out <X> T_19_11.lc_trk_g1_5
 (25 6)  (1007 182)  (1007 182)  routing T_19_11.wire_logic_cluster/lc_6/out <X> T_19_11.lc_trk_g1_6
 (26 6)  (1008 182)  (1008 182)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 182)  (1009 182)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 182)  (1011 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 182)  (1014 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 182)  (1018 182)  LC_3 Logic Functioning bit
 (41 6)  (1023 182)  (1023 182)  LC_3 Logic Functioning bit
 (44 6)  (1026 182)  (1026 182)  LC_3 Logic Functioning bit
 (45 6)  (1027 182)  (1027 182)  LC_3 Logic Functioning bit
 (17 7)  (999 183)  (999 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1004 183)  (1004 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (1009 183)  (1009 183)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 183)  (1010 183)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 183)  (1011 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 183)  (1012 183)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_3/in_1
 (39 7)  (1021 183)  (1021 183)  LC_3 Logic Functioning bit
 (42 7)  (1024 183)  (1024 183)  LC_3 Logic Functioning bit
 (45 7)  (1027 183)  (1027 183)  LC_3 Logic Functioning bit
 (8 8)  (990 184)  (990 184)  routing T_19_11.sp4_h_l_46 <X> T_19_11.sp4_h_r_7
 (10 8)  (992 184)  (992 184)  routing T_19_11.sp4_h_l_46 <X> T_19_11.sp4_h_r_7
 (26 8)  (1008 184)  (1008 184)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 184)  (1009 184)  routing T_19_11.lc_trk_g1_4 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 184)  (1011 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 184)  (1012 184)  routing T_19_11.lc_trk_g1_4 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 184)  (1014 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 184)  (1018 184)  LC_4 Logic Functioning bit
 (41 8)  (1023 184)  (1023 184)  LC_4 Logic Functioning bit
 (44 8)  (1026 184)  (1026 184)  LC_4 Logic Functioning bit
 (45 8)  (1027 184)  (1027 184)  LC_4 Logic Functioning bit
 (28 9)  (1010 185)  (1010 185)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 185)  (1011 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (39 9)  (1021 185)  (1021 185)  LC_4 Logic Functioning bit
 (42 9)  (1024 185)  (1024 185)  LC_4 Logic Functioning bit
 (45 9)  (1027 185)  (1027 185)  LC_4 Logic Functioning bit
 (26 10)  (1008 186)  (1008 186)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 186)  (1009 186)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 186)  (1011 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 186)  (1012 186)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 186)  (1014 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 186)  (1018 186)  LC_5 Logic Functioning bit
 (41 10)  (1023 186)  (1023 186)  LC_5 Logic Functioning bit
 (44 10)  (1026 186)  (1026 186)  LC_5 Logic Functioning bit
 (45 10)  (1027 186)  (1027 186)  LC_5 Logic Functioning bit
 (14 11)  (996 187)  (996 187)  routing T_19_11.tnl_op_4 <X> T_19_11.lc_trk_g2_4
 (15 11)  (997 187)  (997 187)  routing T_19_11.tnl_op_4 <X> T_19_11.lc_trk_g2_4
 (17 11)  (999 187)  (999 187)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (27 11)  (1009 187)  (1009 187)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 187)  (1010 187)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 187)  (1011 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (39 11)  (1021 187)  (1021 187)  LC_5 Logic Functioning bit
 (42 11)  (1024 187)  (1024 187)  LC_5 Logic Functioning bit
 (45 11)  (1027 187)  (1027 187)  LC_5 Logic Functioning bit
 (14 12)  (996 188)  (996 188)  routing T_19_11.wire_logic_cluster/lc_0/out <X> T_19_11.lc_trk_g3_0
 (17 12)  (999 188)  (999 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 188)  (1000 188)  routing T_19_11.wire_logic_cluster/lc_1/out <X> T_19_11.lc_trk_g3_1
 (21 12)  (1003 188)  (1003 188)  routing T_19_11.sp4_h_r_43 <X> T_19_11.lc_trk_g3_3
 (22 12)  (1004 188)  (1004 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1005 188)  (1005 188)  routing T_19_11.sp4_h_r_43 <X> T_19_11.lc_trk_g3_3
 (24 12)  (1006 188)  (1006 188)  routing T_19_11.sp4_h_r_43 <X> T_19_11.lc_trk_g3_3
 (26 12)  (1008 188)  (1008 188)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 188)  (1009 188)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 188)  (1011 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 188)  (1012 188)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 188)  (1014 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 188)  (1018 188)  LC_6 Logic Functioning bit
 (41 12)  (1023 188)  (1023 188)  LC_6 Logic Functioning bit
 (44 12)  (1026 188)  (1026 188)  LC_6 Logic Functioning bit
 (45 12)  (1027 188)  (1027 188)  LC_6 Logic Functioning bit
 (53 12)  (1035 188)  (1035 188)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (17 13)  (999 189)  (999 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (1003 189)  (1003 189)  routing T_19_11.sp4_h_r_43 <X> T_19_11.lc_trk_g3_3
 (28 13)  (1010 189)  (1010 189)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 189)  (1011 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 189)  (1012 189)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (39 13)  (1021 189)  (1021 189)  LC_6 Logic Functioning bit
 (42 13)  (1024 189)  (1024 189)  LC_6 Logic Functioning bit
 (45 13)  (1027 189)  (1027 189)  LC_6 Logic Functioning bit
 (0 14)  (982 190)  (982 190)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 190)  (983 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 190)  (999 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (1003 190)  (1003 190)  routing T_19_11.wire_logic_cluster/lc_7/out <X> T_19_11.lc_trk_g3_7
 (22 14)  (1004 190)  (1004 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (1008 190)  (1008 190)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 190)  (1009 190)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 190)  (1010 190)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 190)  (1011 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 190)  (1012 190)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 190)  (1014 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 190)  (1018 190)  LC_7 Logic Functioning bit
 (41 14)  (1023 190)  (1023 190)  LC_7 Logic Functioning bit
 (44 14)  (1026 190)  (1026 190)  LC_7 Logic Functioning bit
 (45 14)  (1027 190)  (1027 190)  LC_7 Logic Functioning bit
 (51 14)  (1033 190)  (1033 190)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (982 191)  (982 191)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 191)  (983 191)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_7/s_r
 (14 15)  (996 191)  (996 191)  routing T_19_11.tnl_op_4 <X> T_19_11.lc_trk_g3_4
 (15 15)  (997 191)  (997 191)  routing T_19_11.tnl_op_4 <X> T_19_11.lc_trk_g3_4
 (17 15)  (999 191)  (999 191)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (27 15)  (1009 191)  (1009 191)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 191)  (1010 191)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 191)  (1011 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 191)  (1012 191)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (39 15)  (1021 191)  (1021 191)  LC_7 Logic Functioning bit
 (42 15)  (1024 191)  (1024 191)  LC_7 Logic Functioning bit
 (45 15)  (1027 191)  (1027 191)  LC_7 Logic Functioning bit


LogicTile_20_11

 (8 1)  (1044 177)  (1044 177)  routing T_20_11.sp4_h_r_1 <X> T_20_11.sp4_v_b_1
 (14 3)  (1050 179)  (1050 179)  routing T_20_11.sp4_r_v_b_28 <X> T_20_11.lc_trk_g0_4
 (17 3)  (1053 179)  (1053 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (8 5)  (1044 181)  (1044 181)  routing T_20_11.sp4_h_l_47 <X> T_20_11.sp4_v_b_4
 (9 5)  (1045 181)  (1045 181)  routing T_20_11.sp4_h_l_47 <X> T_20_11.sp4_v_b_4
 (10 5)  (1046 181)  (1046 181)  routing T_20_11.sp4_h_l_47 <X> T_20_11.sp4_v_b_4
 (5 6)  (1041 182)  (1041 182)  routing T_20_11.sp4_v_t_44 <X> T_20_11.sp4_h_l_38
 (4 7)  (1040 183)  (1040 183)  routing T_20_11.sp4_v_t_44 <X> T_20_11.sp4_h_l_38
 (6 7)  (1042 183)  (1042 183)  routing T_20_11.sp4_v_t_44 <X> T_20_11.sp4_h_l_38
 (19 9)  (1055 185)  (1055 185)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (5 10)  (1041 186)  (1041 186)  routing T_20_11.sp4_v_t_37 <X> T_20_11.sp4_h_l_43
 (4 11)  (1040 187)  (1040 187)  routing T_20_11.sp4_v_t_37 <X> T_20_11.sp4_h_l_43
 (6 11)  (1042 187)  (1042 187)  routing T_20_11.sp4_v_t_37 <X> T_20_11.sp4_h_l_43
 (4 12)  (1040 188)  (1040 188)  routing T_20_11.sp4_v_t_36 <X> T_20_11.sp4_v_b_9
 (6 12)  (1042 188)  (1042 188)  routing T_20_11.sp4_v_t_36 <X> T_20_11.sp4_v_b_9
 (21 14)  (1057 190)  (1057 190)  routing T_20_11.sp4_h_r_39 <X> T_20_11.lc_trk_g3_7
 (22 14)  (1058 190)  (1058 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1059 190)  (1059 190)  routing T_20_11.sp4_h_r_39 <X> T_20_11.lc_trk_g3_7
 (24 14)  (1060 190)  (1060 190)  routing T_20_11.sp4_h_r_39 <X> T_20_11.lc_trk_g3_7
 (27 14)  (1063 190)  (1063 190)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 190)  (1064 190)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 190)  (1065 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 190)  (1066 190)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 190)  (1067 190)  routing T_20_11.lc_trk_g0_4 <X> T_20_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 190)  (1068 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 190)  (1072 190)  LC_7 Logic Functioning bit
 (37 14)  (1073 190)  (1073 190)  LC_7 Logic Functioning bit
 (38 14)  (1074 190)  (1074 190)  LC_7 Logic Functioning bit
 (39 14)  (1075 190)  (1075 190)  LC_7 Logic Functioning bit
 (41 14)  (1077 190)  (1077 190)  LC_7 Logic Functioning bit
 (43 14)  (1079 190)  (1079 190)  LC_7 Logic Functioning bit
 (30 15)  (1066 191)  (1066 191)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 191)  (1072 191)  LC_7 Logic Functioning bit
 (37 15)  (1073 191)  (1073 191)  LC_7 Logic Functioning bit
 (38 15)  (1074 191)  (1074 191)  LC_7 Logic Functioning bit
 (39 15)  (1075 191)  (1075 191)  LC_7 Logic Functioning bit
 (41 15)  (1077 191)  (1077 191)  LC_7 Logic Functioning bit
 (43 15)  (1079 191)  (1079 191)  LC_7 Logic Functioning bit
 (51 15)  (1087 191)  (1087 191)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_21_11

 (32 0)  (1122 176)  (1122 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 176)  (1123 176)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 176)  (1124 176)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 176)  (1126 176)  LC_0 Logic Functioning bit
 (37 0)  (1127 176)  (1127 176)  LC_0 Logic Functioning bit
 (38 0)  (1128 176)  (1128 176)  LC_0 Logic Functioning bit
 (39 0)  (1129 176)  (1129 176)  LC_0 Logic Functioning bit
 (45 0)  (1135 176)  (1135 176)  LC_0 Logic Functioning bit
 (36 1)  (1126 177)  (1126 177)  LC_0 Logic Functioning bit
 (37 1)  (1127 177)  (1127 177)  LC_0 Logic Functioning bit
 (38 1)  (1128 177)  (1128 177)  LC_0 Logic Functioning bit
 (39 1)  (1129 177)  (1129 177)  LC_0 Logic Functioning bit
 (44 1)  (1134 177)  (1134 177)  LC_0 Logic Functioning bit
 (45 1)  (1135 177)  (1135 177)  LC_0 Logic Functioning bit
 (0 2)  (1090 178)  (1090 178)  routing T_21_11.glb_netwk_6 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 178)  (1091 178)  routing T_21_11.glb_netwk_6 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 178)  (1092 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1093 178)  (1093 178)  routing T_21_11.sp12_v_t_23 <X> T_21_11.sp12_h_l_23
 (5 2)  (1095 178)  (1095 178)  routing T_21_11.sp4_h_r_9 <X> T_21_11.sp4_h_l_37
 (4 3)  (1094 179)  (1094 179)  routing T_21_11.sp4_h_r_9 <X> T_21_11.sp4_h_l_37
 (11 3)  (1101 179)  (1101 179)  routing T_21_11.sp4_h_r_2 <X> T_21_11.sp4_h_l_39
 (3 4)  (1093 180)  (1093 180)  routing T_21_11.sp12_v_t_23 <X> T_21_11.sp12_h_r_0
 (11 4)  (1101 180)  (1101 180)  routing T_21_11.sp4_v_t_39 <X> T_21_11.sp4_v_b_5
 (12 5)  (1102 181)  (1102 181)  routing T_21_11.sp4_v_t_39 <X> T_21_11.sp4_v_b_5
 (8 6)  (1098 182)  (1098 182)  routing T_21_11.sp4_v_t_41 <X> T_21_11.sp4_h_l_41
 (9 6)  (1099 182)  (1099 182)  routing T_21_11.sp4_v_t_41 <X> T_21_11.sp4_h_l_41
 (5 12)  (1095 188)  (1095 188)  routing T_21_11.sp4_v_b_3 <X> T_21_11.sp4_h_r_9
 (14 12)  (1104 188)  (1104 188)  routing T_21_11.sp4_v_t_21 <X> T_21_11.lc_trk_g3_0
 (4 13)  (1094 189)  (1094 189)  routing T_21_11.sp4_v_b_3 <X> T_21_11.sp4_h_r_9
 (6 13)  (1096 189)  (1096 189)  routing T_21_11.sp4_v_b_3 <X> T_21_11.sp4_h_r_9
 (14 13)  (1104 189)  (1104 189)  routing T_21_11.sp4_v_t_21 <X> T_21_11.lc_trk_g3_0
 (16 13)  (1106 189)  (1106 189)  routing T_21_11.sp4_v_t_21 <X> T_21_11.lc_trk_g3_0
 (17 13)  (1107 189)  (1107 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (19 13)  (1109 189)  (1109 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (1090 190)  (1090 190)  routing T_21_11.lc_trk_g3_5 <X> T_21_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 190)  (1091 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (1095 190)  (1095 190)  routing T_21_11.sp4_v_t_44 <X> T_21_11.sp4_h_l_44
 (11 14)  (1101 190)  (1101 190)  routing T_21_11.sp4_v_b_3 <X> T_21_11.sp4_v_t_46
 (13 14)  (1103 190)  (1103 190)  routing T_21_11.sp4_v_b_3 <X> T_21_11.sp4_v_t_46
 (15 14)  (1105 190)  (1105 190)  routing T_21_11.rgt_op_5 <X> T_21_11.lc_trk_g3_5
 (17 14)  (1107 190)  (1107 190)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1108 190)  (1108 190)  routing T_21_11.rgt_op_5 <X> T_21_11.lc_trk_g3_5
 (0 15)  (1090 191)  (1090 191)  routing T_21_11.lc_trk_g3_5 <X> T_21_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 191)  (1091 191)  routing T_21_11.lc_trk_g3_5 <X> T_21_11.wire_logic_cluster/lc_7/s_r
 (6 15)  (1096 191)  (1096 191)  routing T_21_11.sp4_v_t_44 <X> T_21_11.sp4_h_l_44


LogicTile_22_11

 (21 0)  (1165 176)  (1165 176)  routing T_22_11.sp12_h_r_3 <X> T_22_11.lc_trk_g0_3
 (22 0)  (1166 176)  (1166 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1168 176)  (1168 176)  routing T_22_11.sp12_h_r_3 <X> T_22_11.lc_trk_g0_3
 (21 1)  (1165 177)  (1165 177)  routing T_22_11.sp12_h_r_3 <X> T_22_11.lc_trk_g0_3
 (17 2)  (1161 178)  (1161 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (19 2)  (1163 178)  (1163 178)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (18 3)  (1162 179)  (1162 179)  routing T_22_11.sp4_r_v_b_29 <X> T_22_11.lc_trk_g0_5
 (17 6)  (1161 182)  (1161 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1162 183)  (1162 183)  routing T_22_11.sp4_r_v_b_29 <X> T_22_11.lc_trk_g1_5
 (27 10)  (1171 186)  (1171 186)  routing T_22_11.lc_trk_g1_5 <X> T_22_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 186)  (1173 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 186)  (1174 186)  routing T_22_11.lc_trk_g1_5 <X> T_22_11.wire_logic_cluster/lc_5/in_1
 (36 10)  (1180 186)  (1180 186)  LC_5 Logic Functioning bit
 (38 10)  (1182 186)  (1182 186)  LC_5 Logic Functioning bit
 (41 10)  (1185 186)  (1185 186)  LC_5 Logic Functioning bit
 (43 10)  (1187 186)  (1187 186)  LC_5 Logic Functioning bit
 (26 11)  (1170 187)  (1170 187)  routing T_22_11.lc_trk_g0_3 <X> T_22_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 187)  (1173 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (29 12)  (1173 188)  (1173 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 188)  (1175 188)  routing T_22_11.lc_trk_g0_5 <X> T_22_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 188)  (1176 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (1185 188)  (1185 188)  LC_6 Logic Functioning bit
 (43 12)  (1187 188)  (1187 188)  LC_6 Logic Functioning bit
 (51 12)  (1195 188)  (1195 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (30 13)  (1174 189)  (1174 189)  routing T_22_11.lc_trk_g0_3 <X> T_22_11.wire_logic_cluster/lc_6/in_1
 (41 13)  (1185 189)  (1185 189)  LC_6 Logic Functioning bit
 (43 13)  (1187 189)  (1187 189)  LC_6 Logic Functioning bit
 (2 14)  (1146 190)  (1146 190)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_23_11

 (25 0)  (1223 176)  (1223 176)  routing T_23_11.sp4_h_l_7 <X> T_23_11.lc_trk_g0_2
 (26 0)  (1224 176)  (1224 176)  routing T_23_11.lc_trk_g3_7 <X> T_23_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 176)  (1225 176)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 176)  (1226 176)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 176)  (1227 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 176)  (1228 176)  routing T_23_11.lc_trk_g3_4 <X> T_23_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 176)  (1230 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 176)  (1231 176)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 176)  (1232 176)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 176)  (1234 176)  LC_0 Logic Functioning bit
 (37 0)  (1235 176)  (1235 176)  LC_0 Logic Functioning bit
 (38 0)  (1236 176)  (1236 176)  LC_0 Logic Functioning bit
 (39 0)  (1237 176)  (1237 176)  LC_0 Logic Functioning bit
 (41 0)  (1239 176)  (1239 176)  LC_0 Logic Functioning bit
 (43 0)  (1241 176)  (1241 176)  LC_0 Logic Functioning bit
 (45 0)  (1243 176)  (1243 176)  LC_0 Logic Functioning bit
 (22 1)  (1220 177)  (1220 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1221 177)  (1221 177)  routing T_23_11.sp4_h_l_7 <X> T_23_11.lc_trk_g0_2
 (24 1)  (1222 177)  (1222 177)  routing T_23_11.sp4_h_l_7 <X> T_23_11.lc_trk_g0_2
 (25 1)  (1223 177)  (1223 177)  routing T_23_11.sp4_h_l_7 <X> T_23_11.lc_trk_g0_2
 (26 1)  (1224 177)  (1224 177)  routing T_23_11.lc_trk_g3_7 <X> T_23_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 177)  (1225 177)  routing T_23_11.lc_trk_g3_7 <X> T_23_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 177)  (1226 177)  routing T_23_11.lc_trk_g3_7 <X> T_23_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 177)  (1227 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (1235 177)  (1235 177)  LC_0 Logic Functioning bit
 (39 1)  (1237 177)  (1237 177)  LC_0 Logic Functioning bit
 (44 1)  (1242 177)  (1242 177)  LC_0 Logic Functioning bit
 (45 1)  (1243 177)  (1243 177)  LC_0 Logic Functioning bit
 (53 1)  (1251 177)  (1251 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1198 178)  (1198 178)  routing T_23_11.lc_trk_g3_1 <X> T_23_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 178)  (1200 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 178)  (1212 178)  routing T_23_11.sp12_h_l_3 <X> T_23_11.lc_trk_g0_4
 (29 2)  (1227 178)  (1227 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 178)  (1229 178)  routing T_23_11.lc_trk_g0_4 <X> T_23_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 178)  (1230 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (1235 178)  (1235 178)  LC_1 Logic Functioning bit
 (39 2)  (1237 178)  (1237 178)  LC_1 Logic Functioning bit
 (52 2)  (1250 178)  (1250 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1198 179)  (1198 179)  routing T_23_11.lc_trk_g3_1 <X> T_23_11.wire_logic_cluster/lc_7/clk
 (2 3)  (1200 179)  (1200 179)  routing T_23_11.lc_trk_g3_1 <X> T_23_11.wire_logic_cluster/lc_7/clk
 (14 3)  (1212 179)  (1212 179)  routing T_23_11.sp12_h_l_3 <X> T_23_11.lc_trk_g0_4
 (15 3)  (1213 179)  (1213 179)  routing T_23_11.sp12_h_l_3 <X> T_23_11.lc_trk_g0_4
 (17 3)  (1215 179)  (1215 179)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (30 3)  (1228 179)  (1228 179)  routing T_23_11.lc_trk_g0_2 <X> T_23_11.wire_logic_cluster/lc_1/in_1
 (37 3)  (1235 179)  (1235 179)  LC_1 Logic Functioning bit
 (39 3)  (1237 179)  (1237 179)  LC_1 Logic Functioning bit
 (26 4)  (1224 180)  (1224 180)  routing T_23_11.lc_trk_g0_4 <X> T_23_11.wire_logic_cluster/lc_2/in_0
 (31 4)  (1229 180)  (1229 180)  routing T_23_11.lc_trk_g3_6 <X> T_23_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 180)  (1230 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 180)  (1231 180)  routing T_23_11.lc_trk_g3_6 <X> T_23_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 180)  (1232 180)  routing T_23_11.lc_trk_g3_6 <X> T_23_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 180)  (1234 180)  LC_2 Logic Functioning bit
 (38 4)  (1236 180)  (1236 180)  LC_2 Logic Functioning bit
 (52 4)  (1250 180)  (1250 180)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (29 5)  (1227 181)  (1227 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 181)  (1229 181)  routing T_23_11.lc_trk_g3_6 <X> T_23_11.wire_logic_cluster/lc_2/in_3
 (37 5)  (1235 181)  (1235 181)  LC_2 Logic Functioning bit
 (39 5)  (1237 181)  (1237 181)  LC_2 Logic Functioning bit
 (8 11)  (1206 187)  (1206 187)  routing T_23_11.sp4_h_l_42 <X> T_23_11.sp4_v_t_42
 (14 11)  (1212 187)  (1212 187)  routing T_23_11.sp12_v_b_20 <X> T_23_11.lc_trk_g2_4
 (16 11)  (1214 187)  (1214 187)  routing T_23_11.sp12_v_b_20 <X> T_23_11.lc_trk_g2_4
 (17 11)  (1215 187)  (1215 187)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (15 12)  (1213 188)  (1213 188)  routing T_23_11.sp4_h_r_33 <X> T_23_11.lc_trk_g3_1
 (16 12)  (1214 188)  (1214 188)  routing T_23_11.sp4_h_r_33 <X> T_23_11.lc_trk_g3_1
 (17 12)  (1215 188)  (1215 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1216 188)  (1216 188)  routing T_23_11.sp4_h_r_33 <X> T_23_11.lc_trk_g3_1
 (14 13)  (1212 189)  (1212 189)  routing T_23_11.sp4_r_v_b_40 <X> T_23_11.lc_trk_g3_0
 (17 13)  (1215 189)  (1215 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1198 190)  (1198 190)  routing T_23_11.lc_trk_g2_4 <X> T_23_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 190)  (1199 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1220 190)  (1220 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (1 15)  (1199 191)  (1199 191)  routing T_23_11.lc_trk_g2_4 <X> T_23_11.wire_logic_cluster/lc_7/s_r
 (14 15)  (1212 191)  (1212 191)  routing T_23_11.sp4_r_v_b_44 <X> T_23_11.lc_trk_g3_4
 (17 15)  (1215 191)  (1215 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (1219 191)  (1219 191)  routing T_23_11.sp4_r_v_b_47 <X> T_23_11.lc_trk_g3_7
 (22 15)  (1220 191)  (1220 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_24_11

 (19 10)  (1271 186)  (1271 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (4 14)  (1256 190)  (1256 190)  routing T_24_11.sp4_h_r_9 <X> T_24_11.sp4_v_t_44
 (5 15)  (1257 191)  (1257 191)  routing T_24_11.sp4_h_r_9 <X> T_24_11.sp4_v_t_44


RAM_Tile_25_11

 (21 0)  (1327 176)  (1327 176)  routing T_25_11.sp4_v_b_3 <X> T_25_11.lc_trk_g0_3
 (22 0)  (1328 176)  (1328 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1329 176)  (1329 176)  routing T_25_11.sp4_v_b_3 <X> T_25_11.lc_trk_g0_3
 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 3)  (1315 179)  (1315 179)  routing T_25_11.sp4_v_b_1 <X> T_25_11.sp4_v_t_36
 (13 3)  (1319 179)  (1319 179)  routing T_25_11.sp4_v_b_9 <X> T_25_11.sp4_h_l_39
 (28 4)  (1334 180)  (1334 180)  routing T_25_11.lc_trk_g2_5 <X> T_25_11.wire_bram/ram/WDATA_13
 (29 4)  (1335 180)  (1335 180)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_5 wire_bram/ram/WDATA_13
 (30 4)  (1336 180)  (1336 180)  routing T_25_11.lc_trk_g2_5 <X> T_25_11.wire_bram/ram/WDATA_13
 (11 5)  (1317 181)  (1317 181)  routing T_25_11.sp4_h_l_44 <X> T_25_11.sp4_h_r_5
 (13 5)  (1319 181)  (1319 181)  routing T_25_11.sp4_h_l_44 <X> T_25_11.sp4_h_r_5
 (37 5)  (1343 181)  (1343 181)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_13 sp4_h_l_9
 (16 10)  (1322 186)  (1322 186)  routing T_25_11.sp12_v_b_13 <X> T_25_11.lc_trk_g2_5
 (17 10)  (1323 186)  (1323 186)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_13 lc_trk_g2_5
 (29 12)  (1335 188)  (1335 188)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_3 wire_bram/ram/WDATA_9
 (38 12)  (1344 188)  (1344 188)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_9 sp4_v_b_28
 (8 13)  (1314 189)  (1314 189)  routing T_25_11.sp4_h_l_47 <X> T_25_11.sp4_v_b_10
 (9 13)  (1315 189)  (1315 189)  routing T_25_11.sp4_h_l_47 <X> T_25_11.sp4_v_b_10
 (30 13)  (1336 189)  (1336 189)  routing T_25_11.lc_trk_g0_3 <X> T_25_11.wire_bram/ram/WDATA_9
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 190)  (1323 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 191)  (1306 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/RE
 (18 15)  (1324 191)  (1324 191)  routing T_25_11.sp4_r_v_b_45 <X> T_25_11.lc_trk_g3_5


LogicTile_26_11

 (14 0)  (1362 176)  (1362 176)  routing T_26_11.sp4_h_l_5 <X> T_26_11.lc_trk_g0_0
 (31 0)  (1379 176)  (1379 176)  routing T_26_11.lc_trk_g2_5 <X> T_26_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1380 176)  (1380 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 176)  (1381 176)  routing T_26_11.lc_trk_g2_5 <X> T_26_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 176)  (1384 176)  LC_0 Logic Functioning bit
 (37 0)  (1385 176)  (1385 176)  LC_0 Logic Functioning bit
 (38 0)  (1386 176)  (1386 176)  LC_0 Logic Functioning bit
 (39 0)  (1387 176)  (1387 176)  LC_0 Logic Functioning bit
 (45 0)  (1393 176)  (1393 176)  LC_0 Logic Functioning bit
 (52 0)  (1400 176)  (1400 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (1362 177)  (1362 177)  routing T_26_11.sp4_h_l_5 <X> T_26_11.lc_trk_g0_0
 (15 1)  (1363 177)  (1363 177)  routing T_26_11.sp4_h_l_5 <X> T_26_11.lc_trk_g0_0
 (16 1)  (1364 177)  (1364 177)  routing T_26_11.sp4_h_l_5 <X> T_26_11.lc_trk_g0_0
 (17 1)  (1365 177)  (1365 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (36 1)  (1384 177)  (1384 177)  LC_0 Logic Functioning bit
 (37 1)  (1385 177)  (1385 177)  LC_0 Logic Functioning bit
 (38 1)  (1386 177)  (1386 177)  LC_0 Logic Functioning bit
 (39 1)  (1387 177)  (1387 177)  LC_0 Logic Functioning bit
 (45 1)  (1393 177)  (1393 177)  LC_0 Logic Functioning bit
 (2 2)  (1350 178)  (1350 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (1350 179)  (1350 179)  routing T_26_11.lc_trk_g0_0 <X> T_26_11.wire_logic_cluster/lc_7/clk
 (11 4)  (1359 180)  (1359 180)  routing T_26_11.sp4_v_t_39 <X> T_26_11.sp4_v_b_5
 (12 5)  (1360 181)  (1360 181)  routing T_26_11.sp4_v_t_39 <X> T_26_11.sp4_v_b_5
 (16 6)  (1364 182)  (1364 182)  routing T_26_11.sp4_v_b_5 <X> T_26_11.lc_trk_g1_5
 (17 6)  (1365 182)  (1365 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1366 182)  (1366 182)  routing T_26_11.sp4_v_b_5 <X> T_26_11.lc_trk_g1_5
 (10 10)  (1358 186)  (1358 186)  routing T_26_11.sp4_v_b_2 <X> T_26_11.sp4_h_l_42
 (15 10)  (1363 186)  (1363 186)  routing T_26_11.sp4_v_t_32 <X> T_26_11.lc_trk_g2_5
 (16 10)  (1364 186)  (1364 186)  routing T_26_11.sp4_v_t_32 <X> T_26_11.lc_trk_g2_5
 (17 10)  (1365 186)  (1365 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (1 14)  (1349 190)  (1349 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1348 191)  (1348 191)  routing T_26_11.lc_trk_g1_5 <X> T_26_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (1349 191)  (1349 191)  routing T_26_11.lc_trk_g1_5 <X> T_26_11.wire_logic_cluster/lc_7/s_r


IO_Tile_0_10

 (12 6)  (5 166)  (5 166)  routing T_0_10.span4_horz_37 <X> T_0_10.span4_vert_t_14


LogicTile_1_10

 (6 3)  (24 163)  (24 163)  routing T_1_10.sp4_h_r_0 <X> T_1_10.sp4_h_l_37
 (11 12)  (29 172)  (29 172)  routing T_1_10.sp4_v_t_45 <X> T_1_10.sp4_v_b_11
 (12 13)  (30 173)  (30 173)  routing T_1_10.sp4_v_t_45 <X> T_1_10.sp4_v_b_11


LogicTile_2_10

 (19 12)  (91 172)  (91 172)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_6_10

 (3 6)  (291 166)  (291 166)  routing T_6_10.sp12_h_r_0 <X> T_6_10.sp12_v_t_23
 (3 7)  (291 167)  (291 167)  routing T_6_10.sp12_h_r_0 <X> T_6_10.sp12_v_t_23


LogicTile_11_10

 (8 11)  (554 171)  (554 171)  routing T_11_10.sp4_h_r_7 <X> T_11_10.sp4_v_t_42
 (9 11)  (555 171)  (555 171)  routing T_11_10.sp4_h_r_7 <X> T_11_10.sp4_v_t_42


LogicTile_12_10

 (12 0)  (612 160)  (612 160)  routing T_12_10.sp4_v_t_39 <X> T_12_10.sp4_h_r_2
 (0 2)  (600 162)  (600 162)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (2 2)  (602 162)  (602 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (614 162)  (614 162)  routing T_12_10.wire_logic_cluster/lc_4/out <X> T_12_10.lc_trk_g0_4
 (19 2)  (619 162)  (619 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (0 3)  (600 163)  (600 163)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (2 3)  (602 163)  (602 163)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (17 3)  (617 163)  (617 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (25 4)  (625 164)  (625 164)  routing T_12_10.sp4_h_l_7 <X> T_12_10.lc_trk_g1_2
 (22 5)  (622 165)  (622 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (623 165)  (623 165)  routing T_12_10.sp4_h_l_7 <X> T_12_10.lc_trk_g1_2
 (24 5)  (624 165)  (624 165)  routing T_12_10.sp4_h_l_7 <X> T_12_10.lc_trk_g1_2
 (25 5)  (625 165)  (625 165)  routing T_12_10.sp4_h_l_7 <X> T_12_10.lc_trk_g1_2
 (3 6)  (603 166)  (603 166)  routing T_12_10.sp12_h_r_0 <X> T_12_10.sp12_v_t_23
 (3 7)  (603 167)  (603 167)  routing T_12_10.sp12_h_r_0 <X> T_12_10.sp12_v_t_23
 (10 8)  (610 168)  (610 168)  routing T_12_10.sp4_v_t_39 <X> T_12_10.sp4_h_r_7
 (26 8)  (626 168)  (626 168)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 168)  (627 168)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 168)  (629 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 168)  (632 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 168)  (633 168)  routing T_12_10.lc_trk_g3_0 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 168)  (634 168)  routing T_12_10.lc_trk_g3_0 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 168)  (635 168)  routing T_12_10.lc_trk_g0_4 <X> T_12_10.input_2_4
 (37 8)  (637 168)  (637 168)  LC_4 Logic Functioning bit
 (42 8)  (642 168)  (642 168)  LC_4 Logic Functioning bit
 (45 8)  (645 168)  (645 168)  LC_4 Logic Functioning bit
 (47 8)  (647 168)  (647 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (627 169)  (627 169)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 169)  (628 169)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 169)  (629 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 169)  (630 169)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 169)  (632 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (636 169)  (636 169)  LC_4 Logic Functioning bit
 (37 9)  (637 169)  (637 169)  LC_4 Logic Functioning bit
 (38 9)  (638 169)  (638 169)  LC_4 Logic Functioning bit
 (42 9)  (642 169)  (642 169)  LC_4 Logic Functioning bit
 (8 11)  (608 171)  (608 171)  routing T_12_10.sp4_h_r_1 <X> T_12_10.sp4_v_t_42
 (9 11)  (609 171)  (609 171)  routing T_12_10.sp4_h_r_1 <X> T_12_10.sp4_v_t_42
 (10 11)  (610 171)  (610 171)  routing T_12_10.sp4_h_r_1 <X> T_12_10.sp4_v_t_42
 (17 12)  (617 172)  (617 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (15 13)  (615 173)  (615 173)  routing T_12_10.sp4_v_t_29 <X> T_12_10.lc_trk_g3_0
 (16 13)  (616 173)  (616 173)  routing T_12_10.sp4_v_t_29 <X> T_12_10.lc_trk_g3_0
 (17 13)  (617 173)  (617 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (13 14)  (613 174)  (613 174)  routing T_12_10.sp4_h_r_11 <X> T_12_10.sp4_v_t_46
 (17 14)  (617 174)  (617 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (12 15)  (612 175)  (612 175)  routing T_12_10.sp4_h_r_11 <X> T_12_10.sp4_v_t_46
 (18 15)  (618 175)  (618 175)  routing T_12_10.sp4_r_v_b_45 <X> T_12_10.lc_trk_g3_5


LogicTile_13_10

 (15 0)  (669 160)  (669 160)  routing T_13_10.sp4_h_r_1 <X> T_13_10.lc_trk_g0_1
 (16 0)  (670 160)  (670 160)  routing T_13_10.sp4_h_r_1 <X> T_13_10.lc_trk_g0_1
 (17 0)  (671 160)  (671 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (675 160)  (675 160)  routing T_13_10.wire_logic_cluster/lc_3/out <X> T_13_10.lc_trk_g0_3
 (22 0)  (676 160)  (676 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (8 1)  (662 161)  (662 161)  routing T_13_10.sp4_h_r_1 <X> T_13_10.sp4_v_b_1
 (17 1)  (671 161)  (671 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (672 161)  (672 161)  routing T_13_10.sp4_h_r_1 <X> T_13_10.lc_trk_g0_1
 (2 2)  (656 162)  (656 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (656 163)  (656 163)  routing T_13_10.lc_trk_g0_0 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (0 4)  (654 164)  (654 164)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (1 4)  (655 164)  (655 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (669 164)  (669 164)  routing T_13_10.sp4_h_l_4 <X> T_13_10.lc_trk_g1_1
 (16 4)  (670 164)  (670 164)  routing T_13_10.sp4_h_l_4 <X> T_13_10.lc_trk_g1_1
 (17 4)  (671 164)  (671 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 164)  (672 164)  routing T_13_10.sp4_h_l_4 <X> T_13_10.lc_trk_g1_1
 (0 5)  (654 165)  (654 165)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (1 5)  (655 165)  (655 165)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (18 5)  (672 165)  (672 165)  routing T_13_10.sp4_h_l_4 <X> T_13_10.lc_trk_g1_1
 (5 6)  (659 166)  (659 166)  routing T_13_10.sp4_v_t_44 <X> T_13_10.sp4_h_l_38
 (13 6)  (667 166)  (667 166)  routing T_13_10.sp4_v_b_5 <X> T_13_10.sp4_v_t_40
 (27 6)  (681 166)  (681 166)  routing T_13_10.lc_trk_g1_1 <X> T_13_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 166)  (683 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 166)  (686 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 166)  (687 166)  routing T_13_10.lc_trk_g2_2 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 166)  (691 166)  LC_3 Logic Functioning bit
 (38 6)  (692 166)  (692 166)  LC_3 Logic Functioning bit
 (42 6)  (696 166)  (696 166)  LC_3 Logic Functioning bit
 (45 6)  (699 166)  (699 166)  LC_3 Logic Functioning bit
 (46 6)  (700 166)  (700 166)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (658 167)  (658 167)  routing T_13_10.sp4_v_t_44 <X> T_13_10.sp4_h_l_38
 (5 7)  (659 167)  (659 167)  routing T_13_10.sp4_h_l_38 <X> T_13_10.sp4_v_t_38
 (6 7)  (660 167)  (660 167)  routing T_13_10.sp4_v_t_44 <X> T_13_10.sp4_h_l_38
 (29 7)  (683 167)  (683 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 167)  (685 167)  routing T_13_10.lc_trk_g2_2 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 167)  (686 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 167)  (689 167)  routing T_13_10.lc_trk_g0_3 <X> T_13_10.input_2_3
 (42 7)  (696 167)  (696 167)  LC_3 Logic Functioning bit
 (47 7)  (701 167)  (701 167)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (705 167)  (705 167)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (679 168)  (679 168)  routing T_13_10.rgt_op_2 <X> T_13_10.lc_trk_g2_2
 (9 9)  (663 169)  (663 169)  routing T_13_10.sp4_v_t_46 <X> T_13_10.sp4_v_b_7
 (10 9)  (664 169)  (664 169)  routing T_13_10.sp4_v_t_46 <X> T_13_10.sp4_v_b_7
 (22 9)  (676 169)  (676 169)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 169)  (678 169)  routing T_13_10.rgt_op_2 <X> T_13_10.lc_trk_g2_2
 (3 10)  (657 170)  (657 170)  routing T_13_10.sp12_h_r_1 <X> T_13_10.sp12_h_l_22
 (3 11)  (657 171)  (657 171)  routing T_13_10.sp12_h_r_1 <X> T_13_10.sp12_h_l_22
 (8 11)  (662 171)  (662 171)  routing T_13_10.sp4_h_r_1 <X> T_13_10.sp4_v_t_42
 (9 11)  (663 171)  (663 171)  routing T_13_10.sp4_h_r_1 <X> T_13_10.sp4_v_t_42
 (10 11)  (664 171)  (664 171)  routing T_13_10.sp4_h_r_1 <X> T_13_10.sp4_v_t_42
 (22 12)  (676 172)  (676 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 172)  (677 172)  routing T_13_10.sp4_v_t_30 <X> T_13_10.lc_trk_g3_3
 (24 12)  (678 172)  (678 172)  routing T_13_10.sp4_v_t_30 <X> T_13_10.lc_trk_g3_3
 (19 13)  (673 173)  (673 173)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_14_10

 (14 0)  (722 160)  (722 160)  routing T_14_10.bnr_op_0 <X> T_14_10.lc_trk_g0_0
 (21 0)  (729 160)  (729 160)  routing T_14_10.lft_op_3 <X> T_14_10.lc_trk_g0_3
 (22 0)  (730 160)  (730 160)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 160)  (732 160)  routing T_14_10.lft_op_3 <X> T_14_10.lc_trk_g0_3
 (14 1)  (722 161)  (722 161)  routing T_14_10.bnr_op_0 <X> T_14_10.lc_trk_g0_0
 (17 1)  (725 161)  (725 161)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (0 2)  (708 162)  (708 162)  routing T_14_10.lc_trk_g2_0 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (2 2)  (710 162)  (710 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (722 162)  (722 162)  routing T_14_10.sp4_h_l_1 <X> T_14_10.lc_trk_g0_4
 (29 2)  (737 162)  (737 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 162)  (738 162)  routing T_14_10.lc_trk_g0_4 <X> T_14_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 162)  (740 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 162)  (741 162)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 162)  (745 162)  LC_1 Logic Functioning bit
 (39 2)  (747 162)  (747 162)  LC_1 Logic Functioning bit
 (2 3)  (710 163)  (710 163)  routing T_14_10.lc_trk_g2_0 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (15 3)  (723 163)  (723 163)  routing T_14_10.sp4_h_l_1 <X> T_14_10.lc_trk_g0_4
 (16 3)  (724 163)  (724 163)  routing T_14_10.sp4_h_l_1 <X> T_14_10.lc_trk_g0_4
 (17 3)  (725 163)  (725 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (734 163)  (734 163)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 163)  (735 163)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 163)  (737 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 163)  (739 163)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 163)  (744 163)  LC_1 Logic Functioning bit
 (37 3)  (745 163)  (745 163)  LC_1 Logic Functioning bit
 (38 3)  (746 163)  (746 163)  LC_1 Logic Functioning bit
 (39 3)  (747 163)  (747 163)  LC_1 Logic Functioning bit
 (40 3)  (748 163)  (748 163)  LC_1 Logic Functioning bit
 (41 3)  (749 163)  (749 163)  LC_1 Logic Functioning bit
 (42 3)  (750 163)  (750 163)  LC_1 Logic Functioning bit
 (43 3)  (751 163)  (751 163)  LC_1 Logic Functioning bit
 (1 4)  (709 164)  (709 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (729 164)  (729 164)  routing T_14_10.wire_logic_cluster/lc_3/out <X> T_14_10.lc_trk_g1_3
 (22 4)  (730 164)  (730 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 164)  (733 164)  routing T_14_10.wire_logic_cluster/lc_2/out <X> T_14_10.lc_trk_g1_2
 (29 4)  (737 164)  (737 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 164)  (740 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 164)  (741 164)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 164)  (742 164)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 164)  (745 164)  LC_2 Logic Functioning bit
 (39 4)  (747 164)  (747 164)  LC_2 Logic Functioning bit
 (45 4)  (753 164)  (753 164)  LC_2 Logic Functioning bit
 (46 4)  (754 164)  (754 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (758 164)  (758 164)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (759 164)  (759 164)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (760 164)  (760 164)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (708 165)  (708 165)  routing T_14_10.lc_trk_g1_3 <X> T_14_10.wire_logic_cluster/lc_7/cen
 (1 5)  (709 165)  (709 165)  routing T_14_10.lc_trk_g1_3 <X> T_14_10.wire_logic_cluster/lc_7/cen
 (22 5)  (730 165)  (730 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (737 165)  (737 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 165)  (738 165)  routing T_14_10.lc_trk_g0_3 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 165)  (739 165)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 165)  (744 165)  LC_2 Logic Functioning bit
 (37 5)  (745 165)  (745 165)  LC_2 Logic Functioning bit
 (39 5)  (747 165)  (747 165)  LC_2 Logic Functioning bit
 (43 5)  (751 165)  (751 165)  LC_2 Logic Functioning bit
 (53 5)  (761 165)  (761 165)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (725 166)  (725 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 166)  (726 166)  routing T_14_10.wire_logic_cluster/lc_5/out <X> T_14_10.lc_trk_g1_5
 (25 6)  (733 166)  (733 166)  routing T_14_10.sp4_h_r_14 <X> T_14_10.lc_trk_g1_6
 (29 6)  (737 166)  (737 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 166)  (739 166)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 166)  (740 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 166)  (742 166)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 166)  (743 166)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.input_2_3
 (36 6)  (744 166)  (744 166)  LC_3 Logic Functioning bit
 (38 6)  (746 166)  (746 166)  LC_3 Logic Functioning bit
 (40 6)  (748 166)  (748 166)  LC_3 Logic Functioning bit
 (41 6)  (749 166)  (749 166)  LC_3 Logic Functioning bit
 (42 6)  (750 166)  (750 166)  LC_3 Logic Functioning bit
 (43 6)  (751 166)  (751 166)  LC_3 Logic Functioning bit
 (22 7)  (730 167)  (730 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (731 167)  (731 167)  routing T_14_10.sp4_h_r_14 <X> T_14_10.lc_trk_g1_6
 (24 7)  (732 167)  (732 167)  routing T_14_10.sp4_h_r_14 <X> T_14_10.lc_trk_g1_6
 (26 7)  (734 167)  (734 167)  routing T_14_10.lc_trk_g0_3 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 167)  (737 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 167)  (740 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (742 167)  (742 167)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.input_2_3
 (35 7)  (743 167)  (743 167)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.input_2_3
 (36 7)  (744 167)  (744 167)  LC_3 Logic Functioning bit
 (38 7)  (746 167)  (746 167)  LC_3 Logic Functioning bit
 (39 7)  (747 167)  (747 167)  LC_3 Logic Functioning bit
 (40 7)  (748 167)  (748 167)  LC_3 Logic Functioning bit
 (41 7)  (749 167)  (749 167)  LC_3 Logic Functioning bit
 (43 7)  (751 167)  (751 167)  LC_3 Logic Functioning bit
 (14 8)  (722 168)  (722 168)  routing T_14_10.sp4_v_b_24 <X> T_14_10.lc_trk_g2_0
 (17 8)  (725 168)  (725 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (733 168)  (733 168)  routing T_14_10.sp4_v_t_23 <X> T_14_10.lc_trk_g2_2
 (16 9)  (724 169)  (724 169)  routing T_14_10.sp4_v_b_24 <X> T_14_10.lc_trk_g2_0
 (17 9)  (725 169)  (725 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (726 169)  (726 169)  routing T_14_10.sp4_r_v_b_33 <X> T_14_10.lc_trk_g2_1
 (22 9)  (730 169)  (730 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (731 169)  (731 169)  routing T_14_10.sp4_v_t_23 <X> T_14_10.lc_trk_g2_2
 (25 9)  (733 169)  (733 169)  routing T_14_10.sp4_v_t_23 <X> T_14_10.lc_trk_g2_2
 (21 10)  (729 170)  (729 170)  routing T_14_10.wire_logic_cluster/lc_7/out <X> T_14_10.lc_trk_g2_7
 (22 10)  (730 170)  (730 170)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (735 170)  (735 170)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 170)  (736 170)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 170)  (737 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 170)  (738 170)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 170)  (739 170)  routing T_14_10.lc_trk_g0_4 <X> T_14_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 170)  (740 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 170)  (744 170)  LC_5 Logic Functioning bit
 (40 10)  (748 170)  (748 170)  LC_5 Logic Functioning bit
 (42 10)  (750 170)  (750 170)  LC_5 Logic Functioning bit
 (26 11)  (734 171)  (734 171)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 171)  (735 171)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 171)  (737 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 171)  (738 171)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 171)  (740 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (741 171)  (741 171)  routing T_14_10.lc_trk_g2_1 <X> T_14_10.input_2_5
 (36 11)  (744 171)  (744 171)  LC_5 Logic Functioning bit
 (37 11)  (745 171)  (745 171)  LC_5 Logic Functioning bit
 (38 11)  (746 171)  (746 171)  LC_5 Logic Functioning bit
 (40 11)  (748 171)  (748 171)  LC_5 Logic Functioning bit
 (42 11)  (750 171)  (750 171)  LC_5 Logic Functioning bit
 (25 12)  (733 172)  (733 172)  routing T_14_10.rgt_op_2 <X> T_14_10.lc_trk_g3_2
 (29 12)  (737 172)  (737 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 172)  (739 172)  routing T_14_10.lc_trk_g2_7 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 172)  (740 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 172)  (741 172)  routing T_14_10.lc_trk_g2_7 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 172)  (744 172)  LC_6 Logic Functioning bit
 (38 12)  (746 172)  (746 172)  LC_6 Logic Functioning bit
 (39 12)  (747 172)  (747 172)  LC_6 Logic Functioning bit
 (40 12)  (748 172)  (748 172)  LC_6 Logic Functioning bit
 (41 12)  (749 172)  (749 172)  LC_6 Logic Functioning bit
 (43 12)  (751 172)  (751 172)  LC_6 Logic Functioning bit
 (50 12)  (758 172)  (758 172)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (719 173)  (719 173)  routing T_14_10.sp4_h_l_38 <X> T_14_10.sp4_h_r_11
 (13 13)  (721 173)  (721 173)  routing T_14_10.sp4_h_l_38 <X> T_14_10.sp4_h_r_11
 (22 13)  (730 173)  (730 173)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 173)  (732 173)  routing T_14_10.rgt_op_2 <X> T_14_10.lc_trk_g3_2
 (29 13)  (737 173)  (737 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 173)  (738 173)  routing T_14_10.lc_trk_g0_3 <X> T_14_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 173)  (739 173)  routing T_14_10.lc_trk_g2_7 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 173)  (745 173)  LC_6 Logic Functioning bit
 (39 13)  (747 173)  (747 173)  LC_6 Logic Functioning bit
 (40 13)  (748 173)  (748 173)  LC_6 Logic Functioning bit
 (41 13)  (749 173)  (749 173)  LC_6 Logic Functioning bit
 (42 13)  (750 173)  (750 173)  LC_6 Logic Functioning bit
 (43 13)  (751 173)  (751 173)  LC_6 Logic Functioning bit
 (53 13)  (761 173)  (761 173)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (13 14)  (721 174)  (721 174)  routing T_14_10.sp4_h_r_11 <X> T_14_10.sp4_v_t_46
 (22 14)  (730 174)  (730 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (731 174)  (731 174)  routing T_14_10.sp4_h_r_31 <X> T_14_10.lc_trk_g3_7
 (24 14)  (732 174)  (732 174)  routing T_14_10.sp4_h_r_31 <X> T_14_10.lc_trk_g3_7
 (27 14)  (735 174)  (735 174)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 174)  (736 174)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 174)  (737 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 174)  (738 174)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 174)  (739 174)  routing T_14_10.lc_trk_g0_4 <X> T_14_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 174)  (740 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 174)  (744 174)  LC_7 Logic Functioning bit
 (38 14)  (746 174)  (746 174)  LC_7 Logic Functioning bit
 (12 15)  (720 175)  (720 175)  routing T_14_10.sp4_h_r_11 <X> T_14_10.sp4_v_t_46
 (21 15)  (729 175)  (729 175)  routing T_14_10.sp4_h_r_31 <X> T_14_10.lc_trk_g3_7
 (26 15)  (734 175)  (734 175)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 175)  (735 175)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 175)  (737 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 175)  (738 175)  routing T_14_10.lc_trk_g3_7 <X> T_14_10.wire_logic_cluster/lc_7/in_1


LogicTile_15_10

 (27 0)  (789 160)  (789 160)  routing T_15_10.lc_trk_g1_4 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 160)  (791 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 160)  (792 160)  routing T_15_10.lc_trk_g1_4 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 160)  (794 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 160)  (795 160)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 160)  (796 160)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 160)  (798 160)  LC_0 Logic Functioning bit
 (38 0)  (800 160)  (800 160)  LC_0 Logic Functioning bit
 (41 0)  (803 160)  (803 160)  LC_0 Logic Functioning bit
 (43 0)  (805 160)  (805 160)  LC_0 Logic Functioning bit
 (17 1)  (779 161)  (779 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (784 161)  (784 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (788 161)  (788 161)  routing T_15_10.lc_trk_g0_2 <X> T_15_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 161)  (791 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 161)  (793 161)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 161)  (794 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (795 161)  (795 161)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.input_2_0
 (34 1)  (796 161)  (796 161)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.input_2_0
 (36 1)  (798 161)  (798 161)  LC_0 Logic Functioning bit
 (37 1)  (799 161)  (799 161)  LC_0 Logic Functioning bit
 (38 1)  (800 161)  (800 161)  LC_0 Logic Functioning bit
 (41 1)  (803 161)  (803 161)  LC_0 Logic Functioning bit
 (43 1)  (805 161)  (805 161)  LC_0 Logic Functioning bit
 (4 2)  (766 162)  (766 162)  routing T_15_10.sp4_h_r_6 <X> T_15_10.sp4_v_t_37
 (6 2)  (768 162)  (768 162)  routing T_15_10.sp4_h_r_6 <X> T_15_10.sp4_v_t_37
 (22 2)  (784 162)  (784 162)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 162)  (786 162)  routing T_15_10.top_op_7 <X> T_15_10.lc_trk_g0_7
 (25 2)  (787 162)  (787 162)  routing T_15_10.sp4_h_l_11 <X> T_15_10.lc_trk_g0_6
 (29 2)  (791 162)  (791 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 162)  (793 162)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 162)  (794 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 162)  (795 162)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 162)  (798 162)  LC_1 Logic Functioning bit
 (38 2)  (800 162)  (800 162)  LC_1 Logic Functioning bit
 (41 2)  (803 162)  (803 162)  LC_1 Logic Functioning bit
 (43 2)  (805 162)  (805 162)  LC_1 Logic Functioning bit
 (50 2)  (812 162)  (812 162)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (767 163)  (767 163)  routing T_15_10.sp4_h_r_6 <X> T_15_10.sp4_v_t_37
 (21 3)  (783 163)  (783 163)  routing T_15_10.top_op_7 <X> T_15_10.lc_trk_g0_7
 (22 3)  (784 163)  (784 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (785 163)  (785 163)  routing T_15_10.sp4_h_l_11 <X> T_15_10.lc_trk_g0_6
 (24 3)  (786 163)  (786 163)  routing T_15_10.sp4_h_l_11 <X> T_15_10.lc_trk_g0_6
 (25 3)  (787 163)  (787 163)  routing T_15_10.sp4_h_l_11 <X> T_15_10.lc_trk_g0_6
 (28 3)  (790 163)  (790 163)  routing T_15_10.lc_trk_g2_1 <X> T_15_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 163)  (791 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 163)  (793 163)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 163)  (799 163)  LC_1 Logic Functioning bit
 (25 4)  (787 164)  (787 164)  routing T_15_10.lft_op_2 <X> T_15_10.lc_trk_g1_2
 (26 4)  (788 164)  (788 164)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 164)  (790 164)  routing T_15_10.lc_trk_g2_1 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 164)  (791 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 164)  (793 164)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 164)  (794 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 164)  (798 164)  LC_2 Logic Functioning bit
 (37 4)  (799 164)  (799 164)  LC_2 Logic Functioning bit
 (38 4)  (800 164)  (800 164)  LC_2 Logic Functioning bit
 (39 4)  (801 164)  (801 164)  LC_2 Logic Functioning bit
 (42 4)  (804 164)  (804 164)  LC_2 Logic Functioning bit
 (50 4)  (812 164)  (812 164)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (784 165)  (784 165)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 165)  (786 165)  routing T_15_10.lft_op_2 <X> T_15_10.lc_trk_g1_2
 (27 5)  (789 165)  (789 165)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 165)  (791 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 165)  (793 165)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 165)  (799 165)  LC_2 Logic Functioning bit
 (39 5)  (801 165)  (801 165)  LC_2 Logic Functioning bit
 (43 5)  (805 165)  (805 165)  LC_2 Logic Functioning bit
 (15 6)  (777 166)  (777 166)  routing T_15_10.sp4_v_b_21 <X> T_15_10.lc_trk_g1_5
 (16 6)  (778 166)  (778 166)  routing T_15_10.sp4_v_b_21 <X> T_15_10.lc_trk_g1_5
 (17 6)  (779 166)  (779 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (783 166)  (783 166)  routing T_15_10.lft_op_7 <X> T_15_10.lc_trk_g1_7
 (22 6)  (784 166)  (784 166)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 166)  (786 166)  routing T_15_10.lft_op_7 <X> T_15_10.lc_trk_g1_7
 (27 6)  (789 166)  (789 166)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 166)  (791 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 166)  (792 166)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 166)  (793 166)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 166)  (794 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 166)  (798 166)  LC_3 Logic Functioning bit
 (38 6)  (800 166)  (800 166)  LC_3 Logic Functioning bit
 (52 6)  (814 166)  (814 166)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (770 167)  (770 167)  routing T_15_10.sp4_h_r_10 <X> T_15_10.sp4_v_t_41
 (9 7)  (771 167)  (771 167)  routing T_15_10.sp4_h_r_10 <X> T_15_10.sp4_v_t_41
 (10 7)  (772 167)  (772 167)  routing T_15_10.sp4_h_r_10 <X> T_15_10.sp4_v_t_41
 (14 7)  (776 167)  (776 167)  routing T_15_10.sp4_r_v_b_28 <X> T_15_10.lc_trk_g1_4
 (17 7)  (779 167)  (779 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (788 167)  (788 167)  routing T_15_10.lc_trk_g1_2 <X> T_15_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 167)  (789 167)  routing T_15_10.lc_trk_g1_2 <X> T_15_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 167)  (791 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 167)  (793 167)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 167)  (794 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (795 167)  (795 167)  routing T_15_10.lc_trk_g2_1 <X> T_15_10.input_2_3
 (36 7)  (798 167)  (798 167)  LC_3 Logic Functioning bit
 (38 7)  (800 167)  (800 167)  LC_3 Logic Functioning bit
 (43 7)  (805 167)  (805 167)  LC_3 Logic Functioning bit
 (46 7)  (808 167)  (808 167)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (810 167)  (810 167)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (777 168)  (777 168)  routing T_15_10.sp4_h_r_25 <X> T_15_10.lc_trk_g2_1
 (16 8)  (778 168)  (778 168)  routing T_15_10.sp4_h_r_25 <X> T_15_10.lc_trk_g2_1
 (17 8)  (779 168)  (779 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (784 168)  (784 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 168)  (785 168)  routing T_15_10.sp4_v_t_30 <X> T_15_10.lc_trk_g2_3
 (24 8)  (786 168)  (786 168)  routing T_15_10.sp4_v_t_30 <X> T_15_10.lc_trk_g2_3
 (25 8)  (787 168)  (787 168)  routing T_15_10.rgt_op_2 <X> T_15_10.lc_trk_g2_2
 (26 8)  (788 168)  (788 168)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 168)  (789 168)  routing T_15_10.lc_trk_g1_2 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 168)  (791 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 168)  (793 168)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 168)  (794 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 168)  (795 168)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 168)  (797 168)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.input_2_4
 (37 8)  (799 168)  (799 168)  LC_4 Logic Functioning bit
 (39 8)  (801 168)  (801 168)  LC_4 Logic Functioning bit
 (42 8)  (804 168)  (804 168)  LC_4 Logic Functioning bit
 (18 9)  (780 169)  (780 169)  routing T_15_10.sp4_h_r_25 <X> T_15_10.lc_trk_g2_1
 (22 9)  (784 169)  (784 169)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 169)  (786 169)  routing T_15_10.rgt_op_2 <X> T_15_10.lc_trk_g2_2
 (26 9)  (788 169)  (788 169)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 169)  (791 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 169)  (792 169)  routing T_15_10.lc_trk_g1_2 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 169)  (793 169)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 169)  (794 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (796 169)  (796 169)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.input_2_4
 (37 9)  (799 169)  (799 169)  LC_4 Logic Functioning bit
 (38 9)  (800 169)  (800 169)  LC_4 Logic Functioning bit
 (42 9)  (804 169)  (804 169)  LC_4 Logic Functioning bit
 (8 10)  (770 170)  (770 170)  routing T_15_10.sp4_v_t_42 <X> T_15_10.sp4_h_l_42
 (9 10)  (771 170)  (771 170)  routing T_15_10.sp4_v_t_42 <X> T_15_10.sp4_h_l_42
 (21 10)  (783 170)  (783 170)  routing T_15_10.sp4_h_r_39 <X> T_15_10.lc_trk_g2_7
 (22 10)  (784 170)  (784 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (785 170)  (785 170)  routing T_15_10.sp4_h_r_39 <X> T_15_10.lc_trk_g2_7
 (24 10)  (786 170)  (786 170)  routing T_15_10.sp4_h_r_39 <X> T_15_10.lc_trk_g2_7
 (27 10)  (789 170)  (789 170)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 170)  (791 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 170)  (792 170)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 170)  (793 170)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 170)  (794 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 170)  (798 170)  LC_5 Logic Functioning bit
 (38 10)  (800 170)  (800 170)  LC_5 Logic Functioning bit
 (22 11)  (784 171)  (784 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 171)  (785 171)  routing T_15_10.sp4_h_r_30 <X> T_15_10.lc_trk_g2_6
 (24 11)  (786 171)  (786 171)  routing T_15_10.sp4_h_r_30 <X> T_15_10.lc_trk_g2_6
 (25 11)  (787 171)  (787 171)  routing T_15_10.sp4_h_r_30 <X> T_15_10.lc_trk_g2_6
 (31 11)  (793 171)  (793 171)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 171)  (798 171)  LC_5 Logic Functioning bit
 (38 11)  (800 171)  (800 171)  LC_5 Logic Functioning bit
 (46 11)  (808 171)  (808 171)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (774 172)  (774 172)  routing T_15_10.sp4_v_b_5 <X> T_15_10.sp4_h_r_11
 (16 12)  (778 172)  (778 172)  routing T_15_10.sp4_v_t_12 <X> T_15_10.lc_trk_g3_1
 (17 12)  (779 172)  (779 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (780 172)  (780 172)  routing T_15_10.sp4_v_t_12 <X> T_15_10.lc_trk_g3_1
 (25 12)  (787 172)  (787 172)  routing T_15_10.sp4_h_r_34 <X> T_15_10.lc_trk_g3_2
 (28 12)  (790 172)  (790 172)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 172)  (791 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 172)  (792 172)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 172)  (794 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 172)  (796 172)  routing T_15_10.lc_trk_g1_2 <X> T_15_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 172)  (798 172)  LC_6 Logic Functioning bit
 (38 12)  (800 172)  (800 172)  LC_6 Logic Functioning bit
 (11 13)  (773 173)  (773 173)  routing T_15_10.sp4_v_b_5 <X> T_15_10.sp4_h_r_11
 (13 13)  (775 173)  (775 173)  routing T_15_10.sp4_v_b_5 <X> T_15_10.sp4_h_r_11
 (22 13)  (784 173)  (784 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (785 173)  (785 173)  routing T_15_10.sp4_h_r_34 <X> T_15_10.lc_trk_g3_2
 (24 13)  (786 173)  (786 173)  routing T_15_10.sp4_h_r_34 <X> T_15_10.lc_trk_g3_2
 (26 13)  (788 173)  (788 173)  routing T_15_10.lc_trk_g2_2 <X> T_15_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 173)  (790 173)  routing T_15_10.lc_trk_g2_2 <X> T_15_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 173)  (791 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 173)  (792 173)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 173)  (793 173)  routing T_15_10.lc_trk_g1_2 <X> T_15_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 173)  (798 173)  LC_6 Logic Functioning bit
 (37 13)  (799 173)  (799 173)  LC_6 Logic Functioning bit
 (38 13)  (800 173)  (800 173)  LC_6 Logic Functioning bit
 (39 13)  (801 173)  (801 173)  LC_6 Logic Functioning bit
 (40 13)  (802 173)  (802 173)  LC_6 Logic Functioning bit
 (41 13)  (803 173)  (803 173)  LC_6 Logic Functioning bit
 (42 13)  (804 173)  (804 173)  LC_6 Logic Functioning bit
 (43 13)  (805 173)  (805 173)  LC_6 Logic Functioning bit
 (29 14)  (791 174)  (791 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 174)  (792 174)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 174)  (793 174)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 174)  (794 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 174)  (796 174)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 174)  (798 174)  LC_7 Logic Functioning bit
 (37 14)  (799 174)  (799 174)  LC_7 Logic Functioning bit
 (38 14)  (800 174)  (800 174)  LC_7 Logic Functioning bit
 (41 14)  (803 174)  (803 174)  LC_7 Logic Functioning bit
 (42 14)  (804 174)  (804 174)  LC_7 Logic Functioning bit
 (43 14)  (805 174)  (805 174)  LC_7 Logic Functioning bit
 (50 14)  (812 174)  (812 174)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (788 175)  (788 175)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 175)  (790 175)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 175)  (791 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 175)  (792 175)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 175)  (793 175)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 175)  (799 175)  LC_7 Logic Functioning bit
 (39 15)  (801 175)  (801 175)  LC_7 Logic Functioning bit
 (40 15)  (802 175)  (802 175)  LC_7 Logic Functioning bit
 (41 15)  (803 175)  (803 175)  LC_7 Logic Functioning bit
 (42 15)  (804 175)  (804 175)  LC_7 Logic Functioning bit
 (43 15)  (805 175)  (805 175)  LC_7 Logic Functioning bit


LogicTile_16_10

 (22 0)  (838 160)  (838 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (839 160)  (839 160)  routing T_16_10.sp4_h_r_3 <X> T_16_10.lc_trk_g0_3
 (24 0)  (840 160)  (840 160)  routing T_16_10.sp4_h_r_3 <X> T_16_10.lc_trk_g0_3
 (21 1)  (837 161)  (837 161)  routing T_16_10.sp4_h_r_3 <X> T_16_10.lc_trk_g0_3
 (22 1)  (838 161)  (838 161)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 161)  (840 161)  routing T_16_10.top_op_2 <X> T_16_10.lc_trk_g0_2
 (25 1)  (841 161)  (841 161)  routing T_16_10.top_op_2 <X> T_16_10.lc_trk_g0_2
 (0 2)  (816 162)  (816 162)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (816 163)  (816 163)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 3)  (818 163)  (818 163)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (8 3)  (824 163)  (824 163)  routing T_16_10.sp4_h_r_7 <X> T_16_10.sp4_v_t_36
 (9 3)  (825 163)  (825 163)  routing T_16_10.sp4_h_r_7 <X> T_16_10.sp4_v_t_36
 (10 3)  (826 163)  (826 163)  routing T_16_10.sp4_h_r_7 <X> T_16_10.sp4_v_t_36
 (1 4)  (817 164)  (817 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (838 164)  (838 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 164)  (839 164)  routing T_16_10.sp4_h_r_3 <X> T_16_10.lc_trk_g1_3
 (24 4)  (840 164)  (840 164)  routing T_16_10.sp4_h_r_3 <X> T_16_10.lc_trk_g1_3
 (28 4)  (844 164)  (844 164)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 164)  (845 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 164)  (848 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 164)  (849 164)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 164)  (850 164)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 164)  (853 164)  LC_2 Logic Functioning bit
 (39 4)  (855 164)  (855 164)  LC_2 Logic Functioning bit
 (42 4)  (858 164)  (858 164)  LC_2 Logic Functioning bit
 (45 4)  (861 164)  (861 164)  LC_2 Logic Functioning bit
 (47 4)  (863 164)  (863 164)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (867 164)  (867 164)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (869 164)  (869 164)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (817 165)  (817 165)  routing T_16_10.lc_trk_g0_2 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (4 5)  (820 165)  (820 165)  routing T_16_10.sp4_h_l_42 <X> T_16_10.sp4_h_r_3
 (6 5)  (822 165)  (822 165)  routing T_16_10.sp4_h_l_42 <X> T_16_10.sp4_h_r_3
 (21 5)  (837 165)  (837 165)  routing T_16_10.sp4_h_r_3 <X> T_16_10.lc_trk_g1_3
 (26 5)  (842 165)  (842 165)  routing T_16_10.lc_trk_g2_2 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 165)  (844 165)  routing T_16_10.lc_trk_g2_2 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 165)  (845 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 165)  (846 165)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 165)  (848 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (850 165)  (850 165)  routing T_16_10.lc_trk_g1_3 <X> T_16_10.input_2_2
 (35 5)  (851 165)  (851 165)  routing T_16_10.lc_trk_g1_3 <X> T_16_10.input_2_2
 (41 5)  (857 165)  (857 165)  LC_2 Logic Functioning bit
 (43 5)  (859 165)  (859 165)  LC_2 Logic Functioning bit
 (47 5)  (863 165)  (863 165)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (867 165)  (867 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (824 166)  (824 166)  routing T_16_10.sp4_v_t_41 <X> T_16_10.sp4_h_l_41
 (9 6)  (825 166)  (825 166)  routing T_16_10.sp4_v_t_41 <X> T_16_10.sp4_h_l_41
 (28 6)  (844 166)  (844 166)  routing T_16_10.lc_trk_g2_2 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 166)  (845 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 166)  (847 166)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 166)  (848 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 166)  (849 166)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 166)  (852 166)  LC_3 Logic Functioning bit
 (38 6)  (854 166)  (854 166)  LC_3 Logic Functioning bit
 (9 7)  (825 167)  (825 167)  routing T_16_10.sp4_v_b_4 <X> T_16_10.sp4_v_t_41
 (26 7)  (842 167)  (842 167)  routing T_16_10.lc_trk_g0_3 <X> T_16_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 167)  (845 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 167)  (846 167)  routing T_16_10.lc_trk_g2_2 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (47 7)  (863 167)  (863 167)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (8 8)  (824 168)  (824 168)  routing T_16_10.sp4_h_l_46 <X> T_16_10.sp4_h_r_7
 (10 8)  (826 168)  (826 168)  routing T_16_10.sp4_h_l_46 <X> T_16_10.sp4_h_r_7
 (14 8)  (830 168)  (830 168)  routing T_16_10.bnl_op_0 <X> T_16_10.lc_trk_g2_0
 (21 8)  (837 168)  (837 168)  routing T_16_10.sp4_h_r_35 <X> T_16_10.lc_trk_g2_3
 (22 8)  (838 168)  (838 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (839 168)  (839 168)  routing T_16_10.sp4_h_r_35 <X> T_16_10.lc_trk_g2_3
 (24 8)  (840 168)  (840 168)  routing T_16_10.sp4_h_r_35 <X> T_16_10.lc_trk_g2_3
 (25 8)  (841 168)  (841 168)  routing T_16_10.wire_logic_cluster/lc_2/out <X> T_16_10.lc_trk_g2_2
 (32 8)  (848 168)  (848 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 168)  (849 168)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 168)  (852 168)  LC_4 Logic Functioning bit
 (38 8)  (854 168)  (854 168)  LC_4 Logic Functioning bit
 (39 8)  (855 168)  (855 168)  LC_4 Logic Functioning bit
 (50 8)  (866 168)  (866 168)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (830 169)  (830 169)  routing T_16_10.bnl_op_0 <X> T_16_10.lc_trk_g2_0
 (17 9)  (833 169)  (833 169)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (838 169)  (838 169)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (844 169)  (844 169)  routing T_16_10.lc_trk_g2_0 <X> T_16_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 169)  (845 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 169)  (847 169)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 169)  (853 169)  LC_4 Logic Functioning bit
 (38 9)  (854 169)  (854 169)  LC_4 Logic Functioning bit
 (39 9)  (855 169)  (855 169)  LC_4 Logic Functioning bit
 (14 10)  (830 170)  (830 170)  routing T_16_10.sp4_h_r_44 <X> T_16_10.lc_trk_g2_4
 (14 11)  (830 171)  (830 171)  routing T_16_10.sp4_h_r_44 <X> T_16_10.lc_trk_g2_4
 (15 11)  (831 171)  (831 171)  routing T_16_10.sp4_h_r_44 <X> T_16_10.lc_trk_g2_4
 (16 11)  (832 171)  (832 171)  routing T_16_10.sp4_h_r_44 <X> T_16_10.lc_trk_g2_4
 (17 11)  (833 171)  (833 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (14 12)  (830 172)  (830 172)  routing T_16_10.bnl_op_0 <X> T_16_10.lc_trk_g3_0
 (17 12)  (833 172)  (833 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (837 172)  (837 172)  routing T_16_10.sp4_h_r_35 <X> T_16_10.lc_trk_g3_3
 (22 12)  (838 172)  (838 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 172)  (839 172)  routing T_16_10.sp4_h_r_35 <X> T_16_10.lc_trk_g3_3
 (24 12)  (840 172)  (840 172)  routing T_16_10.sp4_h_r_35 <X> T_16_10.lc_trk_g3_3
 (11 13)  (827 173)  (827 173)  routing T_16_10.sp4_h_l_46 <X> T_16_10.sp4_h_r_11
 (14 13)  (830 173)  (830 173)  routing T_16_10.bnl_op_0 <X> T_16_10.lc_trk_g3_0
 (17 13)  (833 173)  (833 173)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (27 14)  (843 174)  (843 174)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 174)  (844 174)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 174)  (845 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 174)  (848 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 174)  (849 174)  routing T_16_10.lc_trk_g2_0 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 174)  (852 174)  LC_7 Logic Functioning bit
 (37 14)  (853 174)  (853 174)  LC_7 Logic Functioning bit
 (38 14)  (854 174)  (854 174)  LC_7 Logic Functioning bit
 (39 14)  (855 174)  (855 174)  LC_7 Logic Functioning bit
 (41 14)  (857 174)  (857 174)  LC_7 Logic Functioning bit
 (43 14)  (859 174)  (859 174)  LC_7 Logic Functioning bit
 (12 15)  (828 175)  (828 175)  routing T_16_10.sp4_h_l_46 <X> T_16_10.sp4_v_t_46
 (30 15)  (846 175)  (846 175)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 175)  (852 175)  LC_7 Logic Functioning bit
 (37 15)  (853 175)  (853 175)  LC_7 Logic Functioning bit
 (38 15)  (854 175)  (854 175)  LC_7 Logic Functioning bit
 (39 15)  (855 175)  (855 175)  LC_7 Logic Functioning bit
 (41 15)  (857 175)  (857 175)  LC_7 Logic Functioning bit
 (43 15)  (859 175)  (859 175)  LC_7 Logic Functioning bit


LogicTile_17_10

 (5 0)  (879 160)  (879 160)  routing T_17_10.sp4_h_l_44 <X> T_17_10.sp4_h_r_0
 (14 0)  (888 160)  (888 160)  routing T_17_10.wire_logic_cluster/lc_0/out <X> T_17_10.lc_trk_g0_0
 (27 0)  (901 160)  (901 160)  routing T_17_10.lc_trk_g3_0 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 160)  (902 160)  routing T_17_10.lc_trk_g3_0 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 160)  (903 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 160)  (906 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 160)  (907 160)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 160)  (910 160)  LC_0 Logic Functioning bit
 (38 0)  (912 160)  (912 160)  LC_0 Logic Functioning bit
 (41 0)  (915 160)  (915 160)  LC_0 Logic Functioning bit
 (43 0)  (917 160)  (917 160)  LC_0 Logic Functioning bit
 (4 1)  (878 161)  (878 161)  routing T_17_10.sp4_h_l_44 <X> T_17_10.sp4_h_r_0
 (17 1)  (891 161)  (891 161)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (903 161)  (903 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 161)  (905 161)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 161)  (910 161)  LC_0 Logic Functioning bit
 (38 1)  (912 161)  (912 161)  LC_0 Logic Functioning bit
 (40 1)  (914 161)  (914 161)  LC_0 Logic Functioning bit
 (42 1)  (916 161)  (916 161)  LC_0 Logic Functioning bit
 (15 5)  (889 165)  (889 165)  routing T_17_10.bot_op_0 <X> T_17_10.lc_trk_g1_0
 (17 5)  (891 165)  (891 165)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (13 8)  (887 168)  (887 168)  routing T_17_10.sp4_v_t_45 <X> T_17_10.sp4_v_b_8
 (17 8)  (891 168)  (891 168)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (892 168)  (892 168)  routing T_17_10.bnl_op_1 <X> T_17_10.lc_trk_g2_1
 (21 8)  (895 168)  (895 168)  routing T_17_10.sp12_v_t_0 <X> T_17_10.lc_trk_g2_3
 (22 8)  (896 168)  (896 168)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (898 168)  (898 168)  routing T_17_10.sp12_v_t_0 <X> T_17_10.lc_trk_g2_3
 (18 9)  (892 169)  (892 169)  routing T_17_10.bnl_op_1 <X> T_17_10.lc_trk_g2_1
 (21 9)  (895 169)  (895 169)  routing T_17_10.sp12_v_t_0 <X> T_17_10.lc_trk_g2_3
 (5 10)  (879 170)  (879 170)  routing T_17_10.sp4_v_t_37 <X> T_17_10.sp4_h_l_43
 (11 10)  (885 170)  (885 170)  routing T_17_10.sp4_h_r_2 <X> T_17_10.sp4_v_t_45
 (13 10)  (887 170)  (887 170)  routing T_17_10.sp4_h_r_2 <X> T_17_10.sp4_v_t_45
 (27 10)  (901 170)  (901 170)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 170)  (902 170)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 170)  (903 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 170)  (904 170)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 170)  (905 170)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 170)  (906 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 170)  (907 170)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 170)  (910 170)  LC_5 Logic Functioning bit
 (38 10)  (912 170)  (912 170)  LC_5 Logic Functioning bit
 (4 11)  (878 171)  (878 171)  routing T_17_10.sp4_v_t_37 <X> T_17_10.sp4_h_l_43
 (6 11)  (880 171)  (880 171)  routing T_17_10.sp4_v_t_37 <X> T_17_10.sp4_h_l_43
 (12 11)  (886 171)  (886 171)  routing T_17_10.sp4_h_r_2 <X> T_17_10.sp4_v_t_45
 (15 11)  (889 171)  (889 171)  routing T_17_10.tnr_op_4 <X> T_17_10.lc_trk_g2_4
 (17 11)  (891 171)  (891 171)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 11)  (900 171)  (900 171)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 171)  (902 171)  routing T_17_10.lc_trk_g2_3 <X> T_17_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 171)  (903 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 171)  (910 171)  LC_5 Logic Functioning bit
 (37 11)  (911 171)  (911 171)  LC_5 Logic Functioning bit
 (38 11)  (912 171)  (912 171)  LC_5 Logic Functioning bit
 (39 11)  (913 171)  (913 171)  LC_5 Logic Functioning bit
 (41 11)  (915 171)  (915 171)  LC_5 Logic Functioning bit
 (43 11)  (917 171)  (917 171)  LC_5 Logic Functioning bit
 (14 12)  (888 172)  (888 172)  routing T_17_10.sp4_v_t_21 <X> T_17_10.lc_trk_g3_0
 (28 12)  (902 172)  (902 172)  routing T_17_10.lc_trk_g2_1 <X> T_17_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 172)  (903 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 172)  (906 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 172)  (908 172)  routing T_17_10.lc_trk_g1_0 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 172)  (910 172)  LC_6 Logic Functioning bit
 (38 12)  (912 172)  (912 172)  LC_6 Logic Functioning bit
 (39 12)  (913 172)  (913 172)  LC_6 Logic Functioning bit
 (43 12)  (917 172)  (917 172)  LC_6 Logic Functioning bit
 (48 12)  (922 172)  (922 172)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (924 172)  (924 172)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (925 172)  (925 172)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (888 173)  (888 173)  routing T_17_10.sp4_v_t_21 <X> T_17_10.lc_trk_g3_0
 (16 13)  (890 173)  (890 173)  routing T_17_10.sp4_v_t_21 <X> T_17_10.lc_trk_g3_0
 (17 13)  (891 173)  (891 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (36 13)  (910 173)  (910 173)  LC_6 Logic Functioning bit
 (38 13)  (912 173)  (912 173)  LC_6 Logic Functioning bit
 (39 13)  (913 173)  (913 173)  LC_6 Logic Functioning bit
 (43 13)  (917 173)  (917 173)  LC_6 Logic Functioning bit
 (8 14)  (882 174)  (882 174)  routing T_17_10.sp4_v_t_47 <X> T_17_10.sp4_h_l_47
 (9 14)  (883 174)  (883 174)  routing T_17_10.sp4_v_t_47 <X> T_17_10.sp4_h_l_47
 (17 14)  (891 174)  (891 174)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 174)  (892 174)  routing T_17_10.wire_logic_cluster/lc_5/out <X> T_17_10.lc_trk_g3_5
 (5 15)  (879 175)  (879 175)  routing T_17_10.sp4_h_l_44 <X> T_17_10.sp4_v_t_44


LogicTile_18_10

 (14 0)  (942 160)  (942 160)  routing T_18_10.lft_op_0 <X> T_18_10.lc_trk_g0_0
 (28 0)  (956 160)  (956 160)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 160)  (957 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 160)  (958 160)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 160)  (959 160)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 160)  (960 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 160)  (961 160)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 160)  (962 160)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 160)  (964 160)  LC_0 Logic Functioning bit
 (37 0)  (965 160)  (965 160)  LC_0 Logic Functioning bit
 (38 0)  (966 160)  (966 160)  LC_0 Logic Functioning bit
 (39 0)  (967 160)  (967 160)  LC_0 Logic Functioning bit
 (41 0)  (969 160)  (969 160)  LC_0 Logic Functioning bit
 (43 0)  (971 160)  (971 160)  LC_0 Logic Functioning bit
 (45 0)  (973 160)  (973 160)  LC_0 Logic Functioning bit
 (15 1)  (943 161)  (943 161)  routing T_18_10.lft_op_0 <X> T_18_10.lc_trk_g0_0
 (17 1)  (945 161)  (945 161)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (957 161)  (957 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 161)  (959 161)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 161)  (964 161)  LC_0 Logic Functioning bit
 (38 1)  (966 161)  (966 161)  LC_0 Logic Functioning bit
 (44 1)  (972 161)  (972 161)  LC_0 Logic Functioning bit
 (45 1)  (973 161)  (973 161)  LC_0 Logic Functioning bit
 (48 1)  (976 161)  (976 161)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (3 2)  (931 162)  (931 162)  routing T_18_10.sp12_v_t_23 <X> T_18_10.sp12_h_l_23
 (4 2)  (932 162)  (932 162)  routing T_18_10.sp4_v_b_4 <X> T_18_10.sp4_v_t_37
 (6 2)  (934 162)  (934 162)  routing T_18_10.sp4_v_b_4 <X> T_18_10.sp4_v_t_37
 (0 3)  (928 163)  (928 163)  routing T_18_10.lc_trk_g1_1 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 3)  (930 163)  (930 163)  routing T_18_10.lc_trk_g1_1 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (15 4)  (943 164)  (943 164)  routing T_18_10.sp12_h_r_1 <X> T_18_10.lc_trk_g1_1
 (17 4)  (945 164)  (945 164)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (946 164)  (946 164)  routing T_18_10.sp12_h_r_1 <X> T_18_10.lc_trk_g1_1
 (10 5)  (938 165)  (938 165)  routing T_18_10.sp4_h_r_11 <X> T_18_10.sp4_v_b_4
 (18 5)  (946 165)  (946 165)  routing T_18_10.sp12_h_r_1 <X> T_18_10.lc_trk_g1_1
 (11 6)  (939 166)  (939 166)  routing T_18_10.sp4_v_b_9 <X> T_18_10.sp4_v_t_40
 (13 6)  (941 166)  (941 166)  routing T_18_10.sp4_v_b_9 <X> T_18_10.sp4_v_t_40
 (16 10)  (944 170)  (944 170)  routing T_18_10.sp4_v_b_37 <X> T_18_10.lc_trk_g2_5
 (17 10)  (945 170)  (945 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (946 170)  (946 170)  routing T_18_10.sp4_v_b_37 <X> T_18_10.lc_trk_g2_5
 (18 11)  (946 171)  (946 171)  routing T_18_10.sp4_v_b_37 <X> T_18_10.lc_trk_g2_5
 (0 14)  (928 174)  (928 174)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 174)  (929 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 174)  (943 174)  routing T_18_10.sp4_h_r_45 <X> T_18_10.lc_trk_g3_5
 (16 14)  (944 174)  (944 174)  routing T_18_10.sp4_h_r_45 <X> T_18_10.lc_trk_g3_5
 (17 14)  (945 174)  (945 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (946 174)  (946 174)  routing T_18_10.sp4_h_r_45 <X> T_18_10.lc_trk_g3_5
 (0 15)  (928 175)  (928 175)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 175)  (929 175)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (18 15)  (946 175)  (946 175)  routing T_18_10.sp4_h_r_45 <X> T_18_10.lc_trk_g3_5
 (22 15)  (950 175)  (950 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 175)  (953 175)  routing T_18_10.sp4_r_v_b_46 <X> T_18_10.lc_trk_g3_6


LogicTile_19_10

 (9 1)  (991 161)  (991 161)  routing T_19_10.sp4_v_t_36 <X> T_19_10.sp4_v_b_1
 (8 5)  (990 165)  (990 165)  routing T_19_10.sp4_v_t_36 <X> T_19_10.sp4_v_b_4
 (10 5)  (992 165)  (992 165)  routing T_19_10.sp4_v_t_36 <X> T_19_10.sp4_v_b_4
 (3 7)  (985 167)  (985 167)  routing T_19_10.sp12_h_l_23 <X> T_19_10.sp12_v_t_23
 (8 8)  (990 168)  (990 168)  routing T_19_10.sp4_h_l_46 <X> T_19_10.sp4_h_r_7
 (10 8)  (992 168)  (992 168)  routing T_19_10.sp4_h_l_46 <X> T_19_10.sp4_h_r_7
 (13 8)  (995 168)  (995 168)  routing T_19_10.sp4_v_t_45 <X> T_19_10.sp4_v_b_8
 (12 10)  (994 170)  (994 170)  routing T_19_10.sp4_v_t_45 <X> T_19_10.sp4_h_l_45
 (26 10)  (1008 170)  (1008 170)  routing T_19_10.lc_trk_g3_4 <X> T_19_10.wire_logic_cluster/lc_5/in_0
 (31 10)  (1013 170)  (1013 170)  routing T_19_10.lc_trk_g2_4 <X> T_19_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 170)  (1014 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 170)  (1015 170)  routing T_19_10.lc_trk_g2_4 <X> T_19_10.wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 170)  (1019 170)  LC_5 Logic Functioning bit
 (39 10)  (1021 170)  (1021 170)  LC_5 Logic Functioning bit
 (46 10)  (1028 170)  (1028 170)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (11 11)  (993 171)  (993 171)  routing T_19_10.sp4_v_t_45 <X> T_19_10.sp4_h_l_45
 (17 11)  (999 171)  (999 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (1009 171)  (1009 171)  routing T_19_10.lc_trk_g3_4 <X> T_19_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 171)  (1010 171)  routing T_19_10.lc_trk_g3_4 <X> T_19_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 171)  (1011 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (1018 171)  (1018 171)  LC_5 Logic Functioning bit
 (38 11)  (1020 171)  (1020 171)  LC_5 Logic Functioning bit
 (14 15)  (996 175)  (996 175)  routing T_19_10.tnl_op_4 <X> T_19_10.lc_trk_g3_4
 (15 15)  (997 175)  (997 175)  routing T_19_10.tnl_op_4 <X> T_19_10.lc_trk_g3_4
 (17 15)  (999 175)  (999 175)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_20_10

 (21 0)  (1057 160)  (1057 160)  routing T_20_10.wire_logic_cluster/lc_3/out <X> T_20_10.lc_trk_g0_3
 (22 0)  (1058 160)  (1058 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (2 2)  (1038 162)  (1038 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (28 2)  (1064 162)  (1064 162)  routing T_20_10.lc_trk_g2_4 <X> T_20_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 162)  (1065 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 162)  (1066 162)  routing T_20_10.lc_trk_g2_4 <X> T_20_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 162)  (1068 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 162)  (1069 162)  routing T_20_10.lc_trk_g3_1 <X> T_20_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 162)  (1070 162)  routing T_20_10.lc_trk_g3_1 <X> T_20_10.wire_logic_cluster/lc_1/in_3
 (41 2)  (1077 162)  (1077 162)  LC_1 Logic Functioning bit
 (43 2)  (1079 162)  (1079 162)  LC_1 Logic Functioning bit
 (0 3)  (1036 163)  (1036 163)  routing T_20_10.lc_trk_g1_1 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 163)  (1038 163)  routing T_20_10.lc_trk_g1_1 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (41 3)  (1077 163)  (1077 163)  LC_1 Logic Functioning bit
 (43 3)  (1079 163)  (1079 163)  LC_1 Logic Functioning bit
 (51 3)  (1087 163)  (1087 163)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (1051 164)  (1051 164)  routing T_20_10.sp4_v_b_17 <X> T_20_10.lc_trk_g1_1
 (16 4)  (1052 164)  (1052 164)  routing T_20_10.sp4_v_b_17 <X> T_20_10.lc_trk_g1_1
 (17 4)  (1053 164)  (1053 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (1057 164)  (1057 164)  routing T_20_10.sp4_h_r_11 <X> T_20_10.lc_trk_g1_3
 (22 4)  (1058 164)  (1058 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1059 164)  (1059 164)  routing T_20_10.sp4_h_r_11 <X> T_20_10.lc_trk_g1_3
 (24 4)  (1060 164)  (1060 164)  routing T_20_10.sp4_h_r_11 <X> T_20_10.lc_trk_g1_3
 (25 4)  (1061 164)  (1061 164)  routing T_20_10.sp4_h_l_7 <X> T_20_10.lc_trk_g1_2
 (32 4)  (1068 164)  (1068 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 164)  (1070 164)  routing T_20_10.lc_trk_g1_2 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 164)  (1073 164)  LC_2 Logic Functioning bit
 (39 4)  (1075 164)  (1075 164)  LC_2 Logic Functioning bit
 (41 4)  (1077 164)  (1077 164)  LC_2 Logic Functioning bit
 (43 4)  (1079 164)  (1079 164)  LC_2 Logic Functioning bit
 (22 5)  (1058 165)  (1058 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1059 165)  (1059 165)  routing T_20_10.sp4_h_l_7 <X> T_20_10.lc_trk_g1_2
 (24 5)  (1060 165)  (1060 165)  routing T_20_10.sp4_h_l_7 <X> T_20_10.lc_trk_g1_2
 (25 5)  (1061 165)  (1061 165)  routing T_20_10.sp4_h_l_7 <X> T_20_10.lc_trk_g1_2
 (26 5)  (1062 165)  (1062 165)  routing T_20_10.lc_trk_g1_3 <X> T_20_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 165)  (1063 165)  routing T_20_10.lc_trk_g1_3 <X> T_20_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 165)  (1065 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 165)  (1067 165)  routing T_20_10.lc_trk_g1_2 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 165)  (1072 165)  LC_2 Logic Functioning bit
 (38 5)  (1074 165)  (1074 165)  LC_2 Logic Functioning bit
 (40 5)  (1076 165)  (1076 165)  LC_2 Logic Functioning bit
 (42 5)  (1078 165)  (1078 165)  LC_2 Logic Functioning bit
 (28 6)  (1064 166)  (1064 166)  routing T_20_10.lc_trk_g2_2 <X> T_20_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 166)  (1065 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 166)  (1067 166)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 166)  (1068 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 166)  (1069 166)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 166)  (1070 166)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_3/in_3
 (43 6)  (1079 166)  (1079 166)  LC_3 Logic Functioning bit
 (45 6)  (1081 166)  (1081 166)  LC_3 Logic Functioning bit
 (47 6)  (1083 166)  (1083 166)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1086 166)  (1086 166)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (1062 167)  (1062 167)  routing T_20_10.lc_trk_g0_3 <X> T_20_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 167)  (1065 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 167)  (1066 167)  routing T_20_10.lc_trk_g2_2 <X> T_20_10.wire_logic_cluster/lc_3/in_1
 (37 7)  (1073 167)  (1073 167)  LC_3 Logic Functioning bit
 (39 7)  (1075 167)  (1075 167)  LC_3 Logic Functioning bit
 (40 7)  (1076 167)  (1076 167)  LC_3 Logic Functioning bit
 (42 7)  (1078 167)  (1078 167)  LC_3 Logic Functioning bit
 (43 7)  (1079 167)  (1079 167)  LC_3 Logic Functioning bit
 (5 8)  (1041 168)  (1041 168)  routing T_20_10.sp4_h_l_38 <X> T_20_10.sp4_h_r_6
 (25 8)  (1061 168)  (1061 168)  routing T_20_10.rgt_op_2 <X> T_20_10.lc_trk_g2_2
 (4 9)  (1040 169)  (1040 169)  routing T_20_10.sp4_h_l_38 <X> T_20_10.sp4_h_r_6
 (22 9)  (1058 169)  (1058 169)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1060 169)  (1060 169)  routing T_20_10.rgt_op_2 <X> T_20_10.lc_trk_g2_2
 (14 10)  (1050 170)  (1050 170)  routing T_20_10.sp4_h_r_44 <X> T_20_10.lc_trk_g2_4
 (14 11)  (1050 171)  (1050 171)  routing T_20_10.sp4_h_r_44 <X> T_20_10.lc_trk_g2_4
 (15 11)  (1051 171)  (1051 171)  routing T_20_10.sp4_h_r_44 <X> T_20_10.lc_trk_g2_4
 (16 11)  (1052 171)  (1052 171)  routing T_20_10.sp4_h_r_44 <X> T_20_10.lc_trk_g2_4
 (17 11)  (1053 171)  (1053 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (17 12)  (1053 172)  (1053 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (11 13)  (1047 173)  (1047 173)  routing T_20_10.sp4_h_l_46 <X> T_20_10.sp4_h_r_11
 (18 13)  (1054 173)  (1054 173)  routing T_20_10.sp4_r_v_b_41 <X> T_20_10.lc_trk_g3_1
 (15 14)  (1051 174)  (1051 174)  routing T_20_10.sp4_h_l_24 <X> T_20_10.lc_trk_g3_5
 (16 14)  (1052 174)  (1052 174)  routing T_20_10.sp4_h_l_24 <X> T_20_10.lc_trk_g3_5
 (17 14)  (1053 174)  (1053 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1054 174)  (1054 174)  routing T_20_10.sp4_h_l_24 <X> T_20_10.lc_trk_g3_5


LogicTile_21_10

 (22 0)  (1112 160)  (1112 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1113 160)  (1113 160)  routing T_21_10.sp4_h_r_3 <X> T_21_10.lc_trk_g0_3
 (24 0)  (1114 160)  (1114 160)  routing T_21_10.sp4_h_r_3 <X> T_21_10.lc_trk_g0_3
 (14 1)  (1104 161)  (1104 161)  routing T_21_10.top_op_0 <X> T_21_10.lc_trk_g0_0
 (15 1)  (1105 161)  (1105 161)  routing T_21_10.top_op_0 <X> T_21_10.lc_trk_g0_0
 (17 1)  (1107 161)  (1107 161)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (1111 161)  (1111 161)  routing T_21_10.sp4_h_r_3 <X> T_21_10.lc_trk_g0_3
 (22 2)  (1112 162)  (1112 162)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (1113 162)  (1113 162)  routing T_21_10.sp12_h_r_23 <X> T_21_10.lc_trk_g0_7
 (25 2)  (1115 162)  (1115 162)  routing T_21_10.sp4_h_l_11 <X> T_21_10.lc_trk_g0_6
 (21 3)  (1111 163)  (1111 163)  routing T_21_10.sp12_h_r_23 <X> T_21_10.lc_trk_g0_7
 (22 3)  (1112 163)  (1112 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1113 163)  (1113 163)  routing T_21_10.sp4_h_l_11 <X> T_21_10.lc_trk_g0_6
 (24 3)  (1114 163)  (1114 163)  routing T_21_10.sp4_h_l_11 <X> T_21_10.lc_trk_g0_6
 (25 3)  (1115 163)  (1115 163)  routing T_21_10.sp4_h_l_11 <X> T_21_10.lc_trk_g0_6
 (5 4)  (1095 164)  (1095 164)  routing T_21_10.sp4_h_l_37 <X> T_21_10.sp4_h_r_3
 (26 4)  (1116 164)  (1116 164)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_2/in_0
 (29 4)  (1119 164)  (1119 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 164)  (1120 164)  routing T_21_10.lc_trk_g0_7 <X> T_21_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 164)  (1122 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 164)  (1125 164)  routing T_21_10.lc_trk_g0_6 <X> T_21_10.input_2_2
 (36 4)  (1126 164)  (1126 164)  LC_2 Logic Functioning bit
 (37 4)  (1127 164)  (1127 164)  LC_2 Logic Functioning bit
 (38 4)  (1128 164)  (1128 164)  LC_2 Logic Functioning bit
 (40 4)  (1130 164)  (1130 164)  LC_2 Logic Functioning bit
 (41 4)  (1131 164)  (1131 164)  LC_2 Logic Functioning bit
 (42 4)  (1132 164)  (1132 164)  LC_2 Logic Functioning bit
 (43 4)  (1133 164)  (1133 164)  LC_2 Logic Functioning bit
 (4 5)  (1094 165)  (1094 165)  routing T_21_10.sp4_h_l_37 <X> T_21_10.sp4_h_r_3
 (26 5)  (1116 165)  (1116 165)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 165)  (1117 165)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 165)  (1118 165)  routing T_21_10.lc_trk_g3_7 <X> T_21_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 165)  (1119 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 165)  (1120 165)  routing T_21_10.lc_trk_g0_7 <X> T_21_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 165)  (1121 165)  routing T_21_10.lc_trk_g0_3 <X> T_21_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 165)  (1122 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (1125 165)  (1125 165)  routing T_21_10.lc_trk_g0_6 <X> T_21_10.input_2_2
 (36 5)  (1126 165)  (1126 165)  LC_2 Logic Functioning bit
 (37 5)  (1127 165)  (1127 165)  LC_2 Logic Functioning bit
 (39 5)  (1129 165)  (1129 165)  LC_2 Logic Functioning bit
 (42 5)  (1132 165)  (1132 165)  LC_2 Logic Functioning bit
 (43 5)  (1133 165)  (1133 165)  LC_2 Logic Functioning bit
 (15 10)  (1105 170)  (1105 170)  routing T_21_10.sp4_v_t_32 <X> T_21_10.lc_trk_g2_5
 (16 10)  (1106 170)  (1106 170)  routing T_21_10.sp4_v_t_32 <X> T_21_10.lc_trk_g2_5
 (17 10)  (1107 170)  (1107 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (1115 170)  (1115 170)  routing T_21_10.wire_logic_cluster/lc_6/out <X> T_21_10.lc_trk_g2_6
 (22 11)  (1112 171)  (1112 171)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (1116 172)  (1116 172)  routing T_21_10.lc_trk_g2_6 <X> T_21_10.wire_logic_cluster/lc_6/in_0
 (28 12)  (1118 172)  (1118 172)  routing T_21_10.lc_trk_g2_5 <X> T_21_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 172)  (1119 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 172)  (1120 172)  routing T_21_10.lc_trk_g2_5 <X> T_21_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 172)  (1122 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 172)  (1123 172)  routing T_21_10.lc_trk_g3_2 <X> T_21_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 172)  (1124 172)  routing T_21_10.lc_trk_g3_2 <X> T_21_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 172)  (1126 172)  LC_6 Logic Functioning bit
 (38 12)  (1128 172)  (1128 172)  LC_6 Logic Functioning bit
 (41 12)  (1131 172)  (1131 172)  LC_6 Logic Functioning bit
 (43 12)  (1133 172)  (1133 172)  LC_6 Logic Functioning bit
 (22 13)  (1112 173)  (1112 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1113 173)  (1113 173)  routing T_21_10.sp4_v_b_42 <X> T_21_10.lc_trk_g3_2
 (24 13)  (1114 173)  (1114 173)  routing T_21_10.sp4_v_b_42 <X> T_21_10.lc_trk_g3_2
 (26 13)  (1116 173)  (1116 173)  routing T_21_10.lc_trk_g2_6 <X> T_21_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 173)  (1118 173)  routing T_21_10.lc_trk_g2_6 <X> T_21_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 173)  (1119 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 173)  (1121 173)  routing T_21_10.lc_trk_g3_2 <X> T_21_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 173)  (1126 173)  LC_6 Logic Functioning bit
 (38 13)  (1128 173)  (1128 173)  LC_6 Logic Functioning bit
 (40 13)  (1130 173)  (1130 173)  LC_6 Logic Functioning bit
 (42 13)  (1132 173)  (1132 173)  LC_6 Logic Functioning bit
 (22 14)  (1112 174)  (1112 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1113 174)  (1113 174)  routing T_21_10.sp4_h_r_31 <X> T_21_10.lc_trk_g3_7
 (24 14)  (1114 174)  (1114 174)  routing T_21_10.sp4_h_r_31 <X> T_21_10.lc_trk_g3_7
 (25 14)  (1115 174)  (1115 174)  routing T_21_10.rgt_op_6 <X> T_21_10.lc_trk_g3_6
 (26 14)  (1116 174)  (1116 174)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_7/in_0
 (29 14)  (1119 174)  (1119 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (1126 174)  (1126 174)  LC_7 Logic Functioning bit
 (38 14)  (1128 174)  (1128 174)  LC_7 Logic Functioning bit
 (41 14)  (1131 174)  (1131 174)  LC_7 Logic Functioning bit
 (43 14)  (1133 174)  (1133 174)  LC_7 Logic Functioning bit
 (47 14)  (1137 174)  (1137 174)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (1140 174)  (1140 174)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (1096 175)  (1096 175)  routing T_21_10.sp4_h_r_9 <X> T_21_10.sp4_h_l_44
 (21 15)  (1111 175)  (1111 175)  routing T_21_10.sp4_h_r_31 <X> T_21_10.lc_trk_g3_7
 (22 15)  (1112 175)  (1112 175)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1114 175)  (1114 175)  routing T_21_10.rgt_op_6 <X> T_21_10.lc_trk_g3_6
 (26 15)  (1116 175)  (1116 175)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 175)  (1117 175)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 175)  (1118 175)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 175)  (1119 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (1126 175)  (1126 175)  LC_7 Logic Functioning bit
 (39 15)  (1129 175)  (1129 175)  LC_7 Logic Functioning bit
 (40 15)  (1130 175)  (1130 175)  LC_7 Logic Functioning bit
 (43 15)  (1133 175)  (1133 175)  LC_7 Logic Functioning bit
 (47 15)  (1137 175)  (1137 175)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (48 15)  (1138 175)  (1138 175)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (1143 175)  (1143 175)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_22_10

 (0 2)  (1144 162)  (1144 162)  routing T_22_10.glb_netwk_6 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 162)  (1145 162)  routing T_22_10.glb_netwk_6 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 162)  (1146 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 4)  (1155 164)  (1155 164)  routing T_22_10.sp4_v_t_44 <X> T_22_10.sp4_v_b_5
 (13 4)  (1157 164)  (1157 164)  routing T_22_10.sp4_v_t_44 <X> T_22_10.sp4_v_b_5
 (16 6)  (1160 166)  (1160 166)  routing T_22_10.sp4_v_b_5 <X> T_22_10.lc_trk_g1_5
 (17 6)  (1161 166)  (1161 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1162 166)  (1162 166)  routing T_22_10.sp4_v_b_5 <X> T_22_10.lc_trk_g1_5
 (19 9)  (1163 169)  (1163 169)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (32 12)  (1176 172)  (1176 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 172)  (1177 172)  routing T_22_10.lc_trk_g3_0 <X> T_22_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 172)  (1178 172)  routing T_22_10.lc_trk_g3_0 <X> T_22_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 172)  (1180 172)  LC_6 Logic Functioning bit
 (37 12)  (1181 172)  (1181 172)  LC_6 Logic Functioning bit
 (38 12)  (1182 172)  (1182 172)  LC_6 Logic Functioning bit
 (39 12)  (1183 172)  (1183 172)  LC_6 Logic Functioning bit
 (45 12)  (1189 172)  (1189 172)  LC_6 Logic Functioning bit
 (14 13)  (1158 173)  (1158 173)  routing T_22_10.sp4_r_v_b_40 <X> T_22_10.lc_trk_g3_0
 (17 13)  (1161 173)  (1161 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (36 13)  (1180 173)  (1180 173)  LC_6 Logic Functioning bit
 (37 13)  (1181 173)  (1181 173)  LC_6 Logic Functioning bit
 (38 13)  (1182 173)  (1182 173)  LC_6 Logic Functioning bit
 (39 13)  (1183 173)  (1183 173)  LC_6 Logic Functioning bit
 (45 13)  (1189 173)  (1189 173)  LC_6 Logic Functioning bit
 (1 14)  (1145 174)  (1145 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1144 175)  (1144 175)  routing T_22_10.lc_trk_g1_5 <X> T_22_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 175)  (1145 175)  routing T_22_10.lc_trk_g1_5 <X> T_22_10.wire_logic_cluster/lc_7/s_r


LogicTile_24_10

 (10 7)  (1262 167)  (1262 167)  routing T_24_10.sp4_h_l_46 <X> T_24_10.sp4_v_t_41
 (5 11)  (1257 171)  (1257 171)  routing T_24_10.sp4_h_l_43 <X> T_24_10.sp4_v_t_43


RAM_Tile_25_10

 (0 0)  (1306 160)  (1306 160)  Negative Clock bit

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (12 0)  (1318 160)  (1318 160)  routing T_25_10.sp4_v_t_39 <X> T_25_10.sp4_h_r_2
 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 162)  (1309 162)  routing T_25_10.sp12_v_t_23 <X> T_25_10.sp12_h_l_23
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (1327 162)  (1327 162)  routing T_25_10.sp4_v_t_2 <X> T_25_10.lc_trk_g0_7
 (22 2)  (1328 162)  (1328 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (1329 162)  (1329 162)  routing T_25_10.sp4_v_t_2 <X> T_25_10.lc_trk_g0_7
 (14 3)  (1320 163)  (1320 163)  routing T_25_10.sp4_r_v_b_28 <X> T_25_10.lc_trk_g0_4
 (17 3)  (1323 163)  (1323 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (1327 163)  (1327 163)  routing T_25_10.sp4_v_t_2 <X> T_25_10.lc_trk_g0_7
 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (29 4)  (1335 164)  (1335 164)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_5
 (30 4)  (1336 164)  (1336 164)  routing T_25_10.lc_trk_g0_7 <X> T_25_10.wire_bram/ram/WDATA_5
 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (22 5)  (1328 165)  (1328 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1329 165)  (1329 165)  routing T_25_10.sp4_h_r_2 <X> T_25_10.lc_trk_g1_2
 (24 5)  (1330 165)  (1330 165)  routing T_25_10.sp4_h_r_2 <X> T_25_10.lc_trk_g1_2
 (25 5)  (1331 165)  (1331 165)  routing T_25_10.sp4_h_r_2 <X> T_25_10.lc_trk_g1_2
 (30 5)  (1336 165)  (1336 165)  routing T_25_10.lc_trk_g0_7 <X> T_25_10.wire_bram/ram/WDATA_5
 (39 5)  (1345 165)  (1345 165)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (27 12)  (1333 172)  (1333 172)  routing T_25_10.lc_trk_g1_2 <X> T_25_10.wire_bram/ram/WDATA_1
 (29 12)  (1335 172)  (1335 172)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_2 wire_bram/ram/WDATA_1
 (39 12)  (1345 172)  (1345 172)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (30 13)  (1336 173)  (1336 173)  routing T_25_10.lc_trk_g1_2 <X> T_25_10.wire_bram/ram/WDATA_1
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (5 14)  (1311 174)  (1311 174)  routing T_25_10.sp4_v_b_9 <X> T_25_10.sp4_h_l_44
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g0_4 <X> T_25_10.wire_bram/ram/WE


LogicTile_26_10

 (19 2)  (1367 162)  (1367 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (13 8)  (1361 168)  (1361 168)  routing T_26_10.sp4_v_t_45 <X> T_26_10.sp4_v_b_8


IO_Tile_33_10

 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (13 1)  (4 145)  (4 145)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_b_0
 (14 1)  (3 145)  (3 145)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_b_0


LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (8 2)  (188 146)  (188 146)  routing T_4_9.sp4_v_t_36 <X> T_4_9.sp4_h_l_36
 (9 2)  (189 146)  (189 146)  routing T_4_9.sp4_v_t_36 <X> T_4_9.sp4_h_l_36


LogicTile_5_9



LogicTile_6_9

 (7 15)  (295 159)  (295 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_9

 (7 15)  (349 159)  (349 159)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_9

 (7 15)  (403 159)  (403 159)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_9_9



LogicTile_10_9

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9



LogicTile_13_9

 (22 0)  (676 144)  (676 144)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 144)  (678 144)  routing T_13_9.top_op_3 <X> T_13_9.lc_trk_g0_3
 (26 0)  (680 144)  (680 144)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 144)  (681 144)  routing T_13_9.lc_trk_g1_2 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 144)  (683 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 144)  (685 144)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 144)  (686 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 144)  (687 144)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 144)  (688 144)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 144)  (691 144)  LC_0 Logic Functioning bit
 (42 0)  (696 144)  (696 144)  LC_0 Logic Functioning bit
 (45 0)  (699 144)  (699 144)  LC_0 Logic Functioning bit
 (21 1)  (675 145)  (675 145)  routing T_13_9.top_op_3 <X> T_13_9.lc_trk_g0_3
 (26 1)  (680 145)  (680 145)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 145)  (682 145)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 145)  (683 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 145)  (684 145)  routing T_13_9.lc_trk_g1_2 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 145)  (686 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 145)  (687 145)  routing T_13_9.lc_trk_g2_0 <X> T_13_9.input_2_0
 (36 1)  (690 145)  (690 145)  LC_0 Logic Functioning bit
 (37 1)  (691 145)  (691 145)  LC_0 Logic Functioning bit
 (38 1)  (692 145)  (692 145)  LC_0 Logic Functioning bit
 (42 1)  (696 145)  (696 145)  LC_0 Logic Functioning bit
 (48 1)  (702 145)  (702 145)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (654 146)  (654 146)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (2 2)  (656 146)  (656 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (668 146)  (668 146)  routing T_13_9.sp4_v_t_1 <X> T_13_9.lc_trk_g0_4
 (0 3)  (654 147)  (654 147)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (2 3)  (656 147)  (656 147)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (14 3)  (668 147)  (668 147)  routing T_13_9.sp4_v_t_1 <X> T_13_9.lc_trk_g0_4
 (16 3)  (670 147)  (670 147)  routing T_13_9.sp4_v_t_1 <X> T_13_9.lc_trk_g0_4
 (17 3)  (671 147)  (671 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 5)  (676 149)  (676 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 149)  (677 149)  routing T_13_9.sp4_v_b_18 <X> T_13_9.lc_trk_g1_2
 (24 5)  (678 149)  (678 149)  routing T_13_9.sp4_v_b_18 <X> T_13_9.lc_trk_g1_2
 (25 6)  (679 150)  (679 150)  routing T_13_9.sp4_h_r_14 <X> T_13_9.lc_trk_g1_6
 (22 7)  (676 151)  (676 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (677 151)  (677 151)  routing T_13_9.sp4_h_r_14 <X> T_13_9.lc_trk_g1_6
 (24 7)  (678 151)  (678 151)  routing T_13_9.sp4_h_r_14 <X> T_13_9.lc_trk_g1_6
 (14 8)  (668 152)  (668 152)  routing T_13_9.wire_logic_cluster/lc_0/out <X> T_13_9.lc_trk_g2_0
 (26 8)  (680 152)  (680 152)  routing T_13_9.lc_trk_g0_4 <X> T_13_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 152)  (681 152)  routing T_13_9.lc_trk_g3_2 <X> T_13_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 152)  (682 152)  routing T_13_9.lc_trk_g3_2 <X> T_13_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 152)  (683 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 152)  (685 152)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 152)  (686 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 152)  (688 152)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 152)  (691 152)  LC_4 Logic Functioning bit
 (41 8)  (695 152)  (695 152)  LC_4 Logic Functioning bit
 (42 8)  (696 152)  (696 152)  LC_4 Logic Functioning bit
 (43 8)  (697 152)  (697 152)  LC_4 Logic Functioning bit
 (17 9)  (671 153)  (671 153)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (676 153)  (676 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 153)  (677 153)  routing T_13_9.sp4_v_b_42 <X> T_13_9.lc_trk_g2_2
 (24 9)  (678 153)  (678 153)  routing T_13_9.sp4_v_b_42 <X> T_13_9.lc_trk_g2_2
 (29 9)  (683 153)  (683 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 153)  (684 153)  routing T_13_9.lc_trk_g3_2 <X> T_13_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 153)  (685 153)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 153)  (686 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (687 153)  (687 153)  routing T_13_9.lc_trk_g2_2 <X> T_13_9.input_2_4
 (35 9)  (689 153)  (689 153)  routing T_13_9.lc_trk_g2_2 <X> T_13_9.input_2_4
 (36 9)  (690 153)  (690 153)  LC_4 Logic Functioning bit
 (39 9)  (693 153)  (693 153)  LC_4 Logic Functioning bit
 (40 9)  (694 153)  (694 153)  LC_4 Logic Functioning bit
 (43 9)  (697 153)  (697 153)  LC_4 Logic Functioning bit
 (4 10)  (658 154)  (658 154)  routing T_13_9.sp4_v_b_10 <X> T_13_9.sp4_v_t_43
 (6 10)  (660 154)  (660 154)  routing T_13_9.sp4_v_b_10 <X> T_13_9.sp4_v_t_43
 (13 10)  (667 154)  (667 154)  routing T_13_9.sp4_h_r_8 <X> T_13_9.sp4_v_t_45
 (28 10)  (682 154)  (682 154)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 154)  (683 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 154)  (684 154)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 154)  (685 154)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 154)  (686 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 154)  (687 154)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 154)  (688 154)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 154)  (690 154)  LC_5 Logic Functioning bit
 (37 10)  (691 154)  (691 154)  LC_5 Logic Functioning bit
 (38 10)  (692 154)  (692 154)  LC_5 Logic Functioning bit
 (41 10)  (695 154)  (695 154)  LC_5 Logic Functioning bit
 (42 10)  (696 154)  (696 154)  LC_5 Logic Functioning bit
 (43 10)  (697 154)  (697 154)  LC_5 Logic Functioning bit
 (50 10)  (704 154)  (704 154)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (666 155)  (666 155)  routing T_13_9.sp4_h_r_8 <X> T_13_9.sp4_v_t_45
 (22 11)  (676 155)  (676 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (677 155)  (677 155)  routing T_13_9.sp4_h_r_30 <X> T_13_9.lc_trk_g2_6
 (24 11)  (678 155)  (678 155)  routing T_13_9.sp4_h_r_30 <X> T_13_9.lc_trk_g2_6
 (25 11)  (679 155)  (679 155)  routing T_13_9.sp4_h_r_30 <X> T_13_9.lc_trk_g2_6
 (26 11)  (680 155)  (680 155)  routing T_13_9.lc_trk_g0_3 <X> T_13_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 155)  (683 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 155)  (684 155)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 155)  (685 155)  routing T_13_9.lc_trk_g3_7 <X> T_13_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 155)  (690 155)  LC_5 Logic Functioning bit
 (38 11)  (692 155)  (692 155)  LC_5 Logic Functioning bit
 (40 11)  (694 155)  (694 155)  LC_5 Logic Functioning bit
 (41 11)  (695 155)  (695 155)  LC_5 Logic Functioning bit
 (42 11)  (696 155)  (696 155)  LC_5 Logic Functioning bit
 (43 11)  (697 155)  (697 155)  LC_5 Logic Functioning bit
 (48 11)  (702 155)  (702 155)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (671 156)  (671 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (672 157)  (672 157)  routing T_13_9.sp4_r_v_b_41 <X> T_13_9.lc_trk_g3_1
 (22 13)  (676 157)  (676 157)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (678 157)  (678 157)  routing T_13_9.tnr_op_2 <X> T_13_9.lc_trk_g3_2
 (14 14)  (668 158)  (668 158)  routing T_13_9.sp4_v_b_36 <X> T_13_9.lc_trk_g3_4
 (22 14)  (676 158)  (676 158)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (678 158)  (678 158)  routing T_13_9.tnr_op_7 <X> T_13_9.lc_trk_g3_7
 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (668 159)  (668 159)  routing T_13_9.sp4_v_b_36 <X> T_13_9.lc_trk_g3_4
 (16 15)  (670 159)  (670 159)  routing T_13_9.sp4_v_b_36 <X> T_13_9.lc_trk_g3_4
 (17 15)  (671 159)  (671 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_14_9

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (27 0)  (789 144)  (789 144)  routing T_15_9.lc_trk_g1_0 <X> T_15_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 144)  (791 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 144)  (794 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 144)  (795 144)  routing T_15_9.lc_trk_g3_2 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 144)  (796 144)  routing T_15_9.lc_trk_g3_2 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (41 0)  (803 144)  (803 144)  LC_0 Logic Functioning bit
 (43 0)  (805 144)  (805 144)  LC_0 Logic Functioning bit
 (45 0)  (807 144)  (807 144)  LC_0 Logic Functioning bit
 (53 0)  (815 144)  (815 144)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (788 145)  (788 145)  routing T_15_9.lc_trk_g2_2 <X> T_15_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 145)  (790 145)  routing T_15_9.lc_trk_g2_2 <X> T_15_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 145)  (791 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 145)  (793 145)  routing T_15_9.lc_trk_g3_2 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 145)  (798 145)  LC_0 Logic Functioning bit
 (37 1)  (799 145)  (799 145)  LC_0 Logic Functioning bit
 (38 1)  (800 145)  (800 145)  LC_0 Logic Functioning bit
 (39 1)  (801 145)  (801 145)  LC_0 Logic Functioning bit
 (41 1)  (803 145)  (803 145)  LC_0 Logic Functioning bit
 (43 1)  (805 145)  (805 145)  LC_0 Logic Functioning bit
 (46 1)  (808 145)  (808 145)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (809 145)  (809 145)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (810 145)  (810 145)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (813 145)  (813 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (815 145)  (815 145)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (764 146)  (764 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (762 147)  (762 147)  routing T_15_9.lc_trk_g1_1 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (2 3)  (764 147)  (764 147)  routing T_15_9.lc_trk_g1_1 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (1 4)  (763 148)  (763 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (776 148)  (776 148)  routing T_15_9.wire_logic_cluster/lc_0/out <X> T_15_9.lc_trk_g1_0
 (15 4)  (777 148)  (777 148)  routing T_15_9.sp4_h_l_4 <X> T_15_9.lc_trk_g1_1
 (16 4)  (778 148)  (778 148)  routing T_15_9.sp4_h_l_4 <X> T_15_9.lc_trk_g1_1
 (17 4)  (779 148)  (779 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (780 148)  (780 148)  routing T_15_9.sp4_h_l_4 <X> T_15_9.lc_trk_g1_1
 (21 4)  (783 148)  (783 148)  routing T_15_9.sp4_v_b_11 <X> T_15_9.lc_trk_g1_3
 (22 4)  (784 148)  (784 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (785 148)  (785 148)  routing T_15_9.sp4_v_b_11 <X> T_15_9.lc_trk_g1_3
 (0 5)  (762 149)  (762 149)  routing T_15_9.lc_trk_g1_3 <X> T_15_9.wire_logic_cluster/lc_7/cen
 (1 5)  (763 149)  (763 149)  routing T_15_9.lc_trk_g1_3 <X> T_15_9.wire_logic_cluster/lc_7/cen
 (17 5)  (779 149)  (779 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (780 149)  (780 149)  routing T_15_9.sp4_h_l_4 <X> T_15_9.lc_trk_g1_1
 (21 5)  (783 149)  (783 149)  routing T_15_9.sp4_v_b_11 <X> T_15_9.lc_trk_g1_3
 (22 9)  (784 153)  (784 153)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (786 153)  (786 153)  routing T_15_9.tnr_op_2 <X> T_15_9.lc_trk_g2_2
 (4 10)  (766 154)  (766 154)  routing T_15_9.sp4_h_r_0 <X> T_15_9.sp4_v_t_43
 (5 10)  (767 154)  (767 154)  routing T_15_9.sp4_v_t_43 <X> T_15_9.sp4_h_l_43
 (6 10)  (768 154)  (768 154)  routing T_15_9.sp4_h_r_0 <X> T_15_9.sp4_v_t_43
 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (5 11)  (767 155)  (767 155)  routing T_15_9.sp4_h_r_0 <X> T_15_9.sp4_v_t_43
 (6 11)  (768 155)  (768 155)  routing T_15_9.sp4_v_t_43 <X> T_15_9.sp4_h_l_43
 (15 11)  (777 155)  (777 155)  routing T_15_9.tnr_op_4 <X> T_15_9.lc_trk_g2_4
 (17 11)  (779 155)  (779 155)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (11 12)  (773 156)  (773 156)  routing T_15_9.sp4_v_t_45 <X> T_15_9.sp4_v_b_11
 (12 13)  (774 157)  (774 157)  routing T_15_9.sp4_v_t_45 <X> T_15_9.sp4_v_b_11
 (22 13)  (784 157)  (784 157)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (786 157)  (786 157)  routing T_15_9.tnl_op_2 <X> T_15_9.lc_trk_g3_2
 (25 13)  (787 157)  (787 157)  routing T_15_9.tnl_op_2 <X> T_15_9.lc_trk_g3_2
 (0 14)  (762 158)  (762 158)  routing T_15_9.lc_trk_g2_4 <X> T_15_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 158)  (763 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (763 159)  (763 159)  routing T_15_9.lc_trk_g2_4 <X> T_15_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (14 0)  (830 144)  (830 144)  routing T_16_9.bnr_op_0 <X> T_16_9.lc_trk_g0_0
 (14 1)  (830 145)  (830 145)  routing T_16_9.bnr_op_0 <X> T_16_9.lc_trk_g0_0
 (17 1)  (833 145)  (833 145)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (838 145)  (838 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (841 145)  (841 145)  routing T_16_9.sp4_r_v_b_33 <X> T_16_9.lc_trk_g0_2
 (0 2)  (816 146)  (816 146)  routing T_16_9.lc_trk_g2_0 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (2 2)  (818 146)  (818 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (830 146)  (830 146)  routing T_16_9.sp4_h_l_9 <X> T_16_9.lc_trk_g0_4
 (29 2)  (845 146)  (845 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 146)  (848 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 146)  (852 146)  LC_1 Logic Functioning bit
 (38 2)  (854 146)  (854 146)  LC_1 Logic Functioning bit
 (41 2)  (857 146)  (857 146)  LC_1 Logic Functioning bit
 (43 2)  (859 146)  (859 146)  LC_1 Logic Functioning bit
 (45 2)  (861 146)  (861 146)  LC_1 Logic Functioning bit
 (2 3)  (818 147)  (818 147)  routing T_16_9.lc_trk_g2_0 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (14 3)  (830 147)  (830 147)  routing T_16_9.sp4_h_l_9 <X> T_16_9.lc_trk_g0_4
 (15 3)  (831 147)  (831 147)  routing T_16_9.sp4_h_l_9 <X> T_16_9.lc_trk_g0_4
 (16 3)  (832 147)  (832 147)  routing T_16_9.sp4_h_l_9 <X> T_16_9.lc_trk_g0_4
 (17 3)  (833 147)  (833 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (843 147)  (843 147)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 147)  (844 147)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 147)  (845 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 147)  (847 147)  routing T_16_9.lc_trk_g0_2 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 147)  (853 147)  LC_1 Logic Functioning bit
 (39 3)  (855 147)  (855 147)  LC_1 Logic Functioning bit
 (41 3)  (857 147)  (857 147)  LC_1 Logic Functioning bit
 (43 3)  (859 147)  (859 147)  LC_1 Logic Functioning bit
 (44 3)  (860 147)  (860 147)  LC_1 Logic Functioning bit
 (45 3)  (861 147)  (861 147)  LC_1 Logic Functioning bit
 (5 6)  (821 150)  (821 150)  routing T_16_9.sp4_v_t_44 <X> T_16_9.sp4_h_l_38
 (4 7)  (820 151)  (820 151)  routing T_16_9.sp4_v_t_44 <X> T_16_9.sp4_h_l_38
 (6 7)  (822 151)  (822 151)  routing T_16_9.sp4_v_t_44 <X> T_16_9.sp4_h_l_38
 (14 9)  (830 153)  (830 153)  routing T_16_9.sp4_h_r_24 <X> T_16_9.lc_trk_g2_0
 (15 9)  (831 153)  (831 153)  routing T_16_9.sp4_h_r_24 <X> T_16_9.lc_trk_g2_0
 (16 9)  (832 153)  (832 153)  routing T_16_9.sp4_h_r_24 <X> T_16_9.lc_trk_g2_0
 (17 9)  (833 153)  (833 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (14 13)  (830 157)  (830 157)  routing T_16_9.sp4_r_v_b_40 <X> T_16_9.lc_trk_g3_0
 (17 13)  (833 157)  (833 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (1 14)  (817 158)  (817 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (817 159)  (817 159)  routing T_16_9.lc_trk_g0_4 <X> T_16_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (27 0)  (901 144)  (901 144)  routing T_17_9.lc_trk_g1_0 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 144)  (903 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 144)  (906 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 144)  (907 144)  routing T_17_9.lc_trk_g2_1 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 144)  (910 144)  LC_0 Logic Functioning bit
 (38 0)  (912 144)  (912 144)  LC_0 Logic Functioning bit
 (41 0)  (915 144)  (915 144)  LC_0 Logic Functioning bit
 (43 0)  (917 144)  (917 144)  LC_0 Logic Functioning bit
 (45 0)  (919 144)  (919 144)  LC_0 Logic Functioning bit
 (28 1)  (902 145)  (902 145)  routing T_17_9.lc_trk_g2_0 <X> T_17_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 145)  (903 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (911 145)  (911 145)  LC_0 Logic Functioning bit
 (39 1)  (913 145)  (913 145)  LC_0 Logic Functioning bit
 (41 1)  (915 145)  (915 145)  LC_0 Logic Functioning bit
 (43 1)  (917 145)  (917 145)  LC_0 Logic Functioning bit
 (45 1)  (919 145)  (919 145)  LC_0 Logic Functioning bit
 (0 2)  (874 146)  (874 146)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 2)  (876 146)  (876 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 147)  (874 147)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 3)  (876 147)  (876 147)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (15 5)  (889 149)  (889 149)  routing T_17_9.bot_op_0 <X> T_17_9.lc_trk_g1_0
 (17 5)  (891 149)  (891 149)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (15 6)  (889 150)  (889 150)  routing T_17_9.sp4_v_b_21 <X> T_17_9.lc_trk_g1_5
 (16 6)  (890 150)  (890 150)  routing T_17_9.sp4_v_b_21 <X> T_17_9.lc_trk_g1_5
 (17 6)  (891 150)  (891 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (16 8)  (890 152)  (890 152)  routing T_17_9.sp4_v_b_33 <X> T_17_9.lc_trk_g2_1
 (17 8)  (891 152)  (891 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 152)  (892 152)  routing T_17_9.sp4_v_b_33 <X> T_17_9.lc_trk_g2_1
 (15 9)  (889 153)  (889 153)  routing T_17_9.sp4_v_t_29 <X> T_17_9.lc_trk_g2_0
 (16 9)  (890 153)  (890 153)  routing T_17_9.sp4_v_t_29 <X> T_17_9.lc_trk_g2_0
 (17 9)  (891 153)  (891 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (892 153)  (892 153)  routing T_17_9.sp4_v_b_33 <X> T_17_9.lc_trk_g2_1
 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (17 12)  (891 156)  (891 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (1 14)  (875 158)  (875 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (874 159)  (874 159)  routing T_17_9.lc_trk_g1_5 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 159)  (875 159)  routing T_17_9.lc_trk_g1_5 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (29 0)  (957 144)  (957 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 144)  (958 144)  routing T_18_9.lc_trk_g0_5 <X> T_18_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 144)  (960 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 144)  (961 144)  routing T_18_9.lc_trk_g3_0 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 144)  (962 144)  routing T_18_9.lc_trk_g3_0 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 144)  (964 144)  LC_0 Logic Functioning bit
 (37 0)  (965 144)  (965 144)  LC_0 Logic Functioning bit
 (38 0)  (966 144)  (966 144)  LC_0 Logic Functioning bit
 (39 0)  (967 144)  (967 144)  LC_0 Logic Functioning bit
 (41 0)  (969 144)  (969 144)  LC_0 Logic Functioning bit
 (43 0)  (971 144)  (971 144)  LC_0 Logic Functioning bit
 (45 0)  (973 144)  (973 144)  LC_0 Logic Functioning bit
 (28 1)  (956 145)  (956 145)  routing T_18_9.lc_trk_g2_0 <X> T_18_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 145)  (957 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 145)  (964 145)  LC_0 Logic Functioning bit
 (38 1)  (966 145)  (966 145)  LC_0 Logic Functioning bit
 (45 1)  (973 145)  (973 145)  LC_0 Logic Functioning bit
 (2 2)  (930 146)  (930 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (15 2)  (943 146)  (943 146)  routing T_18_9.sp4_h_r_5 <X> T_18_9.lc_trk_g0_5
 (16 2)  (944 146)  (944 146)  routing T_18_9.sp4_h_r_5 <X> T_18_9.lc_trk_g0_5
 (17 2)  (945 146)  (945 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (928 147)  (928 147)  routing T_18_9.lc_trk_g1_1 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (2 3)  (930 147)  (930 147)  routing T_18_9.lc_trk_g1_1 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (4 3)  (932 147)  (932 147)  routing T_18_9.sp4_h_r_4 <X> T_18_9.sp4_h_l_37
 (6 3)  (934 147)  (934 147)  routing T_18_9.sp4_h_r_4 <X> T_18_9.sp4_h_l_37
 (9 3)  (937 147)  (937 147)  routing T_18_9.sp4_v_b_5 <X> T_18_9.sp4_v_t_36
 (10 3)  (938 147)  (938 147)  routing T_18_9.sp4_v_b_5 <X> T_18_9.sp4_v_t_36
 (18 3)  (946 147)  (946 147)  routing T_18_9.sp4_h_r_5 <X> T_18_9.lc_trk_g0_5
 (11 4)  (939 148)  (939 148)  routing T_18_9.sp4_h_r_0 <X> T_18_9.sp4_v_b_5
 (16 4)  (944 148)  (944 148)  routing T_18_9.sp4_v_b_9 <X> T_18_9.lc_trk_g1_1
 (17 4)  (945 148)  (945 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (946 148)  (946 148)  routing T_18_9.sp4_v_b_9 <X> T_18_9.lc_trk_g1_1
 (8 5)  (936 149)  (936 149)  routing T_18_9.sp4_h_r_4 <X> T_18_9.sp4_v_b_4
 (13 5)  (941 149)  (941 149)  routing T_18_9.sp4_v_t_37 <X> T_18_9.sp4_h_r_5
 (18 5)  (946 149)  (946 149)  routing T_18_9.sp4_v_b_9 <X> T_18_9.lc_trk_g1_1
 (8 6)  (936 150)  (936 150)  routing T_18_9.sp4_v_t_47 <X> T_18_9.sp4_h_l_41
 (9 6)  (937 150)  (937 150)  routing T_18_9.sp4_v_t_47 <X> T_18_9.sp4_h_l_41
 (10 6)  (938 150)  (938 150)  routing T_18_9.sp4_v_t_47 <X> T_18_9.sp4_h_l_41
 (14 9)  (942 153)  (942 153)  routing T_18_9.tnl_op_0 <X> T_18_9.lc_trk_g2_0
 (15 9)  (943 153)  (943 153)  routing T_18_9.tnl_op_0 <X> T_18_9.lc_trk_g2_0
 (17 9)  (945 153)  (945 153)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (17 11)  (945 155)  (945 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (6 12)  (934 156)  (934 156)  routing T_18_9.sp4_h_r_4 <X> T_18_9.sp4_v_b_9
 (14 12)  (942 156)  (942 156)  routing T_18_9.sp4_h_r_40 <X> T_18_9.lc_trk_g3_0
 (14 13)  (942 157)  (942 157)  routing T_18_9.sp4_h_r_40 <X> T_18_9.lc_trk_g3_0
 (15 13)  (943 157)  (943 157)  routing T_18_9.sp4_h_r_40 <X> T_18_9.lc_trk_g3_0
 (16 13)  (944 157)  (944 157)  routing T_18_9.sp4_h_r_40 <X> T_18_9.lc_trk_g3_0
 (17 13)  (945 157)  (945 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (0 14)  (928 158)  (928 158)  routing T_18_9.lc_trk_g2_4 <X> T_18_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 158)  (929 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (929 159)  (929 159)  routing T_18_9.lc_trk_g2_4 <X> T_18_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (0 0)  (982 144)  (982 144)  Negative Clock bit

 (6 1)  (988 145)  (988 145)  routing T_19_9.sp4_h_l_37 <X> T_19_9.sp4_h_r_0
 (2 2)  (984 146)  (984 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 147)  (982 147)  routing T_19_9.lc_trk_g1_1 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (2 3)  (984 147)  (984 147)  routing T_19_9.lc_trk_g1_1 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (14 4)  (996 148)  (996 148)  routing T_19_9.lft_op_0 <X> T_19_9.lc_trk_g1_0
 (15 4)  (997 148)  (997 148)  routing T_19_9.sp4_h_l_4 <X> T_19_9.lc_trk_g1_1
 (16 4)  (998 148)  (998 148)  routing T_19_9.sp4_h_l_4 <X> T_19_9.lc_trk_g1_1
 (17 4)  (999 148)  (999 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 148)  (1000 148)  routing T_19_9.sp4_h_l_4 <X> T_19_9.lc_trk_g1_1
 (15 5)  (997 149)  (997 149)  routing T_19_9.lft_op_0 <X> T_19_9.lc_trk_g1_0
 (17 5)  (999 149)  (999 149)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (1000 149)  (1000 149)  routing T_19_9.sp4_h_l_4 <X> T_19_9.lc_trk_g1_1
 (12 6)  (994 150)  (994 150)  routing T_19_9.sp4_v_t_46 <X> T_19_9.sp4_h_l_40
 (15 6)  (997 150)  (997 150)  routing T_19_9.sp4_v_b_21 <X> T_19_9.lc_trk_g1_5
 (16 6)  (998 150)  (998 150)  routing T_19_9.sp4_v_b_21 <X> T_19_9.lc_trk_g1_5
 (17 6)  (999 150)  (999 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (11 7)  (993 151)  (993 151)  routing T_19_9.sp4_v_t_46 <X> T_19_9.sp4_h_l_40
 (13 7)  (995 151)  (995 151)  routing T_19_9.sp4_v_t_46 <X> T_19_9.sp4_h_l_40
 (14 9)  (996 153)  (996 153)  routing T_19_9.tnl_op_0 <X> T_19_9.lc_trk_g2_0
 (15 9)  (997 153)  (997 153)  routing T_19_9.tnl_op_0 <X> T_19_9.lc_trk_g2_0
 (17 9)  (999 153)  (999 153)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (27 12)  (1009 156)  (1009 156)  routing T_19_9.lc_trk_g1_0 <X> T_19_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 156)  (1011 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 156)  (1013 156)  routing T_19_9.lc_trk_g3_4 <X> T_19_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 156)  (1014 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 156)  (1015 156)  routing T_19_9.lc_trk_g3_4 <X> T_19_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 156)  (1016 156)  routing T_19_9.lc_trk_g3_4 <X> T_19_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 156)  (1018 156)  LC_6 Logic Functioning bit
 (38 12)  (1020 156)  (1020 156)  LC_6 Logic Functioning bit
 (41 12)  (1023 156)  (1023 156)  LC_6 Logic Functioning bit
 (43 12)  (1025 156)  (1025 156)  LC_6 Logic Functioning bit
 (45 12)  (1027 156)  (1027 156)  LC_6 Logic Functioning bit
 (28 13)  (1010 157)  (1010 157)  routing T_19_9.lc_trk_g2_0 <X> T_19_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 157)  (1011 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (1019 157)  (1019 157)  LC_6 Logic Functioning bit
 (39 13)  (1021 157)  (1021 157)  LC_6 Logic Functioning bit
 (41 13)  (1023 157)  (1023 157)  LC_6 Logic Functioning bit
 (43 13)  (1025 157)  (1025 157)  LC_6 Logic Functioning bit
 (44 13)  (1026 157)  (1026 157)  LC_6 Logic Functioning bit
 (45 13)  (1027 157)  (1027 157)  LC_6 Logic Functioning bit
 (1 14)  (983 158)  (983 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (987 158)  (987 158)  routing T_19_9.sp4_v_t_38 <X> T_19_9.sp4_h_l_44
 (0 15)  (982 159)  (982 159)  routing T_19_9.lc_trk_g1_5 <X> T_19_9.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 159)  (983 159)  routing T_19_9.lc_trk_g1_5 <X> T_19_9.wire_logic_cluster/lc_7/s_r
 (4 15)  (986 159)  (986 159)  routing T_19_9.sp4_v_t_38 <X> T_19_9.sp4_h_l_44
 (6 15)  (988 159)  (988 159)  routing T_19_9.sp4_v_t_38 <X> T_19_9.sp4_h_l_44
 (14 15)  (996 159)  (996 159)  routing T_19_9.sp4_r_v_b_44 <X> T_19_9.lc_trk_g3_4
 (17 15)  (999 159)  (999 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_20_9

 (0 0)  (1036 144)  (1036 144)  Negative Clock bit

 (26 0)  (1062 144)  (1062 144)  routing T_20_9.lc_trk_g0_6 <X> T_20_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 144)  (1063 144)  routing T_20_9.lc_trk_g3_0 <X> T_20_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 144)  (1064 144)  routing T_20_9.lc_trk_g3_0 <X> T_20_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 144)  (1065 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 144)  (1067 144)  routing T_20_9.lc_trk_g2_5 <X> T_20_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 144)  (1068 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 144)  (1069 144)  routing T_20_9.lc_trk_g2_5 <X> T_20_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 144)  (1072 144)  LC_0 Logic Functioning bit
 (38 0)  (1074 144)  (1074 144)  LC_0 Logic Functioning bit
 (41 0)  (1077 144)  (1077 144)  LC_0 Logic Functioning bit
 (43 0)  (1079 144)  (1079 144)  LC_0 Logic Functioning bit
 (45 0)  (1081 144)  (1081 144)  LC_0 Logic Functioning bit
 (26 1)  (1062 145)  (1062 145)  routing T_20_9.lc_trk_g0_6 <X> T_20_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 145)  (1065 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (1073 145)  (1073 145)  LC_0 Logic Functioning bit
 (39 1)  (1075 145)  (1075 145)  LC_0 Logic Functioning bit
 (41 1)  (1077 145)  (1077 145)  LC_0 Logic Functioning bit
 (43 1)  (1079 145)  (1079 145)  LC_0 Logic Functioning bit
 (44 1)  (1080 145)  (1080 145)  LC_0 Logic Functioning bit
 (45 1)  (1081 145)  (1081 145)  LC_0 Logic Functioning bit
 (0 2)  (1036 146)  (1036 146)  routing T_20_9.glb_netwk_6 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 146)  (1037 146)  routing T_20_9.glb_netwk_6 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 146)  (1038 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1061 146)  (1061 146)  routing T_20_9.lft_op_6 <X> T_20_9.lc_trk_g0_6
 (22 3)  (1058 147)  (1058 147)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1060 147)  (1060 147)  routing T_20_9.lft_op_6 <X> T_20_9.lc_trk_g0_6
 (17 6)  (1053 150)  (1053 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1054 151)  (1054 151)  routing T_20_9.sp4_r_v_b_29 <X> T_20_9.lc_trk_g1_5
 (16 10)  (1052 154)  (1052 154)  routing T_20_9.sp12_v_b_21 <X> T_20_9.lc_trk_g2_5
 (17 10)  (1053 154)  (1053 154)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (1054 155)  (1054 155)  routing T_20_9.sp12_v_b_21 <X> T_20_9.lc_trk_g2_5
 (14 13)  (1050 157)  (1050 157)  routing T_20_9.sp4_r_v_b_40 <X> T_20_9.lc_trk_g3_0
 (17 13)  (1053 157)  (1053 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (1 14)  (1037 158)  (1037 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1036 159)  (1036 159)  routing T_20_9.lc_trk_g1_5 <X> T_20_9.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 159)  (1037 159)  routing T_20_9.lc_trk_g1_5 <X> T_20_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9

 (5 2)  (1149 146)  (1149 146)  routing T_22_9.sp4_v_t_37 <X> T_22_9.sp4_h_l_37
 (6 3)  (1150 147)  (1150 147)  routing T_22_9.sp4_v_t_37 <X> T_22_9.sp4_h_l_37
 (8 6)  (1152 150)  (1152 150)  routing T_22_9.sp4_v_t_47 <X> T_22_9.sp4_h_l_41
 (9 6)  (1153 150)  (1153 150)  routing T_22_9.sp4_v_t_47 <X> T_22_9.sp4_h_l_41
 (10 6)  (1154 150)  (1154 150)  routing T_22_9.sp4_v_t_47 <X> T_22_9.sp4_h_l_41
 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_9

 (5 3)  (1203 147)  (1203 147)  routing T_23_9.sp4_h_l_37 <X> T_23_9.sp4_v_t_37
 (7 10)  (1205 154)  (1205 154)  Column buffer control bit: LH_colbuf_cntl_3

 (12 12)  (1210 156)  (1210 156)  routing T_23_9.sp4_v_t_46 <X> T_23_9.sp4_h_r_11
 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (1206 159)  (1206 159)  routing T_23_9.sp4_h_r_4 <X> T_23_9.sp4_v_t_47
 (9 15)  (1207 159)  (1207 159)  routing T_23_9.sp4_h_r_4 <X> T_23_9.sp4_v_t_47
 (10 15)  (1208 159)  (1208 159)  routing T_23_9.sp4_h_r_4 <X> T_23_9.sp4_v_t_47


LogicTile_24_9

 (7 10)  (1259 154)  (1259 154)  Column buffer control bit: LH_colbuf_cntl_3



RAM_Tile_25_9

 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (28 4)  (1334 148)  (1334 148)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.wire_bram/ram/WDATA_13
 (29 4)  (1335 148)  (1335 148)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_13
 (30 5)  (1336 149)  (1336 149)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.wire_bram/ram/WDATA_13
 (39 5)  (1345 149)  (1345 149)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_13 sp4_v_b_20
 (21 8)  (1327 152)  (1327 152)  routing T_25_9.sp4_h_l_22 <X> T_25_9.lc_trk_g2_3
 (22 8)  (1328 152)  (1328 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_22 lc_trk_g2_3
 (23 8)  (1329 152)  (1329 152)  routing T_25_9.sp4_h_l_22 <X> T_25_9.lc_trk_g2_3
 (24 8)  (1330 152)  (1330 152)  routing T_25_9.sp4_h_l_22 <X> T_25_9.lc_trk_g2_3
 (25 12)  (1331 156)  (1331 156)  routing T_25_9.sp4_v_b_34 <X> T_25_9.lc_trk_g3_2
 (27 12)  (1333 156)  (1333 156)  routing T_25_9.lc_trk_g3_2 <X> T_25_9.wire_bram/ram/WDATA_9
 (28 12)  (1334 156)  (1334 156)  routing T_25_9.lc_trk_g3_2 <X> T_25_9.wire_bram/ram/WDATA_9
 (29 12)  (1335 156)  (1335 156)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_2 wire_bram/ram/WDATA_9
 (22 13)  (1328 157)  (1328 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_34 lc_trk_g3_2
 (23 13)  (1329 157)  (1329 157)  routing T_25_9.sp4_v_b_34 <X> T_25_9.lc_trk_g3_2
 (25 13)  (1331 157)  (1331 157)  routing T_25_9.sp4_v_b_34 <X> T_25_9.lc_trk_g3_2
 (30 13)  (1336 157)  (1336 157)  routing T_25_9.lc_trk_g3_2 <X> T_25_9.wire_bram/ram/WDATA_9
 (37 13)  (1343 157)  (1343 157)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_9 sp4_h_r_28
 (0 14)  (1306 158)  (1306 158)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 158)  (1323 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 159)  (1306 159)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_9

 (7 10)  (1355 154)  (1355 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8

 (13 1)  (4 129)  (4 129)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_b_0
 (14 1)  (3 129)  (3 129)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_b_0


LogicTile_1_8



LogicTile_2_8



LogicTile_3_8

 (19 6)  (145 134)  (145 134)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_4_8

 (8 2)  (188 130)  (188 130)  routing T_4_8.sp4_v_t_36 <X> T_4_8.sp4_h_l_36
 (9 2)  (189 130)  (189 130)  routing T_4_8.sp4_v_t_36 <X> T_4_8.sp4_h_l_36


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8

 (11 12)  (353 140)  (353 140)  routing T_7_8.sp4_h_r_6 <X> T_7_8.sp4_v_b_11


RAM_Tile_8_8



LogicTile_9_8

 (8 15)  (446 143)  (446 143)  routing T_9_8.sp4_v_b_7 <X> T_9_8.sp4_v_t_47
 (10 15)  (448 143)  (448 143)  routing T_9_8.sp4_v_b_7 <X> T_9_8.sp4_v_t_47


LogicTile_10_8



LogicTile_11_8

 (5 10)  (551 138)  (551 138)  routing T_11_8.sp4_v_t_43 <X> T_11_8.sp4_h_l_43
 (6 11)  (552 139)  (552 139)  routing T_11_8.sp4_v_t_43 <X> T_11_8.sp4_h_l_43


LogicTile_12_8

 (7 10)  (607 138)  (607 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (32 0)  (906 128)  (906 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 128)  (907 128)  routing T_17_8.lc_trk_g3_0 <X> T_17_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 128)  (908 128)  routing T_17_8.lc_trk_g3_0 <X> T_17_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 128)  (910 128)  LC_0 Logic Functioning bit
 (37 0)  (911 128)  (911 128)  LC_0 Logic Functioning bit
 (38 0)  (912 128)  (912 128)  LC_0 Logic Functioning bit
 (39 0)  (913 128)  (913 128)  LC_0 Logic Functioning bit
 (45 0)  (919 128)  (919 128)  LC_0 Logic Functioning bit
 (36 1)  (910 129)  (910 129)  LC_0 Logic Functioning bit
 (37 1)  (911 129)  (911 129)  LC_0 Logic Functioning bit
 (38 1)  (912 129)  (912 129)  LC_0 Logic Functioning bit
 (39 1)  (913 129)  (913 129)  LC_0 Logic Functioning bit
 (45 1)  (919 129)  (919 129)  LC_0 Logic Functioning bit
 (53 1)  (927 129)  (927 129)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (874 130)  (874 130)  routing T_17_8.glb_netwk_6 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (1 2)  (875 130)  (875 130)  routing T_17_8.glb_netwk_6 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (2 2)  (876 130)  (876 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 6)  (890 134)  (890 134)  routing T_17_8.sp12_h_r_13 <X> T_17_8.lc_trk_g1_5
 (17 6)  (891 134)  (891 134)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (17 13)  (891 141)  (891 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (875 142)  (875 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (874 143)  (874 143)  routing T_17_8.lc_trk_g1_5 <X> T_17_8.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 143)  (875 143)  routing T_17_8.lc_trk_g1_5 <X> T_17_8.wire_logic_cluster/lc_7/s_r
 (7 15)  (881 143)  (881 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_8

 (0 0)  (928 128)  (928 128)  Negative Clock bit

 (27 0)  (955 128)  (955 128)  routing T_18_8.lc_trk_g1_0 <X> T_18_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 128)  (957 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 128)  (960 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 128)  (961 128)  routing T_18_8.lc_trk_g2_1 <X> T_18_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 128)  (964 128)  LC_0 Logic Functioning bit
 (38 0)  (966 128)  (966 128)  LC_0 Logic Functioning bit
 (41 0)  (969 128)  (969 128)  LC_0 Logic Functioning bit
 (43 0)  (971 128)  (971 128)  LC_0 Logic Functioning bit
 (45 0)  (973 128)  (973 128)  LC_0 Logic Functioning bit
 (46 0)  (974 128)  (974 128)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (956 129)  (956 129)  routing T_18_8.lc_trk_g2_0 <X> T_18_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 129)  (957 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (965 129)  (965 129)  LC_0 Logic Functioning bit
 (39 1)  (967 129)  (967 129)  LC_0 Logic Functioning bit
 (41 1)  (969 129)  (969 129)  LC_0 Logic Functioning bit
 (43 1)  (971 129)  (971 129)  LC_0 Logic Functioning bit
 (45 1)  (973 129)  (973 129)  LC_0 Logic Functioning bit
 (2 2)  (930 130)  (930 130)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 131)  (928 131)  routing T_18_8.lc_trk_g1_1 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (2 3)  (930 131)  (930 131)  routing T_18_8.lc_trk_g1_1 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (14 3)  (942 131)  (942 131)  routing T_18_8.sp4_r_v_b_28 <X> T_18_8.lc_trk_g0_4
 (17 3)  (945 131)  (945 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (15 4)  (943 132)  (943 132)  routing T_18_8.sp4_v_b_17 <X> T_18_8.lc_trk_g1_1
 (16 4)  (944 132)  (944 132)  routing T_18_8.sp4_v_b_17 <X> T_18_8.lc_trk_g1_1
 (17 4)  (945 132)  (945 132)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (14 5)  (942 133)  (942 133)  routing T_18_8.top_op_0 <X> T_18_8.lc_trk_g1_0
 (15 5)  (943 133)  (943 133)  routing T_18_8.top_op_0 <X> T_18_8.lc_trk_g1_0
 (17 5)  (945 133)  (945 133)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (15 8)  (943 136)  (943 136)  routing T_18_8.sp4_h_r_33 <X> T_18_8.lc_trk_g2_1
 (16 8)  (944 136)  (944 136)  routing T_18_8.sp4_h_r_33 <X> T_18_8.lc_trk_g2_1
 (17 8)  (945 136)  (945 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (946 136)  (946 136)  routing T_18_8.sp4_h_r_33 <X> T_18_8.lc_trk_g2_1
 (15 9)  (943 137)  (943 137)  routing T_18_8.sp4_v_t_29 <X> T_18_8.lc_trk_g2_0
 (16 9)  (944 137)  (944 137)  routing T_18_8.sp4_v_t_29 <X> T_18_8.lc_trk_g2_0
 (17 9)  (945 137)  (945 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (1 14)  (929 142)  (929 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (929 143)  (929 143)  routing T_18_8.lc_trk_g0_4 <X> T_18_8.wire_logic_cluster/lc_7/s_r


LogicTile_19_8



LogicTile_20_8

 (0 0)  (1036 128)  (1036 128)  Negative Clock bit

 (26 0)  (1062 128)  (1062 128)  routing T_20_8.lc_trk_g2_6 <X> T_20_8.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 128)  (1063 128)  routing T_20_8.lc_trk_g3_0 <X> T_20_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 128)  (1064 128)  routing T_20_8.lc_trk_g3_0 <X> T_20_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 128)  (1065 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 128)  (1067 128)  routing T_20_8.lc_trk_g3_6 <X> T_20_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 128)  (1068 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 128)  (1069 128)  routing T_20_8.lc_trk_g3_6 <X> T_20_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 128)  (1070 128)  routing T_20_8.lc_trk_g3_6 <X> T_20_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 128)  (1072 128)  LC_0 Logic Functioning bit
 (38 0)  (1074 128)  (1074 128)  LC_0 Logic Functioning bit
 (41 0)  (1077 128)  (1077 128)  LC_0 Logic Functioning bit
 (43 0)  (1079 128)  (1079 128)  LC_0 Logic Functioning bit
 (45 0)  (1081 128)  (1081 128)  LC_0 Logic Functioning bit
 (26 1)  (1062 129)  (1062 129)  routing T_20_8.lc_trk_g2_6 <X> T_20_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 129)  (1064 129)  routing T_20_8.lc_trk_g2_6 <X> T_20_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 129)  (1065 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 129)  (1067 129)  routing T_20_8.lc_trk_g3_6 <X> T_20_8.wire_logic_cluster/lc_0/in_3
 (37 1)  (1073 129)  (1073 129)  LC_0 Logic Functioning bit
 (39 1)  (1075 129)  (1075 129)  LC_0 Logic Functioning bit
 (41 1)  (1077 129)  (1077 129)  LC_0 Logic Functioning bit
 (43 1)  (1079 129)  (1079 129)  LC_0 Logic Functioning bit
 (45 1)  (1081 129)  (1081 129)  LC_0 Logic Functioning bit
 (0 2)  (1036 130)  (1036 130)  routing T_20_8.glb_netwk_6 <X> T_20_8.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 130)  (1037 130)  routing T_20_8.glb_netwk_6 <X> T_20_8.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 130)  (1038 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 11)  (1051 139)  (1051 139)  routing T_20_8.sp4_v_t_33 <X> T_20_8.lc_trk_g2_4
 (16 11)  (1052 139)  (1052 139)  routing T_20_8.sp4_v_t_33 <X> T_20_8.lc_trk_g2_4
 (17 11)  (1053 139)  (1053 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (1058 139)  (1058 139)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1060 139)  (1060 139)  routing T_20_8.tnl_op_6 <X> T_20_8.lc_trk_g2_6
 (25 11)  (1061 139)  (1061 139)  routing T_20_8.tnl_op_6 <X> T_20_8.lc_trk_g2_6
 (5 12)  (1041 140)  (1041 140)  routing T_20_8.sp4_v_t_44 <X> T_20_8.sp4_h_r_9
 (14 12)  (1050 140)  (1050 140)  routing T_20_8.sp4_h_r_40 <X> T_20_8.lc_trk_g3_0
 (14 13)  (1050 141)  (1050 141)  routing T_20_8.sp4_h_r_40 <X> T_20_8.lc_trk_g3_0
 (15 13)  (1051 141)  (1051 141)  routing T_20_8.sp4_h_r_40 <X> T_20_8.lc_trk_g3_0
 (16 13)  (1052 141)  (1052 141)  routing T_20_8.sp4_h_r_40 <X> T_20_8.lc_trk_g3_0
 (17 13)  (1053 141)  (1053 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (0 14)  (1036 142)  (1036 142)  routing T_20_8.lc_trk_g2_4 <X> T_20_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 142)  (1037 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (1041 142)  (1041 142)  routing T_20_8.sp4_v_t_44 <X> T_20_8.sp4_h_l_44
 (1 15)  (1037 143)  (1037 143)  routing T_20_8.lc_trk_g2_4 <X> T_20_8.wire_logic_cluster/lc_7/s_r
 (6 15)  (1042 143)  (1042 143)  routing T_20_8.sp4_v_t_44 <X> T_20_8.sp4_h_l_44
 (7 15)  (1043 143)  (1043 143)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1058 143)  (1058 143)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1059 143)  (1059 143)  routing T_20_8.sp12_v_t_21 <X> T_20_8.lc_trk_g3_6
 (25 15)  (1061 143)  (1061 143)  routing T_20_8.sp12_v_t_21 <X> T_20_8.lc_trk_g3_6


LogicTile_21_8

 (14 0)  (1104 128)  (1104 128)  routing T_21_8.lft_op_0 <X> T_21_8.lc_trk_g0_0
 (15 1)  (1105 129)  (1105 129)  routing T_21_8.lft_op_0 <X> T_21_8.lc_trk_g0_0
 (17 1)  (1107 129)  (1107 129)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (14 6)  (1104 134)  (1104 134)  routing T_21_8.sp4_h_l_9 <X> T_21_8.lc_trk_g1_4
 (12 7)  (1102 135)  (1102 135)  routing T_21_8.sp4_h_l_40 <X> T_21_8.sp4_v_t_40
 (14 7)  (1104 135)  (1104 135)  routing T_21_8.sp4_h_l_9 <X> T_21_8.lc_trk_g1_4
 (15 7)  (1105 135)  (1105 135)  routing T_21_8.sp4_h_l_9 <X> T_21_8.lc_trk_g1_4
 (16 7)  (1106 135)  (1106 135)  routing T_21_8.sp4_h_l_9 <X> T_21_8.lc_trk_g1_4
 (17 7)  (1107 135)  (1107 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 8)  (1117 136)  (1117 136)  routing T_21_8.lc_trk_g3_0 <X> T_21_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 136)  (1118 136)  routing T_21_8.lc_trk_g3_0 <X> T_21_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 136)  (1119 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 136)  (1121 136)  routing T_21_8.lc_trk_g1_4 <X> T_21_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 136)  (1122 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 136)  (1124 136)  routing T_21_8.lc_trk_g1_4 <X> T_21_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 136)  (1126 136)  LC_4 Logic Functioning bit
 (38 8)  (1128 136)  (1128 136)  LC_4 Logic Functioning bit
 (41 8)  (1131 136)  (1131 136)  LC_4 Logic Functioning bit
 (43 8)  (1133 136)  (1133 136)  LC_4 Logic Functioning bit
 (29 9)  (1119 137)  (1119 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (1126 137)  (1126 137)  LC_4 Logic Functioning bit
 (38 9)  (1128 137)  (1128 137)  LC_4 Logic Functioning bit
 (40 9)  (1130 137)  (1130 137)  LC_4 Logic Functioning bit
 (42 9)  (1132 137)  (1132 137)  LC_4 Logic Functioning bit
 (46 9)  (1136 137)  (1136 137)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 13)  (1104 141)  (1104 141)  routing T_21_8.tnl_op_0 <X> T_21_8.lc_trk_g3_0
 (15 13)  (1105 141)  (1105 141)  routing T_21_8.tnl_op_0 <X> T_21_8.lc_trk_g3_0
 (17 13)  (1107 141)  (1107 141)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0


LogicTile_22_8

 (5 12)  (1149 140)  (1149 140)  routing T_22_8.sp4_v_t_44 <X> T_22_8.sp4_h_r_9


LogicTile_23_8

 (3 6)  (1201 134)  (1201 134)  routing T_23_8.sp12_h_r_0 <X> T_23_8.sp12_v_t_23
 (3 7)  (1201 135)  (1201 135)  routing T_23_8.sp12_h_r_0 <X> T_23_8.sp12_v_t_23
 (3 10)  (1201 138)  (1201 138)  routing T_23_8.sp12_v_t_22 <X> T_23_8.sp12_h_l_22


LogicTile_24_8

 (9 12)  (1261 140)  (1261 140)  routing T_24_8.sp4_v_t_47 <X> T_24_8.sp4_h_r_10
 (4 13)  (1256 141)  (1256 141)  routing T_24_8.sp4_v_t_41 <X> T_24_8.sp4_h_r_9


RAM_Tile_25_8

 (0 0)  (1306 128)  (1306 128)  Negative Clock bit

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (1327 130)  (1327 130)  routing T_25_8.sp4_h_l_10 <X> T_25_8.lc_trk_g0_7
 (22 2)  (1328 130)  (1328 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1329 130)  (1329 130)  routing T_25_8.sp4_h_l_10 <X> T_25_8.lc_trk_g0_7
 (24 2)  (1330 130)  (1330 130)  routing T_25_8.sp4_h_l_10 <X> T_25_8.lc_trk_g0_7
 (21 3)  (1327 131)  (1327 131)  routing T_25_8.sp4_h_l_10 <X> T_25_8.lc_trk_g0_7
 (8 4)  (1314 132)  (1314 132)  routing T_25_8.sp4_h_l_45 <X> T_25_8.sp4_h_r_4
 (10 4)  (1316 132)  (1316 132)  routing T_25_8.sp4_h_l_45 <X> T_25_8.sp4_h_r_4
 (29 4)  (1335 132)  (1335 132)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_5
 (30 4)  (1336 132)  (1336 132)  routing T_25_8.lc_trk_g0_7 <X> T_25_8.wire_bram/ram/WDATA_5
 (38 4)  (1344 132)  (1344 132)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (30 5)  (1336 133)  (1336 133)  routing T_25_8.lc_trk_g0_7 <X> T_25_8.wire_bram/ram/WDATA_5
 (14 6)  (1320 134)  (1320 134)  routing T_25_8.sp4_h_r_20 <X> T_25_8.lc_trk_g1_4
 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (14 7)  (1320 135)  (1320 135)  routing T_25_8.sp4_h_r_20 <X> T_25_8.lc_trk_g1_4
 (15 7)  (1321 135)  (1321 135)  routing T_25_8.sp4_h_r_20 <X> T_25_8.lc_trk_g1_4
 (16 7)  (1322 135)  (1322 135)  routing T_25_8.sp4_h_r_20 <X> T_25_8.lc_trk_g1_4
 (17 7)  (1323 135)  (1323 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_20 lc_trk_g1_4
 (14 10)  (1320 138)  (1320 138)  routing T_25_8.sp4_h_r_44 <X> T_25_8.lc_trk_g2_4
 (14 11)  (1320 139)  (1320 139)  routing T_25_8.sp4_h_r_44 <X> T_25_8.lc_trk_g2_4
 (15 11)  (1321 139)  (1321 139)  routing T_25_8.sp4_h_r_44 <X> T_25_8.lc_trk_g2_4
 (16 11)  (1322 139)  (1322 139)  routing T_25_8.sp4_h_r_44 <X> T_25_8.lc_trk_g2_4
 (17 11)  (1323 139)  (1323 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (27 12)  (1333 140)  (1333 140)  routing T_25_8.lc_trk_g1_4 <X> T_25_8.wire_bram/ram/WDATA_1
 (29 12)  (1335 140)  (1335 140)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_4 wire_bram/ram/WDATA_1
 (30 12)  (1336 140)  (1336 140)  routing T_25_8.lc_trk_g1_4 <X> T_25_8.wire_bram/ram/WDATA_1
 (37 12)  (1343 140)  (1343 140)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (0 14)  (1306 142)  (1306 142)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (4 1)  (1514 129)  (1514 129)  routing T_29_8.sp4_h_l_41 <X> T_29_8.sp4_h_r_0
 (6 1)  (1516 129)  (1516 129)  routing T_29_8.sp4_h_l_41 <X> T_29_8.sp4_h_r_0


LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (13 7)  (1739 135)  (1739 135)  routing T_33_8.span4_horz_37 <X> T_33_8.span4_vert_b_2


LogicTile_6_7

 (10 9)  (298 121)  (298 121)  routing T_6_7.sp4_h_r_2 <X> T_6_7.sp4_v_b_7


LogicTile_10_7

 (11 3)  (503 115)  (503 115)  routing T_10_7.sp4_h_r_2 <X> T_10_7.sp4_h_l_39


LogicTile_11_7

 (3 12)  (549 124)  (549 124)  routing T_11_7.sp12_v_t_22 <X> T_11_7.sp12_h_r_1


LogicTile_12_7

 (17 3)  (617 115)  (617 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (600 118)  (600 118)  routing T_12_7.glb_netwk_3 <X> T_12_7.glb2local_0
 (1 6)  (601 118)  (601 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (0 7)  (600 119)  (600 119)  routing T_12_7.glb_netwk_3 <X> T_12_7.glb2local_0
 (31 10)  (631 122)  (631 122)  routing T_12_7.lc_trk_g0_4 <X> T_12_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 122)  (632 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (640 122)  (640 122)  LC_5 Logic Functioning bit
 (41 10)  (641 122)  (641 122)  LC_5 Logic Functioning bit
 (42 10)  (642 122)  (642 122)  LC_5 Logic Functioning bit
 (43 10)  (643 122)  (643 122)  LC_5 Logic Functioning bit
 (46 10)  (646 122)  (646 122)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (40 11)  (640 123)  (640 123)  LC_5 Logic Functioning bit
 (41 11)  (641 123)  (641 123)  LC_5 Logic Functioning bit
 (42 11)  (642 123)  (642 123)  LC_5 Logic Functioning bit
 (43 11)  (643 123)  (643 123)  LC_5 Logic Functioning bit


LogicTile_14_7

 (3 4)  (711 116)  (711 116)  routing T_14_7.sp12_v_t_23 <X> T_14_7.sp12_h_r_0
 (3 12)  (711 124)  (711 124)  routing T_14_7.sp12_v_t_22 <X> T_14_7.sp12_h_r_1


LogicTile_19_7

 (3 6)  (985 118)  (985 118)  routing T_19_7.sp12_h_r_0 <X> T_19_7.sp12_v_t_23
 (3 7)  (985 119)  (985 119)  routing T_19_7.sp12_h_r_0 <X> T_19_7.sp12_v_t_23


LogicTile_22_7

 (13 1)  (1157 113)  (1157 113)  routing T_22_7.sp4_v_t_44 <X> T_22_7.sp4_h_r_2
 (2 8)  (1146 120)  (1146 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 14)  (1146 126)  (1146 126)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_23_7

 (3 6)  (1201 118)  (1201 118)  routing T_23_7.sp12_h_r_0 <X> T_23_7.sp12_v_t_23
 (3 7)  (1201 119)  (1201 119)  routing T_23_7.sp12_h_r_0 <X> T_23_7.sp12_v_t_23


RAM_Tile_25_7

 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (11 2)  (1317 114)  (1317 114)  routing T_25_7.sp4_h_l_44 <X> T_25_7.sp4_v_t_39
 (27 4)  (1333 116)  (1333 116)  routing T_25_7.lc_trk_g1_6 <X> T_25_7.wire_bram/ram/WDATA_13
 (29 4)  (1335 116)  (1335 116)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_6 wire_bram/ram/WDATA_13
 (30 4)  (1336 116)  (1336 116)  routing T_25_7.lc_trk_g1_6 <X> T_25_7.wire_bram/ram/WDATA_13
 (37 4)  (1343 116)  (1343 116)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_13 sp12_h_r_12
 (30 5)  (1336 117)  (1336 117)  routing T_25_7.lc_trk_g1_6 <X> T_25_7.wire_bram/ram/WDATA_13
 (6 6)  (1312 118)  (1312 118)  routing T_25_7.sp4_h_l_47 <X> T_25_7.sp4_v_t_38
 (22 7)  (1328 119)  (1328 119)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_22 lc_trk_g1_6
 (23 7)  (1329 119)  (1329 119)  routing T_25_7.sp12_h_r_22 <X> T_25_7.lc_trk_g1_6
 (25 7)  (1331 119)  (1331 119)  routing T_25_7.sp12_h_r_22 <X> T_25_7.lc_trk_g1_6
 (21 10)  (1327 122)  (1327 122)  routing T_25_7.sp4_h_l_26 <X> T_25_7.lc_trk_g2_7
 (22 10)  (1328 122)  (1328 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 122)  (1329 122)  routing T_25_7.sp4_h_l_26 <X> T_25_7.lc_trk_g2_7
 (24 10)  (1330 122)  (1330 122)  routing T_25_7.sp4_h_l_26 <X> T_25_7.lc_trk_g2_7
 (28 12)  (1334 124)  (1334 124)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_9
 (29 12)  (1335 124)  (1335 124)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_9
 (30 12)  (1336 124)  (1336 124)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_9
 (37 12)  (1343 124)  (1343 124)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_9 sp12_h_l_3
 (30 13)  (1336 125)  (1336 125)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_9
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 126)  (1323 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 127)  (1306 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (18 15)  (1324 127)  (1324 127)  routing T_25_7.sp4_r_v_b_45 <X> T_25_7.lc_trk_g3_5


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 98)  (0 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (4 8)  (13 104)  (13 104)  routing T_0_6.span4_horz_40 <X> T_0_6.lc_trk_g1_0
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 105)  (13 105)  routing T_0_6.span4_horz_40 <X> T_0_6.lc_trk_g1_0
 (5 9)  (12 105)  (12 105)  routing T_0_6.span4_horz_40 <X> T_0_6.lc_trk_g1_0
 (6 9)  (11 105)  (11 105)  routing T_0_6.span4_horz_40 <X> T_0_6.lc_trk_g1_0
 (7 9)  (10 105)  (10 105)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (12 10)  (5 106)  (5 106)  routing T_0_6.lc_trk_g1_0 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (16 14)  (1 110)  (1 110)  IOB_1 IO Functioning bit


LogicTile_1_6

 (12 6)  (30 102)  (30 102)  routing T_1_6.sp4_v_t_46 <X> T_1_6.sp4_h_l_40
 (11 7)  (29 103)  (29 103)  routing T_1_6.sp4_v_t_46 <X> T_1_6.sp4_h_l_40
 (13 7)  (31 103)  (31 103)  routing T_1_6.sp4_v_t_46 <X> T_1_6.sp4_h_l_40


RAM_Tile_8_6

 (3 7)  (399 103)  (399 103)  routing T_8_6.sp12_h_l_23 <X> T_8_6.sp12_v_t_23


LogicTile_11_6

 (3 0)  (549 96)  (549 96)  routing T_11_6.sp12_v_t_23 <X> T_11_6.sp12_v_b_0


IO_Tile_33_6

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (14 1)  (3 81)  (3 81)  routing T_0_5.span4_vert_t_12 <X> T_0_5.span4_vert_b_0
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (4 4)  (13 84)  (13 84)  routing T_0_5.span4_vert_b_12 <X> T_0_5.lc_trk_g0_4
 (6 4)  (11 84)  (11 84)  routing T_0_5.span4_horz_13 <X> T_0_5.lc_trk_g0_5
 (7 4)  (10 84)  (10 84)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_13 lc_trk_g0_5
 (8 4)  (9 84)  (9 84)  routing T_0_5.span4_horz_13 <X> T_0_5.lc_trk_g0_5
 (13 4)  (4 84)  (4 84)  routing T_0_5.lc_trk_g0_4 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 84)  (1 84)  IOB_0 IO Functioning bit
 (5 5)  (12 85)  (12 85)  routing T_0_5.span4_vert_b_12 <X> T_0_5.lc_trk_g0_4
 (7 5)  (10 85)  (10 85)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (8 5)  (9 85)  (9 85)  routing T_0_5.span4_horz_13 <X> T_0_5.lc_trk_g0_5
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (13 10)  (4 90)  (4 90)  routing T_0_5.lc_trk_g0_5 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (16 14)  (1 94)  (1 94)  IOB_1 IO Functioning bit


LogicTile_3_5

 (5 2)  (131 82)  (131 82)  routing T_3_5.sp4_v_t_43 <X> T_3_5.sp4_h_l_37
 (4 3)  (130 83)  (130 83)  routing T_3_5.sp4_v_t_43 <X> T_3_5.sp4_h_l_37
 (6 3)  (132 83)  (132 83)  routing T_3_5.sp4_v_t_43 <X> T_3_5.sp4_h_l_37


LogicTile_23_5

 (3 4)  (1201 84)  (1201 84)  routing T_23_5.sp12_v_t_23 <X> T_23_5.sp12_h_r_0


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (6 10)  (1732 90)  (1732 90)  routing T_33_5.span12_horz_19 <X> T_33_5.lc_trk_g1_3
 (7 10)  (1733 90)  (1733 90)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_19 lc_trk_g1_3
 (8 11)  (1734 91)  (1734 91)  routing T_33_5.span12_horz_19 <X> T_33_5.lc_trk_g1_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (12 10)  (5 74)  (5 74)  routing T_0_4.lc_trk_g1_4 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g1_4 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 77)  (13 77)  routing T_0_4.span4_vert_b_4 <X> T_0_4.lc_trk_g1_4
 (5 13)  (12 77)  (12 77)  routing T_0_4.span4_vert_b_4 <X> T_0_4.lc_trk_g1_4
 (7 13)  (10 77)  (10 77)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit


LogicTile_5_4

 (5 1)  (239 65)  (239 65)  routing T_5_4.sp4_h_r_0 <X> T_5_4.sp4_v_b_0


LogicTile_6_4

 (2 4)  (290 68)  (290 68)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 12)  (307 76)  (307 76)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_7_4

 (11 0)  (353 64)  (353 64)  routing T_7_4.sp4_v_t_46 <X> T_7_4.sp4_v_b_2
 (12 1)  (354 65)  (354 65)  routing T_7_4.sp4_v_t_46 <X> T_7_4.sp4_v_b_2


RAM_Tile_8_4

 (5 9)  (401 73)  (401 73)  routing T_8_4.sp4_h_r_6 <X> T_8_4.sp4_v_b_6


LogicTile_9_4

 (2 6)  (440 70)  (440 70)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (8 11)  (446 75)  (446 75)  routing T_9_4.sp4_h_l_42 <X> T_9_4.sp4_v_t_42


LogicTile_13_4

 (6 8)  (660 72)  (660 72)  routing T_13_4.sp4_h_r_1 <X> T_13_4.sp4_v_b_6


LogicTile_14_4

 (3 10)  (711 74)  (711 74)  routing T_14_4.sp12_v_t_22 <X> T_14_4.sp12_h_l_22
 (19 13)  (727 77)  (727 77)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_4

 (3 10)  (877 74)  (877 74)  routing T_17_4.sp12_v_t_22 <X> T_17_4.sp12_h_l_22


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23


IO_Tile_33_4

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (14 7)  (1740 71)  (1740 71)  routing T_33_4.span4_vert_t_14 <X> T_33_4.span4_vert_b_2
 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit


LogicTile_6_3

 (4 4)  (292 52)  (292 52)  routing T_6_3.sp4_v_t_42 <X> T_6_3.sp4_v_b_3
 (6 4)  (294 52)  (294 52)  routing T_6_3.sp4_v_t_42 <X> T_6_3.sp4_v_b_3


LogicTile_15_3

 (3 4)  (765 52)  (765 52)  routing T_15_3.sp12_v_t_23 <X> T_15_3.sp12_h_r_0


LogicTile_17_3

 (19 15)  (893 63)  (893 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_3

 (4 12)  (1040 60)  (1040 60)  routing T_20_3.sp4_h_l_38 <X> T_20_3.sp4_v_b_9
 (6 12)  (1042 60)  (1042 60)  routing T_20_3.sp4_h_l_38 <X> T_20_3.sp4_v_b_9
 (5 13)  (1041 61)  (1041 61)  routing T_20_3.sp4_h_l_38 <X> T_20_3.sp4_v_b_9


IO_Tile_33_3

 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit


LogicTile_22_2

 (3 6)  (1147 38)  (1147 38)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_v_t_23
 (3 7)  (1147 39)  (1147 39)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_v_t_23


LogicTile_26_2

 (3 6)  (1351 38)  (1351 38)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_v_t_23
 (3 7)  (1351 39)  (1351 39)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_v_t_23


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (4 2)  (1730 34)  (1730 34)  routing T_33_2.span4_vert_b_10 <X> T_33_2.lc_trk_g0_2
 (5 3)  (1731 35)  (1731 35)  routing T_33_2.span4_vert_b_10 <X> T_33_2.lc_trk_g0_2
 (7 3)  (1733 35)  (1733 35)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g0_2 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (16 8)  (1742 40)  (1742 40)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 41)  (1743 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit


LogicTile_12_1

 (3 6)  (603 22)  (603 22)  routing T_12_1.sp12_v_b_0 <X> T_12_1.sp12_v_t_23


LogicTile_22_1

 (3 6)  (1147 22)  (1147 22)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_v_t_23
 (3 7)  (1147 23)  (1147 23)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_v_t_23


LogicTile_26_1

 (3 6)  (1351 22)  (1351 22)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_v_t_23
 (3 7)  (1351 23)  (1351 23)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_v_t_23


LogicTile_32_1

 (3 6)  (1675 22)  (1675 22)  routing T_32_1.sp12_h_r_0 <X> T_32_1.sp12_v_t_23
 (3 7)  (1675 23)  (1675 23)  routing T_32_1.sp12_h_r_0 <X> T_32_1.sp12_v_t_23


IO_Tile_33_1

 (17 1)  (1743 17)  (1743 17)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (16 8)  (1742 24)  (1742 24)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (1 3)  (205 13)  (205 13)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (12 10)  (214 4)  (214 4)  routing T_4_0.lc_trk_g1_6 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (215 4)  (215 4)  routing T_4_0.lc_trk_g1_6 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g1_6 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (4 14)  (196 0)  (196 0)  routing T_4_0.span4_horz_r_14 <X> T_4_0.lc_trk_g1_6
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit
 (5 15)  (197 1)  (197 1)  routing T_4_0.span4_horz_r_14 <X> T_4_0.lc_trk_g1_6
 (7 15)  (199 1)  (199 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_5_0

 (12 6)  (268 8)  (268 8)  routing T_5_0.span4_vert_37 <X> T_5_0.span4_horz_l_14


IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (305 12)  (305 12)  routing T_6_0.span4_vert_27 <X> T_6_0.lc_trk_g0_3
 (6 2)  (306 12)  (306 12)  routing T_6_0.span4_vert_27 <X> T_6_0.lc_trk_g0_3
 (7 2)  (307 12)  (307 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (308 13)  (308 13)  routing T_6_0.span4_vert_27 <X> T_6_0.lc_trk_g0_3
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (12 11)  (322 5)  (322 5)  routing T_6_0.lc_trk_g0_3 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (5 6)  (359 8)  (359 8)  routing T_7_0.span4_vert_39 <X> T_7_0.lc_trk_g0_7
 (6 6)  (360 8)  (360 8)  routing T_7_0.span4_vert_39 <X> T_7_0.lc_trk_g0_7
 (7 6)  (361 8)  (361 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (362 8)  (362 8)  routing T_7_0.span4_vert_39 <X> T_7_0.lc_trk_g0_7
 (13 10)  (377 4)  (377 4)  routing T_7_0.lc_trk_g0_7 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (12 11)  (376 5)  (376 5)  routing T_7_0.lc_trk_g0_7 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (14 1)  (432 14)  (432 14)  routing T_8_0.span4_horz_l_12 <X> T_8_0.span4_horz_r_0
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_3 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (12 5)  (430 10)  (430 10)  routing T_8_0.lc_trk_g1_3 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 10)  (413 4)  (413 4)  routing T_8_0.span4_vert_43 <X> T_8_0.lc_trk_g1_3
 (6 10)  (414 4)  (414 4)  routing T_8_0.span4_vert_43 <X> T_8_0.lc_trk_g1_3
 (7 10)  (415 4)  (415 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (416 4)  (416 4)  routing T_8_0.span4_vert_43 <X> T_8_0.lc_trk_g1_3
 (8 11)  (416 5)  (416 5)  routing T_8_0.span4_vert_43 <X> T_8_0.lc_trk_g1_3


IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (6 2)  (564 12)  (564 12)  routing T_11_0.span12_vert_11 <X> T_11_0.lc_trk_g0_3
 (7 2)  (565 12)  (565 12)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_11 lc_trk_g0_3
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g0_3 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (14 1)  (636 14)  (636 14)  routing T_12_0.span4_horz_l_12 <X> T_12_0.span4_horz_r_0
 (17 1)  (605 14)  (605 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (5 6)  (617 8)  (617 8)  routing T_12_0.span4_horz_r_15 <X> T_12_0.lc_trk_g0_7
 (7 6)  (619 8)  (619 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (620 8)  (620 8)  routing T_12_0.span4_horz_r_15 <X> T_12_0.lc_trk_g0_7
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (12 12)  (688 3)  (688 3)  routing T_13_0.span4_vert_43 <X> T_13_0.span4_horz_l_15
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (3 7)  (735 9)  (735 9)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_9



IO_Tile_15_0

 (3 2)  (789 12)  (789 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_5

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (16 8)  (766 7)  (766 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3



IO_Tile_20_0

 (5 0)  (1053 15)  (1053 15)  routing T_20_0.span4_vert_33 <X> T_20_0.lc_trk_g0_1
 (6 0)  (1054 15)  (1054 15)  routing T_20_0.span4_vert_33 <X> T_20_0.lc_trk_g0_1
 (7 0)  (1055 15)  (1055 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_33 lc_trk_g0_1
 (8 0)  (1056 15)  (1056 15)  routing T_20_0.span4_vert_33 <X> T_20_0.lc_trk_g0_1
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 fabout


IO_Tile_22_0

 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit


IO_Tile_28_0

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit


IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1515 13)  (1515 13)  IOB_0 IO Functioning bit
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit

