
*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: link_design -top main -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/input_image/input_image.dcp' for cell 'input_ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/output_image/output_image.dcp' for cell 'output_ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/padded_image/padded_image.dcp' for cell 'padded_ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.dcp' for cell 'uart1/axi_uartlite_module_1_auu'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 657.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 629 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0_board.xdc] for cell 'uart1/axi_uartlite_module_1_auu/U0'
Finished Parsing XDC File [d:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0_board.xdc] for cell 'uart1/axi_uartlite_module_1_auu/U0'
Parsing XDC File [d:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xdc] for cell 'uart1/axi_uartlite_module_1_auu/U0'
Finished Parsing XDC File [d:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xdc] for cell 'uart1/axi_uartlite_module_1_auu/U0'
Parsing XDC File [D:/code/HDL/config.xdc]
Finished Parsing XDC File [D:/code/HDL/config.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 782.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 782.645 ; gain = 421.605
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net uart1/uart_communication_unit_1_comm/UNCONN_OUT has multiple drivers: uart1/uart_communication_unit_1_comm/output_img_we_out_reg[0]/Q, and uart1/uart_communication_unit_1_comm/input_img_we_out_reg[0]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net uart1/uart_communication_unit_1_comm/UNCONN_OUT_0[0] has multiple drivers: uart1/uart_communication_unit_1_comm/input_image_add_out_reg[0]/Q, and uart1/uart_communication_unit_1_comm/output_image_add_out_reg[0]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net uart1/uart_communication_unit_1_comm/UNCONN_OUT_0[1] has multiple drivers: uart1/uart_communication_unit_1_comm/input_image_add_out_reg[1]/Q, and uart1/uart_communication_unit_1_comm/output_image_add_out_reg[1]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net uart1/uart_communication_unit_1_comm/UNCONN_OUT_0[2] has multiple drivers: uart1/uart_communication_unit_1_comm/input_image_add_out_reg[2]/Q, and uart1/uart_communication_unit_1_comm/output_image_add_out_reg[2]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net uart1/uart_communication_unit_1_comm/UNCONN_OUT_0[3] has multiple drivers: uart1/uart_communication_unit_1_comm/input_image_add_out_reg[3]/Q, and uart1/uart_communication_unit_1_comm/output_image_add_out_reg[3]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net uart1/uart_communication_unit_1_comm/UNCONN_OUT_0[4] has multiple drivers: uart1/uart_communication_unit_1_comm/input_image_add_out_reg[4]/Q, and uart1/uart_communication_unit_1_comm/output_image_add_out_reg[4]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net uart1/uart_communication_unit_1_comm/UNCONN_OUT_0[5] has multiple drivers: uart1/uart_communication_unit_1_comm/input_image_add_out_reg[5]/Q, and uart1/uart_communication_unit_1_comm/output_image_add_out_reg[5]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net uart1/uart_communication_unit_1_comm/UNCONN_OUT_0[6] has multiple drivers: uart1/uart_communication_unit_1_comm/input_image_add_out_reg[6]/Q, and uart1/uart_communication_unit_1_comm/output_image_add_out_reg[6]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net uart1/uart_communication_unit_1_comm/UNCONN_OUT_0[7] has multiple drivers: uart1/uart_communication_unit_1_comm/input_image_add_out_reg[7]/Q, and uart1/uart_communication_unit_1_comm/output_image_add_out_reg[7]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net uart1/uart_communication_unit_1_comm/UNCONN_OUT_0[8] has multiple drivers: uart1/uart_communication_unit_1_comm/input_image_add_out_reg[8]/Q, and uart1/uart_communication_unit_1_comm/output_image_add_out_reg[8]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net uart1/uart_communication_unit_1_comm/UNCONN_OUT_0[9] has multiple drivers: uart1/uart_communication_unit_1_comm/input_image_add_out_reg[9]/Q, and uart1/uart_communication_unit_1_comm/output_image_add_out_reg[9]/Q.
INFO: [Project 1-461] DRC finished with 11 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.685 . Memory (MB): peak = 799.617 ; gain = 16.973
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 12 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Tue Sep 15 16:25:02 2020...
