[2025-09-16 23:44:34] START suite=qualcomm_srv trace=srv447_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv447_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2576280 heartbeat IPC: 3.882 cumulative IPC: 3.882 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4995475 heartbeat IPC: 4.134 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4995475 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4995475 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13441131 heartbeat IPC: 1.184 cumulative IPC: 1.184 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21898915 heartbeat IPC: 1.182 cumulative IPC: 1.183 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30275487 heartbeat IPC: 1.194 cumulative IPC: 1.187 (Simulation time: 00 hr 04 min 27 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 38630944 heartbeat IPC: 1.197 cumulative IPC: 1.189 (Simulation time: 00 hr 05 min 31 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 46935742 heartbeat IPC: 1.204 cumulative IPC: 1.192 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 55294009 heartbeat IPC: 1.196 cumulative IPC: 1.193 (Simulation time: 00 hr 07 min 44 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv447_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000012 cycles: 63734656 heartbeat IPC: 1.185 cumulative IPC: 1.192 (Simulation time: 00 hr 08 min 53 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 72213650 heartbeat IPC: 1.179 cumulative IPC: 1.19 (Simulation time: 00 hr 10 min 01 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 80750512 heartbeat IPC: 1.171 cumulative IPC: 1.188 (Simulation time: 00 hr 11 min 10 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 84239563 cumulative IPC: 1.187 (Simulation time: 00 hr 12 min 20 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 84239563 cumulative IPC: 1.187 (Simulation time: 00 hr 12 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv447_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.187 instructions: 100000004 cycles: 84239563
CPU 0 Branch Prediction Accuracy: 92.56% MPKI: 13.21 Average ROB Occupancy at Mispredict: 29.51
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0859
BRANCH_INDIRECT: 0.3702
BRANCH_CONDITIONAL: 11.38
BRANCH_DIRECT_CALL: 0.4217
BRANCH_INDIRECT_CALL: 0.5448
BRANCH_RETURN: 0.4063


====Backend Stall Breakdown====
ROB_STALL: 30595
LQ_STALL: 0
SQ_STALL: 57078


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 248.33333
REPLAY_LOAD: 93
NON_REPLAY_LOAD: 6.0497136

== Total ==
ADDR_TRANS: 745
REPLAY_LOAD: 279
NON_REPLAY_LOAD: 29571

== Counts ==
ADDR_TRANS: 3
REPLAY_LOAD: 3
NON_REPLAY_LOAD: 4888

cpu0->cpu0_STLB TOTAL        ACCESS:    2120089 HIT:    2119341 MISS:        748 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2120089 HIT:    2119341 MISS:        748 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 143.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9464499 HIT:    8605628 MISS:     858871 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7739562 HIT:    6970089 MISS:     769473 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     579405 HIT:     525397 MISS:      54008 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1144175 HIT:    1109557 MISS:      34618 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1357 HIT:        585 MISS:        772 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.11 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15832325 HIT:    7729193 MISS:    8103132 MSHR_MERGE:    1992435
cpu0->cpu0_L1I LOAD         ACCESS:   15832325 HIT:    7729193 MISS:    8103132 MSHR_MERGE:    1992435
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.06 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30613767 HIT:   26737129 MISS:    3876638 MSHR_MERGE:    1667009
cpu0->cpu0_L1D LOAD         ACCESS:   16728234 HIT:   14607595 MISS:    2120639 MSHR_MERGE:     491772
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13884016 HIT:   12129406 MISS:    1754610 MSHR_MERGE:    1175205
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1517 HIT:        128 MISS:       1389 MSHR_MERGE:         32
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.11 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12967946 HIT:   10685728 MISS:    2282218 MSHR_MERGE:    1150750
cpu0->cpu0_ITLB LOAD         ACCESS:   12967946 HIT:   10685728 MISS:    2282218 MSHR_MERGE:    1150750
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.025 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29075963 HIT:   27737677 MISS:    1338286 MSHR_MERGE:     349664
cpu0->cpu0_DTLB LOAD         ACCESS:   29075963 HIT:   27737677 MISS:    1338286 MSHR_MERGE:     349664
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.094 cycles
cpu0->LLC TOTAL        ACCESS:     964886 HIT:     954839 MISS:      10047 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     769473 HIT:     759771 MISS:       9702 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      54008 HIT:      53974 MISS:         34 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     140633 HIT:     140626 MISS:          7 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        772 HIT:        468 MISS:        304 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         82
  ROW_BUFFER_MISS:       9958
  AVG DBUS CONGESTED CYCLE: 3.005
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         15
  FULL:          0
Channel 0 REFRESHES ISSUED:       7020

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       554971       538246        57669          692
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           55           39           27
  STLB miss resolved @ L2C                0           58          289          285           38
  STLB miss resolved @ LLC                0           15          163          258           60
  STLB miss resolved @ MEM                0            1           92          117          152

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             201133        50292      1529858       140718           47
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           11            8           13
  STLB miss resolved @ L2C                0            7           25            4            0
  STLB miss resolved @ LLC                0           11           31           26           12
  STLB miss resolved @ MEM                0            0            0           12           49
[2025-09-16 23:56:54] END   suite=qualcomm_srv trace=srv447_ap (rc=0)
