Classic Timing Analyzer report for Project
Wed Aug 24 19:08:32 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                     ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.173 ns    ; invert_B       ; Mux3:comb_11|Z ; --         ; Oper[1]  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.033 ns    ; Mux3:comb_11|Z ; Result         ; Oper[0]    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.195 ns   ; invert_B       ; C_out          ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.296 ns   ; A              ; Mux3:comb_11|Z ; --         ; Oper[0]  ; 0            ;
; Total number of failed paths ;       ;               ;             ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Oper[1]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Oper[0]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+----------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To             ; To Clock ;
+-------+--------------+------------+----------+----------------+----------+
; N/A   ; None         ; 6.173 ns   ; invert_B ; Mux3:comb_11|Z ; Oper[1]  ;
; N/A   ; None         ; 5.960 ns   ; invert_B ; Mux3:comb_11|Z ; Oper[0]  ;
; N/A   ; None         ; 5.943 ns   ; B        ; Mux3:comb_11|Z ; Oper[1]  ;
; N/A   ; None         ; 5.882 ns   ; Oper[1]  ; Mux3:comb_11|Z ; Oper[1]  ;
; N/A   ; None         ; 5.730 ns   ; B        ; Mux3:comb_11|Z ; Oper[0]  ;
; N/A   ; None         ; 5.669 ns   ; Oper[1]  ; Mux3:comb_11|Z ; Oper[0]  ;
; N/A   ; None         ; 2.554 ns   ; C_in     ; Mux3:comb_11|Z ; Oper[1]  ;
; N/A   ; None         ; 2.372 ns   ; A        ; Mux3:comb_11|Z ; Oper[1]  ;
; N/A   ; None         ; 2.341 ns   ; C_in     ; Mux3:comb_11|Z ; Oper[0]  ;
; N/A   ; None         ; 2.259 ns   ; invert_A ; Mux3:comb_11|Z ; Oper[1]  ;
; N/A   ; None         ; 2.159 ns   ; A        ; Mux3:comb_11|Z ; Oper[0]  ;
; N/A   ; None         ; 2.046 ns   ; invert_A ; Mux3:comb_11|Z ; Oper[0]  ;
; N/A   ; None         ; 2.002 ns   ; Oper[0]  ; Mux3:comb_11|Z ; Oper[1]  ;
; N/A   ; None         ; 1.789 ns   ; Oper[0]  ; Mux3:comb_11|Z ; Oper[0]  ;
+-------+--------------+------------+----------+----------------+----------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+----------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To     ; From Clock ;
+-------+--------------+------------+----------------+--------+------------+
; N/A   ; None         ; 6.033 ns   ; Mux3:comb_11|Z ; Result ; Oper[0]    ;
; N/A   ; None         ; 5.820 ns   ; Mux3:comb_11|Z ; Result ; Oper[1]    ;
+-------+--------------+------------+----------------+--------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+----------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To    ;
+-------+-------------------+-----------------+----------+-------+
; N/A   ; None              ; 10.195 ns       ; invert_B ; C_out ;
; N/A   ; None              ; 9.965 ns        ; B        ; C_out ;
; N/A   ; None              ; 5.666 ns        ; C_in     ; C_out ;
; N/A   ; None              ; 5.468 ns        ; A        ; C_out ;
; N/A   ; None              ; 5.366 ns        ; invert_A ; C_out ;
+-------+-------------------+-----------------+----------+-------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+----------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To             ; To Clock ;
+---------------+-------------+-----------+----------+----------------+----------+
; N/A           ; None        ; -0.296 ns ; A        ; Mux3:comb_11|Z ; Oper[0]  ;
; N/A           ; None        ; -0.490 ns ; invert_A ; Mux3:comb_11|Z ; Oper[0]  ;
; N/A           ; None        ; -0.509 ns ; A        ; Mux3:comb_11|Z ; Oper[1]  ;
; N/A           ; None        ; -0.702 ns ; Oper[0]  ; Mux3:comb_11|Z ; Oper[0]  ;
; N/A           ; None        ; -0.703 ns ; invert_A ; Mux3:comb_11|Z ; Oper[1]  ;
; N/A           ; None        ; -0.915 ns ; Oper[0]  ; Mux3:comb_11|Z ; Oper[1]  ;
; N/A           ; None        ; -1.523 ns ; C_in     ; Mux3:comb_11|Z ; Oper[0]  ;
; N/A           ; None        ; -1.736 ns ; C_in     ; Mux3:comb_11|Z ; Oper[1]  ;
; N/A           ; None        ; -4.622 ns ; Oper[1]  ; Mux3:comb_11|Z ; Oper[0]  ;
; N/A           ; None        ; -4.782 ns ; B        ; Mux3:comb_11|Z ; Oper[0]  ;
; N/A           ; None        ; -4.835 ns ; Oper[1]  ; Mux3:comb_11|Z ; Oper[1]  ;
; N/A           ; None        ; -4.995 ns ; B        ; Mux3:comb_11|Z ; Oper[1]  ;
; N/A           ; None        ; -5.014 ns ; invert_B ; Mux3:comb_11|Z ; Oper[0]  ;
; N/A           ; None        ; -5.227 ns ; invert_B ; Mux3:comb_11|Z ; Oper[1]  ;
+---------------+-------------+-----------+----------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Wed Aug 24 19:08:32 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Mux3:comb_11|Z" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Oper[1]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "Oper[0]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Mux3:comb_11|Z~3" as buffer
Info: tsu for register "Mux3:comb_11|Z" (data pin = "invert_B", clock pin = "Oper[1]") is 6.173 ns
    Info: + Longest pin to register delay is 7.755 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_42; Fanout = 2; PIN Node = 'invert_B'
        Info: 2: + IC(5.246 ns) + CELL(0.150 ns) = 6.256 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 2; COMB Node = 'Mux2:comb_6|C~1'
        Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 6.654 ns; Loc. = LCCOMB_X1_Y12_N10; Fanout = 1; COMB Node = 'Mux3:comb_11|Z~5'
        Info: 4: + IC(0.246 ns) + CELL(0.149 ns) = 7.049 ns; Loc. = LCCOMB_X1_Y12_N6; Fanout = 1; COMB Node = 'Mux3:comb_11|Z~7'
        Info: 5: + IC(0.269 ns) + CELL(0.437 ns) = 7.755 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; REG Node = 'Mux3:comb_11|Z'
        Info: Total cell delay = 1.746 ns ( 22.51 % )
        Info: Total interconnect delay = 6.009 ns ( 77.49 % )
    Info: + Micro setup delay of destination is 0.818 ns
    Info: - Shortest clock path from clock "Oper[1]" to destination register is 2.400 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_142; Fanout = 3; CLK Node = 'Oper[1]'
        Info: 2: + IC(0.992 ns) + CELL(0.150 ns) = 2.002 ns; Loc. = LCCOMB_X1_Y12_N12; Fanout = 1; COMB Node = 'Mux3:comb_11|Z~3'
        Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 2.400 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; REG Node = 'Mux3:comb_11|Z'
        Info: Total cell delay = 1.160 ns ( 48.33 % )
        Info: Total interconnect delay = 1.240 ns ( 51.67 % )
Info: tco from clock "Oper[0]" to destination pin "Result" through register "Mux3:comb_11|Z" is 6.033 ns
    Info: + Longest clock path from clock "Oper[0]" to source register is 2.613 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 3; CLK Node = 'Oper[0]'
        Info: 2: + IC(0.951 ns) + CELL(0.275 ns) = 2.215 ns; Loc. = LCCOMB_X1_Y12_N12; Fanout = 1; COMB Node = 'Mux3:comb_11|Z~3'
        Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 2.613 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; REG Node = 'Mux3:comb_11|Z'
        Info: Total cell delay = 1.414 ns ( 54.11 % )
        Info: Total interconnect delay = 1.199 ns ( 45.89 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 3.420 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; REG Node = 'Mux3:comb_11|Z'
        Info: 2: + IC(0.602 ns) + CELL(2.818 ns) = 3.420 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'Result'
        Info: Total cell delay = 2.818 ns ( 82.40 % )
        Info: Total interconnect delay = 0.602 ns ( 17.60 % )
Info: Longest tpd from source pin "invert_B" to destination pin "C_out" is 10.195 ns
    Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_42; Fanout = 2; PIN Node = 'invert_B'
    Info: 2: + IC(5.246 ns) + CELL(0.150 ns) = 6.256 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 2; COMB Node = 'Mux2:comb_6|C~1'
    Info: 3: + IC(0.251 ns) + CELL(0.420 ns) = 6.927 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'Full_Adder:comb_10|Add1~0'
    Info: 4: + IC(0.626 ns) + CELL(2.642 ns) = 10.195 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'C_out'
    Info: Total cell delay = 4.072 ns ( 39.94 % )
    Info: Total interconnect delay = 6.123 ns ( 60.06 % )
Info: th for register "Mux3:comb_11|Z" (data pin = "A", clock pin = "Oper[0]") is -0.296 ns
    Info: + Longest clock path from clock "Oper[0]" to destination register is 2.613 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 3; CLK Node = 'Oper[0]'
        Info: 2: + IC(0.951 ns) + CELL(0.275 ns) = 2.215 ns; Loc. = LCCOMB_X1_Y12_N12; Fanout = 1; COMB Node = 'Mux3:comb_11|Z~3'
        Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 2.613 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; REG Node = 'Mux3:comb_11|Z'
        Info: Total cell delay = 1.414 ns ( 54.11 % )
        Info: Total interconnect delay = 1.199 ns ( 45.89 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.909 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_18; Fanout = 3; PIN Node = 'A'
        Info: 2: + IC(0.953 ns) + CELL(0.271 ns) = 2.203 ns; Loc. = LCCOMB_X1_Y12_N6; Fanout = 1; COMB Node = 'Mux3:comb_11|Z~7'
        Info: 3: + IC(0.269 ns) + CELL(0.437 ns) = 2.909 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; REG Node = 'Mux3:comb_11|Z'
        Info: Total cell delay = 1.687 ns ( 57.99 % )
        Info: Total interconnect delay = 1.222 ns ( 42.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 191 megabytes
    Info: Processing ended: Wed Aug 24 19:08:32 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


