WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1266208 cumulative IPC: 3.949 (Simulation time: 00 hr 00 min 37 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1266208 cumulative IPC: 3.949 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 7691848 heartbeat IPC: 1.3 cumulative IPC: 0.7781 (Simulation time: 00 hr 02 min 44 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 6425642 cumulative IPC: 0.7781 (Simulation time: 00 hr 02 min 44 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 6425642 cumulative IPC: 0.7781 (Simulation time: 00 hr 02 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_1339B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7781 instructions: 5000003 cycles: 6425642
CPU 0 Branch Prediction Accuracy: 94.72% MPKI: 4.921 Average ROB Occupancy at Mispredict: 219.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.178
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.67
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0752

LLC TOTAL        ACCESS:      77717 HIT:      12181 MISS:      65536
LLC LOAD         ACCESS:      65683 HIT:       4985 MISS:      60698
LLC RFO          ACCESS:       4661 HIT:        903 MISS:       3758
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       6156 HIT:       6148 MISS:          8
LLC TRANSLATION  ACCESS:       1217 HIT:        145 MISS:       1072
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 366.5 cycles
cpu0_DTLB TOTAL        ACCESS:    1011585 HIT:     990472 MISS:      21113
cpu0_DTLB LOAD         ACCESS:    1011585 HIT:     990472 MISS:      21113
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 23.51 cycles
cpu0_ITLB TOTAL        ACCESS:        783 HIT:        783 MISS:          0
cpu0_ITLB LOAD         ACCESS:        783 HIT:        783 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1216057 HIT:     528826 MISS:     687231
cpu0_L1D LOAD         ACCESS:    1115466 HIT:     453248 MISS:     662218
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      97662 HIT:      74689 MISS:      22973
cpu0_L1D TRANSLATION  ACCESS:       2929 HIT:        889 MISS:       2040
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 23.09 cycles
cpu0_L1I TOTAL        ACCESS:        885 HIT:        838 MISS:         47
cpu0_L1I LOAD         ACCESS:        885 HIT:        838 MISS:         47
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 120.1 cycles
cpu0_L2C TOTAL        ACCESS:      93378 HIT:      21789 MISS:      71589
cpu0_L2C LOAD         ACCESS:      79652 HIT:      13966 MISS:      65686
cpu0_L2C RFO          ACCESS:       5045 HIT:        384 MISS:       4661
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       6711 HIT:       6686 MISS:         25
cpu0_L2C TRANSLATION  ACCESS:       1970 HIT:        753 MISS:       1217
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 356.4 cycles
cpu0_STLB TOTAL        ACCESS:       7169 HIT:       4239 MISS:       2930
cpu0_STLB LOAD         ACCESS:       7169 HIT:       4239 MISS:       2930
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 220.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      40495
  ROW_BUFFER_MISS:      24993
 AVG DBUS CONGESTED CYCLE: 3.901
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        928
  FULL:       5409
