{
  "design": {
    "design_info": {
      "boundary_crc": "0xF017C218E4B122D9",
      "device": "xc7z020clg484-2",
      "name": "heterogeneous_computing",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_sub_sys": {
        "microblaze_interrupt": {
          "microblaze_0_axi_intc": "",
          "microblaze_0_xlconcat": ""
        },
        "microblaze_rst": {
          "mdm_1": "",
          "rst_microblaze_100M": ""
        },
        "microblaze_0_local_memory": {
          "dlmb_v10": "",
          "ilmb_v10": "",
          "dlmb_bram_if_cntlr": "",
          "ilmb_bram_if_cntlr": "",
          "lmb_bram": ""
        },
        "microblaze_cache": {
          "axi_bram_ctrl_microblaze": "",
          "axi_mem_intercon_1": {
            "xbar": "",
            "s00_couplers": {},
            "s01_couplers": {},
            "m00_couplers": {}
          },
          "blk_mem_gen_1": ""
        },
        "microblaze_periph": {
          "axi_bram_ctrl_pl": "",
          "axi_timer_0": "",
          "axi_uartlite_0": "",
          "microblaze_0_axi_periph": {
            "xbar": "",
            "s00_couplers": {},
            "m00_couplers": {},
            "m01_couplers": {
              "auto_pc": ""
            },
            "m02_couplers": {
              "auto_pc": ""
            },
            "m03_couplers": {},
            "m04_couplers": {}
          }
        },
        "microblaze_0": ""
      },
      "processing_system7_0": "",
      "axi_bram_ctrl_ps": "",
      "ps_pl_shared_mem": "",
      "rst_ps7_0_100M": "",
      "axi_mem_intercon": {
        "s00_couplers": {
          "auto_pc": ""
        }
      }
    },
    "interface_ports": {
      "CAN0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:can_rtl:1.0"
      },
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "CAN1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:can_rtl:1.0"
      },
      "UART0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "UART0_PS": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      }
    },
    "ports": {
      "rst_n": {
        "direction": "I"
      }
    },
    "components": {
      "microblaze_sub_sys": {
        "interface_ports": {
          "BRAM_PORTA": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "uart_rtl_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          }
        },
        "ports": {
          "processor_clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "In2": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In3": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "microblaze_interrupt": {
            "interface_ports": {
              "s_axi": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "interrupt": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:mbinterrupt_rtl:1.0"
              }
            },
            "ports": {
              "processor_clk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "processor_rst": {
                "type": "rst",
                "direction": "I"
              },
              "In0": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "In1": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "In2": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "In3": {
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "microblaze_0_axi_intc": {
                "vlnv": "xilinx.com:ip:axi_intc:4.1",
                "xci_name": "heterogeneous_computing_microblaze_0_axi_intc_0",
                "parameters": {
                  "C_HAS_FAST": {
                    "value": "1"
                  },
                  "C_IRQ_IS_LEVEL": {
                    "value": "0"
                  }
                }
              },
              "microblaze_0_xlconcat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "heterogeneous_computing_microblaze_0_xlconcat_0",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "4"
                  },
                  "dout_width": {
                    "value": "4"
                  }
                }
              }
            },
            "interface_nets": {
              "microblaze_0_intc_axi": {
                "interface_ports": [
                  "s_axi",
                  "microblaze_0_axi_intc/s_axi"
                ]
              },
              "microblaze_0_interrupt": {
                "interface_ports": [
                  "interrupt",
                  "microblaze_0_axi_intc/interrupt"
                ]
              }
            },
            "nets": {
              "microblaze_0_intr": {
                "ports": [
                  "microblaze_0_xlconcat/dout",
                  "microblaze_0_axi_intc/intr"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "processor_clk",
                  "microblaze_0_axi_intc/s_axi_aclk",
                  "microblaze_0_axi_intc/processor_clk"
                ]
              },
              "rst_ps7_0_100M_1_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "microblaze_0_axi_intc/s_axi_aresetn"
                ]
              },
              "rst_ps7_0_100M_1_mb_reset": {
                "ports": [
                  "processor_rst",
                  "microblaze_0_axi_intc/processor_rst"
                ]
              },
              "processing_system7_0_IRQ_P2F_CAN0": {
                "ports": [
                  "In0",
                  "microblaze_0_xlconcat/In0"
                ]
              },
              "axi_timer_0_interrupt": {
                "ports": [
                  "In1",
                  "microblaze_0_xlconcat/In1"
                ]
              },
              "In2_1": {
                "ports": [
                  "In2",
                  "microblaze_0_xlconcat/In2"
                ]
              },
              "In3_1": {
                "ports": [
                  "In3",
                  "microblaze_0_xlconcat/In3"
                ]
              }
            }
          },
          "microblaze_rst": {
            "interface_ports": {
              "MBDEBUG_0": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:mbdebug_rtl:3.0"
              }
            },
            "ports": {
              "slowest_sync_clk": {
                "type": "clk",
                "direction": "I"
              },
              "rst_n": {
                "type": "rst",
                "direction": "I"
              },
              "mb_reset": {
                "type": "rst",
                "direction": "O"
              },
              "bus_struct_reset": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "mdm_1": {
                "vlnv": "xilinx.com:ip:mdm:3.2",
                "xci_name": "heterogeneous_computing_mdm_1_0"
              },
              "rst_microblaze_100M": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "heterogeneous_computing_rst_ps7_0_100M_1_0"
              }
            },
            "interface_nets": {
              "microblaze_0_debug": {
                "interface_ports": [
                  "MBDEBUG_0",
                  "mdm_1/MBDEBUG_0"
                ]
              }
            },
            "nets": {
              "mdm_1_debug_sys_rst": {
                "ports": [
                  "mdm_1/Debug_SYS_Rst",
                  "rst_microblaze_100M/mb_debug_sys_rst"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "slowest_sync_clk",
                  "rst_microblaze_100M/slowest_sync_clk"
                ]
              },
              "rst_n_1": {
                "ports": [
                  "rst_n",
                  "rst_microblaze_100M/ext_reset_in"
                ]
              },
              "rst_ps7_0_100M_1_mb_reset": {
                "ports": [
                  "rst_microblaze_100M/mb_reset",
                  "mb_reset"
                ]
              },
              "rst_ps7_0_100M_1_bus_struct_reset": {
                "ports": [
                  "rst_microblaze_100M/bus_struct_reset",
                  "bus_struct_reset"
                ]
              },
              "rst_ps7_0_100M_1_interconnect_aresetn": {
                "ports": [
                  "rst_microblaze_100M/interconnect_aresetn",
                  "interconnect_aresetn"
                ]
              },
              "rst_ps7_0_100M_1_peripheral_aresetn": {
                "ports": [
                  "rst_microblaze_100M/peripheral_aresetn",
                  "peripheral_aresetn"
                ]
              }
            }
          },
          "microblaze_0_local_memory": {
            "interface_ports": {
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "heterogeneous_computing_dlmb_v10_0"
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "heterogeneous_computing_ilmb_v10_0"
              },
              "dlmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "heterogeneous_computing_dlmb_bram_if_cntlr_0",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > heterogeneous_computing microblaze_sub_sys/microblaze_0_local_memory/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              },
              "ilmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "heterogeneous_computing_ilmb_bram_if_cntlr_0",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "heterogeneous_computing_lmb_bram_0",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              }
            },
            "interface_nets": {
              "microblaze_0_dlmb_bus": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "dlmb_bram_if_cntlr/SLMB"
                ]
              },
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb_bus": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "ilmb_bram_if_cntlr/SLMB"
                ]
              },
              "microblaze_0_dlmb_cntlr": {
                "interface_ports": [
                  "dlmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTA"
                ]
              },
              "microblaze_0_ilmb_cntlr": {
                "interface_ports": [
                  "ilmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTB"
                ]
              },
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              }
            },
            "nets": {
              "microblaze_0_Clk": {
                "ports": [
                  "LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "ilmb_v10/LMB_Clk",
                  "dlmb_bram_if_cntlr/LMB_Clk",
                  "ilmb_bram_if_cntlr/LMB_Clk"
                ]
              },
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_v10/SYS_Rst",
                  "ilmb_v10/SYS_Rst",
                  "dlmb_bram_if_cntlr/LMB_Rst",
                  "ilmb_bram_if_cntlr/LMB_Rst"
                ]
              }
            }
          },
          "microblaze_cache": {
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "S00_ACLK": {
                "type": "clk",
                "direction": "I"
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axi_bram_ctrl_microblaze": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "heterogeneous_computing_axi_bram_ctrl_2_0",
                "parameters": {
                  "SINGLE_PORT_BRAM": {
                    "value": "0"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0xC2000000 32 > heterogeneous_computing microblaze_sub_sys/microblaze_cache/blk_mem_gen_1",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              },
              "axi_mem_intercon_1": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "heterogeneous_computing_axi_mem_intercon_1_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S01_ARESETN"
                      }
                    }
                  },
                  "S01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "heterogeneous_computing_xbar_2",
                    "parameters": {
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "2"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "s01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s01_couplers_to_s01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_mem_intercon_1_to_s01_couplers": {
                    "interface_ports": [
                      "S01_AXI",
                      "s01_couplers/S_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "axi_mem_intercon_1_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "s01_couplers_to_xbar": {
                    "interface_ports": [
                      "s01_couplers/M_AXI",
                      "xbar/S01_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_mem_intercon_1": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "axi_mem_intercon_1_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/M_ACLK",
                      "s01_couplers/M_ACLK",
                      "m00_couplers/S_ACLK"
                    ]
                  },
                  "axi_mem_intercon_1_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/M_ARESETN",
                      "s01_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN"
                    ]
                  },
                  "S00_ACLK_1": {
                    "ports": [
                      "S00_ACLK",
                      "s00_couplers/S_ACLK"
                    ]
                  },
                  "S00_ARESETN_1": {
                    "ports": [
                      "S00_ARESETN",
                      "s00_couplers/S_ARESETN"
                    ]
                  },
                  "S01_ACLK_1": {
                    "ports": [
                      "S01_ACLK",
                      "s01_couplers/S_ACLK"
                    ]
                  },
                  "S01_ARESETN_1": {
                    "ports": [
                      "S01_ARESETN",
                      "s01_couplers/S_ARESETN"
                    ]
                  },
                  "M00_ACLK_1": {
                    "ports": [
                      "M00_ACLK",
                      "m00_couplers/M_ACLK"
                    ]
                  },
                  "M00_ARESETN_1": {
                    "ports": [
                      "M00_ARESETN",
                      "m00_couplers/M_ARESETN"
                    ]
                  }
                }
              },
              "blk_mem_gen_1": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "heterogeneous_computing_blk_mem_gen_1_0",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  }
                }
              }
            },
            "interface_nets": {
              "microblaze_0_M_AXI_DC": {
                "interface_ports": [
                  "S00_AXI",
                  "axi_mem_intercon_1/S00_AXI"
                ]
              },
              "microblaze_0_M_AXI_IC": {
                "interface_ports": [
                  "S01_AXI",
                  "axi_mem_intercon_1/S01_AXI"
                ]
              },
              "axi_mem_intercon_1_M00_AXI": {
                "interface_ports": [
                  "axi_mem_intercon_1/M00_AXI",
                  "axi_bram_ctrl_microblaze/S_AXI"
                ]
              },
              "axi_bram_ctrl_2_BRAM_PORTB": {
                "interface_ports": [
                  "axi_bram_ctrl_microblaze/BRAM_PORTB",
                  "blk_mem_gen_1/BRAM_PORTB"
                ]
              },
              "axi_bram_ctrl_2_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_microblaze/BRAM_PORTA",
                  "blk_mem_gen_1/BRAM_PORTA"
                ]
              }
            },
            "nets": {
              "microblaze_0_Clk": {
                "ports": [
                  "S00_ACLK",
                  "axi_bram_ctrl_microblaze/s_axi_aclk",
                  "axi_mem_intercon_1/ACLK",
                  "axi_mem_intercon_1/S00_ACLK",
                  "axi_mem_intercon_1/M00_ACLK",
                  "axi_mem_intercon_1/S01_ACLK"
                ]
              },
              "rst_ps7_0_100M_1_peripheral_aresetn": {
                "ports": [
                  "S00_ARESETN",
                  "axi_bram_ctrl_microblaze/s_axi_aresetn",
                  "axi_mem_intercon_1/S00_ARESETN",
                  "axi_mem_intercon_1/M00_ARESETN",
                  "axi_mem_intercon_1/S01_ARESETN"
                ]
              },
              "rst_ps7_0_100M_1_interconnect_aresetn": {
                "ports": [
                  "ARESETN",
                  "axi_mem_intercon_1/ARESETN"
                ]
              }
            }
          },
          "microblaze_periph": {
            "interface_ports": {
              "BRAM_PORTA": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "uart_rtl_0": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:uart_rtl:1.0"
              }
            },
            "ports": {
              "interrupt": {
                "type": "intr",
                "direction": "O"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "s_axi_aresetn1": {
                "type": "rst",
                "direction": "I"
              },
              "interrupt1": {
                "type": "intr",
                "direction": "O"
              }
            },
            "components": {
              "axi_bram_ctrl_pl": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "heterogeneous_computing_axi_bram_ctrl_pl_0",
                "parameters": {
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0xC0000000 32 > heterogeneous_computing ps_pl_shared_mem",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              },
              "axi_timer_0": {
                "vlnv": "xilinx.com:ip:axi_timer:2.0",
                "xci_name": "heterogeneous_computing_axi_timer_0_0",
                "parameters": {
                  "enable_timer2": {
                    "value": "0"
                  }
                }
              },
              "axi_uartlite_0": {
                "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
                "xci_name": "heterogeneous_computing_axi_uartlite_0_0",
                "parameters": {
                  "C_BAUDRATE": {
                    "value": "115200"
                  }
                }
              },
              "microblaze_0_axi_periph": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "heterogeneous_computing_microblaze_0_axi_periph_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "5"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M02_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M03_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M04_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_ARESETN"
                      }
                    }
                  },
                  "M01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M02_ARESETN"
                      }
                    }
                  },
                  "M02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M03_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M03_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M03_ARESETN"
                      }
                    }
                  },
                  "M03_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M04_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M04_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M04_ARESETN"
                      }
                    }
                  },
                  "M04_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "heterogeneous_computing_xbar_3",
                    "parameters": {
                      "NUM_MI": {
                        "value": "5"
                      },
                      "NUM_SI": {
                        "value": "1"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "xci_name": "heterogeneous_computing_auto_pc_0",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI3"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI4LITE"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "m01_couplers_to_auto_pc": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_pc/S_AXI"
                        ]
                      },
                      "auto_pc_to_m01_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_pc/aresetn"
                        ]
                      }
                    }
                  },
                  "m02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "xci_name": "heterogeneous_computing_auto_pc_1",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI4"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI4LITE"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_pc_to_m02_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      },
                      "m02_couplers_to_auto_pc": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_pc/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_pc/aresetn"
                        ]
                      }
                    }
                  },
                  "m03_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m03_couplers_to_m03_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m04_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m04_couplers_to_m04_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  },
                  "m03_couplers_to_microblaze_0_axi_periph": {
                    "interface_ports": [
                      "M03_AXI",
                      "m03_couplers/M_AXI"
                    ]
                  },
                  "m00_couplers_to_microblaze_0_axi_periph": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "microblaze_0_axi_periph_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "m02_couplers_to_microblaze_0_axi_periph": {
                    "interface_ports": [
                      "M02_AXI",
                      "m02_couplers/M_AXI"
                    ]
                  },
                  "m01_couplers_to_microblaze_0_axi_periph": {
                    "interface_ports": [
                      "M01_AXI",
                      "m01_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXI",
                      "m01_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m02_couplers": {
                    "interface_ports": [
                      "xbar/M02_AXI",
                      "m02_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m03_couplers": {
                    "interface_ports": [
                      "xbar/M03_AXI",
                      "m03_couplers/S_AXI"
                    ]
                  },
                  "m04_couplers_to_microblaze_0_axi_periph": {
                    "interface_ports": [
                      "M04_AXI",
                      "m04_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m04_couplers": {
                    "interface_ports": [
                      "xbar/M04_AXI",
                      "m04_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "microblaze_0_axi_periph_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/M_ACLK",
                      "m00_couplers/S_ACLK",
                      "m01_couplers/S_ACLK",
                      "m02_couplers/S_ACLK",
                      "m03_couplers/S_ACLK",
                      "m04_couplers/S_ACLK"
                    ]
                  },
                  "microblaze_0_axi_periph_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN",
                      "m01_couplers/S_ARESETN",
                      "m02_couplers/S_ARESETN",
                      "m03_couplers/S_ARESETN",
                      "m04_couplers/S_ARESETN"
                    ]
                  },
                  "S00_ACLK_1": {
                    "ports": [
                      "S00_ACLK",
                      "s00_couplers/S_ACLK"
                    ]
                  },
                  "S00_ARESETN_1": {
                    "ports": [
                      "S00_ARESETN",
                      "s00_couplers/S_ARESETN"
                    ]
                  },
                  "M00_ACLK_1": {
                    "ports": [
                      "M00_ACLK",
                      "m00_couplers/M_ACLK"
                    ]
                  },
                  "M00_ARESETN_1": {
                    "ports": [
                      "M00_ARESETN",
                      "m00_couplers/M_ARESETN"
                    ]
                  },
                  "M01_ACLK_1": {
                    "ports": [
                      "M01_ACLK",
                      "m01_couplers/M_ACLK"
                    ]
                  },
                  "M01_ARESETN_1": {
                    "ports": [
                      "M01_ARESETN",
                      "m01_couplers/M_ARESETN"
                    ]
                  },
                  "M02_ACLK_1": {
                    "ports": [
                      "M02_ACLK",
                      "m02_couplers/M_ACLK"
                    ]
                  },
                  "M02_ARESETN_1": {
                    "ports": [
                      "M02_ARESETN",
                      "m02_couplers/M_ARESETN"
                    ]
                  },
                  "M03_ACLK_1": {
                    "ports": [
                      "M03_ACLK",
                      "m03_couplers/M_ACLK"
                    ]
                  },
                  "M03_ARESETN_1": {
                    "ports": [
                      "M03_ARESETN",
                      "m03_couplers/M_ARESETN"
                    ]
                  },
                  "M04_ACLK_1": {
                    "ports": [
                      "M04_ACLK",
                      "m04_couplers/M_ACLK"
                    ]
                  },
                  "M04_ARESETN_1": {
                    "ports": [
                      "M04_ARESETN",
                      "m04_couplers/M_ARESETN"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "microblaze_0_axi_periph_M02_AXI": {
                "interface_ports": [
                  "microblaze_0_axi_periph/M02_AXI",
                  "axi_bram_ctrl_pl/S_AXI"
                ]
              },
              "axi_bram_ctrl_pl_BRAM_PORTA": {
                "interface_ports": [
                  "BRAM_PORTA",
                  "axi_bram_ctrl_pl/BRAM_PORTA"
                ]
              },
              "microblaze_0_axi_periph_M03_AXI": {
                "interface_ports": [
                  "microblaze_0_axi_periph/M03_AXI",
                  "axi_timer_0/S_AXI"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "uart_rtl_0",
                  "axi_uartlite_0/UART"
                ]
              },
              "microblaze_0_axi_dp": {
                "interface_ports": [
                  "S00_AXI",
                  "microblaze_0_axi_periph/S00_AXI"
                ]
              },
              "microblaze_0_axi_periph_M01_AXI": {
                "interface_ports": [
                  "M01_AXI",
                  "microblaze_0_axi_periph/M01_AXI"
                ]
              },
              "microblaze_0_intc_axi": {
                "interface_ports": [
                  "M00_AXI",
                  "microblaze_0_axi_periph/M00_AXI"
                ]
              },
              "microblaze_0_axi_periph_M04_AXI": {
                "interface_ports": [
                  "microblaze_0_axi_periph/M04_AXI",
                  "axi_uartlite_0/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_timer_0_interrupt": {
                "ports": [
                  "axi_timer_0/interrupt",
                  "interrupt"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_pl/s_axi_aclk",
                  "axi_timer_0/s_axi_aclk",
                  "axi_uartlite_0/s_axi_aclk",
                  "microblaze_0_axi_periph/ACLK",
                  "microblaze_0_axi_periph/S00_ACLK",
                  "microblaze_0_axi_periph/M00_ACLK",
                  "microblaze_0_axi_periph/M01_ACLK",
                  "microblaze_0_axi_periph/M02_ACLK",
                  "microblaze_0_axi_periph/M03_ACLK",
                  "microblaze_0_axi_periph/M04_ACLK"
                ]
              },
              "rst_ps7_0_100M_1_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_pl/s_axi_aresetn",
                  "axi_timer_0/s_axi_aresetn",
                  "microblaze_0_axi_periph/S00_ARESETN",
                  "microblaze_0_axi_periph/M00_ARESETN",
                  "microblaze_0_axi_periph/M01_ARESETN",
                  "microblaze_0_axi_periph/M02_ARESETN",
                  "microblaze_0_axi_periph/M03_ARESETN",
                  "microblaze_0_axi_periph/M04_ARESETN"
                ]
              },
              "rst_ps7_0_100M_1_interconnect_aresetn": {
                "ports": [
                  "ARESETN",
                  "microblaze_0_axi_periph/ARESETN"
                ]
              },
              "s_axi_aresetn1_1": {
                "ports": [
                  "s_axi_aresetn1",
                  "axi_uartlite_0/s_axi_aresetn"
                ]
              },
              "axi_uartlite_0_interrupt": {
                "ports": [
                  "axi_uartlite_0/interrupt",
                  "interrupt1"
                ]
              }
            }
          },
          "microblaze_0": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "xci_name": "heterogeneous_computing_microblaze_0_0",
            "parameters": {
              "C_ADDR_TAG_BITS": {
                "value": "1"
              },
              "C_AREA_OPTIMIZED": {
                "value": "0"
              },
              "C_CACHE_BYTE_SIZE": {
                "value": "8192"
              },
              "C_DCACHE_ADDR_TAG": {
                "value": "1"
              },
              "C_DCACHE_BYTE_SIZE": {
                "value": "8192"
              },
              "C_DCACHE_USE_WRITEBACK": {
                "value": "1"
              },
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_DIV_ZERO_EXCEPTION": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_ILL_OPCODE_EXCEPTION": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              },
              "C_M_AXI_D_BUS_EXCEPTION": {
                "value": "1"
              },
              "C_M_AXI_I_BUS_EXCEPTION": {
                "value": "1"
              },
              "C_NUMBER_OF_PC_BRK": {
                "value": "2"
              },
              "C_OPCODE_0x0_ILLEGAL": {
                "value": "1"
              },
              "C_UNALIGNED_EXCEPTIONS": {
                "value": "1"
              },
              "C_USE_BARREL": {
                "value": "1"
              },
              "C_USE_DCACHE": {
                "value": "1"
              },
              "C_USE_DIV": {
                "value": "1"
              },
              "C_USE_HW_MUL": {
                "value": "1"
              },
              "C_USE_ICACHE": {
                "value": "1"
              },
              "C_USE_MSR_INSTR": {
                "value": "1"
              },
              "C_USE_PCMP_INSTR": {
                "value": "1"
              },
              "C_USE_REORDER_INSTR": {
                "value": "1"
              },
              "G_TEMPLATE_LIST": {
                "value": "9"
              },
              "G_USE_EXCEPTIONS": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > heterogeneous_computing microblaze_sub_sys/microblaze_0_local_memory/dlmb_bram_if_cntlr heterogeneous_computing microblaze_sub_sys/microblaze_periph/axi_bram_ctrl_pl heterogeneous_computing microblaze_sub_sys/microblaze_cache/axi_bram_ctrl_microblaze",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "uart_rtl_0",
              "microblaze_periph/uart_rtl_0"
            ]
          },
          "microblaze_0_debug": {
            "interface_ports": [
              "microblaze_rst/MBDEBUG_0",
              "microblaze_0/DEBUG"
            ]
          },
          "microblaze_0_M_AXI_DC": {
            "interface_ports": [
              "microblaze_0/M_AXI_DC",
              "microblaze_cache/S00_AXI"
            ]
          },
          "microblaze_0_dlmb_1": {
            "interface_ports": [
              "microblaze_0/DLMB",
              "microblaze_0_local_memory/DLMB"
            ]
          },
          "microblaze_0_M_AXI_IC": {
            "interface_ports": [
              "microblaze_0/M_AXI_IC",
              "microblaze_cache/S01_AXI"
            ]
          },
          "microblaze_0_interrupt": {
            "interface_ports": [
              "microblaze_interrupt/interrupt",
              "microblaze_0/INTERRUPT"
            ]
          },
          "microblaze_0_axi_dp": {
            "interface_ports": [
              "microblaze_periph/S00_AXI",
              "microblaze_0/M_AXI_DP"
            ]
          },
          "microblaze_periph_BRAM_PORTA": {
            "interface_ports": [
              "BRAM_PORTA",
              "microblaze_periph/BRAM_PORTA"
            ]
          },
          "microblaze_0_intc_axi": {
            "interface_ports": [
              "microblaze_periph/M00_AXI",
              "microblaze_interrupt/s_axi"
            ]
          },
          "microblaze_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "microblaze_periph/M01_AXI"
            ]
          },
          "microblaze_0_ilmb_1": {
            "interface_ports": [
              "microblaze_0/ILMB",
              "microblaze_0_local_memory/ILMB"
            ]
          }
        },
        "nets": {
          "rst_ps7_0_100M_1_mb_reset": {
            "ports": [
              "microblaze_rst/mb_reset",
              "microblaze_interrupt/processor_rst",
              "microblaze_0/Reset"
            ]
          },
          "rst_ps7_0_100M_1_peripheral_aresetn": {
            "ports": [
              "microblaze_rst/peripheral_aresetn",
              "microblaze_cache/S00_ARESETN",
              "microblaze_periph/s_axi_aresetn",
              "microblaze_interrupt/s_axi_aresetn",
              "microblaze_periph/s_axi_aresetn1"
            ]
          },
          "rst_ps7_0_100M_1_bus_struct_reset": {
            "ports": [
              "microblaze_rst/bus_struct_reset",
              "microblaze_0_local_memory/SYS_Rst"
            ]
          },
          "rst_ps7_0_100M_1_interconnect_aresetn": {
            "ports": [
              "microblaze_rst/interconnect_aresetn",
              "microblaze_cache/ARESETN",
              "microblaze_periph/ARESETN"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "processor_clk",
              "microblaze_interrupt/processor_clk",
              "microblaze_periph/s_axi_aclk",
              "microblaze_cache/S00_ACLK",
              "microblaze_0_local_memory/LMB_Clk",
              "microblaze_rst/slowest_sync_clk",
              "microblaze_0/Clk"
            ]
          },
          "rst_n_1": {
            "ports": [
              "rst_n",
              "microblaze_rst/rst_n"
            ]
          },
          "microblaze_periph_interrupt": {
            "ports": [
              "microblaze_periph/interrupt",
              "microblaze_interrupt/In0"
            ]
          },
          "microblaze_periph_interrupt1": {
            "ports": [
              "microblaze_periph/interrupt1",
              "microblaze_interrupt/In1"
            ]
          },
          "In2_1": {
            "ports": [
              "In2",
              "microblaze_interrupt/In2"
            ]
          },
          "In3_1": {
            "ports": [
              "In3",
              "microblaze_interrupt/In3"
            ]
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "heterogeneous_computing_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666666"
          },
          "PCW_CAN0_BASEADDR": {
            "value": "0xE0008000"
          },
          "PCW_CAN0_CAN0_IO": {
            "value": "EMIO"
          },
          "PCW_CAN0_GRP_CLK_ENABLE": {
            "value": "0"
          },
          "PCW_CAN0_HIGHADDR": {
            "value": "0xE0008FFF"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_CAN1_BASEADDR": {
            "value": "0xE0009000"
          },
          "PCW_CAN1_CAN1_IO": {
            "value": "EMIO"
          },
          "PCW_CAN1_GRP_CLK_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_HIGHADDR": {
            "value": "0xE0009FFF"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "767"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_RESET_IO": {
            "value": "MIO 7"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "1"
          },
          "PCW_EN_CAN1": {
            "value": "1"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "1"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "1"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "0"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "0"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "FALSE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "24"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "0"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#gpio[1]#gpio[2]#gpio[3]#gpio[4]#gpio[5]#gpio[6]#reset#gpio[8]#gpio[9]#gpio[10]#gpio[11]#tx#rx#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#gpio[46]#gpio[47]#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NAND_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_CAN0_INTR": {
            "value": "0"
          },
          "PCW_P2F_CAN1_INTR": {
            "value": "1"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_GPIO_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART0_INTR": {
            "value": "1"
          },
          "PCW_P2F_UART1_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.063"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.062"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.065"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.083"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.007"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.010"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.006"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.048"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg484"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_GP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_BASEADDR": {
            "value": "0xE0000000"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_HIGHADDR": {
            "value": "0xE0000FFF"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "EMIO"
          },
          "PCW_UART1_BASEADDR": {
            "value": "0xE0001000"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_HIGHADDR": {
            "value": "0xE0001FFF"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 12 .. 13"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "68.4725"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "71.086"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "66.794"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "108.7385"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "64.1705"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "63.686"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "68.46"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "105.4895"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333333"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > heterogeneous_computing axi_bram_ctrl_ps",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_ps": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "heterogeneous_computing_axi_bram_ctrl_0_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x40000000 32 > heterogeneous_computing ps_pl_shared_mem",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "ps_pl_shared_mem": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "heterogeneous_computing_ps_pl_mem_0",
        "parameters": {
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "rst_ps7_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "heterogeneous_computing_rst_ps7_0_100M_0"
      },
      "axi_mem_intercon": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "heterogeneous_computing_axi_mem_intercon_2",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "heterogeneous_computing_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_mem_intercon_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_mem_intercon_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_mem_intercon_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "axi_mem_intercon_M00_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M00_AXI",
          "axi_bram_ctrl_ps/S_AXI"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "axi_mem_intercon/S00_AXI"
        ]
      },
      "axi_bram_ctrl_ps_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_ps/BRAM_PORTA",
          "ps_pl_shared_mem/BRAM_PORTB"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_sub_sys/M01_AXI",
          "processing_system7_0/S_AXI_GP0"
        ]
      },
      "processing_system7_0_UART_0": {
        "interface_ports": [
          "UART0_PS",
          "processing_system7_0/UART_0"
        ]
      },
      "processing_system7_0_CAN_0": {
        "interface_ports": [
          "CAN0",
          "processing_system7_0/CAN_0"
        ]
      },
      "microblaze_sub_sys_uart_rtl_0": {
        "interface_ports": [
          "UART0",
          "microblaze_sub_sys/uart_rtl_0"
        ]
      },
      "processing_system7_0_CAN_1": {
        "interface_ports": [
          "CAN1",
          "processing_system7_0/CAN_1"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "microblaze_sub_sys_BRAM_PORTA": {
        "interface_ports": [
          "ps_pl_shared_mem/BRAM_PORTA",
          "microblaze_sub_sys/BRAM_PORTA"
        ]
      }
    },
    "nets": {
      "microblaze_0_Clk": {
        "ports": [
          "processing_system7_0/FCLK_CLK1",
          "processing_system7_0/S_AXI_GP0_ACLK",
          "microblaze_sub_sys/processor_clk"
        ]
      },
      "rst_n_1": {
        "ports": [
          "rst_n",
          "microblaze_sub_sys/rst_n"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "axi_bram_ctrl_ps/s_axi_aclk",
          "rst_ps7_0_100M/slowest_sync_clk",
          "axi_mem_intercon/ACLK",
          "axi_mem_intercon/S00_ACLK",
          "axi_mem_intercon/M00_ACLK"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_100M/ext_reset_in"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_100M/peripheral_aresetn",
          "axi_bram_ctrl_ps/s_axi_aresetn",
          "axi_mem_intercon/S00_ARESETN",
          "axi_mem_intercon/M00_ARESETN",
          "axi_mem_intercon/ARESETN"
        ]
      },
      "processing_system7_0_IRQ_P2F_CAN1": {
        "ports": [
          "processing_system7_0/IRQ_P2F_CAN1",
          "microblaze_sub_sys/In3"
        ]
      },
      "processing_system7_0_IRQ_P2F_UART0": {
        "ports": [
          "processing_system7_0/IRQ_P2F_UART0",
          "microblaze_sub_sys/In2"
        ]
      }
    },
    "addressing": {
      "/microblaze_sub_sys/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_microblaze_Mem0": {
                "address_block": "/microblaze_sub_sys/microblaze_cache/axi_bram_ctrl_microblaze/S_AXI/Mem0",
                "offset": "0xC2000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_pl_Mem0": {
                "address_block": "/microblaze_sub_sys/microblaze_periph/axi_bram_ctrl_pl/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "32K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/microblaze_sub_sys/microblaze_periph/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/microblaze_sub_sys/microblaze_periph/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x41000000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_sub_sys/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_sub_sys/microblaze_interrupt/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_processing_system7_0_GP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM",
                "offset": "0x20000000",
                "range": "512M"
              },
              "SEG_processing_system7_0_GP0_IOP": {
                "address_block": "/processing_system7_0/S_AXI_GP0/GP0_IOP",
                "offset": "0xE0000000",
                "range": "4M"
              },
              "SEG_processing_system7_0_GP0_M_AXI_GP0": {
                "address_block": "/processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0",
                "offset": "0x40000000",
                "range": "16M"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_microblaze_Mem0": {
                "address_block": "/microblaze_sub_sys/microblaze_cache/axi_bram_ctrl_microblaze/S_AXI/Mem0",
                "offset": "0xC2000000",
                "range": "8K"
              },
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_sub_sys/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K"
              }
            }
          }
        }
      },
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_ps/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "32K"
              }
            }
          }
        }
      }
    }
  }
}