###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Tue Mar  4 10:50:57 2014
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         1.392
+ Phase Shift                   3.000
= Required Time                 2.498
- Arrival Time                  3.459
= Slack Time                   -0.962
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.862 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.721 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.392 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |   -0.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.212 | 0.674 |   1.550 |    0.588 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC135_waddr_2_      | A v -> Y v     | BUFX4    | 0.126 | 0.274 |   1.824 |    0.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | A v -> Y ^     | NAND3X1  | 0.292 | 0.256 |   2.079 |    1.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U65                | A ^ -> Y v     | INVX4    | 0.273 | 0.251 |   2.331 |    1.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC123_n277    | A v -> Y v     | BUFX2    | 0.188 | 0.321 |   2.652 |    1.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | D v -> Y ^     | AOI22X1  | 0.200 | 0.159 |   2.811 |    1.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | A ^ -> Y v     | NAND3X1  | 0.213 | 0.145 |   2.956 |    1.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_448_0        | D v -> Y ^     | AOI22X1  | 0.490 | 0.374 |   3.331 |    2.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | MUX2X1   | 0.226 | 0.128 |   3.459 |    2.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D v            | DFFPOSX1 | 0.226 | 0.000 |   3.459 |    2.498 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.062 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    1.202 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.531 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    1.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.317 | 0.011 |   0.890 |    1.851 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         1.382
+ Phase Shift                   3.000
= Required Time                 2.508
- Arrival Time                  3.459
= Slack Time                   -0.952
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.852 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.711 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.382 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |   -0.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.212 | 0.674 |   1.550 |    0.599 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC135_waddr_2_      | A v -> Y v     | BUFX4    | 0.126 | 0.274 |   1.824 |    0.872 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | A v -> Y ^     | NAND3X1  | 0.292 | 0.256 |   2.079 |    1.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U65                | A ^ -> Y v     | INVX4    | 0.273 | 0.251 |   2.331 |    1.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC123_n277    | A v -> Y v     | BUFX2    | 0.188 | 0.321 |   2.652 |    1.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | D v -> Y ^     | AOI22X1  | 0.200 | 0.159 |   2.811 |    1.860 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | A ^ -> Y v     | NAND3X1  | 0.213 | 0.145 |   2.956 |    2.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_448_0        | D v -> Y ^     | AOI22X1  | 0.490 | 0.374 |   3.331 |    2.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | MUX2X1   | 0.226 | 0.128 |   3.459 |    2.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.226 | 0.000 |   3.459 |    2.508 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.052 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    1.192 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.521 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    1.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.317 | 0.011 |   0.889 |    1.841 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         1.237
+ Phase Shift                   3.000
= Required Time                 2.650
- Arrival Time                  3.458
= Slack Time                   -0.808
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.708 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.568 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.238 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.212 | 0.674 |   1.550 |    0.742 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC135_waddr_2_      | A v -> Y v     | BUFX4    | 0.126 | 0.274 |   1.824 |    1.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | A v -> Y ^     | NAND3X1  | 0.292 | 0.256 |   2.079 |    1.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U65                | A ^ -> Y v     | INVX4    | 0.273 | 0.251 |   2.331 |    1.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC123_n277    | A v -> Y v     | BUFX2    | 0.188 | 0.321 |   2.652 |    1.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | D v -> Y ^     | AOI22X1  | 0.200 | 0.159 |   2.811 |    2.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | A ^ -> Y v     | NAND3X1  | 0.213 | 0.145 |   2.956 |    2.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_448_0        | D v -> Y ^     | AOI22X1  | 0.490 | 0.374 |   3.331 |    2.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U38                | B ^ -> Y v     | MUX2X1   | 0.219 | 0.127 |   3.458 |    2.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.219 | 0.000 |   3.458 |    2.650 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.908 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    1.048 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.378 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    1.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.315 | 0.009 |   0.887 |    1.695 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
- Setup                         1.112
+ Phase Shift                   3.000
= Required Time                 2.786
- Arrival Time                  3.453
= Slack Time                   -0.666
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.566 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.426 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.097 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.212 | 0.674 |   1.550 |    0.884 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC135_waddr_2_      | A v -> Y v     | BUFX4    | 0.126 | 0.274 |   1.824 |    1.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | A v -> Y ^     | NAND3X1  | 0.292 | 0.256 |   2.079 |    1.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U65                | A ^ -> Y v     | INVX4    | 0.273 | 0.251 |   2.331 |    1.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC123_n277    | A v -> Y v     | BUFX2    | 0.188 | 0.321 |   2.652 |    1.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                | D v -> Y ^     | AOI22X1  | 0.200 | 0.159 |   2.811 |    2.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | A ^ -> Y v     | NAND3X1  | 0.213 | 0.145 |   2.956 |    2.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_448_0        | D v -> Y ^     | AOI22X1  | 0.490 | 0.374 |   3.331 |    2.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101               | A ^ -> Y v     | MUX2X1   | 0.221 | 0.122 |   3.452 |    2.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.221 | 0.000 |   3.453 |    2.786 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.766 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.907 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    1.236 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.344 | 0.311 |   0.880 |    1.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.369 | 0.018 |   0.898 |    1.565 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         0.400
+ Phase Shift                   3.000
= Required Time                 3.500
- Arrival Time                  3.687
= Slack Time                   -0.186
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.086 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.054 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.383 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.274 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.677 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_39_0           | C v -> Y ^     | OAI22X1  | 0.298 | 0.240 |   2.599 |    2.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.179 | 0.181 |   2.780 |    2.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | C v -> Y ^     | NAND3X1  | 0.223 | 0.174 |   2.955 |    2.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0           | A ^ -> Y v     | NAND2X1  | 0.134 | 0.073 |   3.028 |    2.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0           | C v -> Y ^     | OAI21X1  | 0.268 | 0.214 |   3.242 |    3.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0           | A ^ -> Y v     | INVX4    | 0.300 | 0.266 |   3.507 |    3.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135                 | A v -> Y ^     | MUX2X1   | 0.183 | 0.179 |   3.687 |    3.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1]   | D ^            | DFFPOSX1 | 0.183 | 0.000 |   3.687 |    3.500 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.286 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.427 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.756 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    1.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.336 | 0.028 |   0.900 |    1.087 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         0.390
+ Phase Shift                   3.000
= Required Time                 3.499
- Arrival Time                  3.681
= Slack Time                   -0.182
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.082 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.058 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.387 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.278 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.681 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_39_0           | C v -> Y ^     | OAI22X1  | 0.298 | 0.240 |   2.599 |    2.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.179 | 0.181 |   2.780 |    2.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | C v -> Y ^     | NAND3X1  | 0.223 | 0.174 |   2.955 |    2.772 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0           | A ^ -> Y v     | NAND2X1  | 0.134 | 0.073 |   3.028 |    2.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0           | C v -> Y ^     | OAI21X1  | 0.268 | 0.214 |   3.242 |    3.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0           | A ^ -> Y v     | INVX4    | 0.300 | 0.266 |   3.507 |    3.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U20                  | B v -> Y ^     | MUX2X1   | 0.181 | 0.174 |   3.681 |    3.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1]   | D ^            | DFFPOSX1 | 0.181 | 0.000 |   3.681 |    3.499 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.282 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.423 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.752 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    1.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.316 | 0.010 |   0.889 |    1.071 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D        (v) checked with 
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[1] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         0.129
+ Phase Shift                   3.000
= Required Time                 3.762
- Arrival Time                  3.944
= Slack Time                   -0.182
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                 | clk ^          |         | 0.161 |       |   0.100 |   -0.082 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC  | 0.076 | 0.140 |   0.240 |    0.058 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8   | 0.410 | 0.330 |   0.570 |    0.387 | 
     | nclk__L2_I4                                     | A v -> Y ^     | INVX8   | 0.336 | 0.306 |   0.876 |    0.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[1] | CLK ^ -> Q v   | DFFSR   | 0.642 | 1.000 |   1.876 |    1.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U16              | A v -> Y ^     | INVX1   | 0.284 | 0.286 |   2.162 |    1.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_206_0      | B ^ -> Y v     | NAND2X1 | 0.216 | 0.177 |   2.340 |    2.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_205_0      | A v -> Y ^     | INVX2   | 0.143 | 0.148 |   2.487 |    2.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_204_0      | D ^ -> Y v     | OAI22X1 | 0.153 | 0.127 |   2.615 |    2.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_257_0      | C v -> Y ^     | OAI21X1 | 0.466 | 0.331 |   2.946 |    2.763 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OCPC29_n20    | A ^ -> Y ^     | BUFX2   | 0.128 | 0.286 |   3.232 |    3.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13              | A ^ -> Y ^     | XOR2X1  | 0.276 | 0.258 |   3.491 |    3.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U22                   | A ^ -> Y ^     | XOR2X1  | 0.230 | 0.245 |   3.736 |    3.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U27                   | A ^ -> Y v     | NOR2X1  | 0.179 | 0.208 |   3.944 |    3.761 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg       | D v            | DFFSR   | 0.179 | 0.000 |   3.944 |    3.762 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |    0.282 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.422 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.752 | 
     | nclk__L2_I6                               | A v -> Y ^     | INVX8  | 0.307 | 0.309 |   0.878 |    1.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.317 | 0.013 |   0.891 |    1.073 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         0.398
+ Phase Shift                   3.000
= Required Time                 3.491
- Arrival Time                  3.672
= Slack Time                   -0.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.081 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.059 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.389 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.682 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_39_0           | C v -> Y ^     | OAI22X1  | 0.298 | 0.240 |   2.599 |    2.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.179 | 0.181 |   2.780 |    2.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | C v -> Y ^     | NAND3X1  | 0.223 | 0.174 |   2.955 |    2.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0           | A ^ -> Y v     | NAND2X1  | 0.134 | 0.073 |   3.028 |    2.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0           | C v -> Y ^     | OAI21X1  | 0.268 | 0.214 |   3.242 |    3.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0           | A ^ -> Y v     | INVX4    | 0.300 | 0.266 |   3.507 |    3.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134                 | A v -> Y ^     | MUX2X1   | 0.170 | 0.164 |   3.672 |    3.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   3.672 |    3.491 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.281 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.421 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.751 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    1.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.332 | 0.016 |   0.889 |    1.070 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.912
- Setup                         0.421
+ Phase Shift                   3.000
= Required Time                 3.491
- Arrival Time                  3.672
= Slack Time                   -0.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.081 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.059 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.389 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.682 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.761 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_39_0           | C v -> Y ^     | OAI22X1  | 0.298 | 0.240 |   2.599 |    2.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.179 | 0.181 |   2.780 |    2.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | C v -> Y ^     | NAND3X1  | 0.223 | 0.174 |   2.955 |    2.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0           | A ^ -> Y v     | NAND2X1  | 0.134 | 0.073 |   3.028 |    2.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0           | C v -> Y ^     | OAI21X1  | 0.268 | 0.214 |   3.242 |    3.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0           | A ^ -> Y v     | INVX4    | 0.300 | 0.266 |   3.507 |    3.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | A v -> Y ^     | MUX2X1   | 0.177 | 0.165 |   3.672 |    3.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1]   | D ^            | DFFPOSX1 | 0.177 | 0.000 |   3.672 |    3.491 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.281 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.421 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.751 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.344 | 0.311 |   0.881 |    1.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.377 | 0.032 |   0.912 |    1.093 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_
reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.916
- Setup                         0.119
+ Phase Shift                   3.000
= Required Time                 3.796
- Arrival Time                  3.974
= Slack Time                   -0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^          |         | 0.161 |       |   0.100 |   -0.077 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC  | 0.076 | 0.140 |   0.240 |    0.063 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8   | 0.410 | 0.330 |   0.570 |    0.392 | 
     | nclk__L2_I5                                        | A v -> Y ^     | INVX8   | 0.344 | 0.311 |   0.881 |    0.703 | 
     | I0/LD/CTRL/\curr_state_reg[2]                      | CLK ^ -> Q v   | DFFSR   | 0.243 | 0.707 |   1.587 |    1.410 | 
     | I0/LD/CTRL/FE_OCP_RBC236_curr_state_2_             | A v -> Y ^     | INVX4   | 0.157 | 0.163 |   1.750 |    1.572 | 
     | I0/LD/CTRL/FE_OCP_RBC244_curr_state_2_             | A ^ -> Y ^     | BUFX2   | 0.073 | 0.194 |   1.944 |    1.767 | 
     | I0/LD/CTRL/U144                                    | B ^ -> Y v     | NOR2X1  | 0.236 | 0.192 |   2.137 |    1.959 | 
     | I0/LD/CTRL/FE_RC_444_0                             | A v -> Y ^     | AOI22X1 | 0.178 | 0.170 |   2.307 |    2.129 | 
     | I0/LD/CTRL/FE_RC_523_0                             | C ^ -> Y v     | OAI21X1 | 0.179 | 0.134 |   2.441 |    2.263 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_469_0              | B v -> Y ^     | NAND2X1 | 0.239 | 0.209 |   2.649 |    2.472 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_470_0              | A ^ -> Y v     | INVX4   | 0.188 | 0.180 |   2.829 |    2.652 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCP_RBC254_renab | A v -> Y ^     | INVX4   | 0.128 | 0.138 |   2.967 |    2.790 | 
     | le_p2                                              |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCP_RBC253_renab | A ^ -> Y v     | INVX4   | 0.097 | 0.099 |   3.066 |    2.889 | 
     | le_p2                                              |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_450_0         | B v -> Y ^     | OAI21X1 | 0.250 | 0.194 |   3.260 |    3.082 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U50                 | A ^ -> Y v     | INVX4   | 0.118 | 0.107 |   3.366 |    3.189 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U27                      | A v -> Y v     | XNOR2X1 | 0.191 | 0.215 |   3.582 |    3.404 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U28                      | A v -> Y ^     | NAND2X1 | 0.203 | 0.206 |   3.787 |    3.610 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U32                      | A ^ -> Y v     | NOR2X1  | 0.158 | 0.186 |   3.973 |    3.796 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg         | D v            | DFFSR   | 0.158 | 0.000 |   3.974 |    3.796 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.277 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.418 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.747 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    1.053 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | CLK ^          | DFFSR  | 0.370 | 0.040 |   0.916 |    1.093 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
- Setup                         0.400
+ Phase Shift                   3.000
= Required Time                 3.496
- Arrival Time                  3.673
= Slack Time                   -0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.077 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.063 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.393 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.283 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.686 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.242 | 0.191 |   2.574 |    2.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.202 | 0.229 |   2.803 |    2.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.186 | 0.203 |   3.006 |    2.829 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.120 | 0.071 |   3.077 |    2.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   3.267 |    3.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.263 | 0.248 |   3.515 |    3.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242                 | A v -> Y ^     | MUX2X1   | 0.168 | 0.157 |   3.672 |    3.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D ^            | DFFPOSX1 | 0.168 | 0.000 |   3.673 |    3.496 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.277 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.417 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.747 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.305 |   0.875 |    1.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.336 | 0.021 |   0.895 |    1.072 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         0.399
+ Phase Shift                   3.000
= Required Time                 3.501
- Arrival Time                  3.676
= Slack Time                   -0.175
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.075 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.065 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.395 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.285 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.688 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_39_0           | C v -> Y ^     | OAI22X1  | 0.298 | 0.240 |   2.599 |    2.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.179 | 0.181 |   2.780 |    2.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | C v -> Y ^     | NAND3X1  | 0.223 | 0.174 |   2.955 |    2.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0           | A ^ -> Y v     | NAND2X1  | 0.134 | 0.073 |   3.028 |    2.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0           | C v -> Y ^     | OAI21X1  | 0.268 | 0.214 |   3.242 |    3.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0           | A ^ -> Y v     | INVX4    | 0.300 | 0.266 |   3.507 |    3.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137                 | A v -> Y ^     | MUX2X1   | 0.179 | 0.168 |   3.675 |    3.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1]   | D ^            | DFFPOSX1 | 0.179 | 0.000 |   3.676 |    3.501 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.275 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.415 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.745 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.881 |    1.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.334 | 0.019 |   0.900 |    1.075 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         0.388
+ Phase Shift                   3.000
= Required Time                 3.502
- Arrival Time                  3.675
= Slack Time                   -0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.073 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.067 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.397 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.287 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.690 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.769 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_39_0           | C v -> Y ^     | OAI22X1  | 0.298 | 0.240 |   2.599 |    2.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.179 | 0.181 |   2.780 |    2.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | C v -> Y ^     | NAND3X1  | 0.223 | 0.174 |   2.955 |    2.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0           | A ^ -> Y v     | NAND2X1  | 0.134 | 0.073 |   3.028 |    2.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0           | C v -> Y ^     | OAI21X1  | 0.268 | 0.214 |   3.242 |    3.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0           | A ^ -> Y v     | INVX4    | 0.300 | 0.266 |   3.507 |    3.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132                 | A v -> Y ^     | MUX2X1   | 0.176 | 0.168 |   3.675 |    3.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D ^            | DFFPOSX1 | 0.176 | 0.000 |   3.675 |    3.502 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.273 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.413 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.743 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.312 | 0.009 |   0.890 |    1.063 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.391
+ Phase Shift                   3.000
= Required Time                 3.502
- Arrival Time                  3.675
= Slack Time                   -0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.073 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.067 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.397 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.287 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.690 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.769 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_39_0           | C v -> Y ^     | OAI22X1  | 0.298 | 0.240 |   2.599 |    2.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.179 | 0.181 |   2.780 |    2.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | C v -> Y ^     | NAND3X1  | 0.223 | 0.174 |   2.955 |    2.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0           | A ^ -> Y v     | NAND2X1  | 0.134 | 0.073 |   3.028 |    2.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0           | C v -> Y ^     | OAI21X1  | 0.268 | 0.214 |   3.242 |    3.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0           | A ^ -> Y v     | INVX4    | 0.300 | 0.266 |   3.507 |    3.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | MUX2X1   | 0.170 | 0.167 |   3.674 |    3.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   3.675 |    3.502 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.273 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.413 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.743 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    1.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.319 | 0.014 |   0.893 |    1.066 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         0.393
+ Phase Shift                   3.000
= Required Time                 3.501
- Arrival Time                  3.674
= Slack Time                   -0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.072 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.068 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.398 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.288 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.691 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.770 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.242 | 0.191 |   2.574 |    2.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.202 | 0.229 |   2.803 |    2.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.186 | 0.203 |   3.006 |    2.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.120 | 0.071 |   3.077 |    2.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   3.267 |    3.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.263 | 0.248 |   3.515 |    3.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236                 | A v -> Y ^     | MUX2X1   | 0.170 | 0.158 |   3.673 |    3.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   3.674 |    3.501 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.272 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.412 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.742 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    1.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.323 | 0.016 |   0.895 |    1.067 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.389
+ Phase Shift                   3.000
= Required Time                 3.504
- Arrival Time                  3.673
= Slack Time                   -0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.069 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.071 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.401 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.291 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.694 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.242 | 0.191 |   2.574 |    2.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.202 | 0.229 |   2.803 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.186 | 0.203 |   3.006 |    2.837 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.120 | 0.071 |   3.077 |    2.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   3.267 |    3.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.263 | 0.248 |   3.515 |    3.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243                 | A v -> Y ^     | MUX2X1   | 0.169 | 0.158 |   3.673 |    3.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D ^            | DFFPOSX1 | 0.169 | 0.000 |   3.673 |    3.504 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.269 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.409 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.739 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.314 | 0.012 |   0.893 |    1.062 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         0.117
+ Phase Shift                   3.000
= Required Time                 3.789
- Arrival Time                  3.958
= Slack Time                   -0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                        | clk ^          |         | 0.161 |       |   0.100 |   -0.069 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC  | 0.076 | 0.140 |   0.240 |    0.071 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8   | 0.410 | 0.330 |   0.570 |    0.401 | 
     | nclk__L2_I5                            | A v -> Y ^     | INVX8   | 0.344 | 0.311 |   0.881 |    0.712 | 
     | I0/LD/CTRL/\curr_state_reg[2]          | CLK ^ -> Q v   | DFFSR   | 0.243 | 0.707 |   1.587 |    1.418 | 
     | I0/LD/CTRL/FE_OCP_RBC236_curr_state_2_ | A v -> Y ^     | INVX4   | 0.157 | 0.163 |   1.750 |    1.581 | 
     | I0/LD/CTRL/FE_OCP_RBC246_curr_state_2_ | A ^ -> Y ^     | BUFX4   | 0.084 | 0.213 |   1.963 |    1.794 | 
     | I0/LD/CTRL/U71                         | A ^ -> Y v     | NAND2X1 | 0.276 | 0.209 |   2.172 |    2.003 | 
     | I0/LD/CTRL/U72                         | A v -> Y ^     | INVX4   | 0.158 | 0.163 |   2.335 |    2.166 | 
     | I0/LD/CTRL/U82                         | A ^ -> Y v     | NAND2X1 | 0.205 | 0.165 |   2.500 |    2.331 | 
     | I0/LD/CTRL/U29                         | A v -> Y ^     | INVX2   | 0.096 | 0.100 |   2.600 |    2.431 | 
     | I0/LD/CTRL/U140                        | C ^ -> Y v     | AOI21X1 | 0.149 | 0.156 |   2.756 |    2.587 | 
     | I0/LD/CTRL/U141                        | B v -> Y ^     | NAND2X1 | 0.249 | 0.213 |   2.969 |    2.800 | 
     | I0/LD/T_SR_0/U21                       | B ^ -> Y v     | NAND2X1 | 0.254 | 0.202 |   3.171 |    3.002 | 
     | I0/LD/T_SR_0/U17                       | B v -> Y v     | AND2X2  | 0.350 | 0.488 |   3.659 |    3.490 | 
     | I0/LD/T_SR_0/U45                       | A v -> Y ^     | NAND2X1 | 0.182 | 0.221 |   3.880 |    3.711 | 
     | I0/LD/T_SR_0/U47                       | C ^ -> Y v     | NAND3X1 | 0.131 | 0.077 |   3.957 |    3.788 | 
     | I0/LD/T_SR_0/\curr_val_reg[1]          | D v            | DFFSR   | 0.131 | 0.000 |   3.958 |    3.789 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.269 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.409 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.739 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.320 | 0.311 |   0.881 |    1.050 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.336 | 0.024 |   0.906 |    1.075 | 
     +----------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         0.399
+ Phase Shift                   3.000
= Required Time                 3.499
- Arrival Time                  3.668
= Slack Time                   -0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.069 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.071 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.401 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.292 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.694 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U257                 | A v -> Y ^     | OAI22X1  | 0.233 | 0.206 |   2.565 |    2.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261                 | A ^ -> Y v     | NOR2X1   | 0.209 | 0.235 |   2.800 |    2.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | C v -> Y ^     | NAND3X1  | 0.175 | 0.147 |   2.947 |    2.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_47_0           | B ^ -> Y v     | NAND2X1  | 0.119 | 0.085 |   3.032 |    2.863 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B v -> Y ^     | NAND2X1  | 0.241 | 0.201 |   3.233 |    3.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_46_0           | A ^ -> Y v     | INVX4    | 0.286 | 0.253 |   3.485 |    3.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264                 | A v -> Y ^     | MUX2X1   | 0.182 | 0.182 |   3.667 |    3.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6]   | D ^            | DFFPOSX1 | 0.182 | 0.000 |   3.668 |    3.499 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.269 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.409 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.739 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.881 |    1.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.334 | 0.016 |   0.898 |    1.066 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.393
+ Phase Shift                   3.000
= Required Time                 3.500
- Arrival Time                  3.668
= Slack Time                   -0.168
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.068 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.072 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.402 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.292 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.695 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.242 | 0.191 |   2.574 |    2.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.202 | 0.229 |   2.803 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.186 | 0.203 |   3.006 |    2.838 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.120 | 0.071 |   3.077 |    2.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   3.267 |    3.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.263 | 0.248 |   3.515 |    3.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245                 | A v -> Y ^     | MUX2X1   | 0.163 | 0.153 |   3.668 |    3.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D ^            | DFFPOSX1 | 0.163 | 0.000 |   3.668 |    3.500 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.268 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.408 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.738 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    1.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.322 | 0.014 |   0.893 |    1.061 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         0.390
+ Phase Shift                   3.000
= Required Time                 3.500
- Arrival Time                  3.665
= Slack Time                   -0.166
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.066 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.075 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.404 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.295 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.698 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_39_0           | C v -> Y ^     | OAI22X1  | 0.298 | 0.240 |   2.599 |    2.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.179 | 0.181 |   2.780 |    2.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | C v -> Y ^     | NAND3X1  | 0.223 | 0.174 |   2.955 |    2.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0           | A ^ -> Y v     | NAND2X1  | 0.134 | 0.073 |   3.028 |    2.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0           | C v -> Y ^     | OAI21X1  | 0.268 | 0.214 |   3.242 |    3.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0           | A ^ -> Y v     | INVX4    | 0.300 | 0.266 |   3.507 |    3.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130                 | A v -> Y ^     | MUX2X1   | 0.172 | 0.158 |   3.665 |    3.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1]   | D ^            | DFFPOSX1 | 0.172 | 0.000 |   3.665 |    3.500 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.266 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.406 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.735 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    1.044 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.317 | 0.011 |   0.890 |    1.055 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
- Setup                         0.392
+ Phase Shift                   3.000
= Required Time                 3.499
- Arrival Time                  3.664
= Slack Time                   -0.165
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.065 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.076 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.405 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.296 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.699 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.242 | 0.191 |   2.574 |    2.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.202 | 0.229 |   2.803 |    2.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.186 | 0.203 |   3.006 |    2.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.120 | 0.071 |   3.077 |    2.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   3.267 |    3.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.263 | 0.248 |   3.515 |    3.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240                 | A v -> Y ^     | MUX2X1   | 0.158 | 0.148 |   3.664 |    3.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D ^            | DFFPOSX1 | 0.158 | 0.000 |   3.664 |    3.499 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.265 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.405 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.734 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    1.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.322 | 0.013 |   0.892 |    1.056 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[0] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         0.119
+ Phase Shift                   3.000
= Required Time                 3.787
- Arrival Time                  3.950
= Slack Time                   -0.163
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                        | clk ^          |         | 0.161 |       |   0.100 |   -0.063 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC  | 0.076 | 0.140 |   0.240 |    0.077 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8   | 0.410 | 0.330 |   0.570 |    0.406 | 
     | nclk__L2_I5                            | A v -> Y ^     | INVX8   | 0.344 | 0.311 |   0.881 |    0.717 | 
     | I0/LD/CTRL/\curr_state_reg[2]          | CLK ^ -> Q v   | DFFSR   | 0.243 | 0.707 |   1.587 |    1.424 | 
     | I0/LD/CTRL/FE_OCP_RBC236_curr_state_2_ | A v -> Y ^     | INVX4   | 0.157 | 0.163 |   1.750 |    1.586 | 
     | I0/LD/CTRL/FE_OCP_RBC246_curr_state_2_ | A ^ -> Y ^     | BUFX4   | 0.084 | 0.213 |   1.963 |    1.800 | 
     | I0/LD/CTRL/U71                         | A ^ -> Y v     | NAND2X1 | 0.276 | 0.209 |   2.172 |    2.009 | 
     | I0/LD/CTRL/U72                         | A v -> Y ^     | INVX4   | 0.158 | 0.163 |   2.335 |    2.172 | 
     | I0/LD/CTRL/U82                         | A ^ -> Y v     | NAND2X1 | 0.205 | 0.165 |   2.500 |    2.337 | 
     | I0/LD/CTRL/U29                         | A v -> Y ^     | INVX2   | 0.096 | 0.100 |   2.600 |    2.437 | 
     | I0/LD/CTRL/U140                        | C ^ -> Y v     | AOI21X1 | 0.149 | 0.156 |   2.756 |    2.593 | 
     | I0/LD/CTRL/U141                        | B v -> Y ^     | NAND2X1 | 0.249 | 0.213 |   2.969 |    2.806 | 
     | I0/LD/T_SR_0/U21                       | B ^ -> Y v     | NAND2X1 | 0.254 | 0.202 |   3.171 |    3.008 | 
     | I0/LD/T_SR_0/U17                       | B v -> Y v     | AND2X2  | 0.350 | 0.488 |   3.659 |    3.496 | 
     | I0/LD/T_SR_0/U49                       | B v -> Y ^     | NAND2X1 | 0.169 | 0.203 |   3.862 |    3.699 | 
     | I0/LD/T_SR_0/U51                       | C ^ -> Y v     | NAND3X1 | 0.140 | 0.087 |   3.950 |    3.786 | 
     | I0/LD/T_SR_0/\curr_val_reg[0]          | D v            | DFFSR   | 0.140 | 0.000 |   3.950 |    3.787 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.263 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.404 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.733 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.320 | 0.311 |   0.881 |    1.045 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.336 | 0.025 |   0.906 |    1.069 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         0.408
+ Phase Shift                   3.000
= Required Time                 3.482
- Arrival Time                  3.645
= Slack Time                   -0.163
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.063 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.077 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.407 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.297 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.700 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_525_0          | D v -> Y ^     | OAI22X1  | 0.246 | 0.217 |   2.577 |    2.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.210 | 0.237 |   2.814 |    2.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                  | C v -> Y ^     | NAND3X1  | 0.330 | 0.261 |   3.074 |    2.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43                  | A ^ -> Y v     | MUX2X1   | 0.221 | 0.163 |   3.237 |    3.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC65_n57        | A v -> Y v     | BUFX2    | 0.152 | 0.278 |   3.515 |    3.352 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | A v -> Y ^     | MUX2X1   | 0.137 | 0.130 |   3.645 |    3.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0]   | D ^            | DFFPOSX1 | 0.137 | 0.000 |   3.645 |    3.482 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.263 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.403 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.733 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.344 | 0.311 |   0.880 |    1.044 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.360 | 0.010 |   0.890 |    1.053 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         0.115
+ Phase Shift                   3.000
= Required Time                 3.790
- Arrival Time                  3.952
= Slack Time                   -0.161
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                        | clk ^          |         | 0.161 |       |   0.100 |   -0.061 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC  | 0.076 | 0.140 |   0.240 |    0.079 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8   | 0.410 | 0.330 |   0.570 |    0.408 | 
     | nclk__L2_I5                            | A v -> Y ^     | INVX8   | 0.344 | 0.311 |   0.881 |    0.719 | 
     | I0/LD/CTRL/\curr_state_reg[2]          | CLK ^ -> Q v   | DFFSR   | 0.243 | 0.707 |   1.587 |    1.426 | 
     | I0/LD/CTRL/FE_OCP_RBC236_curr_state_2_ | A v -> Y ^     | INVX4   | 0.157 | 0.163 |   1.750 |    1.588 | 
     | I0/LD/CTRL/FE_OCP_RBC246_curr_state_2_ | A ^ -> Y ^     | BUFX4   | 0.084 | 0.213 |   1.963 |    1.802 | 
     | I0/LD/CTRL/U71                         | A ^ -> Y v     | NAND2X1 | 0.276 | 0.209 |   2.172 |    2.011 | 
     | I0/LD/CTRL/U72                         | A v -> Y ^     | INVX4   | 0.158 | 0.163 |   2.335 |    2.174 | 
     | I0/LD/CTRL/U82                         | A ^ -> Y v     | NAND2X1 | 0.205 | 0.165 |   2.500 |    2.339 | 
     | I0/LD/CTRL/U29                         | A v -> Y ^     | INVX2   | 0.096 | 0.100 |   2.600 |    2.439 | 
     | I0/LD/CTRL/U140                        | C ^ -> Y v     | AOI21X1 | 0.149 | 0.156 |   2.756 |    2.595 | 
     | I0/LD/CTRL/U141                        | B v -> Y ^     | NAND2X1 | 0.249 | 0.213 |   2.969 |    2.808 | 
     | I0/LD/T_SR_0/U21                       | B ^ -> Y v     | NAND2X1 | 0.254 | 0.202 |   3.171 |    3.010 | 
     | I0/LD/T_SR_0/U17                       | B v -> Y v     | AND2X2  | 0.350 | 0.488 |   3.659 |    3.498 | 
     | I0/LD/T_SR_0/U41                       | A v -> Y ^     | NAND2X1 | 0.184 | 0.223 |   3.883 |    3.721 | 
     | I0/LD/T_SR_0/U43                       | C ^ -> Y v     | NAND3X1 | 0.122 | 0.069 |   3.951 |    3.790 | 
     | I0/LD/T_SR_0/\curr_val_reg[2]          | D v            | DFFSR   | 0.122 | 0.000 |   3.952 |    3.790 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.261 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.402 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.731 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.320 | 0.311 |   0.881 |    1.043 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.336 | 0.024 |   0.906 |    1.067 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
- Setup                         0.400
+ Phase Shift                   3.000
= Required Time                 3.504
- Arrival Time                  3.663
= Slack Time                   -0.159
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.059 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.081 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.411 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.301 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.704 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.242 | 0.191 |   2.574 |    2.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.202 | 0.229 |   2.803 |    2.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.186 | 0.203 |   3.006 |    2.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.120 | 0.071 |   3.077 |    2.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   3.267 |    3.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.263 | 0.248 |   3.515 |    3.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238                 | A v -> Y ^     | MUX2X1   | 0.158 | 0.147 |   3.662 |    3.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D ^            | DFFPOSX1 | 0.158 | 0.000 |   3.663 |    3.504 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.259 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.399 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.729 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.305 |   0.875 |    1.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.339 | 0.029 |   0.904 |    1.063 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         0.398
+ Phase Shift                   3.000
= Required Time                 3.500
- Arrival Time                  3.658
= Slack Time                   -0.159
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.059 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.081 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.411 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.301 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.704 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U257                 | A v -> Y ^     | OAI22X1  | 0.233 | 0.206 |   2.565 |    2.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261                 | A ^ -> Y v     | NOR2X1   | 0.209 | 0.235 |   2.800 |    2.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | C v -> Y ^     | NAND3X1  | 0.175 | 0.147 |   2.947 |    2.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_47_0           | B ^ -> Y v     | NAND2X1  | 0.119 | 0.085 |   3.032 |    2.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B v -> Y ^     | NAND2X1  | 0.241 | 0.201 |   3.233 |    3.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_46_0           | A ^ -> Y v     | INVX4    | 0.286 | 0.253 |   3.485 |    3.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266                 | A v -> Y ^     | MUX2X1   | 0.173 | 0.173 |   3.658 |    3.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6]   | D ^            | DFFPOSX1 | 0.173 | 0.000 |   3.658 |    3.500 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.259 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.399 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.729 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.881 |    1.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.334 | 0.017 |   0.898 |    1.057 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         0.398
+ Phase Shift                   3.000
= Required Time                 3.492
- Arrival Time                  3.650
= Slack Time                   -0.158
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.058 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.082 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.412 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.302 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.705 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_77_0           | C v -> Y ^     | OAI22X1  | 0.262 | 0.215 |   2.597 |    2.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_76_0           | B ^ -> Y v     | NOR2X1   | 0.229 | 0.224 |   2.821 |    2.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_75_0           | C v -> Y ^     | NAND3X1  | 0.179 | 0.158 |   2.979 |    2.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_74_0           | B ^ -> Y v     | NAND2X1  | 0.119 | 0.082 |   3.060 |    2.902 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0          | B v -> Y ^     | NAND2X1  | 0.233 | 0.194 |   3.255 |    3.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0           | A ^ -> Y v     | INVX4    | 0.262 | 0.233 |   3.488 |    3.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162                 | A v -> Y ^     | MUX2X1   | 0.168 | 0.162 |   3.650 |    3.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D ^            | DFFPOSX1 | 0.168 | 0.000 |   3.650 |    3.492 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.258 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.398 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.728 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    1.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.333 | 0.018 |   0.890 |    1.048 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         0.387
+ Phase Shift                   3.000
= Required Time                 3.502
- Arrival Time                  3.658
= Slack Time                   -0.157
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.057 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.084 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.413 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.304 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.706 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U257                 | A v -> Y ^     | OAI22X1  | 0.233 | 0.206 |   2.565 |    2.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261                 | A ^ -> Y v     | NOR2X1   | 0.209 | 0.235 |   2.800 |    2.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | C v -> Y ^     | NAND3X1  | 0.175 | 0.147 |   2.947 |    2.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_47_0           | B ^ -> Y v     | NAND2X1  | 0.119 | 0.085 |   3.032 |    2.875 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B v -> Y ^     | NAND2X1  | 0.241 | 0.201 |   3.233 |    3.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_46_0           | A ^ -> Y v     | INVX4    | 0.286 | 0.253 |   3.485 |    3.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | A v -> Y ^     | MUX2X1   | 0.175 | 0.172 |   3.658 |    3.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6]   | D ^            | DFFPOSX1 | 0.175 | 0.000 |   3.658 |    3.502 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.257 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.397 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.726 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.311 | 0.008 |   0.889 |    1.046 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         0.118
+ Phase Shift                   3.000
= Required Time                 3.787
- Arrival Time                  3.944
= Slack Time                   -0.156
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                        | clk ^          |         | 0.161 |       |   0.100 |   -0.056 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC  | 0.076 | 0.140 |   0.240 |    0.084 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8   | 0.410 | 0.330 |   0.570 |    0.413 | 
     | nclk__L2_I5                            | A v -> Y ^     | INVX8   | 0.344 | 0.311 |   0.881 |    0.724 | 
     | I0/LD/CTRL/\curr_state_reg[2]          | CLK ^ -> Q v   | DFFSR   | 0.243 | 0.707 |   1.587 |    1.431 | 
     | I0/LD/CTRL/FE_OCP_RBC236_curr_state_2_ | A v -> Y ^     | INVX4   | 0.157 | 0.163 |   1.750 |    1.593 | 
     | I0/LD/CTRL/FE_OCP_RBC246_curr_state_2_ | A ^ -> Y ^     | BUFX4   | 0.084 | 0.213 |   1.963 |    1.807 | 
     | I0/LD/CTRL/U71                         | A ^ -> Y v     | NAND2X1 | 0.276 | 0.209 |   2.172 |    2.015 | 
     | I0/LD/CTRL/U72                         | A v -> Y ^     | INVX4   | 0.158 | 0.163 |   2.335 |    2.178 | 
     | I0/LD/CTRL/U82                         | A ^ -> Y v     | NAND2X1 | 0.205 | 0.165 |   2.500 |    2.344 | 
     | I0/LD/CTRL/U29                         | A v -> Y ^     | INVX2   | 0.096 | 0.100 |   2.600 |    2.444 | 
     | I0/LD/CTRL/U140                        | C ^ -> Y v     | AOI21X1 | 0.149 | 0.156 |   2.756 |    2.600 | 
     | I0/LD/CTRL/U141                        | B v -> Y ^     | NAND2X1 | 0.249 | 0.213 |   2.969 |    2.813 | 
     | I0/LD/T_SR_0/U21                       | B ^ -> Y v     | NAND2X1 | 0.254 | 0.202 |   3.171 |    3.015 | 
     | I0/LD/T_SR_0/U17                       | B v -> Y v     | AND2X2  | 0.350 | 0.488 |   3.659 |    3.503 | 
     | I0/LD/T_SR_0/U33                       | B v -> Y ^     | NAND2X1 | 0.163 | 0.199 |   3.859 |    3.702 | 
     | I0/LD/T_SR_0/U35                       | C ^ -> Y v     | NAND3X1 | 0.137 | 0.085 |   3.943 |    3.787 | 
     | I0/LD/T_SR_0/\curr_val_reg[4]          | D v            | DFFSR   | 0.137 | 0.000 |   3.944 |    3.787 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.256 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.397 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.726 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.320 | 0.311 |   0.881 |    1.038 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.336 | 0.025 |   0.906 |    1.062 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
- Setup                         0.401
+ Phase Shift                   3.000
= Required Time                 3.502
- Arrival Time                  3.656
= Slack Time                   -0.155
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.055 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.086 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.415 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.306 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.709 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.242 | 0.191 |   2.574 |    2.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.202 | 0.229 |   2.803 |    2.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.186 | 0.203 |   3.006 |    2.851 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.120 | 0.071 |   3.077 |    2.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   3.267 |    3.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.263 | 0.248 |   3.515 |    3.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_486_0          | B v -> Y ^     | AOI21X1  | 0.168 | 0.141 |   3.656 |    3.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D ^            | DFFPOSX1 | 0.168 | 0.000 |   3.656 |    3.502 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.255 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.395 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.724 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.305 |   0.875 |    1.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.339 | 0.028 |   0.903 |    1.057 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         0.388
+ Phase Shift                   3.000
= Required Time                 3.503
- Arrival Time                  3.656
= Slack Time                   -0.154
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.054 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.086 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.416 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.306 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.709 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U257                 | A v -> Y ^     | OAI22X1  | 0.233 | 0.206 |   2.565 |    2.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261                 | A ^ -> Y v     | NOR2X1   | 0.209 | 0.235 |   2.800 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | C v -> Y ^     | NAND3X1  | 0.175 | 0.147 |   2.947 |    2.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_47_0           | B ^ -> Y v     | NAND2X1  | 0.119 | 0.085 |   3.032 |    2.878 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B v -> Y ^     | NAND2X1  | 0.241 | 0.201 |   3.233 |    3.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_46_0           | A ^ -> Y v     | INVX4    | 0.286 | 0.253 |   3.485 |    3.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | A v -> Y ^     | MUX2X1   | 0.171 | 0.171 |   3.656 |    3.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6]   | D ^            | DFFPOSX1 | 0.171 | 0.000 |   3.656 |    3.503 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.254 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.394 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.724 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.312 | 0.009 |   0.890 |    1.044 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         0.393
+ Phase Shift                   3.000
= Required Time                 3.501
- Arrival Time                  3.655
= Slack Time                   -0.154
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.054 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.086 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.416 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.307 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.709 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U257                 | A v -> Y ^     | OAI22X1  | 0.233 | 0.206 |   2.565 |    2.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261                 | A ^ -> Y v     | NOR2X1   | 0.209 | 0.235 |   2.800 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | C v -> Y ^     | NAND3X1  | 0.175 | 0.147 |   2.947 |    2.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_47_0           | B ^ -> Y v     | NAND2X1  | 0.119 | 0.085 |   3.032 |    2.878 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B v -> Y ^     | NAND2X1  | 0.241 | 0.201 |   3.233 |    3.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_46_0           | A ^ -> Y v     | INVX4    | 0.286 | 0.253 |   3.485 |    3.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8                   | B v -> Y ^     | MUX2X1   | 0.181 | 0.169 |   3.654 |    3.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6]   | D ^            | DFFPOSX1 | 0.181 | 0.000 |   3.655 |    3.501 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.254 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.394 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.724 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    1.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.323 | 0.015 |   0.894 |    1.048 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         0.390
+ Phase Shift                   3.000
= Required Time                 3.499
- Arrival Time                  3.652
= Slack Time                   -0.153
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.053 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.087 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.417 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.307 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.710 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_525_0          | D v -> Y ^     | OAI22X1  | 0.246 | 0.217 |   2.577 |    2.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.210 | 0.237 |   2.814 |    2.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                  | C v -> Y ^     | NAND3X1  | 0.330 | 0.261 |   3.074 |    2.921 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43                  | A ^ -> Y v     | MUX2X1   | 0.221 | 0.163 |   3.237 |    3.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC66_n57        | A v -> Y v     | BUFX2    | 0.148 | 0.274 |   3.511 |    3.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U95                  | A v -> Y ^     | MUX2X1   | 0.145 | 0.141 |   3.652 |    3.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0]   | D ^            | DFFPOSX1 | 0.145 | 0.000 |   3.652 |    3.499 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.253 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.393 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.723 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    1.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.317 | 0.011 |   0.889 |    1.043 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         0.399
+ Phase Shift                   3.000
= Required Time                 3.495
- Arrival Time                  3.647
= Slack Time                   -0.151
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.051 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.089 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.419 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.309 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.712 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_77_0           | C v -> Y ^     | OAI22X1  | 0.262 | 0.215 |   2.597 |    2.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_76_0           | B ^ -> Y v     | NOR2X1   | 0.229 | 0.224 |   2.821 |    2.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_75_0           | C v -> Y ^     | NAND3X1  | 0.179 | 0.158 |   2.979 |    2.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_74_0           | B ^ -> Y v     | NAND2X1  | 0.119 | 0.082 |   3.060 |    2.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0          | B v -> Y ^     | NAND2X1  | 0.233 | 0.194 |   3.255 |    3.104 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0           | A ^ -> Y v     | INVX4    | 0.262 | 0.233 |   3.488 |    3.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U160                 | A v -> Y ^     | MUX2X1   | 0.165 | 0.159 |   3.646 |    3.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D ^            | DFFPOSX1 | 0.165 | 0.000 |   3.647 |    3.495 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.251 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.391 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.721 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    1.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.335 | 0.022 |   0.894 |    1.045 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         0.390
+ Phase Shift                   3.000
= Required Time                 3.497
- Arrival Time                  3.645
= Slack Time                   -0.148
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.048 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.093 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.422 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.313 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.715 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_525_0          | D v -> Y ^     | OAI22X1  | 0.246 | 0.217 |   2.577 |    2.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.210 | 0.237 |   2.814 |    2.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                  | C v -> Y ^     | NAND3X1  | 0.330 | 0.261 |   3.074 |    2.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43                  | A ^ -> Y v     | MUX2X1   | 0.221 | 0.163 |   3.237 |    3.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC66_n57        | A v -> Y v     | BUFX2    | 0.148 | 0.274 |   3.511 |    3.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                  | A v -> Y ^     | MUX2X1   | 0.137 | 0.133 |   3.645 |    3.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0]   | D ^            | DFFPOSX1 | 0.137 | 0.000 |   3.645 |    3.497 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.248 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.388 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.717 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    1.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.315 | 0.009 |   0.887 |    1.035 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         0.393
+ Phase Shift                   3.000
= Required Time                 3.501
- Arrival Time                  3.648
= Slack Time                   -0.147
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.047 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.093 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.422 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.313 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.716 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U257                 | A v -> Y ^     | OAI22X1  | 0.233 | 0.206 |   2.565 |    2.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261                 | A ^ -> Y v     | NOR2X1   | 0.209 | 0.235 |   2.800 |    2.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | C v -> Y ^     | NAND3X1  | 0.175 | 0.147 |   2.947 |    2.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_47_0           | B ^ -> Y v     | NAND2X1  | 0.119 | 0.085 |   3.032 |    2.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B v -> Y ^     | NAND2X1  | 0.241 | 0.201 |   3.233 |    3.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_46_0           | A ^ -> Y v     | INVX4    | 0.286 | 0.253 |   3.485 |    3.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U13                  | B v -> Y ^     | MUX2X1   | 0.176 | 0.163 |   3.648 |    3.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6]   | D ^            | DFFPOSX1 | 0.176 | 0.000 |   3.648 |    3.501 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.247 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.388 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.717 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    1.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.323 | 0.015 |   0.894 |    1.041 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
- Setup                         0.399
+ Phase Shift                   3.000
= Required Time                 3.504
- Arrival Time                  3.651
= Slack Time                   -0.147
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.047 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.093 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.423 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.313 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.716 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.242 | 0.191 |   2.574 |    2.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.202 | 0.229 |   2.803 |    2.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.186 | 0.203 |   3.006 |    2.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.120 | 0.071 |   3.077 |    2.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   3.267 |    3.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.263 | 0.248 |   3.515 |    3.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_606_0          | B v -> Y ^     | AOI21X1  | 0.140 | 0.135 |   3.651 |    3.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D ^            | DFFPOSX1 | 0.140 | 0.000 |   3.651 |    3.504 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.247 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.387 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.717 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.305 |   0.875 |    1.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.339 | 0.028 |   0.903 |    1.051 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         0.393
+ Phase Shift                   3.000
= Required Time                 3.502
- Arrival Time                  3.648
= Slack Time                   -0.146
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.046 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.094 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.424 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.314 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.717 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | OAI22X1  | 0.257 | 0.203 |   2.562 |    2.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_96_0           | A ^ -> Y v     | NOR2X1   | 0.220 | 0.248 |   2.810 |    2.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_95_0           | C v -> Y ^     | NAND3X1  | 0.182 | 0.160 |   2.970 |    2.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | A ^ -> Y v     | NAND2X1  | 0.119 | 0.070 |   3.040 |    2.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0          | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   3.230 |    3.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y v     | INVX4    | 0.257 | 0.243 |   3.473 |    3.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U292                 | A v -> Y ^     | MUX2X1   | 0.186 | 0.175 |   3.648 |    3.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7]   | D ^            | DFFPOSX1 | 0.186 | 0.000 |   3.648 |    3.502 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.246 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.386 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.716 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    1.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.323 | 0.016 |   0.895 |    1.041 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
- Setup                         0.399
+ Phase Shift                   3.000
= Required Time                 3.500
- Arrival Time                  3.646
= Slack Time                   -0.146
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.046 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.094 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.424 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.730 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.315 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.717 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_77_0           | C v -> Y ^     | OAI22X1  | 0.262 | 0.215 |   2.597 |    2.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_76_0           | B ^ -> Y v     | NOR2X1   | 0.229 | 0.224 |   2.821 |    2.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_75_0           | C v -> Y ^     | NAND3X1  | 0.179 | 0.158 |   2.979 |    2.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_74_0           | B ^ -> Y v     | NAND2X1  | 0.119 | 0.082 |   3.060 |    2.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0          | B v -> Y ^     | NAND2X1  | 0.233 | 0.194 |   3.255 |    3.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0           | A ^ -> Y v     | INVX4    | 0.262 | 0.233 |   3.488 |    3.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157                 | A v -> Y ^     | MUX2X1   | 0.171 | 0.158 |   3.645 |    3.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D ^            | DFFPOSX1 | 0.171 | 0.000 |   3.646 |    3.500 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.246 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.386 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.716 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.881 |    1.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.334 | 0.018 |   0.899 |    1.044 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         0.388
+ Phase Shift                   3.000
= Required Time                 3.502
- Arrival Time                  3.647
= Slack Time                   -0.145
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.045 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.095 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.425 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.315 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.718 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_77_0           | C v -> Y ^     | OAI22X1  | 0.262 | 0.215 |   2.597 |    2.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_76_0           | B ^ -> Y v     | NOR2X1   | 0.229 | 0.224 |   2.821 |    2.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_75_0           | C v -> Y ^     | NAND3X1  | 0.179 | 0.158 |   2.979 |    2.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_74_0           | B ^ -> Y v     | NAND2X1  | 0.119 | 0.082 |   3.060 |    2.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0          | B v -> Y ^     | NAND2X1  | 0.233 | 0.194 |   3.255 |    3.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0           | A ^ -> Y v     | INVX4    | 0.262 | 0.233 |   3.488 |    3.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159                 | A v -> Y ^     | MUX2X1   | 0.167 | 0.159 |   3.647 |    3.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D ^            | DFFPOSX1 | 0.167 | 0.000 |   3.647 |    3.502 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.245 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.385 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.715 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.312 | 0.009 |   0.890 |    1.035 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         0.117
+ Phase Shift                   3.000
= Required Time                 3.789
- Arrival Time                  3.933
= Slack Time                   -0.145
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                        | clk ^          |         | 0.161 |       |   0.100 |   -0.045 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC  | 0.076 | 0.140 |   0.240 |    0.096 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8   | 0.410 | 0.330 |   0.570 |    0.425 | 
     | nclk__L2_I5                            | A v -> Y ^     | INVX8   | 0.344 | 0.311 |   0.881 |    0.736 | 
     | I0/LD/CTRL/\curr_state_reg[2]          | CLK ^ -> Q v   | DFFSR   | 0.243 | 0.707 |   1.587 |    1.443 | 
     | I0/LD/CTRL/FE_OCP_RBC236_curr_state_2_ | A v -> Y ^     | INVX4   | 0.157 | 0.163 |   1.750 |    1.605 | 
     | I0/LD/CTRL/FE_OCP_RBC246_curr_state_2_ | A ^ -> Y ^     | BUFX4   | 0.084 | 0.213 |   1.963 |    1.818 | 
     | I0/LD/CTRL/U71                         | A ^ -> Y v     | NAND2X1 | 0.276 | 0.209 |   2.172 |    2.027 | 
     | I0/LD/CTRL/U72                         | A v -> Y ^     | INVX4   | 0.158 | 0.163 |   2.335 |    2.190 | 
     | I0/LD/CTRL/U82                         | A ^ -> Y v     | NAND2X1 | 0.205 | 0.165 |   2.500 |    2.356 | 
     | I0/LD/CTRL/U29                         | A v -> Y ^     | INVX2   | 0.096 | 0.100 |   2.600 |    2.455 | 
     | I0/LD/CTRL/U140                        | C ^ -> Y v     | AOI21X1 | 0.149 | 0.156 |   2.756 |    2.612 | 
     | I0/LD/CTRL/U141                        | B v -> Y ^     | NAND2X1 | 0.249 | 0.213 |   2.969 |    2.825 | 
     | I0/LD/T_SR_0/U21                       | B ^ -> Y v     | NAND2X1 | 0.254 | 0.202 |   3.171 |    3.026 | 
     | I0/LD/T_SR_0/U17                       | B v -> Y v     | AND2X2  | 0.350 | 0.488 |   3.659 |    3.515 | 
     | I0/LD/T_SR_0/U29                       | B v -> Y ^     | NAND2X1 | 0.163 | 0.200 |   3.859 |    3.714 | 
     | I0/LD/T_SR_0/U31                       | C ^ -> Y v     | NAND3X1 | 0.132 | 0.074 |   3.933 |    3.788 | 
     | I0/LD/T_SR_0/\curr_val_reg[5]          | D v            | DFFSR   | 0.132 | 0.000 |   3.933 |    3.789 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.245 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.385 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.714 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.320 | 0.311 |   0.881 |    1.026 | 
     | I0/LD/T_SR_0/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.336 | 0.025 |   0.906 |    1.051 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         0.387
+ Phase Shift                   3.000
= Required Time                 3.501
- Arrival Time                  3.646
= Slack Time                   -0.145
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.045 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.096 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.425 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.316 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.719 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_77_0           | C v -> Y ^     | OAI22X1  | 0.262 | 0.215 |   2.597 |    2.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_76_0           | B ^ -> Y v     | NOR2X1   | 0.229 | 0.224 |   2.821 |    2.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_75_0           | C v -> Y ^     | NAND3X1  | 0.179 | 0.158 |   2.979 |    2.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_74_0           | B ^ -> Y v     | NAND2X1  | 0.119 | 0.082 |   3.060 |    2.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0          | B v -> Y ^     | NAND2X1  | 0.233 | 0.194 |   3.255 |    3.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0           | A ^ -> Y v     | INVX4    | 0.262 | 0.233 |   3.488 |    3.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161                 | A v -> Y ^     | MUX2X1   | 0.167 | 0.158 |   3.646 |    3.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D ^            | DFFPOSX1 | 0.167 | 0.000 |   3.646 |    3.501 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.245 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.385 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.714 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.311 | 0.008 |   0.889 |    1.033 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         0.388
+ Phase Shift                   3.000
= Required Time                 3.501
- Arrival Time                  3.645
= Slack Time                   -0.144
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.044 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.096 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.426 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.316 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.719 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_525_0          | D v -> Y ^     | OAI22X1  | 0.246 | 0.217 |   2.577 |    2.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.210 | 0.237 |   2.814 |    2.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                  | C v -> Y ^     | NAND3X1  | 0.330 | 0.261 |   3.074 |    2.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43                  | A ^ -> Y v     | MUX2X1   | 0.221 | 0.163 |   3.237 |    3.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC65_n57        | A v -> Y v     | BUFX2    | 0.152 | 0.278 |   3.515 |    3.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | A v -> Y ^     | MUX2X1   | 0.137 | 0.130 |   3.645 |    3.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0]   | D ^            | DFFPOSX1 | 0.137 | 0.000 |   3.645 |    3.501 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.244 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.384 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.714 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.312 | 0.009 |   0.889 |    1.034 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         0.389
+ Phase Shift                   3.000
= Required Time                 3.504
- Arrival Time                  3.648
= Slack Time                   -0.144
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.044 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.096 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.426 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.316 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.719 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.146 | 0.079 |   1.942 |    1.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.343 | 0.417 |   2.359 |    2.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U257                 | A v -> Y ^     | OAI22X1  | 0.233 | 0.206 |   2.565 |    2.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261                 | A ^ -> Y v     | NOR2X1   | 0.209 | 0.235 |   2.800 |    2.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | C v -> Y ^     | NAND3X1  | 0.175 | 0.147 |   2.947 |    2.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_47_0           | B ^ -> Y v     | NAND2X1  | 0.119 | 0.085 |   3.032 |    2.888 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B v -> Y ^     | NAND2X1  | 0.241 | 0.201 |   3.233 |    3.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_46_0           | A ^ -> Y v     | INVX4    | 0.286 | 0.253 |   3.485 |    3.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U270                 | A v -> Y ^     | MUX2X1   | 0.169 | 0.162 |   3.648 |    3.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6]   | D ^            | DFFPOSX1 | 0.169 | 0.000 |   3.648 |    3.504 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.244 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.384 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.714 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.314 | 0.012 |   0.893 |    1.036 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
- Setup                         0.400
+ Phase Shift                   3.000
= Required Time                 3.504
- Arrival Time                  3.648
= Slack Time                   -0.143
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.043 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.097 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.427 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.317 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.720 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_115_0          | D v -> Y ^     | OAI22X1  | 0.260 | 0.241 |   2.623 |    2.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B ^ -> Y v     | NOR2X1   | 0.202 | 0.196 |   2.819 |    2.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181                 | C v -> Y ^     | NAND3X1  | 0.170 | 0.146 |   2.965 |    2.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0          | B ^ -> Y v     | NAND2X1  | 0.122 | 0.084 |   3.049 |    2.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0          | C v -> Y ^     | OAI21X1  | 0.243 | 0.197 |   3.247 |    3.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0          | A ^ -> Y v     | INVX4    | 0.261 | 0.233 |   3.479 |    3.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_102_0          | D v -> Y ^     | AOI22X1  | 0.185 | 0.168 |   3.647 |    3.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3]   | D ^            | DFFPOSX1 | 0.185 | 0.001 |   3.648 |    3.504 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.243 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.383 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.713 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    1.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.336 | 0.032 |   0.905 |    1.048 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
- Setup                         0.400
+ Phase Shift                   3.000
= Required Time                 3.503
- Arrival Time                  3.646
= Slack Time                   -0.143
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.043 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.097 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.427 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.317 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.720 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_115_0          | D v -> Y ^     | OAI22X1  | 0.260 | 0.241 |   2.623 |    2.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B ^ -> Y v     | NOR2X1   | 0.202 | 0.196 |   2.819 |    2.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181                 | C v -> Y ^     | NAND3X1  | 0.170 | 0.146 |   2.965 |    2.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0          | B ^ -> Y v     | NAND2X1  | 0.122 | 0.084 |   3.049 |    2.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0          | C v -> Y ^     | OAI21X1  | 0.243 | 0.197 |   3.247 |    3.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0          | A ^ -> Y v     | INVX4    | 0.261 | 0.233 |   3.479 |    3.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182                 | A v -> Y ^     | MUX2X1   | 0.176 | 0.166 |   3.646 |    3.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D ^            | DFFPOSX1 | 0.176 | 0.000 |   3.646 |    3.503 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.243 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.383 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.713 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    1.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.336 | 0.031 |   0.903 |    1.046 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         0.399
+ Phase Shift                   3.000
= Required Time                 3.501
- Arrival Time                  3.644
= Slack Time                   -0.143
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.043 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.097 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.427 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.317 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.720 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_77_0           | C v -> Y ^     | OAI22X1  | 0.262 | 0.215 |   2.597 |    2.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_76_0           | B ^ -> Y v     | NOR2X1   | 0.229 | 0.224 |   2.821 |    2.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_75_0           | C v -> Y ^     | NAND3X1  | 0.179 | 0.158 |   2.979 |    2.836 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_74_0           | B ^ -> Y v     | NAND2X1  | 0.119 | 0.082 |   3.060 |    2.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0          | B v -> Y ^     | NAND2X1  | 0.233 | 0.194 |   3.255 |    3.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0           | A ^ -> Y v     | INVX4    | 0.262 | 0.233 |   3.488 |    3.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U155                 | A v -> Y ^     | MUX2X1   | 0.167 | 0.156 |   3.644 |    3.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D ^            | DFFPOSX1 | 0.167 | 0.000 |   3.644 |    3.501 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.243 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.383 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.713 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.881 |    1.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.334 | 0.018 |   0.900 |    1.043 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         0.388
+ Phase Shift                   3.000
= Required Time                 3.502
- Arrival Time                  3.645
= Slack Time                   -0.143
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.043 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.097 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.427 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.318 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.720 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_77_0           | C v -> Y ^     | OAI22X1  | 0.262 | 0.215 |   2.597 |    2.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_76_0           | B ^ -> Y v     | NOR2X1   | 0.229 | 0.224 |   2.821 |    2.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_75_0           | C v -> Y ^     | NAND3X1  | 0.179 | 0.158 |   2.979 |    2.836 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_74_0           | B ^ -> Y v     | NAND2X1  | 0.119 | 0.082 |   3.060 |    2.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0          | B v -> Y ^     | NAND2X1  | 0.233 | 0.194 |   3.255 |    3.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0           | A ^ -> Y v     | INVX4    | 0.262 | 0.233 |   3.488 |    3.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164                 | A v -> Y ^     | MUX2X1   | 0.167 | 0.157 |   3.645 |    3.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D ^            | DFFPOSX1 | 0.167 | 0.000 |   3.645 |    3.502 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.243 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.383 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.713 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    1.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.312 | 0.009 |   0.890 |    1.033 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[6] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[6] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         0.118
+ Phase Shift                   3.000
= Required Time                 3.780
- Arrival Time                  3.923
= Slack Time                   -0.143
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                        | clk ^          |         | 0.161 |       |   0.100 |   -0.043 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC  | 0.076 | 0.140 |   0.240 |    0.097 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8   | 0.410 | 0.330 |   0.570 |    0.427 | 
     | nclk__L2_I5                            | A v -> Y ^     | INVX8   | 0.344 | 0.311 |   0.881 |    0.738 | 
     | I0/LD/CTRL/\curr_state_reg[2]          | CLK ^ -> Q v   | DFFSR   | 0.243 | 0.707 |   1.587 |    1.445 | 
     | I0/LD/CTRL/FE_OCP_RBC236_curr_state_2_ | A v -> Y ^     | INVX4   | 0.157 | 0.163 |   1.750 |    1.607 | 
     | I0/LD/CTRL/FE_OCP_RBC246_curr_state_2_ | A ^ -> Y ^     | BUFX4   | 0.084 | 0.213 |   1.963 |    1.820 | 
     | I0/LD/CTRL/U71                         | A ^ -> Y v     | NAND2X1 | 0.276 | 0.209 |   2.172 |    2.029 | 
     | I0/LD/CTRL/U72                         | A v -> Y ^     | INVX4   | 0.158 | 0.163 |   2.335 |    2.192 | 
     | I0/LD/CTRL/U82                         | A ^ -> Y v     | NAND2X1 | 0.205 | 0.165 |   2.500 |    2.357 | 
     | I0/LD/CTRL/U29                         | A v -> Y ^     | INVX2   | 0.096 | 0.100 |   2.600 |    2.457 | 
     | I0/LD/CTRL/U140                        | C ^ -> Y v     | AOI21X1 | 0.149 | 0.156 |   2.756 |    2.614 | 
     | I0/LD/CTRL/U141                        | B v -> Y ^     | NAND2X1 | 0.249 | 0.213 |   2.969 |    2.827 | 
     | I0/LD/T_SR_0/U21                       | B ^ -> Y v     | NAND2X1 | 0.254 | 0.202 |   3.171 |    3.028 | 
     | I0/LD/T_SR_0/U17                       | B v -> Y v     | AND2X2  | 0.350 | 0.488 |   3.659 |    3.517 | 
     | I0/LD/T_SR_0/FE_RC_136_0               | B v -> Y ^     | NAND2X1 | 0.154 | 0.190 |   3.850 |    3.707 | 
     | I0/LD/T_SR_0/FE_RC_135_0               | C ^ -> Y v     | NAND3X1 | 0.135 | 0.073 |   3.922 |    3.780 | 
     | I0/LD/T_SR_0/\curr_val_reg[6]          | D v            | DFFSR   | 0.135 | 0.000 |   3.923 |    3.780 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.243 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.383 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |    0.713 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.320 | 0.311 |   0.881 |    1.024 | 
     | I0/LD/T_SR_0/\curr_val_reg[6] | CLK ^          | DFFSR  | 0.334 | 0.017 |   0.898 |    1.041 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
- Setup                         0.399
+ Phase Shift                   3.000
= Required Time                 3.497
- Arrival Time                  3.640
= Slack Time                   -0.143
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.043 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.098 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.427 | 
     | nclk__L2_I4                                        | A v -> Y ^     | INVX8    | 0.336 | 0.306 |   0.876 |    0.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.109 | 0.585 |   1.460 |    1.318 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.160 | 0.277 |   1.737 |    1.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.120 | 0.126 |   1.863 |    1.720 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.123 | 0.079 |   1.943 |    1.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.401 | 0.440 |   2.382 |    2.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_115_0          | D v -> Y ^     | OAI22X1  | 0.260 | 0.241 |   2.623 |    2.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B ^ -> Y v     | NOR2X1   | 0.202 | 0.196 |   2.819 |    2.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181                 | C v -> Y ^     | NAND3X1  | 0.170 | 0.146 |   2.965 |    2.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0          | B ^ -> Y v     | NAND2X1  | 0.122 | 0.084 |   3.049 |    2.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0          | C v -> Y ^     | OAI21X1  | 0.243 | 0.197 |   3.247 |    3.104 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0          | A ^ -> Y v     | INVX4    | 0.261 | 0.233 |   3.479 |    3.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U11                  | B v -> Y ^     | MUX2X1   | 0.173 | 0.160 |   3.639 |    3.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D ^            | DFFPOSX1 | 0.173 | 0.001 |   3.640 |    3.497 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.243 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.383 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.712 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    1.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.335 | 0.024 |   0.896 |    1.039 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

