// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject_myproject,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.639000,HLS_SYN_LAT=10,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=9376,HLS_SYN_LUT=88980,HLS_VERSION=2024_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_1_ap_vld,
        input_1,
        layer20_out_0,
        layer20_out_0_ap_vld,
        layer20_out_1,
        layer20_out_1_ap_vld,
        layer20_out_2,
        layer20_out_2_ap_vld,
        layer20_out_3,
        layer20_out_3_ap_vld,
        layer20_out_4,
        layer20_out_4_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   input_1_ap_vld;
input  [239:0] input_1;
output  [11:0] layer20_out_0;
output   layer20_out_0_ap_vld;
output  [11:0] layer20_out_1;
output   layer20_out_1_ap_vld;
output  [11:0] layer20_out_2;
output   layer20_out_2_ap_vld;
output  [11:0] layer20_out_3;
output   layer20_out_3_ap_vld;
output  [11:0] layer20_out_4;
output   layer20_out_4_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg layer20_out_0_ap_vld;
reg layer20_out_1_ap_vld;
reg layer20_out_2_ap_vld;
reg layer20_out_3_ap_vld;
reg layer20_out_4_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
reg    input_1_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg   [239:0] input_1_preg;
reg   [239:0] input_1_in_sig;
reg    input_1_ap_vld_preg;
reg    input_1_blk_n;
wire    ap_block_pp0_stage0;
wire   [9:0] add_ln30_fu_617_p2;
reg   [9:0] add_ln30_reg_4016;
reg    ap_block_pp0_stage0_11001;
wire   [10:0] add_ln31_fu_645_p2;
reg   [10:0] add_ln31_reg_4021;
wire   [11:0] add_ln32_fu_673_p2;
reg   [11:0] add_ln32_reg_4026;
wire   [10:0] add_ln33_fu_701_p2;
reg   [10:0] add_ln33_reg_4031;
wire   [10:0] add_ln34_fu_729_p2;
reg   [10:0] add_ln34_reg_4036;
wire   [10:0] add_ln35_fu_757_p2;
reg   [10:0] add_ln35_reg_4041;
wire   [7:0] add_ln36_fu_785_p2;
reg   [7:0] add_ln36_reg_4046;
wire   [8:0] add_ln37_fu_813_p2;
reg   [8:0] add_ln37_reg_4051;
wire   [8:0] add_ln38_fu_841_p2;
reg   [8:0] add_ln38_reg_4056;
wire   [8:0] add_ln39_fu_869_p2;
reg   [8:0] add_ln39_reg_4061;
wire   [7:0] add_ln40_fu_897_p2;
reg   [7:0] add_ln40_reg_4066;
wire   [8:0] add_ln41_fu_925_p2;
reg   [8:0] add_ln41_reg_4071;
wire   [7:0] add_ln42_fu_953_p2;
reg   [7:0] add_ln42_reg_4076;
wire   [7:0] add_ln43_fu_981_p2;
reg   [7:0] add_ln43_reg_4081;
wire   [13:0] layer2_out_14_fu_1009_p2;
reg   [13:0] layer2_out_14_reg_4086;
wire   [9:0] add_ln45_fu_1037_p2;
reg   [9:0] add_ln45_reg_4091;
reg   [12:0] layer3_out_reg_4096;
reg   [12:0] layer3_out_1_reg_4101;
reg   [12:0] layer3_out_2_reg_4106;
reg   [12:0] layer3_out_3_reg_4111;
reg   [12:0] layer3_out_4_reg_4116;
reg   [12:0] layer3_out_5_reg_4121;
reg   [12:0] layer3_out_6_reg_4126;
reg   [12:0] layer3_out_7_reg_4131;
reg   [12:0] layer3_out_8_reg_4136;
reg   [12:0] layer3_out_9_reg_4141;
reg   [12:0] layer3_out_62_reg_4146;
reg   [12:0] layer3_out_10_reg_4151;
reg   [12:0] layer3_out_11_reg_4156;
reg   [12:0] layer3_out_12_reg_4161;
reg   [12:0] layer3_out_13_reg_4166;
reg   [12:0] layer3_out_14_reg_4171;
reg   [12:0] layer3_out_15_reg_4176;
reg   [12:0] layer3_out_16_reg_4181;
reg   [12:0] layer3_out_17_reg_4186;
reg   [12:0] layer3_out_18_reg_4191;
reg   [12:0] layer3_out_19_reg_4196;
reg   [12:0] layer3_out_20_reg_4201;
reg   [12:0] layer3_out_21_reg_4206;
reg   [12:0] layer3_out_22_reg_4211;
reg   [12:0] layer3_out_23_reg_4216;
reg   [12:0] layer3_out_24_reg_4221;
reg   [12:0] layer3_out_25_reg_4226;
reg   [12:0] layer3_out_26_reg_4231;
reg   [12:0] layer3_out_27_reg_4236;
reg   [12:0] layer3_out_28_reg_4241;
reg   [12:0] layer3_out_29_reg_4246;
reg   [12:0] layer3_out_30_reg_4251;
reg   [12:0] layer3_out_31_reg_4256;
reg   [12:0] layer3_out_32_reg_4261;
reg   [12:0] layer3_out_33_reg_4266;
reg   [12:0] layer3_out_34_reg_4271;
reg   [12:0] layer3_out_35_reg_4276;
reg   [12:0] layer3_out_36_reg_4281;
reg   [12:0] layer3_out_37_reg_4286;
reg   [12:0] layer3_out_38_reg_4291;
reg   [12:0] layer3_out_39_reg_4296;
reg   [12:0] layer3_out_40_reg_4301;
reg   [12:0] layer3_out_41_reg_4306;
reg   [12:0] layer3_out_42_reg_4311;
reg   [12:0] layer3_out_43_reg_4316;
reg   [12:0] layer3_out_44_reg_4321;
reg   [12:0] layer3_out_45_reg_4326;
reg   [12:0] layer3_out_46_reg_4331;
reg   [12:0] layer3_out_47_reg_4336;
reg   [12:0] layer3_out_48_reg_4341;
reg   [12:0] layer3_out_49_reg_4346;
reg   [12:0] layer3_out_50_reg_4351;
reg   [12:0] layer3_out_51_reg_4356;
reg   [12:0] layer3_out_52_reg_4361;
reg   [12:0] layer3_out_53_reg_4366;
reg   [12:0] layer3_out_54_reg_4371;
reg   [12:0] layer3_out_55_reg_4376;
reg   [12:0] layer3_out_56_reg_4381;
reg   [12:0] layer3_out_57_reg_4386;
reg   [12:0] layer3_out_58_reg_4391;
reg   [12:0] layer3_out_59_reg_4396;
reg   [12:0] layer3_out_60_reg_4401;
reg   [12:0] layer3_out_61_reg_4406;
reg   [4:0] tmp_s_reg_4411;
reg   [6:0] tmp_15_reg_4416;
reg   [7:0] tmp_16_reg_4421;
reg   [9:0] tmp_17_reg_4426;
reg   [6:0] tmp_18_reg_4431;
reg   [7:0] tmp_19_reg_4436;
reg   [6:0] tmp_20_reg_4441;
reg   [6:0] tmp_21_reg_4446;
reg   [7:0] tmp_22_reg_4451;
reg   [9:0] tmp_23_reg_4456;
reg   [9:0] tmp_24_reg_4461;
reg   [6:0] tmp_25_reg_4466;
wire   [10:0] layer7_out_12_fu_1787_p1;
reg   [10:0] layer7_out_12_reg_4471;
reg   [9:0] tmp_26_reg_4476;
reg   [4:0] tmp_27_reg_4481;
reg   [6:0] tmp_28_reg_4486;
reg   [6:0] tmp_29_reg_4491;
reg   [8:0] tmp_30_reg_4496;
reg   [6:0] tmp_31_reg_4501;
reg   [5:0] tmp_32_reg_4506;
reg   [6:0] tmp_33_reg_4511;
reg   [4:0] tmp_34_reg_4516;
reg   [4:0] tmp_35_reg_4521;
reg   [5:0] tmp_36_reg_4526;
reg   [6:0] tmp_37_reg_4531;
reg   [7:0] tmp_38_reg_4536;
reg   [6:0] tmp_39_reg_4541;
reg   [6:0] tmp_40_reg_4546;
reg   [6:0] tmp_41_reg_4551;
reg   [5:0] tmp_42_reg_4556;
reg   [4:0] tmp_43_reg_4561;
reg   [5:0] tmp_44_reg_4566;
reg   [4:0] tmp_45_reg_4571;
reg   [6:0] tmp_46_reg_4576;
reg   [4:0] tmp_47_reg_4581;
reg   [5:0] tmp_48_reg_4586;
reg   [3:0] tmp_49_reg_4591;
reg   [4:0] tmp_50_reg_4596;
reg   [6:0] tmp_51_reg_4601;
reg   [5:0] tmp_52_reg_4606;
reg   [8:0] tmp_53_reg_4611;
reg   [7:0] tmp_54_reg_4616;
reg   [5:0] tmp_55_reg_4621;
reg   [6:0] tmp_56_reg_4626;
reg   [6:0] tmp_57_reg_4631;
reg   [8:0] tmp_58_reg_4636;
reg   [7:0] tmp_59_reg_4641;
reg   [7:0] tmp_60_reg_4646;
reg   [8:0] tmp_61_reg_4651;
reg   [5:0] tmp_62_reg_4656;
reg   [8:0] tmp_63_reg_4661;
reg   [5:0] tmp_64_reg_4666;
reg   [6:0] tmp_65_reg_4671;
reg   [7:0] tmp_66_reg_4676;
reg   [5:0] tmp_67_reg_4681;
reg   [6:0] tmp_68_reg_4686;
reg   [6:0] tmp_69_reg_4691;
reg   [4:0] tmp_70_reg_4696;
reg   [5:0] tmp_71_reg_4701;
reg   [5:0] tmp_72_reg_4706;
reg   [6:0] tmp_73_reg_4711;
reg   [8:0] tmp_74_reg_4716;
reg   [7:0] tmp_75_reg_4721;
reg   [12:0] layer8_out_reg_4726;
reg   [12:0] layer8_out_1_reg_4731;
reg   [12:0] layer8_out_2_reg_4736;
reg   [12:0] layer8_out_3_reg_4741;
reg   [12:0] layer8_out_4_reg_4746;
reg   [12:0] layer8_out_5_reg_4751;
reg   [12:0] layer8_out_6_reg_4756;
reg   [12:0] layer8_out_7_reg_4761;
reg   [12:0] layer8_out_8_reg_4766;
reg   [12:0] layer8_out_9_reg_4771;
reg   [12:0] layer8_out_27_reg_4776;
reg   [12:0] layer8_out_10_reg_4781;
reg   [12:0] layer8_out_11_reg_4786;
reg   [12:0] layer8_out_12_reg_4791;
reg   [12:0] layer8_out_13_reg_4796;
reg   [12:0] layer8_out_14_reg_4801;
reg   [12:0] layer8_out_15_reg_4806;
reg   [12:0] layer8_out_16_reg_4811;
reg   [12:0] layer8_out_17_reg_4816;
reg   [12:0] layer8_out_18_reg_4821;
reg   [12:0] layer8_out_19_reg_4826;
reg   [12:0] layer8_out_20_reg_4831;
reg   [12:0] layer8_out_21_reg_4836;
reg   [12:0] layer8_out_22_reg_4841;
reg   [12:0] layer8_out_23_reg_4846;
reg   [12:0] layer8_out_24_reg_4851;
reg   [12:0] layer8_out_25_reg_4856;
reg   [12:0] layer8_out_26_reg_4861;
reg   [10:0] layer11_out_28_reg_4866;
reg   [7:0] tmp_76_reg_4871;
wire   [8:0] layer12_out_1_fu_3021_p1;
reg   [8:0] layer12_out_1_reg_4876;
reg   [5:0] tmp_77_reg_4881;
reg   [5:0] tmp_78_reg_4886;
wire   [9:0] layer12_out_4_fu_3045_p1;
reg   [9:0] layer12_out_4_reg_4891;
wire   [9:0] layer12_out_5_fu_3049_p1;
reg   [9:0] layer12_out_5_reg_4896;
reg   [6:0] tmp_79_reg_4901;
reg   [6:0] tmp_80_reg_4906;
wire   [7:0] layer12_out_8_fu_3073_p1;
reg   [7:0] layer12_out_8_reg_4911;
reg   [3:0] tmp_81_reg_4916;
reg   [5:0] tmp_82_reg_4921;
wire   [8:0] layer12_out_11_fu_3097_p1;
reg   [8:0] layer12_out_11_reg_4926;
wire   [7:0] layer12_out_12_fu_3101_p1;
reg   [7:0] layer12_out_12_reg_4931;
reg   [5:0] tmp_83_reg_4936;
wire   [6:0] layer12_out_14_fu_3115_p1;
reg   [6:0] layer12_out_14_reg_4941;
wire   [7:0] layer12_out_15_fu_3119_p1;
reg   [7:0] layer12_out_15_reg_4946;
reg   [6:0] tmp_84_reg_4951;
reg   [5:0] tmp_85_reg_4956;
reg   [7:0] tmp_86_reg_4961;
wire   [8:0] layer12_out_19_fu_3153_p1;
reg   [8:0] layer12_out_19_reg_4966;
wire   [6:0] layer12_out_20_fu_3157_p1;
reg   [6:0] layer12_out_20_reg_4971;
reg   [6:0] tmp_87_reg_4976;
reg   [7:0] tmp_88_reg_4981;
reg   [6:0] tmp_89_reg_4986;
reg   [6:0] tmp_90_reg_4991;
reg   [6:0] tmp_91_reg_4996;
reg   [4:0] tmp_92_reg_5001;
wire   [7:0] layer17_out_fu_3609_p1;
reg   [7:0] layer17_out_reg_5006;
wire   [7:0] layer17_out_1_fu_3613_p1;
reg   [7:0] layer17_out_1_reg_5011;
reg   [8:0] tmp_93_reg_5016;
wire   [6:0] layer17_out_3_fu_3627_p1;
reg   [6:0] layer17_out_3_reg_5021;
reg   [5:0] tmp_94_reg_5026;
reg   [5:0] tmp_95_reg_5031;
reg   [4:0] tmp_96_reg_5036;
wire   [7:0] layer17_out_7_fu_3661_p1;
reg   [7:0] layer17_out_7_reg_5041;
reg   [8:0] tmp_97_reg_5046;
reg   [5:0] tmp_98_reg_5051;
reg   [6:0] tmp_99_reg_5056;
reg   [6:0] tmp_100_reg_5061;
reg   [8:0] tmp_101_reg_5066;
wire   [6:0] layer17_out_13_fu_3715_p1;
reg   [6:0] layer17_out_13_reg_5071;
reg   [5:0] tmp_102_reg_5076;
reg   [5:0] tmp_103_reg_5081;
wire   [7:0] layer17_out_16_fu_3739_p1;
reg   [7:0] layer17_out_16_reg_5086;
reg   [4:0] tmp_104_reg_5091;
reg   [7:0] tmp_105_reg_5096;
reg   [5:0] tmp_106_reg_5101;
wire   [8:0] layer17_out_20_fu_3773_p1;
reg   [8:0] layer17_out_20_reg_5106;
wire   [6:0] layer17_out_21_fu_3777_p1;
reg   [6:0] layer17_out_21_reg_5111;
reg   [6:0] tmp_107_reg_5116;
wire   [8:0] layer17_out_23_fu_3791_p1;
reg   [8:0] layer17_out_23_reg_5121;
reg   [6:0] tmp_108_reg_5126;
reg   [5:0] tmp_109_reg_5131;
wire   [6:0] layer17_out_26_fu_3815_p1;
reg   [6:0] layer17_out_26_reg_5136;
wire   [7:0] layer17_out_27_fu_3819_p1;
reg   [7:0] layer17_out_27_reg_5141;
wire    grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_start;
wire    grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_done;
wire    grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_idle;
wire    grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_ready;
reg    grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_ce;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_0_val;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_1_val;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_2_val;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_3_val;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_4_val;
wire   [13:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_5_val;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_6_val;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_7_val;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_8_val;
wire   [11:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_9_val;
wire   [11:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_10_val;
wire   [11:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_11_val;
wire   [11:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_12_val;
wire   [11:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_13_val;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_15_val;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_0;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_1;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_2;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_3;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_4;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_5;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_6;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_7;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_8;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_9;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_10;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_11;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_12;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_13;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_14;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_15;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_16;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_17;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_18;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_19;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_20;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_21;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_22;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_23;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_24;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_25;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_26;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_27;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_28;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_29;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_30;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_31;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_32;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_33;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_34;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_35;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_36;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_37;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_38;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_39;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_40;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_41;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_42;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_43;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_44;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_45;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_46;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_47;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_48;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_49;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_50;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_51;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_52;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_53;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_54;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_55;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_56;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_57;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_58;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_59;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_60;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_61;
wire   [12:0] grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_62;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call94;
reg    ap_block_pp0_stage0_11001_ignoreCallOp92;
wire    call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_ready;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_0;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_1;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_2;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_3;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_4;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_5;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_6;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_7;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_8;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_9;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_10;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_11;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_12;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_13;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_14;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_15;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_16;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_17;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_18;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_19;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_20;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_21;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_22;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_23;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_24;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_25;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_26;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_27;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_28;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_29;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_30;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_31;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_32;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_33;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_34;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_35;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_36;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_37;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_38;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_39;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_40;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_41;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_42;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_43;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_44;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_45;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_46;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_47;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_48;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_49;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_50;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_51;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_52;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_53;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_54;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_55;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_56;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_57;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_58;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_59;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_60;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_61;
wire   [11:0] call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_62;
wire    grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_start;
wire    grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_done;
wire    grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_idle;
wire    grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_ready;
reg    grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_ce;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_0_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_1_val;
wire   [10:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_2_val;
wire   [11:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_3_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_4_val;
wire   [10:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_5_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_6_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_7_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_8_val;
wire   [11:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_9_val;
wire   [10:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_10_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_11_val;
wire   [11:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_13_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_14_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_15_val;
wire   [7:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_16_val;
wire   [10:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_17_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_18_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_19_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_20_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_21_val;
wire   [7:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_22_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_23_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_24_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_25_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_26_val;
wire   [10:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_27_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_28_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_29_val;
wire   [7:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_30_val;
wire   [7:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_31_val;
wire   [7:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_33_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_34_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_35_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_36_val;
wire   [7:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_37_val;
wire   [7:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_38_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_39_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_40_val;
wire   [10:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_41_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_42_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_43_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_44_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_45_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_46_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_47_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_48_val;
wire   [10:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_49_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_50_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_51_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_52_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_53_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_54_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_55_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_56_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_57_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_58_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_59_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_60_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_61_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_62_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_63_val;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_0;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_1;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_2;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_3;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_4;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_5;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_6;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_7;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_8;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_9;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_10;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_11;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_12;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_13;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_14;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_15;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_16;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_17;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_18;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_19;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_20;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_21;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_22;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_23;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_24;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_25;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_26;
wire   [12:0] grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_27;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call347;
reg    ap_block_pp0_stage0_11001_ignoreCallOp346;
wire    call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_ready;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_0;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_1;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_2;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_3;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_4;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_5;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_6;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_7;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_8;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_9;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_10;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_11;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_12;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_13;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_14;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_15;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_16;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_17;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_18;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_19;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_20;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_21;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_22;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_23;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_24;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_25;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_26;
wire   [10:0] call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_27;
wire    grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_start;
wire    grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_done;
wire    grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_idle;
wire    grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_ready;
reg    grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_ce;
wire   [9:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_0_val;
wire   [6:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_2_val;
wire   [6:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_3_val;
wire   [7:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_6_val;
wire   [7:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_7_val;
wire   [5:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_9_val;
wire   [6:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_10_val;
wire   [6:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_13_val;
wire   [7:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_17_val;
wire   [6:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_18_val;
wire   [9:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_20_val;
wire   [7:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_24_val;
wire   [8:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_26_val;
wire   [7:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_28_val;
wire   [7:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_29_val;
wire   [7:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_30_val;
wire   [6:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_31_val;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_0;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_1;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_2;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_3;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_4;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_5;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_6;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_7;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_8;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_9;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_10;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_11;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_12;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_13;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_14;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_15;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_16;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_17;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_18;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_19;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_20;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_21;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_22;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_23;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_24;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_25;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_26;
wire   [12:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_27;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call449;
reg    ap_block_pp0_stage0_11001_ignoreCallOp449;
wire    call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_ready;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_0;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_1;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_2;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_3;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_4;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_5;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_6;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_7;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_8;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_9;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_10;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_11;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_12;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_13;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_14;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_15;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_16;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_17;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_18;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_19;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_20;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_21;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_22;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_23;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_24;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_25;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_26;
wire   [10:0] call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_27;
wire    grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_start;
wire    grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_done;
wire    grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_idle;
wire    grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_ready;
reg    grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_ce;
wire   [10:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_2_val;
wire   [6:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_4_val;
wire   [6:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_5_val;
wire   [6:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_7_val;
wire   [9:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_10_val;
wire   [6:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_11_val;
wire   [7:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_12_val;
wire   [7:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_14_val;
wire   [9:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_15_val;
wire   [6:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_17_val;
wire   [6:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_18_val;
wire   [6:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_21_val;
wire   [8:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_22_val;
wire   [7:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_23_val;
wire   [7:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_26_val;
wire   [7:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_28_val;
wire   [7:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_29_val;
wire   [11:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_return_0;
wire   [11:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_return_1;
wire   [11:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_return_2;
wire   [11:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_return_3;
wire   [11:0] grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_return_4;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call552;
reg    ap_block_pp0_stage0_11001_ignoreCallOp553;
reg    grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp92;
wire    ap_block_pp0_stage0_ignoreCallOp157;
reg    grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp346;
wire    ap_block_pp0_stage0_ignoreCallOp376;
reg    grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp449;
wire    ap_block_pp0_stage0_ignoreCallOp479;
reg    grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp553;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] tmp_fu_605_p3;
wire   [9:0] trunc_ln30_1_fu_595_p4;
wire   [9:0] zext_ln30_fu_613_p1;
wire   [0:0] tmp_1_fu_633_p3;
wire   [10:0] trunc_ln_fu_623_p4;
wire   [10:0] zext_ln31_fu_641_p1;
wire   [0:0] tmp_2_fu_661_p3;
wire   [11:0] trunc_ln1_fu_651_p4;
wire   [11:0] zext_ln32_fu_669_p1;
wire   [0:0] tmp_3_fu_689_p3;
wire   [10:0] trunc_ln2_fu_679_p4;
wire   [10:0] zext_ln33_fu_697_p1;
wire   [0:0] tmp_4_fu_717_p3;
wire   [10:0] trunc_ln3_fu_707_p4;
wire   [10:0] zext_ln34_fu_725_p1;
wire   [0:0] tmp_5_fu_745_p3;
wire   [10:0] trunc_ln4_fu_735_p4;
wire   [10:0] zext_ln35_fu_753_p1;
wire   [0:0] tmp_6_fu_773_p3;
wire   [7:0] trunc_ln5_fu_763_p4;
wire   [7:0] zext_ln36_fu_781_p1;
wire   [0:0] tmp_7_fu_801_p3;
wire   [8:0] trunc_ln6_fu_791_p4;
wire   [8:0] zext_ln37_fu_809_p1;
wire   [0:0] tmp_8_fu_829_p3;
wire   [8:0] trunc_ln7_fu_819_p4;
wire   [8:0] zext_ln38_fu_837_p1;
wire   [0:0] tmp_9_fu_857_p3;
wire   [8:0] trunc_ln8_fu_847_p4;
wire   [8:0] zext_ln39_fu_865_p1;
wire   [0:0] tmp_10_fu_885_p3;
wire   [7:0] trunc_ln9_fu_875_p4;
wire   [7:0] zext_ln40_fu_893_p1;
wire   [0:0] tmp_11_fu_913_p3;
wire   [8:0] trunc_ln10_fu_903_p4;
wire   [8:0] zext_ln41_fu_921_p1;
wire   [0:0] tmp_12_fu_941_p3;
wire   [7:0] trunc_ln11_fu_931_p4;
wire   [7:0] zext_ln42_fu_949_p1;
wire   [0:0] tmp_13_fu_969_p3;
wire   [7:0] trunc_ln12_fu_959_p4;
wire   [7:0] zext_ln43_fu_977_p1;
wire   [0:0] tmp_14_fu_997_p3;
wire   [13:0] trunc_ln13_fu_987_p4;
wire   [13:0] zext_ln44_fu_1005_p1;
wire   [0:0] tmp_111_fu_1025_p3;
wire   [9:0] trunc_ln14_fu_1015_p4;
wire   [9:0] zext_ln45_fu_1033_p1;
wire   [10:0] trunc_ln198_fu_3980_p1;
wire   [10:0] trunc_ln199_fu_3989_p1;
wire   [10:0] trunc_ln200_fu_3998_p1;
wire   [10:0] trunc_ln201_fu_4007_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to9;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 input_1_preg = 240'd0;
#0 input_1_ap_vld_preg = 1'b0;
#0 grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_start_reg = 1'b0;
#0 grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_start_reg = 1'b0;
#0 grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_start_reg = 1'b0;
#0 grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_start_reg = 1'b0;
end

myproject_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_start),
    .ap_done(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_done),
    .ap_idle(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_idle),
    .ap_ready(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_ready),
    .ap_ce(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_ce),
    .data_0_val(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_0_val),
    .data_1_val(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_1_val),
    .data_2_val(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_2_val),
    .data_3_val(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_3_val),
    .data_4_val(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_4_val),
    .data_5_val(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_5_val),
    .data_6_val(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_6_val),
    .data_7_val(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_7_val),
    .data_8_val(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_8_val),
    .data_9_val(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_9_val),
    .data_10_val(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_10_val),
    .data_11_val(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_11_val),
    .data_12_val(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_12_val),
    .data_13_val(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_13_val),
    .data_14_val(layer2_out_14_reg_4086),
    .data_15_val(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_15_val),
    .ap_return_0(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_3),
    .ap_return_4(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_4),
    .ap_return_5(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_5),
    .ap_return_6(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_6),
    .ap_return_7(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_7),
    .ap_return_8(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_8),
    .ap_return_9(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_9),
    .ap_return_10(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_10),
    .ap_return_11(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_11),
    .ap_return_12(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_12),
    .ap_return_13(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_13),
    .ap_return_14(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_14),
    .ap_return_15(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_15),
    .ap_return_16(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_16),
    .ap_return_17(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_17),
    .ap_return_18(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_18),
    .ap_return_19(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_19),
    .ap_return_20(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_20),
    .ap_return_21(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_21),
    .ap_return_22(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_22),
    .ap_return_23(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_23),
    .ap_return_24(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_24),
    .ap_return_25(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_25),
    .ap_return_26(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_26),
    .ap_return_27(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_27),
    .ap_return_28(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_28),
    .ap_return_29(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_29),
    .ap_return_30(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_30),
    .ap_return_31(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_31),
    .ap_return_32(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_32),
    .ap_return_33(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_33),
    .ap_return_34(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_34),
    .ap_return_35(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_35),
    .ap_return_36(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_36),
    .ap_return_37(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_37),
    .ap_return_38(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_38),
    .ap_return_39(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_39),
    .ap_return_40(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_40),
    .ap_return_41(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_41),
    .ap_return_42(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_42),
    .ap_return_43(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_43),
    .ap_return_44(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_44),
    .ap_return_45(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_45),
    .ap_return_46(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_46),
    .ap_return_47(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_47),
    .ap_return_48(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_48),
    .ap_return_49(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_49),
    .ap_return_50(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_50),
    .ap_return_51(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_51),
    .ap_return_52(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_52),
    .ap_return_53(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_53),
    .ap_return_54(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_54),
    .ap_return_55(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_55),
    .ap_return_56(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_56),
    .ap_return_57(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_57),
    .ap_return_58(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_58),
    .ap_return_59(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_59),
    .ap_return_60(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_60),
    .ap_return_61(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_61),
    .ap_return_62(grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_62)
);

myproject_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333(
    .ap_ready(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_ready),
    .data_0_val(layer3_out_reg_4096),
    .data_1_val(layer3_out_1_reg_4101),
    .data_2_val(layer3_out_2_reg_4106),
    .data_3_val(layer3_out_3_reg_4111),
    .data_4_val(layer3_out_4_reg_4116),
    .data_5_val(layer3_out_5_reg_4121),
    .data_6_val(layer3_out_6_reg_4126),
    .data_7_val(layer3_out_7_reg_4131),
    .data_8_val(layer3_out_8_reg_4136),
    .data_9_val(layer3_out_9_reg_4141),
    .data_10_val(layer3_out_62_reg_4146),
    .data_11_val(layer3_out_10_reg_4151),
    .data_12_val(layer3_out_11_reg_4156),
    .data_13_val(layer3_out_12_reg_4161),
    .data_14_val(layer3_out_13_reg_4166),
    .data_15_val(layer3_out_14_reg_4171),
    .data_16_val(layer3_out_15_reg_4176),
    .data_17_val(layer3_out_16_reg_4181),
    .data_18_val(layer3_out_17_reg_4186),
    .data_19_val(layer3_out_18_reg_4191),
    .data_20_val(layer3_out_19_reg_4196),
    .data_21_val(layer3_out_20_reg_4201),
    .data_22_val(layer3_out_21_reg_4206),
    .data_23_val(layer3_out_22_reg_4211),
    .data_24_val(layer3_out_23_reg_4216),
    .data_25_val(layer3_out_24_reg_4221),
    .data_26_val(layer3_out_25_reg_4226),
    .data_27_val(layer3_out_26_reg_4231),
    .data_28_val(layer3_out_27_reg_4236),
    .data_29_val(layer3_out_28_reg_4241),
    .data_30_val(layer3_out_29_reg_4246),
    .data_31_val(layer3_out_30_reg_4251),
    .data_33_val(layer3_out_31_reg_4256),
    .data_34_val(layer3_out_32_reg_4261),
    .data_35_val(layer3_out_33_reg_4266),
    .data_36_val(layer3_out_34_reg_4271),
    .data_37_val(layer3_out_35_reg_4276),
    .data_38_val(layer3_out_36_reg_4281),
    .data_39_val(layer3_out_37_reg_4286),
    .data_40_val(layer3_out_38_reg_4291),
    .data_41_val(layer3_out_39_reg_4296),
    .data_42_val(layer3_out_40_reg_4301),
    .data_43_val(layer3_out_41_reg_4306),
    .data_44_val(layer3_out_42_reg_4311),
    .data_45_val(layer3_out_43_reg_4316),
    .data_46_val(layer3_out_44_reg_4321),
    .data_47_val(layer3_out_45_reg_4326),
    .data_48_val(layer3_out_46_reg_4331),
    .data_49_val(layer3_out_47_reg_4336),
    .data_50_val(layer3_out_48_reg_4341),
    .data_51_val(layer3_out_49_reg_4346),
    .data_52_val(layer3_out_50_reg_4351),
    .data_53_val(layer3_out_51_reg_4356),
    .data_54_val(layer3_out_52_reg_4361),
    .data_55_val(layer3_out_53_reg_4366),
    .data_56_val(layer3_out_54_reg_4371),
    .data_57_val(layer3_out_55_reg_4376),
    .data_58_val(layer3_out_56_reg_4381),
    .data_59_val(layer3_out_57_reg_4386),
    .data_60_val(layer3_out_58_reg_4391),
    .data_61_val(layer3_out_59_reg_4396),
    .data_62_val(layer3_out_60_reg_4401),
    .data_63_val(layer3_out_61_reg_4406),
    .ap_return_0(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_0),
    .ap_return_1(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_1),
    .ap_return_2(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_2),
    .ap_return_3(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_3),
    .ap_return_4(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_4),
    .ap_return_5(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_5),
    .ap_return_6(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_6),
    .ap_return_7(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_7),
    .ap_return_8(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_8),
    .ap_return_9(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_9),
    .ap_return_10(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_10),
    .ap_return_11(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_11),
    .ap_return_12(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_12),
    .ap_return_13(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_13),
    .ap_return_14(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_14),
    .ap_return_15(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_15),
    .ap_return_16(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_16),
    .ap_return_17(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_17),
    .ap_return_18(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_18),
    .ap_return_19(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_19),
    .ap_return_20(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_20),
    .ap_return_21(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_21),
    .ap_return_22(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_22),
    .ap_return_23(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_23),
    .ap_return_24(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_24),
    .ap_return_25(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_25),
    .ap_return_26(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_26),
    .ap_return_27(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_27),
    .ap_return_28(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_28),
    .ap_return_29(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_29),
    .ap_return_30(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_30),
    .ap_return_31(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_31),
    .ap_return_32(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_32),
    .ap_return_33(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_33),
    .ap_return_34(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_34),
    .ap_return_35(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_35),
    .ap_return_36(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_36),
    .ap_return_37(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_37),
    .ap_return_38(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_38),
    .ap_return_39(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_39),
    .ap_return_40(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_40),
    .ap_return_41(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_41),
    .ap_return_42(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_42),
    .ap_return_43(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_43),
    .ap_return_44(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_44),
    .ap_return_45(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_45),
    .ap_return_46(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_46),
    .ap_return_47(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_47),
    .ap_return_48(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_48),
    .ap_return_49(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_49),
    .ap_return_50(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_50),
    .ap_return_51(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_51),
    .ap_return_52(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_52),
    .ap_return_53(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_53),
    .ap_return_54(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_54),
    .ap_return_55(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_55),
    .ap_return_56(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_56),
    .ap_return_57(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_57),
    .ap_return_58(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_58),
    .ap_return_59(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_59),
    .ap_return_60(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_60),
    .ap_return_61(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_61),
    .ap_return_62(call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_62),
    .ap_rst(ap_rst)
);

myproject_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_start),
    .ap_done(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_done),
    .ap_idle(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_idle),
    .ap_ready(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_ready),
    .ap_ce(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_ce),
    .data_0_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_0_val),
    .data_1_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_1_val),
    .data_2_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_2_val),
    .data_3_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_3_val),
    .data_4_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_4_val),
    .data_5_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_5_val),
    .data_6_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_6_val),
    .data_7_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_7_val),
    .data_8_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_8_val),
    .data_9_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_9_val),
    .data_10_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_10_val),
    .data_11_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_11_val),
    .data_12_val(layer7_out_12_reg_4471),
    .data_13_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_13_val),
    .data_14_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_14_val),
    .data_15_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_15_val),
    .data_16_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_16_val),
    .data_17_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_17_val),
    .data_18_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_18_val),
    .data_19_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_19_val),
    .data_20_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_20_val),
    .data_21_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_21_val),
    .data_22_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_22_val),
    .data_23_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_23_val),
    .data_24_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_24_val),
    .data_25_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_25_val),
    .data_26_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_26_val),
    .data_27_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_27_val),
    .data_28_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_28_val),
    .data_29_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_29_val),
    .data_30_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_30_val),
    .data_31_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_31_val),
    .data_33_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_33_val),
    .data_34_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_34_val),
    .data_35_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_35_val),
    .data_36_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_36_val),
    .data_37_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_37_val),
    .data_38_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_38_val),
    .data_39_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_39_val),
    .data_40_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_40_val),
    .data_41_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_41_val),
    .data_42_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_42_val),
    .data_43_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_43_val),
    .data_44_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_44_val),
    .data_45_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_45_val),
    .data_46_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_46_val),
    .data_47_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_47_val),
    .data_48_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_48_val),
    .data_49_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_49_val),
    .data_50_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_50_val),
    .data_51_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_51_val),
    .data_52_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_52_val),
    .data_53_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_53_val),
    .data_54_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_54_val),
    .data_55_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_55_val),
    .data_56_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_56_val),
    .data_57_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_57_val),
    .data_58_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_58_val),
    .data_59_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_59_val),
    .data_60_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_60_val),
    .data_61_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_61_val),
    .data_62_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_62_val),
    .data_63_val(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_63_val),
    .ap_return_0(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_3),
    .ap_return_4(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_4),
    .ap_return_5(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_5),
    .ap_return_6(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_6),
    .ap_return_7(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_7),
    .ap_return_8(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_8),
    .ap_return_9(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_9),
    .ap_return_10(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_10),
    .ap_return_11(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_11),
    .ap_return_12(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_12),
    .ap_return_13(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_13),
    .ap_return_14(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_14),
    .ap_return_15(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_15),
    .ap_return_16(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_16),
    .ap_return_17(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_17),
    .ap_return_18(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_18),
    .ap_return_19(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_19),
    .ap_return_20(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_20),
    .ap_return_21(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_21),
    .ap_return_22(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_22),
    .ap_return_23(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_23),
    .ap_return_24(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_24),
    .ap_return_25(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_25),
    .ap_return_26(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_26),
    .ap_return_27(grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_27)
);

myproject_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467(
    .ap_ready(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_ready),
    .data_0_val(layer8_out_reg_4726),
    .data_1_val(layer8_out_1_reg_4731),
    .data_2_val(layer8_out_2_reg_4736),
    .data_3_val(layer8_out_3_reg_4741),
    .data_4_val(layer8_out_4_reg_4746),
    .data_5_val(layer8_out_5_reg_4751),
    .data_6_val(layer8_out_6_reg_4756),
    .data_7_val(layer8_out_7_reg_4761),
    .data_8_val(layer8_out_8_reg_4766),
    .data_9_val(layer8_out_9_reg_4771),
    .data_10_val(layer8_out_27_reg_4776),
    .data_11_val(layer8_out_10_reg_4781),
    .data_12_val(layer8_out_11_reg_4786),
    .data_13_val(layer8_out_12_reg_4791),
    .data_15_val(layer8_out_13_reg_4796),
    .data_16_val(layer8_out_14_reg_4801),
    .data_17_val(layer8_out_15_reg_4806),
    .data_18_val(layer8_out_16_reg_4811),
    .data_20_val(layer8_out_17_reg_4816),
    .data_21_val(layer8_out_18_reg_4821),
    .data_22_val(layer8_out_19_reg_4826),
    .data_23_val(layer8_out_20_reg_4831),
    .data_24_val(layer8_out_21_reg_4836),
    .data_26_val(layer8_out_22_reg_4841),
    .data_28_val(layer8_out_23_reg_4846),
    .data_29_val(layer8_out_24_reg_4851),
    .data_30_val(layer8_out_25_reg_4856),
    .data_31_val(layer8_out_26_reg_4861),
    .ap_return_0(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_0),
    .ap_return_1(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_1),
    .ap_return_2(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_2),
    .ap_return_3(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_3),
    .ap_return_4(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_4),
    .ap_return_5(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_5),
    .ap_return_6(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_6),
    .ap_return_7(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_7),
    .ap_return_8(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_8),
    .ap_return_9(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_9),
    .ap_return_10(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_10),
    .ap_return_11(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_11),
    .ap_return_12(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_12),
    .ap_return_13(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_13),
    .ap_return_14(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_14),
    .ap_return_15(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_15),
    .ap_return_16(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_16),
    .ap_return_17(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_17),
    .ap_return_18(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_18),
    .ap_return_19(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_19),
    .ap_return_20(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_20),
    .ap_return_21(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_21),
    .ap_return_22(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_22),
    .ap_return_23(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_23),
    .ap_return_24(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_24),
    .ap_return_25(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_25),
    .ap_return_26(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_26),
    .ap_return_27(call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_27),
    .ap_rst(ap_rst)
);

myproject_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_start),
    .ap_done(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_done),
    .ap_idle(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_idle),
    .ap_ready(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_ready),
    .ap_ce(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_ce),
    .data_0_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_0_val),
    .data_1_val(layer12_out_1_reg_4876),
    .data_2_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_2_val),
    .data_3_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_3_val),
    .data_4_val(layer12_out_4_reg_4891),
    .data_5_val(layer12_out_5_reg_4896),
    .data_6_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_6_val),
    .data_7_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_7_val),
    .data_8_val(layer12_out_8_reg_4911),
    .data_9_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_9_val),
    .data_10_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_10_val),
    .data_11_val(layer12_out_11_reg_4926),
    .data_12_val(layer12_out_12_reg_4931),
    .data_13_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_13_val),
    .data_15_val(layer12_out_14_reg_4941),
    .data_16_val(layer12_out_15_reg_4946),
    .data_17_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_17_val),
    .data_18_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_18_val),
    .data_20_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_20_val),
    .data_21_val(layer12_out_19_reg_4966),
    .data_22_val(layer12_out_20_reg_4971),
    .data_23_val(layer11_out_28_reg_4866),
    .data_24_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_24_val),
    .data_26_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_26_val),
    .data_28_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_28_val),
    .data_29_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_29_val),
    .data_30_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_30_val),
    .data_31_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_31_val),
    .ap_return_0(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_3),
    .ap_return_4(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_4),
    .ap_return_5(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_5),
    .ap_return_6(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_6),
    .ap_return_7(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_7),
    .ap_return_8(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_8),
    .ap_return_9(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_9),
    .ap_return_10(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_10),
    .ap_return_11(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_11),
    .ap_return_12(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_12),
    .ap_return_13(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_13),
    .ap_return_14(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_14),
    .ap_return_15(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_15),
    .ap_return_16(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_16),
    .ap_return_17(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_17),
    .ap_return_18(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_18),
    .ap_return_19(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_19),
    .ap_return_20(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_20),
    .ap_return_21(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_21),
    .ap_return_22(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_22),
    .ap_return_23(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_23),
    .ap_return_24(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_24),
    .ap_return_25(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_25),
    .ap_return_26(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_26),
    .ap_return_27(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_27)
);

myproject_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531(
    .ap_ready(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_ready),
    .data_0_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_0),
    .data_1_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_1),
    .data_2_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_2),
    .data_3_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_3),
    .data_4_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_4),
    .data_5_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_5),
    .data_7_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_6),
    .data_9_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_7),
    .data_10_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_8),
    .data_11_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_9),
    .data_12_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_10),
    .data_14_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_11),
    .data_15_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_12),
    .data_16_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_13),
    .data_17_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_14),
    .data_18_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_15),
    .data_20_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_16),
    .data_21_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_17),
    .data_22_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_18),
    .data_23_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_19),
    .data_24_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_20),
    .data_25_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_21),
    .data_26_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_22),
    .data_27_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_23),
    .data_28_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_24),
    .data_29_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_25),
    .data_30_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_26),
    .data_31_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_return_27),
    .ap_return_0(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_0),
    .ap_return_1(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_1),
    .ap_return_2(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_2),
    .ap_return_3(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_3),
    .ap_return_4(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_4),
    .ap_return_5(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_5),
    .ap_return_6(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_6),
    .ap_return_7(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_7),
    .ap_return_8(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_8),
    .ap_return_9(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_9),
    .ap_return_10(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_10),
    .ap_return_11(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_11),
    .ap_return_12(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_12),
    .ap_return_13(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_13),
    .ap_return_14(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_14),
    .ap_return_15(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_15),
    .ap_return_16(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_16),
    .ap_return_17(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_17),
    .ap_return_18(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_18),
    .ap_return_19(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_19),
    .ap_return_20(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_20),
    .ap_return_21(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_21),
    .ap_return_22(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_22),
    .ap_return_23(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_23),
    .ap_return_24(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_24),
    .ap_return_25(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_25),
    .ap_return_26(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_26),
    .ap_return_27(call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_27),
    .ap_rst(ap_rst)
);

myproject_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_start),
    .ap_done(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_done),
    .ap_idle(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_idle),
    .ap_ready(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_ready),
    .ap_ce(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_ce),
    .data_0_val(layer17_out_reg_5006),
    .data_1_val(layer17_out_1_reg_5011),
    .data_2_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_2_val),
    .data_3_val(layer17_out_3_reg_5021),
    .data_4_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_4_val),
    .data_5_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_5_val),
    .data_7_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_7_val),
    .data_9_val(layer17_out_7_reg_5041),
    .data_10_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_10_val),
    .data_11_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_11_val),
    .data_12_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_12_val),
    .data_14_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_14_val),
    .data_15_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_15_val),
    .data_16_val(layer17_out_13_reg_5071),
    .data_17_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_17_val),
    .data_18_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_18_val),
    .data_20_val(layer17_out_16_reg_5086),
    .data_21_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_21_val),
    .data_22_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_22_val),
    .data_23_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_23_val),
    .data_24_val(layer17_out_20_reg_5106),
    .data_25_val(layer17_out_21_reg_5111),
    .data_26_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_26_val),
    .data_27_val(layer17_out_23_reg_5121),
    .data_28_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_28_val),
    .data_29_val(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_29_val),
    .data_30_val(layer17_out_26_reg_5136),
    .data_31_val(layer17_out_27_reg_5141),
    .ap_return_0(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_return_3),
    .ap_return_4(grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_return_4)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_start_reg <= 1'b1;
        end else if ((grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_ready == 1'b1)) begin
            grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
            grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_start_reg <= 1'b1;
        end else if ((grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_ready == 1'b1)) begin
            grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_start_reg <= 1'b1;
        end else if ((grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_ready == 1'b1)) begin
            grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_start_reg <= 1'b1;
        end else if ((grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_ready == 1'b1)) begin
            grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_1_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_1_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (input_1_ap_vld == 1'b1))) begin
            input_1_ap_vld_preg <= input_1_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_1_preg <= 240'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (input_1_ap_vld == 1'b1))) begin
            input_1_preg <= input_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln30_reg_4016 <= add_ln30_fu_617_p2;
        add_ln31_reg_4021 <= add_ln31_fu_645_p2;
        add_ln32_reg_4026 <= add_ln32_fu_673_p2;
        add_ln33_reg_4031 <= add_ln33_fu_701_p2;
        add_ln34_reg_4036 <= add_ln34_fu_729_p2;
        add_ln35_reg_4041 <= add_ln35_fu_757_p2;
        add_ln36_reg_4046 <= add_ln36_fu_785_p2;
        add_ln37_reg_4051 <= add_ln37_fu_813_p2;
        add_ln38_reg_4056 <= add_ln38_fu_841_p2;
        add_ln39_reg_4061 <= add_ln39_fu_869_p2;
        add_ln40_reg_4066 <= add_ln40_fu_897_p2;
        add_ln41_reg_4071 <= add_ln41_fu_925_p2;
        add_ln42_reg_4076 <= add_ln42_fu_953_p2;
        add_ln43_reg_4081 <= add_ln43_fu_981_p2;
        add_ln45_reg_4091 <= add_ln45_fu_1037_p2;
        layer2_out_14_reg_4086 <= layer2_out_14_fu_1009_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        layer11_out_28_reg_4866 <= call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_21;
        layer12_out_11_reg_4926 <= layer12_out_11_fu_3097_p1;
        layer12_out_12_reg_4931 <= layer12_out_12_fu_3101_p1;
        layer12_out_14_reg_4941 <= layer12_out_14_fu_3115_p1;
        layer12_out_15_reg_4946 <= layer12_out_15_fu_3119_p1;
        layer12_out_19_reg_4966 <= layer12_out_19_fu_3153_p1;
        layer12_out_1_reg_4876 <= layer12_out_1_fu_3021_p1;
        layer12_out_20_reg_4971 <= layer12_out_20_fu_3157_p1;
        layer12_out_4_reg_4891 <= layer12_out_4_fu_3045_p1;
        layer12_out_5_reg_4896 <= layer12_out_5_fu_3049_p1;
        layer12_out_8_reg_4911 <= layer12_out_8_fu_3073_p1;
        layer17_out_13_reg_5071 <= layer17_out_13_fu_3715_p1;
        layer17_out_16_reg_5086 <= layer17_out_16_fu_3739_p1;
        layer17_out_1_reg_5011 <= layer17_out_1_fu_3613_p1;
        layer17_out_20_reg_5106 <= layer17_out_20_fu_3773_p1;
        layer17_out_21_reg_5111 <= layer17_out_21_fu_3777_p1;
        layer17_out_23_reg_5121 <= layer17_out_23_fu_3791_p1;
        layer17_out_26_reg_5136 <= layer17_out_26_fu_3815_p1;
        layer17_out_27_reg_5141 <= layer17_out_27_fu_3819_p1;
        layer17_out_3_reg_5021 <= layer17_out_3_fu_3627_p1;
        layer17_out_7_reg_5041 <= layer17_out_7_fu_3661_p1;
        layer17_out_reg_5006 <= layer17_out_fu_3609_p1;
        layer3_out_10_reg_4151 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_11;
        layer3_out_11_reg_4156 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_12;
        layer3_out_12_reg_4161 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_13;
        layer3_out_13_reg_4166 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_14;
        layer3_out_14_reg_4171 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_15;
        layer3_out_15_reg_4176 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_16;
        layer3_out_16_reg_4181 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_17;
        layer3_out_17_reg_4186 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_18;
        layer3_out_18_reg_4191 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_19;
        layer3_out_19_reg_4196 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_20;
        layer3_out_1_reg_4101 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_1;
        layer3_out_20_reg_4201 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_21;
        layer3_out_21_reg_4206 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_22;
        layer3_out_22_reg_4211 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_23;
        layer3_out_23_reg_4216 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_24;
        layer3_out_24_reg_4221 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_25;
        layer3_out_25_reg_4226 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_26;
        layer3_out_26_reg_4231 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_27;
        layer3_out_27_reg_4236 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_28;
        layer3_out_28_reg_4241 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_29;
        layer3_out_29_reg_4246 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_30;
        layer3_out_2_reg_4106 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_2;
        layer3_out_30_reg_4251 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_31;
        layer3_out_31_reg_4256 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_32;
        layer3_out_32_reg_4261 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_33;
        layer3_out_33_reg_4266 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_34;
        layer3_out_34_reg_4271 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_35;
        layer3_out_35_reg_4276 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_36;
        layer3_out_36_reg_4281 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_37;
        layer3_out_37_reg_4286 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_38;
        layer3_out_38_reg_4291 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_39;
        layer3_out_39_reg_4296 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_40;
        layer3_out_3_reg_4111 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_3;
        layer3_out_40_reg_4301 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_41;
        layer3_out_41_reg_4306 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_42;
        layer3_out_42_reg_4311 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_43;
        layer3_out_43_reg_4316 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_44;
        layer3_out_44_reg_4321 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_45;
        layer3_out_45_reg_4326 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_46;
        layer3_out_46_reg_4331 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_47;
        layer3_out_47_reg_4336 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_48;
        layer3_out_48_reg_4341 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_49;
        layer3_out_49_reg_4346 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_50;
        layer3_out_4_reg_4116 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_4;
        layer3_out_50_reg_4351 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_51;
        layer3_out_51_reg_4356 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_52;
        layer3_out_52_reg_4361 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_53;
        layer3_out_53_reg_4366 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_54;
        layer3_out_54_reg_4371 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_55;
        layer3_out_55_reg_4376 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_56;
        layer3_out_56_reg_4381 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_57;
        layer3_out_57_reg_4386 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_58;
        layer3_out_58_reg_4391 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_59;
        layer3_out_59_reg_4396 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_60;
        layer3_out_5_reg_4121 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_5;
        layer3_out_60_reg_4401 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_61;
        layer3_out_61_reg_4406 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_62;
        layer3_out_62_reg_4146 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_10;
        layer3_out_6_reg_4126 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_6;
        layer3_out_7_reg_4131 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_7;
        layer3_out_8_reg_4136 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_8;
        layer3_out_9_reg_4141 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_9;
        layer3_out_reg_4096 <= grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_return_0;
        layer7_out_12_reg_4471 <= layer7_out_12_fu_1787_p1;
        layer8_out_10_reg_4781 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_11;
        layer8_out_11_reg_4786 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_12;
        layer8_out_12_reg_4791 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_13;
        layer8_out_13_reg_4796 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_14;
        layer8_out_14_reg_4801 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_15;
        layer8_out_15_reg_4806 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_16;
        layer8_out_16_reg_4811 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_17;
        layer8_out_17_reg_4816 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_18;
        layer8_out_18_reg_4821 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_19;
        layer8_out_19_reg_4826 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_20;
        layer8_out_1_reg_4731 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_1;
        layer8_out_20_reg_4831 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_21;
        layer8_out_21_reg_4836 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_22;
        layer8_out_22_reg_4841 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_23;
        layer8_out_23_reg_4846 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_24;
        layer8_out_24_reg_4851 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_25;
        layer8_out_25_reg_4856 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_26;
        layer8_out_26_reg_4861 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_27;
        layer8_out_27_reg_4776 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_10;
        layer8_out_2_reg_4736 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_2;
        layer8_out_3_reg_4741 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_3;
        layer8_out_4_reg_4746 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_4;
        layer8_out_5_reg_4751 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_5;
        layer8_out_6_reg_4756 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_6;
        layer8_out_7_reg_4761 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_7;
        layer8_out_8_reg_4766 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_8;
        layer8_out_9_reg_4771 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_9;
        layer8_out_reg_4726 <= grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_return_0;
        tmp_100_reg_5061 <= {{call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_11[7:1]}};
        tmp_101_reg_5066 <= {{call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_12[9:1]}};
        tmp_102_reg_5076 <= {{call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_14[6:1]}};
        tmp_103_reg_5081 <= {{call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_15[6:1]}};
        tmp_104_reg_5091 <= {{call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_17[6:2]}};
        tmp_105_reg_5096 <= {{call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_18[8:1]}};
        tmp_106_reg_5101 <= {{call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_19[7:2]}};
        tmp_107_reg_5116 <= {{call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_22[7:1]}};
        tmp_108_reg_5126 <= {{call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_24[7:1]}};
        tmp_109_reg_5131 <= {{call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_25[7:2]}};
        tmp_15_reg_4416 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_1[9:3]}};
        tmp_16_reg_4421 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_2[10:3]}};
        tmp_17_reg_4426 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_3[11:2]}};
        tmp_18_reg_4431 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_4[8:2]}};
        tmp_19_reg_4436 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_5[10:3]}};
        tmp_20_reg_4441 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_6[8:2]}};
        tmp_21_reg_4446 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_7[8:2]}};
        tmp_22_reg_4451 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_8[9:2]}};
        tmp_23_reg_4456 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_9[11:2]}};
        tmp_24_reg_4461 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_10[10:1]}};
        tmp_25_reg_4466 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_11[9:3]}};
        tmp_26_reg_4476 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_13[11:2]}};
        tmp_27_reg_4481 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_14[8:4]}};
        tmp_28_reg_4486 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_15[9:3]}};
        tmp_29_reg_4491 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_16[7:1]}};
        tmp_30_reg_4496 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_17[10:2]}};
        tmp_31_reg_4501 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_18[8:2]}};
        tmp_32_reg_4506 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_19[9:4]}};
        tmp_33_reg_4511 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_20[9:3]}};
        tmp_34_reg_4516 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_21[8:4]}};
        tmp_35_reg_4521 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_22[7:3]}};
        tmp_36_reg_4526 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_23[8:3]}};
        tmp_37_reg_4531 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_24[8:2]}};
        tmp_38_reg_4536 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_25[9:2]}};
        tmp_39_reg_4541 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_26[8:2]}};
        tmp_40_reg_4546 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_27[10:4]}};
        tmp_41_reg_4551 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_28[9:3]}};
        tmp_42_reg_4556 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_29[8:3]}};
        tmp_43_reg_4561 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_30[7:3]}};
        tmp_44_reg_4566 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_31[7:2]}};
        tmp_45_reg_4571 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_32[7:3]}};
        tmp_46_reg_4576 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_33[8:2]}};
        tmp_47_reg_4581 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_34[8:4]}};
        tmp_48_reg_4586 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_35[8:3]}};
        tmp_49_reg_4591 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_36[7:4]}};
        tmp_50_reg_4596 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_37[7:3]}};
        tmp_51_reg_4601 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_38[9:3]}};
        tmp_52_reg_4606 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_39[8:3]}};
        tmp_53_reg_4611 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_40[10:2]}};
        tmp_54_reg_4616 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_41[9:2]}};
        tmp_55_reg_4621 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_42[8:3]}};
        tmp_56_reg_4626 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_43[9:3]}};
        tmp_57_reg_4631 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_44[9:3]}};
        tmp_58_reg_4636 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_45[9:1]}};
        tmp_59_reg_4641 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_46[9:2]}};
        tmp_60_reg_4646 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_47[9:2]}};
        tmp_61_reg_4651 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_48[10:2]}};
        tmp_62_reg_4656 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_49[8:3]}};
        tmp_63_reg_4661 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_50[9:1]}};
        tmp_64_reg_4666 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_51[9:4]}};
        tmp_65_reg_4671 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_52[8:2]}};
        tmp_66_reg_4676 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_53[9:2]}};
        tmp_67_reg_4681 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_54[9:4]}};
        tmp_68_reg_4686 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_55[9:3]}};
        tmp_69_reg_4691 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_56[8:2]}};
        tmp_70_reg_4696 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_57[8:4]}};
        tmp_71_reg_4701 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_58[8:3]}};
        tmp_72_reg_4706 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_59[8:3]}};
        tmp_73_reg_4711 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_60[9:3]}};
        tmp_74_reg_4716 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_61[9:1]}};
        tmp_75_reg_4721 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_62[9:2]}};
        tmp_76_reg_4871 <= {{call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_0[9:2]}};
        tmp_77_reg_4881 <= {{call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_2[6:1]}};
        tmp_78_reg_4886 <= {{call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_3[6:1]}};
        tmp_79_reg_4901 <= {{call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_6[7:1]}};
        tmp_80_reg_4906 <= {{call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_7[7:1]}};
        tmp_81_reg_4916 <= {{call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_9[5:2]}};
        tmp_82_reg_4921 <= {{call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_10[6:1]}};
        tmp_83_reg_4936 <= {{call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_13[6:1]}};
        tmp_84_reg_4951 <= {{call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_16[7:1]}};
        tmp_85_reg_4956 <= {{call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_17[6:1]}};
        tmp_86_reg_4961 <= {{call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_18[9:2]}};
        tmp_87_reg_4976 <= {{call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_22[7:1]}};
        tmp_88_reg_4981 <= {{call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_23[8:1]}};
        tmp_89_reg_4986 <= {{call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_24[7:1]}};
        tmp_90_reg_4991 <= {{call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_25[7:1]}};
        tmp_91_reg_4996 <= {{call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_26[7:1]}};
        tmp_92_reg_5001 <= {{call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_27[6:2]}};
        tmp_93_reg_5016 <= {{call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_2[10:2]}};
        tmp_94_reg_5026 <= {{call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_4[6:1]}};
        tmp_95_reg_5031 <= {{call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_5[6:1]}};
        tmp_96_reg_5036 <= {{call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_6[6:2]}};
        tmp_97_reg_5046 <= {{call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_8[9:1]}};
        tmp_98_reg_5051 <= {{call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_9[6:1]}};
        tmp_99_reg_5056 <= {{call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_10[7:1]}};
        tmp_s_reg_4411 <= {{call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_0[9:5]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to9 = 1'b1;
    end else begin
        ap_idle_pp0_0to9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to9 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp92) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp553) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp449) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp346) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((input_1_ap_vld == 1'b1)) begin
        input_1_ap_vld_in_sig = input_1_ap_vld;
    end else begin
        input_1_ap_vld_in_sig = input_1_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_1_blk_n = input_1_ap_vld;
    end else begin
        input_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((input_1_ap_vld == 1'b1)) begin
        input_1_in_sig = input_1;
    end else begin
        input_1_in_sig = input_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        layer20_out_0_ap_vld = 1'b1;
    end else begin
        layer20_out_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        layer20_out_1_ap_vld = 1'b1;
    end else begin
        layer20_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        layer20_out_2_ap_vld = 1'b1;
    end else begin
        layer20_out_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        layer20_out_3_ap_vld = 1'b1;
    end else begin
        layer20_out_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        layer20_out_4_ap_vld = 1'b1;
    end else begin
        layer20_out_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln30_fu_617_p2 = (trunc_ln30_1_fu_595_p4 + zext_ln30_fu_613_p1);

assign add_ln31_fu_645_p2 = (trunc_ln_fu_623_p4 + zext_ln31_fu_641_p1);

assign add_ln32_fu_673_p2 = (trunc_ln1_fu_651_p4 + zext_ln32_fu_669_p1);

assign add_ln33_fu_701_p2 = (trunc_ln2_fu_679_p4 + zext_ln33_fu_697_p1);

assign add_ln34_fu_729_p2 = (trunc_ln3_fu_707_p4 + zext_ln34_fu_725_p1);

assign add_ln35_fu_757_p2 = (trunc_ln4_fu_735_p4 + zext_ln35_fu_753_p1);

assign add_ln36_fu_785_p2 = (trunc_ln5_fu_763_p4 + zext_ln36_fu_781_p1);

assign add_ln37_fu_813_p2 = (trunc_ln6_fu_791_p4 + zext_ln37_fu_809_p1);

assign add_ln38_fu_841_p2 = (trunc_ln7_fu_819_p4 + zext_ln38_fu_837_p1);

assign add_ln39_fu_869_p2 = (trunc_ln8_fu_847_p4 + zext_ln39_fu_865_p1);

assign add_ln40_fu_897_p2 = (trunc_ln9_fu_875_p4 + zext_ln40_fu_893_p1);

assign add_ln41_fu_925_p2 = (trunc_ln10_fu_903_p4 + zext_ln41_fu_921_p1);

assign add_ln42_fu_953_p2 = (trunc_ln11_fu_931_p4 + zext_ln42_fu_949_p1);

assign add_ln43_fu_981_p2 = (trunc_ln12_fu_959_p4 + zext_ln43_fu_977_p1);

assign add_ln45_fu_1037_p2 = (trunc_ln14_fu_1015_p4 + zext_ln45_fu_1033_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp346 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call347));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp449 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call449));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp553 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call552));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp92 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call94));
end

assign ap_block_pp0_stage0_ignoreCallOp157 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp346 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp376 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp449 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp479 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp553 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp92 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (input_1_ap_vld_in_sig == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call347 = (input_1_ap_vld_in_sig == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call449 = (input_1_ap_vld_in_sig == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call552 = (input_1_ap_vld_in_sig == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call94 = (input_1_ap_vld_in_sig == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_start = grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_ap_start_reg;

assign grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_0_val = {{add_ln30_reg_4016}, {3'd0}};

assign grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_10_val = {{add_ln40_reg_4066}, {4'd0}};

assign grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_11_val = {{add_ln41_reg_4071}, {3'd0}};

assign grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_12_val = {{add_ln42_reg_4076}, {4'd0}};

assign grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_13_val = {{add_ln43_reg_4081}, {4'd0}};

assign grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_15_val = {{add_ln45_reg_4091}, {3'd0}};

assign grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_1_val = {{add_ln31_reg_4021}, {2'd0}};

assign grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_2_val = {{add_ln32_reg_4026}, {1'd0}};

assign grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_3_val = {{add_ln33_reg_4031}, {2'd0}};

assign grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_4_val = {{add_ln34_reg_4036}, {2'd0}};

assign grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_5_val = {{add_ln35_reg_4041}, {3'd0}};

assign grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_6_val = {{add_ln36_reg_4046}, {5'd0}};

assign grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_7_val = {{add_ln37_reg_4051}, {4'd0}};

assign grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_8_val = {{add_ln38_reg_4056}, {4'd0}};

assign grp_dense_latency_ap_fixed_14_5_5_3_0_ap_fixed_13_6_5_3_0_config3_s_fu_313_data_9_val = {{add_ln39_reg_4061}, {3'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_start = grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_start_reg;

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_10_val = {{tmp_97_reg_5046}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_11_val = {{tmp_98_reg_5051}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_12_val = {{tmp_99_reg_5056}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_14_val = {{tmp_100_reg_5061}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_15_val = {{tmp_101_reg_5066}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_17_val = {{tmp_102_reg_5076}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_18_val = {{tmp_103_reg_5081}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_21_val = {{tmp_104_reg_5091}, {2'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_22_val = {{tmp_105_reg_5096}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_23_val = {{tmp_106_reg_5101}, {2'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_26_val = {{tmp_107_reg_5116}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_28_val = {{tmp_108_reg_5126}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_29_val = {{tmp_109_reg_5131}, {2'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_2_val = {{tmp_93_reg_5016}, {2'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_4_val = {{tmp_94_reg_5026}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_5_val = {{tmp_95_reg_5031}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_data_7_val = {{tmp_96_reg_5036}, {2'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_start = grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_ap_start_reg;

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_0_val = {{tmp_76_reg_4871}, {2'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_10_val = {{tmp_82_reg_4921}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_13_val = {{tmp_83_reg_4936}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_17_val = {{tmp_84_reg_4951}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_18_val = {{tmp_85_reg_4956}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_20_val = {{tmp_86_reg_4961}, {2'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_24_val = {{tmp_87_reg_4976}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_26_val = {{tmp_88_reg_4981}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_28_val = {{tmp_89_reg_4986}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_29_val = {{tmp_90_reg_4991}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_2_val = {{tmp_77_reg_4881}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_30_val = {{tmp_91_reg_4996}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_31_val = {{tmp_92_reg_5001}, {2'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_3_val = {{tmp_78_reg_4886}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_6_val = {{tmp_79_reg_4901}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_7_val = {{tmp_80_reg_4906}, {1'd0}};

assign grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_499_data_9_val = {{tmp_81_reg_4916}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_start = grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_ap_start_reg;

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_0_val = {{tmp_s_reg_4411}, {5'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_10_val = {{tmp_24_reg_4461}, {1'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_11_val = {{tmp_25_reg_4466}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_13_val = {{tmp_26_reg_4476}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_14_val = {{tmp_27_reg_4481}, {4'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_15_val = {{tmp_28_reg_4486}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_16_val = {{tmp_29_reg_4491}, {1'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_17_val = {{tmp_30_reg_4496}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_18_val = {{tmp_31_reg_4501}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_19_val = {{tmp_32_reg_4506}, {4'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_1_val = {{tmp_15_reg_4416}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_20_val = {{tmp_33_reg_4511}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_21_val = {{tmp_34_reg_4516}, {4'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_22_val = {{tmp_35_reg_4521}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_23_val = {{tmp_36_reg_4526}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_24_val = {{tmp_37_reg_4531}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_25_val = {{tmp_38_reg_4536}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_26_val = {{tmp_39_reg_4541}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_27_val = {{tmp_40_reg_4546}, {4'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_28_val = {{tmp_41_reg_4551}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_29_val = {{tmp_42_reg_4556}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_2_val = {{tmp_16_reg_4421}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_30_val = {{tmp_43_reg_4561}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_31_val = {{tmp_44_reg_4566}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_33_val = {{tmp_45_reg_4571}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_34_val = {{tmp_46_reg_4576}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_35_val = {{tmp_47_reg_4581}, {4'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_36_val = {{tmp_48_reg_4586}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_37_val = {{tmp_49_reg_4591}, {4'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_38_val = {{tmp_50_reg_4596}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_39_val = {{tmp_51_reg_4601}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_3_val = {{tmp_17_reg_4426}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_40_val = {{tmp_52_reg_4606}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_41_val = {{tmp_53_reg_4611}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_42_val = {{tmp_54_reg_4616}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_43_val = {{tmp_55_reg_4621}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_44_val = {{tmp_56_reg_4626}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_45_val = {{tmp_57_reg_4631}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_46_val = {{tmp_58_reg_4636}, {1'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_47_val = {{tmp_59_reg_4641}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_48_val = {{tmp_60_reg_4646}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_49_val = {{tmp_61_reg_4651}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_4_val = {{tmp_18_reg_4431}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_50_val = {{tmp_62_reg_4656}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_51_val = {{tmp_63_reg_4661}, {1'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_52_val = {{tmp_64_reg_4666}, {4'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_53_val = {{tmp_65_reg_4671}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_54_val = {{tmp_66_reg_4676}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_55_val = {{tmp_67_reg_4681}, {4'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_56_val = {{tmp_68_reg_4686}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_57_val = {{tmp_69_reg_4691}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_58_val = {{tmp_70_reg_4696}, {4'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_59_val = {{tmp_71_reg_4701}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_5_val = {{tmp_19_reg_4436}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_60_val = {{tmp_72_reg_4706}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_61_val = {{tmp_73_reg_4711}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_62_val = {{tmp_74_reg_4716}, {1'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_63_val = {{tmp_75_reg_4721}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_6_val = {{tmp_20_reg_4441}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_7_val = {{tmp_21_reg_4446}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_8_val = {{tmp_22_reg_4451}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_5_5_3_0_ap_fixed_13_9_5_3_0_config8_s_fu_400_data_9_val = {{tmp_23_reg_4456}, {2'd0}};

assign layer12_out_11_fu_3097_p1 = call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_11[8:0];

assign layer12_out_12_fu_3101_p1 = call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_12[7:0];

assign layer12_out_14_fu_3115_p1 = call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_14[6:0];

assign layer12_out_15_fu_3119_p1 = call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_15[7:0];

assign layer12_out_19_fu_3153_p1 = call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_19[8:0];

assign layer12_out_1_fu_3021_p1 = call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_1[8:0];

assign layer12_out_20_fu_3157_p1 = call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_20[6:0];

assign layer12_out_4_fu_3045_p1 = call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_4[9:0];

assign layer12_out_5_fu_3049_p1 = call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_5[9:0];

assign layer12_out_8_fu_3073_p1 = call_ret4_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config11_s_fu_467_ap_return_8[7:0];

assign layer17_out_13_fu_3715_p1 = call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_13[6:0];

assign layer17_out_16_fu_3739_p1 = call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_16[7:0];

assign layer17_out_1_fu_3613_p1 = call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_1[7:0];

assign layer17_out_20_fu_3773_p1 = call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_20[8:0];

assign layer17_out_21_fu_3777_p1 = call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_21[6:0];

assign layer17_out_23_fu_3791_p1 = call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_23[8:0];

assign layer17_out_26_fu_3815_p1 = call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_26[6:0];

assign layer17_out_27_fu_3819_p1 = call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_27[7:0];

assign layer17_out_3_fu_3627_p1 = call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_3[6:0];

assign layer17_out_7_fu_3661_p1 = call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_7[7:0];

assign layer17_out_fu_3609_p1 = call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_11_7_5_3_0_ReLU_config16_s_fu_531_ap_return_0[7:0];

assign layer20_out_0 = $signed(trunc_ln198_fu_3980_p1);

assign layer20_out_1 = $signed(trunc_ln199_fu_3989_p1);

assign layer20_out_2 = $signed(trunc_ln200_fu_3998_p1);

assign layer20_out_3 = $signed(trunc_ln201_fu_4007_p1);

assign layer20_out_4 = grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_return_4;

assign layer2_out_14_fu_1009_p2 = (trunc_ln13_fu_987_p4 + zext_ln44_fu_1005_p1);

assign layer7_out_12_fu_1787_p1 = call_ret2_relu_ap_fixed_13_6_5_3_0_ap_ufixed_12_5_5_3_0_ReLU_config6_s_fu_333_ap_return_12[10:0];

assign tmp_10_fu_885_p3 = input_1_in_sig[240'd154];

assign tmp_111_fu_1025_p3 = input_1_in_sig[240'd228];

assign tmp_11_fu_913_p3 = input_1_in_sig[240'd168];

assign tmp_12_fu_941_p3 = input_1_in_sig[240'd184];

assign tmp_13_fu_969_p3 = input_1_in_sig[240'd199];

assign tmp_14_fu_997_p3 = input_1_in_sig[240'd210];

assign tmp_1_fu_633_p3 = input_1_in_sig[240'd17];

assign tmp_2_fu_661_p3 = input_1_in_sig[240'd31];

assign tmp_3_fu_689_p3 = input_1_in_sig[240'd47];

assign tmp_4_fu_717_p3 = input_1_in_sig[240'd62];

assign tmp_5_fu_745_p3 = input_1_in_sig[240'd78];

assign tmp_6_fu_773_p3 = input_1_in_sig[240'd95];

assign tmp_7_fu_801_p3 = input_1_in_sig[240'd109];

assign tmp_8_fu_829_p3 = input_1_in_sig[240'd124];

assign tmp_9_fu_857_p3 = input_1_in_sig[240'd138];

assign tmp_fu_605_p3 = input_1_in_sig[32'd3];

assign trunc_ln10_fu_903_p4 = {{input_1_in_sig[177:169]}};

assign trunc_ln11_fu_931_p4 = {{input_1_in_sig[192:185]}};

assign trunc_ln12_fu_959_p4 = {{input_1_in_sig[207:200]}};

assign trunc_ln13_fu_987_p4 = {{input_1_in_sig[224:211]}};

assign trunc_ln14_fu_1015_p4 = {{input_1_in_sig[238:229]}};

assign trunc_ln198_fu_3980_p1 = grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_return_0[10:0];

assign trunc_ln199_fu_3989_p1 = grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_return_1[10:0];

assign trunc_ln1_fu_651_p4 = {{input_1_in_sig[43:32]}};

assign trunc_ln200_fu_3998_p1 = grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_return_2[10:0];

assign trunc_ln201_fu_4007_p1 = grp_dense_latency_ap_ufixed_11_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_563_ap_return_3[10:0];

assign trunc_ln2_fu_679_p4 = {{input_1_in_sig[58:48]}};

assign trunc_ln30_1_fu_595_p4 = {{input_1_in_sig[13:4]}};

assign trunc_ln3_fu_707_p4 = {{input_1_in_sig[73:63]}};

assign trunc_ln4_fu_735_p4 = {{input_1_in_sig[89:79]}};

assign trunc_ln5_fu_763_p4 = {{input_1_in_sig[103:96]}};

assign trunc_ln6_fu_791_p4 = {{input_1_in_sig[118:110]}};

assign trunc_ln7_fu_819_p4 = {{input_1_in_sig[133:125]}};

assign trunc_ln8_fu_847_p4 = {{input_1_in_sig[147:139]}};

assign trunc_ln9_fu_875_p4 = {{input_1_in_sig[162:155]}};

assign trunc_ln_fu_623_p4 = {{input_1_in_sig[28:18]}};

assign zext_ln30_fu_613_p1 = tmp_fu_605_p3;

assign zext_ln31_fu_641_p1 = tmp_1_fu_633_p3;

assign zext_ln32_fu_669_p1 = tmp_2_fu_661_p3;

assign zext_ln33_fu_697_p1 = tmp_3_fu_689_p3;

assign zext_ln34_fu_725_p1 = tmp_4_fu_717_p3;

assign zext_ln35_fu_753_p1 = tmp_5_fu_745_p3;

assign zext_ln36_fu_781_p1 = tmp_6_fu_773_p3;

assign zext_ln37_fu_809_p1 = tmp_7_fu_801_p3;

assign zext_ln38_fu_837_p1 = tmp_8_fu_829_p3;

assign zext_ln39_fu_865_p1 = tmp_9_fu_857_p3;

assign zext_ln40_fu_893_p1 = tmp_10_fu_885_p3;

assign zext_ln41_fu_921_p1 = tmp_11_fu_913_p3;

assign zext_ln42_fu_949_p1 = tmp_12_fu_941_p3;

assign zext_ln43_fu_977_p1 = tmp_13_fu_969_p3;

assign zext_ln44_fu_1005_p1 = tmp_14_fu_997_p3;

assign zext_ln45_fu_1033_p1 = tmp_111_fu_1025_p3;

endmodule //myproject
