{
    "schema": {
        "name": "register-description-format",
        "version": "v1"
    },
    "root": {
        "desc": "nrf51",
        "version": "522",
        "children": [
            "power",
            "clock",
            "mpu",
            "radio",
            "uart0",
            "spi0",
            "twi0",
            "spi1",
            "twi1",
            "spis1",
            "gpiote",
            "adc",
            "timer0",
            "timer1",
            "timer2",
            "rtc0",
            "temp",
            "rng",
            "ecb",
            "aar",
            "ccm",
            "wdt",
            "rtc1",
            "qdec",
            "lpcomp",
            "swi",
            "nvmc",
            "ppi",
            "ficr",
            "uicr",
            "gpio"
        ]
    },
    "elements": {
        "power": {
            "type": "blk",
            "children": [
                "power.tasks_constlat",
                "power.tasks_lowpwr",
                "power.events_pofwarn",
                "power.intenset",
                "power.intenclr",
                "power.resetreas",
                "power.ramstatus",
                "power.systemoff",
                "power.pofcon",
                "power.gpregret",
                "power.ramon",
                "power.reset",
                "power.ramonb",
                "power.dcdcen",
                "power.dcdcforce"
            ],
            "id": "power",
            "name": "power",
            "offset": "0x40000000",
            "doc": "Power Control."
        },
        "power.tasks_constlat": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "power.tasks_constlat",
            "name": "tasks_constlat",
            "offset": "0x78",
            "doc": "Enable constant latency mode."
        },
        "power.tasks_lowpwr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "power.tasks_lowpwr",
            "name": "tasks_lowpwr",
            "offset": "0x7c",
            "doc": "Enable low power mode (variable latency)."
        },
        "power.events_pofwarn": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "power.events_pofwarn",
            "name": "events_pofwarn",
            "offset": "0x108",
            "doc": "Power failure warning."
        },
        "power.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pofwarn",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on POFWARN event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "power.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "power.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pofwarn",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on POFWARN event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "power.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "power.resetreas": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dif",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Reset from wake-up from OFF mode detected by entering into debug interface mode."
                },
                {
                    "name": "lpcomp",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Reset from wake-up from OFF mode detected by the use of ANADETECT signal from LPCOMP."
                },
                {
                    "name": "off",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Reset from wake-up from OFF mode detected by the use of DETECT signal from GPIO."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lockup",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Reset from CPU lock-up detected."
                },
                {
                    "name": "sreq",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Reset from AIRCR.SYSRESETREQ detected."
                },
                {
                    "name": "dog",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Reset from watchdog detected."
                },
                {
                    "name": "resetpin",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Reset from pin-reset detected."
                }
            ],
            "id": "power.resetreas",
            "name": "resetreas",
            "offset": "0x400",
            "doc": "Reset reason."
        },
        "power.ramstatus": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ramblock3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "RAM block 3 status."
                },
                {
                    "name": "ramblock2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "RAM block 2 status."
                },
                {
                    "name": "ramblock1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "RAM block 1 status."
                },
                {
                    "name": "ramblock0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "RAM block 0 status."
                }
            ],
            "id": "power.ramstatus",
            "name": "ramstatus",
            "offset": "0x428",
            "doc": "Ram status register."
        },
        "power.systemoff": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "systemoff",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enter system off mode."
                }
            ],
            "id": "power.systemoff",
            "name": "systemoff",
            "offset": "0x500",
            "doc": "System off register."
        },
        "power.pofcon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "threshold",
                    "lsb": 1,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Set threshold level."
                },
                {
                    "name": "pof",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Power failure comparator enable."
                }
            ],
            "id": "power.pofcon",
            "name": "pofcon",
            "offset": "0x510",
            "doc": "Power failure configuration."
        },
        "power.gpregret": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "gpregret",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "General purpose retention register."
                }
            ],
            "id": "power.gpregret",
            "name": "gpregret",
            "offset": "0x51c",
            "doc": "General purpose retention register. This register is a retained register."
        },
        "power.ramon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "offram1",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "RAM block 1 behaviour in OFF mode."
                },
                {
                    "name": "offram0",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "RAM block 0 behaviour in OFF mode."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "onram1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "RAM block 1 behaviour in ON mode."
                },
                {
                    "name": "onram0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "RAM block 0 behaviour in ON mode."
                }
            ],
            "id": "power.ramon",
            "name": "ramon",
            "offset": "0x524",
            "doc": "Ram on/off."
        },
        "power.reset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "reset",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable pin reset in debug interface mode."
                }
            ],
            "id": "power.reset",
            "name": "reset",
            "offset": "0x544",
            "doc": "Pin reset functionality configuration register. This register is a retained register."
        },
        "power.ramonb": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "offram3",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "RAM block 3 behaviour in OFF mode."
                },
                {
                    "name": "offram2",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "RAM block 2 behaviour in OFF mode."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "onram3",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "RAM block 3 behaviour in ON mode."
                },
                {
                    "name": "onram2",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "RAM block 2 behaviour in ON mode."
                }
            ],
            "id": "power.ramonb",
            "name": "ramonb",
            "offset": "0x554",
            "doc": "Ram on/off."
        },
        "power.dcdcen": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dcdcen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable DCDC converter."
                }
            ],
            "id": "power.dcdcen",
            "name": "dcdcen",
            "offset": "0x578",
            "doc": "DCDC converter enable configuration register."
        },
        "power.dcdcforce": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "forceon",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "DCDC power-up force on."
                },
                {
                    "name": "forceoff",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "DCDC power-up force off."
                }
            ],
            "id": "power.dcdcforce",
            "name": "dcdcforce",
            "offset": "0xa08",
            "doc": "DCDC power-up force register."
        },
        "clock": {
            "type": "blk",
            "children": [
                "clock.tasks_hfclkstart",
                "clock.tasks_hfclkstop",
                "clock.tasks_lfclkstart",
                "clock.tasks_lfclkstop",
                "clock.tasks_cal",
                "clock.tasks_ctstart",
                "clock.tasks_ctstop",
                "clock.events_hfclkstarted",
                "clock.events_lfclkstarted",
                "clock.events_done",
                "clock.events_ctto",
                "clock.intenset",
                "clock.intenclr",
                "clock.hfclkrun",
                "clock.hfclkstat",
                "clock.lfclkrun",
                "clock.lfclkstat",
                "clock.lfclksrccopy",
                "clock.lfclksrc",
                "clock.ctiv",
                "clock.xtalfreq"
            ],
            "id": "clock",
            "name": "clock",
            "offset": "0x40000000",
            "doc": "Clock control."
        },
        "clock.tasks_hfclkstart": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "clock.tasks_hfclkstart",
            "name": "tasks_hfclkstart",
            "offset": "0x0",
            "doc": "Start HFCLK clock source."
        },
        "clock.tasks_hfclkstop": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "clock.tasks_hfclkstop",
            "name": "tasks_hfclkstop",
            "offset": "0x4",
            "doc": "Stop HFCLK clock source."
        },
        "clock.tasks_lfclkstart": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "clock.tasks_lfclkstart",
            "name": "tasks_lfclkstart",
            "offset": "0x8",
            "doc": "Start LFCLK clock source."
        },
        "clock.tasks_lfclkstop": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "clock.tasks_lfclkstop",
            "name": "tasks_lfclkstop",
            "offset": "0xc",
            "doc": "Stop LFCLK clock source."
        },
        "clock.tasks_cal": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "clock.tasks_cal",
            "name": "tasks_cal",
            "offset": "0x10",
            "doc": "Start calibration of LFCLK RC oscillator."
        },
        "clock.tasks_ctstart": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "clock.tasks_ctstart",
            "name": "tasks_ctstart",
            "offset": "0x14",
            "doc": "Start calibration timer."
        },
        "clock.tasks_ctstop": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "clock.tasks_ctstop",
            "name": "tasks_ctstop",
            "offset": "0x18",
            "doc": "Stop calibration timer."
        },
        "clock.events_hfclkstarted": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "clock.events_hfclkstarted",
            "name": "events_hfclkstarted",
            "offset": "0x100",
            "doc": "HFCLK oscillator started."
        },
        "clock.events_lfclkstarted": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "clock.events_lfclkstarted",
            "name": "events_lfclkstarted",
            "offset": "0x104",
            "doc": "LFCLK oscillator started."
        },
        "clock.events_done": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "clock.events_done",
            "name": "events_done",
            "offset": "0x10c",
            "doc": "Calibration of LFCLK RC oscillator completed."
        },
        "clock.events_ctto": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "clock.events_ctto",
            "name": "events_ctto",
            "offset": "0x110",
            "doc": "Calibration timer timeout."
        },
        "clock.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctto",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on CTTO event."
                },
                {
                    "name": "done",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on DONE event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lfclkstarted",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on LFCLKSTARTED event."
                },
                {
                    "name": "hfclkstarted",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on HFCLKSTARTED event."
                }
            ],
            "id": "clock.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "clock.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctto",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on CTTO event."
                },
                {
                    "name": "done",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on DONE event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lfclkstarted",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on LFCLKSTARTED event."
                },
                {
                    "name": "hfclkstarted",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on HFCLKSTARTED event."
                }
            ],
            "id": "clock.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "clock.hfclkrun": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "status",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Task HFCLKSTART trigger status."
                }
            ],
            "id": "clock.hfclkrun",
            "name": "hfclkrun",
            "offset": "0x408",
            "doc": "Task HFCLKSTART trigger status."
        },
        "clock.hfclkstat": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "state",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "State for the HFCLK."
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Active clock source for the HF clock."
                }
            ],
            "id": "clock.hfclkstat",
            "name": "hfclkstat",
            "offset": "0x40c",
            "doc": "High frequency clock status."
        },
        "clock.lfclkrun": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "status",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Task LFCLKSTART triggered status."
                }
            ],
            "id": "clock.lfclkrun",
            "name": "lfclkrun",
            "offset": "0x414",
            "doc": "Task LFCLKSTART triggered status."
        },
        "clock.lfclkstat": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "state",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "State for the LF clock."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Active clock source for the LF clock."
                }
            ],
            "id": "clock.lfclkstat",
            "name": "lfclkstat",
            "offset": "0x418",
            "doc": "Low frequency clock status."
        },
        "clock.lfclksrccopy": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Clock source for the LFCLK clock, set when task LKCLKSTART is triggered."
                }
            ],
            "id": "clock.lfclksrccopy",
            "name": "lfclksrccopy",
            "offset": "0x41c",
            "doc": "Clock source for the LFCLK clock, set when task LKCLKSTART is triggered."
        },
        "clock.lfclksrc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Clock source."
                }
            ],
            "id": "clock.lfclksrc",
            "name": "lfclksrc",
            "offset": "0x518",
            "doc": "Clock source for the LFCLK clock."
        },
        "clock.ctiv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctiv",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "",
                    "reset": "0",
                    "doc": "Calibration timer interval in 0.25s resolution."
                }
            ],
            "id": "clock.ctiv",
            "name": "ctiv",
            "offset": "0x538",
            "doc": "Calibration timer interval."
        },
        "clock.xtalfreq": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "xtalfreq",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "255",
                    "doc": "External Xtal frequency selection."
                }
            ],
            "id": "clock.xtalfreq",
            "name": "xtalfreq",
            "offset": "0x550",
            "doc": "Crystal frequency."
        },
        "mpu": {
            "type": "blk",
            "children": [
                "mpu.perr0",
                "mpu.rlenr0",
                "mpu.protenset0",
                "mpu.protenset1",
                "mpu.disableindebug",
                "mpu.protblocksize"
            ],
            "id": "mpu",
            "name": "mpu",
            "offset": "0x40000000",
            "doc": "Memory Protection Unit."
        },
        "mpu.perr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "ppi",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "PPI region configuration."
                },
                {
                    "name": "nvmc",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "NVMC region configuration."
                },
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lpcomp",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "LPCOMP region configuration."
                },
                {
                    "name": "qdec",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "QDEC region configuration."
                },
                {
                    "name": "rtc1",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "RTC1 region configuration."
                },
                {
                    "name": "wdt",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "WDT region configuration."
                },
                {
                    "name": "ccm_aar",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "CCM and AAR region configuration."
                },
                {
                    "name": "ecb",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "ECB region configuration."
                },
                {
                    "name": "rng",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "RNG region configuration."
                },
                {
                    "name": "temp",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "TEMP region configuration."
                },
                {
                    "name": "rtc0",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "RTC0 region configuration."
                },
                {
                    "name": "timer2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "TIMER2 region configuration."
                },
                {
                    "name": "timer1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "TIMER1 region configuration."
                },
                {
                    "name": "timer0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "TIMER0 region configuration."
                },
                {
                    "name": "adc",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "ADC region configuration."
                },
                {
                    "name": "gpiote",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "GPIOTE region configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spi1_twi1",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "SPI1 and TWI1 region configuration."
                },
                {
                    "name": "spi0_twi0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "SPI0 and TWI0 region configuration."
                },
                {
                    "name": "uart0",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "UART0 region configuration."
                },
                {
                    "name": "radio",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "RADIO region configuration."
                },
                {
                    "name": "power_clock",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "POWER_CLOCK region configuration."
                }
            ],
            "id": "mpu.perr0",
            "name": "perr0",
            "offset": "0x528",
            "doc": "Configuration of peripherals in mpu regions."
        },
        "mpu.rlenr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mpu.rlenr0",
            "name": "rlenr0",
            "offset": "0x52c",
            "doc": "Length of RAM region 0."
        },
        "mpu.protenset0": {
            "type": "reg",
            "fields": [
                {
                    "name": "protreg31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 31."
                },
                {
                    "name": "protreg30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 30."
                },
                {
                    "name": "protreg29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 29."
                },
                {
                    "name": "protreg28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 28."
                },
                {
                    "name": "protreg27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 27."
                },
                {
                    "name": "protreg26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 26."
                },
                {
                    "name": "protreg25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 25."
                },
                {
                    "name": "protreg24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 24."
                },
                {
                    "name": "protreg23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 23."
                },
                {
                    "name": "protreg22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 22."
                },
                {
                    "name": "protreg21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 21."
                },
                {
                    "name": "protreg20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 20."
                },
                {
                    "name": "protreg19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 19."
                },
                {
                    "name": "protreg18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 18."
                },
                {
                    "name": "protreg17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 17."
                },
                {
                    "name": "protreg16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 16."
                },
                {
                    "name": "protreg15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 15."
                },
                {
                    "name": "protreg14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 14."
                },
                {
                    "name": "protreg13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 13."
                },
                {
                    "name": "protreg12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 12."
                },
                {
                    "name": "protreg11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 11."
                },
                {
                    "name": "protreg10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 10."
                },
                {
                    "name": "protreg9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 9."
                },
                {
                    "name": "protreg8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 8."
                },
                {
                    "name": "protreg7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 7."
                },
                {
                    "name": "protreg6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 6."
                },
                {
                    "name": "protreg5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 5."
                },
                {
                    "name": "protreg4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 4."
                },
                {
                    "name": "protreg3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 3."
                },
                {
                    "name": "protreg2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 2."
                },
                {
                    "name": "protreg1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 1."
                },
                {
                    "name": "protreg0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 0."
                }
            ],
            "id": "mpu.protenset0",
            "name": "protenset0",
            "offset": "0x600",
            "doc": "Erase and write protection bit enable set register."
        },
        "mpu.protenset1": {
            "type": "reg",
            "fields": [
                {
                    "name": "protreg63",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 63."
                },
                {
                    "name": "protreg62",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 62."
                },
                {
                    "name": "protreg61",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 61."
                },
                {
                    "name": "protreg60",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 60."
                },
                {
                    "name": "protreg59",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 59."
                },
                {
                    "name": "protreg58",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 58."
                },
                {
                    "name": "protreg57",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 57."
                },
                {
                    "name": "protreg56",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 56."
                },
                {
                    "name": "protreg55",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 55."
                },
                {
                    "name": "protreg54",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 54."
                },
                {
                    "name": "protreg53",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 53."
                },
                {
                    "name": "protreg52",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 52."
                },
                {
                    "name": "protreg51",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 51."
                },
                {
                    "name": "protreg50",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 50."
                },
                {
                    "name": "protreg49",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 49."
                },
                {
                    "name": "protreg48",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 48."
                },
                {
                    "name": "protreg47",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 47."
                },
                {
                    "name": "protreg46",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 46."
                },
                {
                    "name": "protreg45",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 45."
                },
                {
                    "name": "protreg44",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 44."
                },
                {
                    "name": "protreg43",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 43."
                },
                {
                    "name": "protreg42",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 42."
                },
                {
                    "name": "protreg41",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 41."
                },
                {
                    "name": "protreg40",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 40."
                },
                {
                    "name": "protreg39",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 39."
                },
                {
                    "name": "protreg38",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 38."
                },
                {
                    "name": "protreg37",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 37."
                },
                {
                    "name": "protreg36",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 36."
                },
                {
                    "name": "protreg35",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 35."
                },
                {
                    "name": "protreg34",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 34."
                },
                {
                    "name": "protreg33",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 33."
                },
                {
                    "name": "protreg32",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Protection enable for region 32."
                }
            ],
            "id": "mpu.protenset1",
            "name": "protenset1",
            "offset": "0x604",
            "doc": "Erase and write protection bit enable set register."
        },
        "mpu.disableindebug": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "disableindebug",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Disable protection mechanism in debug mode."
                }
            ],
            "id": "mpu.disableindebug",
            "name": "disableindebug",
            "offset": "0x608",
            "doc": "Disable erase and write protection mechanism in debug mode."
        },
        "mpu.protblocksize": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "protblocksize",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Erase and write protection block size."
                }
            ],
            "id": "mpu.protblocksize",
            "name": "protblocksize",
            "offset": "0x60c",
            "doc": "Erase and write protection block size."
        },
        "radio": {
            "type": "blk",
            "children": [
                "radio.tasks_txen",
                "radio.tasks_rxen",
                "radio.tasks_start",
                "radio.tasks_stop",
                "radio.tasks_disable",
                "radio.tasks_rssistart",
                "radio.tasks_rssistop",
                "radio.tasks_bcstart",
                "radio.tasks_bcstop",
                "radio.events_ready",
                "radio.events_address",
                "radio.events_payload",
                "radio.events_end",
                "radio.events_disabled",
                "radio.events_devmatch",
                "radio.events_devmiss",
                "radio.events_rssiend",
                "radio.events_bcmatch",
                "radio.shorts",
                "radio.intenset",
                "radio.intenclr",
                "radio.crcstatus",
                "radio.rxmatch",
                "radio.rxcrc",
                "radio.dai",
                "radio.packetptr",
                "radio.frequency",
                "radio.txpower",
                "radio.mode",
                "radio.pcnf0",
                "radio.pcnf1",
                "radio.base0",
                "radio.base1",
                "radio.prefix0",
                "radio.prefix1",
                "radio.txaddress",
                "radio.rxaddresses",
                "radio.crccnf",
                "radio.crcpoly",
                "radio.crcinit",
                "radio.test",
                "radio.tifs",
                "radio.rssisample",
                "radio.state",
                "radio.datawhiteiv",
                "radio.bcc",
                "radio.dab0",
                "radio.dab1",
                "radio.dab2",
                "radio.dab3",
                "radio.dab4",
                "radio.dab5",
                "radio.dab6",
                "radio.dab7",
                "radio.dap0",
                "radio.dap1",
                "radio.dap2",
                "radio.dap3",
                "radio.dap4",
                "radio.dap5",
                "radio.dap6",
                "radio.dap7",
                "radio.dacnf",
                "radio.override0",
                "radio.override1",
                "radio.override2",
                "radio.override3",
                "radio.override4",
                "radio.power"
            ],
            "id": "radio",
            "name": "radio",
            "offset": "0x40001000",
            "doc": "The radio."
        },
        "radio.tasks_txen": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.tasks_txen",
            "name": "tasks_txen",
            "offset": "0x0",
            "doc": "Enable radio in TX mode."
        },
        "radio.tasks_rxen": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.tasks_rxen",
            "name": "tasks_rxen",
            "offset": "0x4",
            "doc": "Enable radio in RX mode."
        },
        "radio.tasks_start": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.tasks_start",
            "name": "tasks_start",
            "offset": "0x8",
            "doc": "Start radio."
        },
        "radio.tasks_stop": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.tasks_stop",
            "name": "tasks_stop",
            "offset": "0xc",
            "doc": "Stop radio."
        },
        "radio.tasks_disable": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.tasks_disable",
            "name": "tasks_disable",
            "offset": "0x10",
            "doc": "Disable radio."
        },
        "radio.tasks_rssistart": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.tasks_rssistart",
            "name": "tasks_rssistart",
            "offset": "0x14",
            "doc": "Start the RSSI and take one sample of the receive signal strength."
        },
        "radio.tasks_rssistop": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.tasks_rssistop",
            "name": "tasks_rssistop",
            "offset": "0x18",
            "doc": "Stop the RSSI measurement."
        },
        "radio.tasks_bcstart": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.tasks_bcstart",
            "name": "tasks_bcstart",
            "offset": "0x1c",
            "doc": "Start the bit counter."
        },
        "radio.tasks_bcstop": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.tasks_bcstop",
            "name": "tasks_bcstop",
            "offset": "0x20",
            "doc": "Stop the bit counter."
        },
        "radio.events_ready": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.events_ready",
            "name": "events_ready",
            "offset": "0x100",
            "doc": "Ready event."
        },
        "radio.events_address": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.events_address",
            "name": "events_address",
            "offset": "0x104",
            "doc": "Address event."
        },
        "radio.events_payload": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.events_payload",
            "name": "events_payload",
            "offset": "0x108",
            "doc": "Payload event."
        },
        "radio.events_end": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.events_end",
            "name": "events_end",
            "offset": "0x10c",
            "doc": "End event."
        },
        "radio.events_disabled": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.events_disabled",
            "name": "events_disabled",
            "offset": "0x110",
            "doc": "Disable event."
        },
        "radio.events_devmatch": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.events_devmatch",
            "name": "events_devmatch",
            "offset": "0x114",
            "doc": "A device address match occurred on the last received packet."
        },
        "radio.events_devmiss": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.events_devmiss",
            "name": "events_devmiss",
            "offset": "0x118",
            "doc": "No device address match occurred on the last received packet."
        },
        "radio.events_rssiend": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.events_rssiend",
            "name": "events_rssiend",
            "offset": "0x11c",
            "doc": "Sampling of the receive signal strength complete. A new RSSI sample is ready for readout at the RSSISAMPLE register."
        },
        "radio.events_bcmatch": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.events_bcmatch",
            "name": "events_bcmatch",
            "offset": "0x128",
            "doc": "Bit counter reached bit count value specified in BCC register."
        },
        "radio.shorts": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "disabled_rssistop",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between DISABLED event and RSSISTOP task."
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "address_bcstart",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between ADDRESS event and BCSTART task."
                },
                {
                    "name": "end_start",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between END event and START task."
                },
                {
                    "name": "address_rssistart",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between ADDRESS event and RSSISTART task."
                },
                {
                    "name": "disabled_rxen",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between DISABLED event and RXEN task."
                },
                {
                    "name": "disabled_txen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between DISABLED event and TXEN task. "
                },
                {
                    "name": "end_disable",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between END event and DISABLE task."
                },
                {
                    "name": "ready_start",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between READY event and START task."
                }
            ],
            "id": "radio.shorts",
            "name": "shorts",
            "offset": "0x200",
            "doc": "Shortcuts for the radio."
        },
        "radio.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bcmatch",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on BCMATCH event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rssiend",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on RSSIEND event."
                },
                {
                    "name": "devmiss",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on DEVMISS event."
                },
                {
                    "name": "devmatch",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on DEVMATCH event."
                },
                {
                    "name": "disabled",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on DISABLED event."
                },
                {
                    "name": "end",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on END event."
                },
                {
                    "name": "payload",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on PAYLOAD event."
                },
                {
                    "name": "address",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on ADDRESS event."
                },
                {
                    "name": "ready",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on READY event."
                }
            ],
            "id": "radio.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "radio.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bcmatch",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on BCMATCH event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rssiend",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on RSSIEND event."
                },
                {
                    "name": "devmiss",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on DEVMISS event."
                },
                {
                    "name": "devmatch",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on DEVMATCH event."
                },
                {
                    "name": "disabled",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on DISABLED event."
                },
                {
                    "name": "end",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on END event."
                },
                {
                    "name": "payload",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on PAYLOAD event."
                },
                {
                    "name": "address",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on ADDRESS event."
                },
                {
                    "name": "ready",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on READY event."
                }
            ],
            "id": "radio.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "radio.crcstatus": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "crcstatus",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "CRC status of received packet."
                }
            ],
            "id": "radio.crcstatus",
            "name": "crcstatus",
            "offset": "0x400",
            "doc": "CRC status of received packet."
        },
        "radio.rxmatch": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxmatch",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Logical address in which previous packet was received."
                }
            ],
            "id": "radio.rxmatch",
            "name": "rxmatch",
            "offset": "0x408",
            "doc": "Received address."
        },
        "radio.rxcrc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxcrc",
                    "lsb": 0,
                    "nbits": 24,
                    "access": "",
                    "reset": "0",
                    "doc": "CRC field of previously received packet."
                }
            ],
            "id": "radio.rxcrc",
            "name": "rxcrc",
            "offset": "0x40c",
            "doc": "Received CRC."
        },
        "radio.dai": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dai",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Index (n) of device address (see DAB[n] and DAP[n]) that obtained an address match."
                }
            ],
            "id": "radio.dai",
            "name": "dai",
            "offset": "0x410",
            "doc": "Device address match index."
        },
        "radio.packetptr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.packetptr",
            "name": "packetptr",
            "offset": "0x504",
            "doc": "Packet pointer. Decision point: START task."
        },
        "radio.frequency": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "frequency",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "",
                    "reset": "2",
                    "doc": "Radio channel frequency offset in MHz: RF Frequency = 2400 + FREQUENCY (MHz). Decision point: TXEN or RXEN task. "
                }
            ],
            "id": "radio.frequency",
            "name": "frequency",
            "offset": "0x508",
            "doc": "Frequency."
        },
        "radio.txpower": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txpower",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Radio output power. Decision point: TXEN task."
                }
            ],
            "id": "radio.txpower",
            "name": "txpower",
            "offset": "0x50c",
            "doc": "Output power."
        },
        "radio.mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Radio data rate and modulation setting. Decision point: TXEN or RXEN task."
                }
            ],
            "id": "radio.mode",
            "name": "mode",
            "offset": "0x510",
            "doc": "Data rate and modulation."
        },
        "radio.pcnf0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "s1len",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": "Length of S1 field in number of bits. Decision point: START task."
                },
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "s0len",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Length of S0 field in number of bytes. Decision point: START task."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lflen",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": "Length of length field in number of bits. Decision point: START task."
                }
            ],
            "id": "radio.pcnf0",
            "name": "pcnf0",
            "offset": "0x514",
            "doc": "Packet configuration 0."
        },
        "radio.pcnf1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "whiteen",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Packet whitening enable."
                },
                {
                    "name": "endian",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "On air endianness of packet length field. Decision point: START task."
                },
                {
                    "name": "rsvd0",
                    "lsb": 19,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "balen",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Base address length in number of bytes. Decision point: START task."
                },
                {
                    "name": "statlen",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Static length in number of bytes. Decision point: START task."
                },
                {
                    "name": "maxlen",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Maximum length of packet payload in number of bytes."
                }
            ],
            "id": "radio.pcnf1",
            "name": "pcnf1",
            "offset": "0x518",
            "doc": "Packet configuration 1."
        },
        "radio.base0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.base0",
            "name": "base0",
            "offset": "0x51c",
            "doc": "Radio base address 0. Decision point: START task."
        },
        "radio.base1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.base1",
            "name": "base1",
            "offset": "0x520",
            "doc": "Radio base address 1. Decision point: START task."
        },
        "radio.prefix0": {
            "type": "reg",
            "fields": [
                {
                    "name": "ap3",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Address prefix 3. Decision point: START task."
                },
                {
                    "name": "ap2",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Address prefix 2. Decision point: START task."
                },
                {
                    "name": "ap1",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Address prefix 1. Decision point: START task."
                },
                {
                    "name": "ap0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Address prefix 0. Decision point: START task."
                }
            ],
            "id": "radio.prefix0",
            "name": "prefix0",
            "offset": "0x524",
            "doc": "Prefixes bytes for logical addresses 0 to 3."
        },
        "radio.prefix1": {
            "type": "reg",
            "fields": [
                {
                    "name": "ap7",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Address prefix 7. Decision point: START task."
                },
                {
                    "name": "ap6",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Address prefix 6. Decision point: START task."
                },
                {
                    "name": "ap5",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Address prefix 5. Decision point: START task."
                },
                {
                    "name": "ap4",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Address prefix 4. Decision point: START task."
                }
            ],
            "id": "radio.prefix1",
            "name": "prefix1",
            "offset": "0x528",
            "doc": "Prefixes bytes for logical addresses 4 to 7."
        },
        "radio.txaddress": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txaddress",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Logical address to be used when transmitting a packet. Decision point: START task."
                }
            ],
            "id": "radio.txaddress",
            "name": "txaddress",
            "offset": "0x52c",
            "doc": "Transmit address select."
        },
        "radio.rxaddresses": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "addr7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable reception on logical address 7. Decision point: START task."
                },
                {
                    "name": "addr6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable reception on logical address 6. Decision point: START task."
                },
                {
                    "name": "addr5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable reception on logical address 5. Decision point: START task."
                },
                {
                    "name": "addr4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable reception on logical address 4. Decision point: START task."
                },
                {
                    "name": "addr3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable reception on logical address 3. Decision point: START task."
                },
                {
                    "name": "addr2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable reception on logical address 2. Decision point: START task."
                },
                {
                    "name": "addr1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable reception on logical address 1. Decision point: START task."
                },
                {
                    "name": "addr0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable reception on logical address 0. Decision point: START task."
                }
            ],
            "id": "radio.rxaddresses",
            "name": "rxaddresses",
            "offset": "0x530",
            "doc": "Receive address select."
        },
        "radio.crccnf": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "skipaddr",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Leave packet address field out of the CRC calculation. Decision point: START task."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "len",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "CRC length. Decision point: START task."
                }
            ],
            "id": "radio.crccnf",
            "name": "crccnf",
            "offset": "0x534",
            "doc": "CRC configuration."
        },
        "radio.crcpoly": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "crcpoly",
                    "lsb": 0,
                    "nbits": 24,
                    "access": "",
                    "reset": "0",
                    "doc": "CRC polynomial. Decision point: START task."
                }
            ],
            "id": "radio.crcpoly",
            "name": "crcpoly",
            "offset": "0x538",
            "doc": "CRC polynomial."
        },
        "radio.crcinit": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "crcinit",
                    "lsb": 0,
                    "nbits": 24,
                    "access": "",
                    "reset": "0",
                    "doc": "Initial value for CRC calculation. Decision point: START task."
                }
            ],
            "id": "radio.crcinit",
            "name": "crcinit",
            "offset": "0x53c",
            "doc": "CRC initial value."
        },
        "radio.test": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "plllock",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "PLL lock. Decision point: TXEN or RXEN task."
                },
                {
                    "name": "constcarrier",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Constant carrier. Decision point: TXEN task."
                }
            ],
            "id": "radio.test",
            "name": "test",
            "offset": "0x540",
            "doc": "Test features enable register."
        },
        "radio.tifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tifs",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Inter frame spacing in microseconds. Decision point: START rask"
                }
            ],
            "id": "radio.tifs",
            "name": "tifs",
            "offset": "0x544",
            "doc": "Inter Frame Spacing in microseconds."
        },
        "radio.rssisample": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rssisample",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "",
                    "reset": "0",
                    "doc": "RSSI sample result. The result is read as a positive value so that ReceivedSignalStrength = -RSSISAMPLE dBm"
                }
            ],
            "id": "radio.rssisample",
            "name": "rssisample",
            "offset": "0x548",
            "doc": "RSSI sample."
        },
        "radio.state": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "state",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": "Current radio state."
                }
            ],
            "id": "radio.state",
            "name": "state",
            "offset": "0x550",
            "doc": "Current radio state."
        },
        "radio.datawhiteiv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datawhiteiv",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "",
                    "reset": "64",
                    "doc": "Data whitening initial value. Bit 0 corresponds to Position 0 of the LSFR, Bit 1 to position 5... Decision point: TXEN or RXEN task."
                }
            ],
            "id": "radio.datawhiteiv",
            "name": "datawhiteiv",
            "offset": "0x554",
            "doc": "Data whitening initial value."
        },
        "radio.bcc": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.bcc",
            "name": "bcc",
            "offset": "0x560",
            "doc": "Bit counter compare."
        },
        "radio.dab0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.dab0",
            "name": "dab0",
            "offset": "0x600",
            "doc": "Device address base segment."
        },
        "radio.dab1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.dab1",
            "name": "dab1",
            "offset": "0x604",
            "doc": "Device address base segment."
        },
        "radio.dab2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.dab2",
            "name": "dab2",
            "offset": "0x608",
            "doc": "Device address base segment."
        },
        "radio.dab3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.dab3",
            "name": "dab3",
            "offset": "0x60c",
            "doc": "Device address base segment."
        },
        "radio.dab4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.dab4",
            "name": "dab4",
            "offset": "0x610",
            "doc": "Device address base segment."
        },
        "radio.dab5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.dab5",
            "name": "dab5",
            "offset": "0x614",
            "doc": "Device address base segment."
        },
        "radio.dab6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.dab6",
            "name": "dab6",
            "offset": "0x618",
            "doc": "Device address base segment."
        },
        "radio.dab7": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "radio.dab7",
            "name": "dab7",
            "offset": "0x61c",
            "doc": "Device address base segment."
        },
        "radio.dap0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dap",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": "Device address prefix."
                }
            ],
            "id": "radio.dap0",
            "name": "dap0",
            "offset": "0x620",
            "doc": "Device address prefix."
        },
        "radio.dap1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dap",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": "Device address prefix."
                }
            ],
            "id": "radio.dap1",
            "name": "dap1",
            "offset": "0x624",
            "doc": "Device address prefix."
        },
        "radio.dap2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dap",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": "Device address prefix."
                }
            ],
            "id": "radio.dap2",
            "name": "dap2",
            "offset": "0x628",
            "doc": "Device address prefix."
        },
        "radio.dap3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dap",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": "Device address prefix."
                }
            ],
            "id": "radio.dap3",
            "name": "dap3",
            "offset": "0x62c",
            "doc": "Device address prefix."
        },
        "radio.dap4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dap",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": "Device address prefix."
                }
            ],
            "id": "radio.dap4",
            "name": "dap4",
            "offset": "0x630",
            "doc": "Device address prefix."
        },
        "radio.dap5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dap",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": "Device address prefix."
                }
            ],
            "id": "radio.dap5",
            "name": "dap5",
            "offset": "0x634",
            "doc": "Device address prefix."
        },
        "radio.dap6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dap",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": "Device address prefix."
                }
            ],
            "id": "radio.dap6",
            "name": "dap6",
            "offset": "0x638",
            "doc": "Device address prefix."
        },
        "radio.dap7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dap",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": "Device address prefix."
                }
            ],
            "id": "radio.dap7",
            "name": "dap7",
            "offset": "0x63c",
            "doc": "Device address prefix."
        },
        "radio.dacnf": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txadd7",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "TxAdd for device address 7."
                },
                {
                    "name": "txadd6",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "TxAdd for device address 6."
                },
                {
                    "name": "txadd5",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "TxAdd for device address 5."
                },
                {
                    "name": "txadd4",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "TxAdd for device address 4."
                },
                {
                    "name": "txadd3",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "TxAdd for device address 3."
                },
                {
                    "name": "txadd2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "TxAdd for device address 2."
                },
                {
                    "name": "txadd1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "TxAdd for device address 1."
                },
                {
                    "name": "txadd0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "TxAdd for device address 0."
                },
                {
                    "name": "ena7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable device address matching using device address 7."
                },
                {
                    "name": "ena6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable device address matching using device address 6."
                },
                {
                    "name": "ena5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable device address matching using device address 5."
                },
                {
                    "name": "ena4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable device address matching using device address 4."
                },
                {
                    "name": "ena3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable device address matching using device address 3."
                },
                {
                    "name": "ena2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable device address matching using device address 2."
                },
                {
                    "name": "ena1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable device address matching using device address 1."
                },
                {
                    "name": "ena0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable device address matching using device address 0."
                }
            ],
            "id": "radio.dacnf",
            "name": "dacnf",
            "offset": "0x640",
            "doc": "Device address match configuration."
        },
        "radio.override0": {
            "type": "reg",
            "fields": [
                {
                    "name": "override0",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "",
                    "reset": "0",
                    "doc": "Trim value override 0."
                }
            ],
            "id": "radio.override0",
            "name": "override0",
            "offset": "0x724",
            "doc": "Trim value override register 0."
        },
        "radio.override1": {
            "type": "reg",
            "fields": [
                {
                    "name": "override1",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "",
                    "reset": "0",
                    "doc": "Trim value override 1."
                }
            ],
            "id": "radio.override1",
            "name": "override1",
            "offset": "0x728",
            "doc": "Trim value override register 1."
        },
        "radio.override2": {
            "type": "reg",
            "fields": [
                {
                    "name": "override2",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "",
                    "reset": "0",
                    "doc": "Trim value override 2."
                }
            ],
            "id": "radio.override2",
            "name": "override2",
            "offset": "0x72c",
            "doc": "Trim value override register 2."
        },
        "radio.override3": {
            "type": "reg",
            "fields": [
                {
                    "name": "override3",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "",
                    "reset": "0",
                    "doc": "Trim value override 3."
                }
            ],
            "id": "radio.override3",
            "name": "override3",
            "offset": "0x730",
            "doc": "Trim value override register 3."
        },
        "radio.override4": {
            "type": "reg",
            "fields": [
                {
                    "name": "enable",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable override of default trim values."
                },
                {
                    "name": "rsvd0",
                    "lsb": 28,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "override4",
                    "lsb": 0,
                    "nbits": 28,
                    "access": "",
                    "reset": "0",
                    "doc": "Trim value override 4."
                }
            ],
            "id": "radio.override4",
            "name": "override4",
            "offset": "0x734",
            "doc": "Trim value override register 4."
        },
        "radio.power": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "power",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Peripheral power control."
                }
            ],
            "id": "radio.power",
            "name": "power",
            "offset": "0xffc",
            "doc": "Peripheral power control."
        },
        "uart0": {
            "type": "blk",
            "children": [
                "uart0.tasks_startrx",
                "uart0.tasks_stoprx",
                "uart0.tasks_starttx",
                "uart0.tasks_stoptx",
                "uart0.tasks_suspend",
                "uart0.events_cts",
                "uart0.events_ncts",
                "uart0.events_rxdrdy",
                "uart0.events_txdrdy",
                "uart0.events_error",
                "uart0.events_rxto",
                "uart0.shorts",
                "uart0.intenset",
                "uart0.intenclr",
                "uart0.errorsrc",
                "uart0.enable",
                "uart0.pselrts",
                "uart0.pseltxd",
                "uart0.pselcts",
                "uart0.pselrxd",
                "uart0.rxd",
                "uart0.txd",
                "uart0.baudrate",
                "uart0.config",
                "uart0.power"
            ],
            "id": "uart0",
            "name": "uart0",
            "offset": "0x40002000",
            "doc": "Universal Asynchronous Receiver/Transmitter."
        },
        "uart0.tasks_startrx": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uart0.tasks_startrx",
            "name": "tasks_startrx",
            "offset": "0x0",
            "doc": "Start UART receiver."
        },
        "uart0.tasks_stoprx": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uart0.tasks_stoprx",
            "name": "tasks_stoprx",
            "offset": "0x4",
            "doc": "Stop UART receiver."
        },
        "uart0.tasks_starttx": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uart0.tasks_starttx",
            "name": "tasks_starttx",
            "offset": "0x8",
            "doc": "Start UART transmitter."
        },
        "uart0.tasks_stoptx": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uart0.tasks_stoptx",
            "name": "tasks_stoptx",
            "offset": "0xc",
            "doc": "Stop UART transmitter."
        },
        "uart0.tasks_suspend": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uart0.tasks_suspend",
            "name": "tasks_suspend",
            "offset": "0x1c",
            "doc": "Suspend UART."
        },
        "uart0.events_cts": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uart0.events_cts",
            "name": "events_cts",
            "offset": "0x100",
            "doc": "CTS activated."
        },
        "uart0.events_ncts": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uart0.events_ncts",
            "name": "events_ncts",
            "offset": "0x104",
            "doc": "CTS deactivated."
        },
        "uart0.events_rxdrdy": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uart0.events_rxdrdy",
            "name": "events_rxdrdy",
            "offset": "0x108",
            "doc": "Data received in RXD."
        },
        "uart0.events_txdrdy": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uart0.events_txdrdy",
            "name": "events_txdrdy",
            "offset": "0x11c",
            "doc": "Data sent from TXD."
        },
        "uart0.events_error": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uart0.events_error",
            "name": "events_error",
            "offset": "0x124",
            "doc": "Error detected."
        },
        "uart0.events_rxto": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uart0.events_rxto",
            "name": "events_rxto",
            "offset": "0x144",
            "doc": "Receiver timeout."
        },
        "uart0.shorts": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncts_stoprx",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between NCTS event and STOPRX task."
                },
                {
                    "name": "cts_startrx",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between CTS event and STARTRX task."
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "uart0.shorts",
            "name": "shorts",
            "offset": "0x200",
            "doc": "Shortcuts for UART."
        },
        "uart0.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxto",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on RXTO event."
                },
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "error",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on ERROR event."
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdrdy",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on TXRDY event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdrdy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on RXRDY event."
                },
                {
                    "name": "ncts",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on NCTS event."
                },
                {
                    "name": "cts",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on CTS event."
                }
            ],
            "id": "uart0.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "uart0.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxto",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on RXTO event."
                },
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "error",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on ERROR event."
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdrdy",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on TXRDY event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdrdy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on RXRDY event."
                },
                {
                    "name": "ncts",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on NCTS event."
                },
                {
                    "name": "cts",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on CTS event."
                }
            ],
            "id": "uart0.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "uart0.errorsrc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "break",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "The serial data input is '0' for longer than the length of a data frame."
                },
                {
                    "name": "framing",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "A valid stop bit is not detected on the serial data input after all bits in a character have been received."
                },
                {
                    "name": "parity",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "A character with bad parity is received. Only checked if HW parity control is enabled."
                },
                {
                    "name": "overrun",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "A start bit is received while the previous data still lies in RXD. (Data loss)."
                }
            ],
            "id": "uart0.errorsrc",
            "name": "errorsrc",
            "offset": "0x480",
            "doc": "Error source. Write error field to 1 to clear error."
        },
        "uart0.enable": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "enable",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable UART and acquire IOs."
                }
            ],
            "id": "uart0.enable",
            "name": "enable",
            "offset": "0x500",
            "doc": "Enable UART and acquire IOs."
        },
        "uart0.pselrts": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uart0.pselrts",
            "name": "pselrts",
            "offset": "0x508",
            "doc": "Pin select for RTS."
        },
        "uart0.pseltxd": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uart0.pseltxd",
            "name": "pseltxd",
            "offset": "0x50c",
            "doc": "Pin select for TXD."
        },
        "uart0.pselcts": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uart0.pselcts",
            "name": "pselcts",
            "offset": "0x510",
            "doc": "Pin select for CTS."
        },
        "uart0.pselrxd": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uart0.pselrxd",
            "name": "pselrxd",
            "offset": "0x514",
            "doc": "Pin select for RXD."
        },
        "uart0.rxd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxd",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "RX data from previous transfer. Double buffered."
                }
            ],
            "id": "uart0.rxd",
            "name": "rxd",
            "offset": "0x518",
            "doc": "RXD register. On read action the buffer pointer is displaced. Once read the character is consumed. If read when no character available, the UART will stop working."
        },
        "uart0.txd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txd",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "TX data for transfer."
                }
            ],
            "id": "uart0.txd",
            "name": "txd",
            "offset": "0x51c",
            "doc": "TXD register."
        },
        "uart0.baudrate": {
            "type": "reg",
            "fields": [
                {
                    "name": "baudrate",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "",
                    "reset": "0",
                    "doc": "UART baudrate."
                }
            ],
            "id": "uart0.baudrate",
            "name": "baudrate",
            "offset": "0x524",
            "doc": "UART Baudrate."
        },
        "uart0.config": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "parity",
                    "lsb": 1,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Include parity bit."
                },
                {
                    "name": "hwfc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Hardware flow control."
                }
            ],
            "id": "uart0.config",
            "name": "config",
            "offset": "0x56c",
            "doc": "Configuration of parity and hardware flow control register."
        },
        "uart0.power": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "power",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Peripheral power control."
                }
            ],
            "id": "uart0.power",
            "name": "power",
            "offset": "0xffc",
            "doc": "Peripheral power control."
        },
        "spi0": {
            "type": "blk",
            "children": [
                "spi0.events_ready",
                "spi0.intenset",
                "spi0.intenclr",
                "spi0.enable",
                "spi0.pselsck",
                "spi0.pselmosi",
                "spi0.pselmiso",
                "spi0.rxd",
                "spi0.txd",
                "spi0.frequency",
                "spi0.config",
                "spi0.power"
            ],
            "id": "spi0",
            "name": "spi0",
            "offset": "0x40003000",
            "doc": "SPI master 0."
        },
        "spi0.events_ready": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "spi0.events_ready",
            "name": "events_ready",
            "offset": "0x108",
            "doc": "TXD byte sent and RXD byte received."
        },
        "spi0.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ready",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on READY event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "spi0.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "spi0.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ready",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on READY event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "spi0.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "spi0.enable": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "enable",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable SPI."
                }
            ],
            "id": "spi0.enable",
            "name": "enable",
            "offset": "0x500",
            "doc": "Enable SPI."
        },
        "spi0.pselsck": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "spi0.pselsck",
            "name": "pselsck",
            "offset": "0x508",
            "doc": "Pin select for SCK."
        },
        "spi0.pselmosi": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "spi0.pselmosi",
            "name": "pselmosi",
            "offset": "0x50c",
            "doc": "Pin select for MOSI."
        },
        "spi0.pselmiso": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "spi0.pselmiso",
            "name": "pselmiso",
            "offset": "0x510",
            "doc": "Pin select for MISO."
        },
        "spi0.rxd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxd",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "RX data from last transfer."
                }
            ],
            "id": "spi0.rxd",
            "name": "rxd",
            "offset": "0x518",
            "doc": "RX data."
        },
        "spi0.txd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txd",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "TX data for next transfer."
                }
            ],
            "id": "spi0.txd",
            "name": "txd",
            "offset": "0x51c",
            "doc": "TX data."
        },
        "spi0.frequency": {
            "type": "reg",
            "fields": [
                {
                    "name": "frequency",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "",
                    "reset": "67108864",
                    "doc": "SPI data rate."
                }
            ],
            "id": "spi0.frequency",
            "name": "frequency",
            "offset": "0x524",
            "doc": "SPI frequency"
        },
        "spi0.config": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpol",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Serial clock (SCK) polarity."
                },
                {
                    "name": "cpha",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Serial clock (SCK) phase."
                },
                {
                    "name": "order",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Bit order."
                }
            ],
            "id": "spi0.config",
            "name": "config",
            "offset": "0x554",
            "doc": "Configuration register."
        },
        "spi0.power": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "power",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Peripheral power control."
                }
            ],
            "id": "spi0.power",
            "name": "power",
            "offset": "0xffc",
            "doc": "Peripheral power control."
        },
        "twi0": {
            "type": "blk",
            "children": [
                "twi0.tasks_startrx",
                "twi0.tasks_starttx",
                "twi0.tasks_stop",
                "twi0.tasks_suspend",
                "twi0.tasks_resume",
                "twi0.events_stopped",
                "twi0.events_rxdready",
                "twi0.events_txdsent",
                "twi0.events_error",
                "twi0.events_bb",
                "twi0.events_suspended",
                "twi0.shorts",
                "twi0.intenset",
                "twi0.intenclr",
                "twi0.errorsrc",
                "twi0.enable",
                "twi0.pselscl",
                "twi0.pselsda",
                "twi0.rxd",
                "twi0.txd",
                "twi0.frequency",
                "twi0.address",
                "twi0.power"
            ],
            "id": "twi0",
            "name": "twi0",
            "offset": "0x40003000",
            "doc": "Two-wire interface master 0."
        },
        "twi0.tasks_startrx": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "twi0.tasks_startrx",
            "name": "tasks_startrx",
            "offset": "0x0",
            "doc": "Start 2-Wire master receive sequence."
        },
        "twi0.tasks_starttx": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "twi0.tasks_starttx",
            "name": "tasks_starttx",
            "offset": "0x8",
            "doc": "Start 2-Wire master transmit sequence."
        },
        "twi0.tasks_stop": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "twi0.tasks_stop",
            "name": "tasks_stop",
            "offset": "0x14",
            "doc": "Stop 2-Wire transaction."
        },
        "twi0.tasks_suspend": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "twi0.tasks_suspend",
            "name": "tasks_suspend",
            "offset": "0x1c",
            "doc": "Suspend 2-Wire transaction."
        },
        "twi0.tasks_resume": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "twi0.tasks_resume",
            "name": "tasks_resume",
            "offset": "0x20",
            "doc": "Resume 2-Wire transaction."
        },
        "twi0.events_stopped": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "twi0.events_stopped",
            "name": "events_stopped",
            "offset": "0x104",
            "doc": "Two-wire stopped."
        },
        "twi0.events_rxdready": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "twi0.events_rxdready",
            "name": "events_rxdready",
            "offset": "0x108",
            "doc": "Two-wire ready to deliver new RXD byte received."
        },
        "twi0.events_txdsent": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "twi0.events_txdsent",
            "name": "events_txdsent",
            "offset": "0x11c",
            "doc": "Two-wire finished sending last TXD byte."
        },
        "twi0.events_error": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "twi0.events_error",
            "name": "events_error",
            "offset": "0x124",
            "doc": "Two-wire error detected."
        },
        "twi0.events_bb": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "twi0.events_bb",
            "name": "events_bb",
            "offset": "0x138",
            "doc": "Two-wire byte boundary."
        },
        "twi0.events_suspended": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "twi0.events_suspended",
            "name": "events_suspended",
            "offset": "0x148",
            "doc": "Two-wire suspended."
        },
        "twi0.shorts": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bb_stop",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between BB event and the STOP task."
                },
                {
                    "name": "bb_suspend",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between BB event and the SUSPEND task."
                }
            ],
            "id": "twi0.shorts",
            "name": "shorts",
            "offset": "0x200",
            "doc": "Shortcuts for TWI."
        },
        "twi0.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "suspended",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on SUSPENDED event."
                },
                {
                    "name": "rsvd3",
                    "lsb": 15,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bb",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on BB event."
                },
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "error",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on ERROR event."
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdsent",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on TXDSENT event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdready",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on READY event."
                },
                {
                    "name": "stopped",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on STOPPED event."
                },
                {
                    "name": "rsvd4",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "twi0.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "twi0.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "suspended",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on SUSPENDED event."
                },
                {
                    "name": "rsvd3",
                    "lsb": 15,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bb",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on BB event."
                },
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "error",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on ERROR event."
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdsent",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on TXDSENT event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdready",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on RXDREADY event."
                },
                {
                    "name": "stopped",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on STOPPED event."
                },
                {
                    "name": "rsvd4",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "twi0.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "twi0.errorsrc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dnack",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "NACK received after sending a data byte."
                },
                {
                    "name": "anack",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "NACK received after sending the address."
                },
                {
                    "name": "overrun",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Byte received in RXD register before read of the last received byte (data loss)."
                }
            ],
            "id": "twi0.errorsrc",
            "name": "errorsrc",
            "offset": "0x4c4",
            "doc": "Two-wire error source. Write error field to 1 to clear error."
        },
        "twi0.enable": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "enable",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable W2M"
                }
            ],
            "id": "twi0.enable",
            "name": "enable",
            "offset": "0x500",
            "doc": "Enable two-wire master."
        },
        "twi0.pselscl": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "twi0.pselscl",
            "name": "pselscl",
            "offset": "0x508",
            "doc": "Pin select for SCL."
        },
        "twi0.pselsda": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "twi0.pselsda",
            "name": "pselsda",
            "offset": "0x50c",
            "doc": "Pin select for SDA."
        },
        "twi0.rxd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxd",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "RX data from last transfer."
                }
            ],
            "id": "twi0.rxd",
            "name": "rxd",
            "offset": "0x518",
            "doc": "RX data register."
        },
        "twi0.txd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txd",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "TX data for next transfer."
                }
            ],
            "id": "twi0.txd",
            "name": "txd",
            "offset": "0x51c",
            "doc": "TX data register."
        },
        "twi0.frequency": {
            "type": "reg",
            "fields": [
                {
                    "name": "frequency",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "",
                    "reset": "67108864",
                    "doc": "Two-wire master clock frequency."
                }
            ],
            "id": "twi0.frequency",
            "name": "frequency",
            "offset": "0x524",
            "doc": "Two-wire frequency."
        },
        "twi0.address": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "address",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "",
                    "reset": "0",
                    "doc": "Two-wire address."
                }
            ],
            "id": "twi0.address",
            "name": "address",
            "offset": "0x588",
            "doc": "Address used in the two-wire transfer."
        },
        "twi0.power": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "power",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Peripheral power control."
                }
            ],
            "id": "twi0.power",
            "name": "power",
            "offset": "0xffc",
            "doc": "Peripheral power control."
        },
        "spi1": {
            "type": "blk",
            "children": [],
            "id": "spi1",
            "name": "spi1",
            "offset": "0x40004000",
            "doc": "SPI master 1."
        },
        "twi1": {
            "type": "blk",
            "children": [],
            "id": "twi1",
            "name": "twi1",
            "offset": "0x40004000",
            "doc": "Two-wire interface master 1."
        },
        "spis1": {
            "type": "blk",
            "children": [
                "spis1.tasks_acquire",
                "spis1.tasks_release",
                "spis1.events_end",
                "spis1.events_endrx",
                "spis1.events_acquired",
                "spis1.shorts",
                "spis1.intenset",
                "spis1.intenclr",
                "spis1.semstat",
                "spis1.status",
                "spis1.enable",
                "spis1.pselsck",
                "spis1.pselmiso",
                "spis1.pselmosi",
                "spis1.pselcsn",
                "spis1.rxdptr",
                "spis1.maxrx",
                "spis1.amountrx",
                "spis1.txdptr",
                "spis1.maxtx",
                "spis1.amounttx",
                "spis1.config",
                "spis1.def",
                "spis1.orc",
                "spis1.power"
            ],
            "id": "spis1",
            "name": "spis1",
            "offset": "0x40004000",
            "doc": "SPI slave 1."
        },
        "spis1.tasks_acquire": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "spis1.tasks_acquire",
            "name": "tasks_acquire",
            "offset": "0x24",
            "doc": "Acquire SPI semaphore."
        },
        "spis1.tasks_release": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "spis1.tasks_release",
            "name": "tasks_release",
            "offset": "0x28",
            "doc": "Release SPI semaphore."
        },
        "spis1.events_end": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "spis1.events_end",
            "name": "events_end",
            "offset": "0x104",
            "doc": "Granted transaction completed."
        },
        "spis1.events_endrx": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "spis1.events_endrx",
            "name": "events_endrx",
            "offset": "0x110",
            "doc": "End of RXD buffer reached"
        },
        "spis1.events_acquired": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "spis1.events_acquired",
            "name": "events_acquired",
            "offset": "0x128",
            "doc": "Semaphore acquired."
        },
        "spis1.shorts": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "end_acquire",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between END event and the ACQUIRE task."
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "spis1.shorts",
            "name": "shorts",
            "offset": "0x200",
            "doc": "Shortcuts for SPIS."
        },
        "spis1.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "acquired",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on ACQUIRED event."
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "endrx",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "enable interrupt on ENDRX event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "end",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on END event."
                },
                {
                    "name": "rsvd2",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "spis1.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "spis1.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "acquired",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on ACQUIRED event."
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "endrx",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on ENDRX event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "end",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on END event."
                },
                {
                    "name": "rsvd2",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "spis1.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "spis1.semstat": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "semstat",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "1",
                    "doc": "Semaphore status."
                }
            ],
            "id": "spis1.semstat",
            "name": "semstat",
            "offset": "0x400",
            "doc": "Semaphore status."
        },
        "spis1.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "overflow",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "RX buffer overflow detected, and prevented."
                },
                {
                    "name": "overread",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "TX buffer overread detected, and prevented."
                }
            ],
            "id": "spis1.status",
            "name": "status",
            "offset": "0x440",
            "doc": "Status from last transaction."
        },
        "spis1.enable": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "enable",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable SPIS."
                }
            ],
            "id": "spis1.enable",
            "name": "enable",
            "offset": "0x500",
            "doc": "Enable SPIS."
        },
        "spis1.pselsck": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "spis1.pselsck",
            "name": "pselsck",
            "offset": "0x508",
            "doc": "Pin select for SCK."
        },
        "spis1.pselmiso": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "spis1.pselmiso",
            "name": "pselmiso",
            "offset": "0x50c",
            "doc": "Pin select for MISO."
        },
        "spis1.pselmosi": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "spis1.pselmosi",
            "name": "pselmosi",
            "offset": "0x510",
            "doc": "Pin select for MOSI."
        },
        "spis1.pselcsn": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "spis1.pselcsn",
            "name": "pselcsn",
            "offset": "0x514",
            "doc": "Pin select for CSN."
        },
        "spis1.rxdptr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "spis1.rxdptr",
            "name": "rxdptr",
            "offset": "0x534",
            "doc": "RX data pointer."
        },
        "spis1.maxrx": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "maxrx",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Maximum number of bytes in the receive buffer."
                }
            ],
            "id": "spis1.maxrx",
            "name": "maxrx",
            "offset": "0x538",
            "doc": "Maximum number of bytes in the receive buffer."
        },
        "spis1.amountrx": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "amountrx",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Number of bytes received in last granted transaction."
                }
            ],
            "id": "spis1.amountrx",
            "name": "amountrx",
            "offset": "0x53c",
            "doc": "Number of bytes received in last granted transaction."
        },
        "spis1.txdptr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "spis1.txdptr",
            "name": "txdptr",
            "offset": "0x544",
            "doc": "TX data pointer."
        },
        "spis1.maxtx": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "maxtx",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Maximum number of bytes in the transmit buffer."
                }
            ],
            "id": "spis1.maxtx",
            "name": "maxtx",
            "offset": "0x548",
            "doc": "Maximum number of bytes in the transmit buffer."
        },
        "spis1.amounttx": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "amounttx",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Number of bytes transmitted in last granted transaction."
                }
            ],
            "id": "spis1.amounttx",
            "name": "amounttx",
            "offset": "0x54c",
            "doc": "Number of bytes transmitted in last granted transaction."
        },
        "spis1.config": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpol",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Serial clock (SCK) polarity."
                },
                {
                    "name": "cpha",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Serial clock (SCK) phase."
                },
                {
                    "name": "order",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Bit order."
                }
            ],
            "id": "spis1.config",
            "name": "config",
            "offset": "0x554",
            "doc": "Configuration register."
        },
        "spis1.def": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "def",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Default character."
                }
            ],
            "id": "spis1.def",
            "name": "def",
            "offset": "0x55c",
            "doc": "Default character."
        },
        "spis1.orc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "orc",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Over-read character."
                }
            ],
            "id": "spis1.orc",
            "name": "orc",
            "offset": "0x5c0",
            "doc": "Over-read character."
        },
        "spis1.power": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "power",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Peripheral power control."
                }
            ],
            "id": "spis1.power",
            "name": "power",
            "offset": "0xffc",
            "doc": "Peripheral power control."
        },
        "gpiote": {
            "type": "blk",
            "children": [
                "gpiote.tasks_out0",
                "gpiote.tasks_out1",
                "gpiote.tasks_out2",
                "gpiote.tasks_out3",
                "gpiote.events_in0",
                "gpiote.events_in1",
                "gpiote.events_in2",
                "gpiote.events_in3",
                "gpiote.events_port",
                "gpiote.intenset",
                "gpiote.intenclr",
                "gpiote.config0",
                "gpiote.config1",
                "gpiote.config2",
                "gpiote.config3",
                "gpiote.power"
            ],
            "id": "gpiote",
            "name": "gpiote",
            "offset": "0x40006000",
            "doc": "GPIO tasks and events."
        },
        "gpiote.tasks_out0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpiote.tasks_out0",
            "name": "tasks_out0",
            "offset": "0x0",
            "doc": "Tasks asssociated with GPIOTE channels."
        },
        "gpiote.tasks_out1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpiote.tasks_out1",
            "name": "tasks_out1",
            "offset": "0x4",
            "doc": "Tasks asssociated with GPIOTE channels."
        },
        "gpiote.tasks_out2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpiote.tasks_out2",
            "name": "tasks_out2",
            "offset": "0x8",
            "doc": "Tasks asssociated with GPIOTE channels."
        },
        "gpiote.tasks_out3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpiote.tasks_out3",
            "name": "tasks_out3",
            "offset": "0xc",
            "doc": "Tasks asssociated with GPIOTE channels."
        },
        "gpiote.events_in0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpiote.events_in0",
            "name": "events_in0",
            "offset": "0x100",
            "doc": "Tasks asssociated with GPIOTE channels."
        },
        "gpiote.events_in1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpiote.events_in1",
            "name": "events_in1",
            "offset": "0x104",
            "doc": "Tasks asssociated with GPIOTE channels."
        },
        "gpiote.events_in2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpiote.events_in2",
            "name": "events_in2",
            "offset": "0x108",
            "doc": "Tasks asssociated with GPIOTE channels."
        },
        "gpiote.events_in3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpiote.events_in3",
            "name": "events_in3",
            "offset": "0x10c",
            "doc": "Tasks asssociated with GPIOTE channels."
        },
        "gpiote.events_port": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpiote.events_port",
            "name": "events_port",
            "offset": "0x17c",
            "doc": "Event generated from multiple pins."
        },
        "gpiote.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "port",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on PORT event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "in3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on IN[3] event."
                },
                {
                    "name": "in2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on IN[2] event."
                },
                {
                    "name": "in1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on IN[1] event."
                },
                {
                    "name": "in0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on IN[0] event."
                }
            ],
            "id": "gpiote.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "gpiote.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "port",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on PORT event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "in3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on IN[3] event."
                },
                {
                    "name": "in2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on IN[2] event."
                },
                {
                    "name": "in1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on IN[1] event."
                },
                {
                    "name": "in0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on IN[0] event."
                }
            ],
            "id": "gpiote.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "gpiote.config0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "outinit",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Initial value of the output when the GPIOTE channel is configured as a Task."
                },
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "polarity",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Effects on output when in Task mode, or events on input that generates an event."
                },
                {
                    "name": "rsvd1",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "psel",
                    "lsb": 8,
                    "nbits": 5,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin select."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Mode"
                }
            ],
            "id": "gpiote.config0",
            "name": "config0",
            "offset": "0x510",
            "doc": "Channel configuration registers."
        },
        "gpiote.config1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "outinit",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Initial value of the output when the GPIOTE channel is configured as a Task."
                },
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "polarity",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Effects on output when in Task mode, or events on input that generates an event."
                },
                {
                    "name": "rsvd1",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "psel",
                    "lsb": 8,
                    "nbits": 5,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin select."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Mode"
                }
            ],
            "id": "gpiote.config1",
            "name": "config1",
            "offset": "0x514",
            "doc": "Channel configuration registers."
        },
        "gpiote.config2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "outinit",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Initial value of the output when the GPIOTE channel is configured as a Task."
                },
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "polarity",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Effects on output when in Task mode, or events on input that generates an event."
                },
                {
                    "name": "rsvd1",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "psel",
                    "lsb": 8,
                    "nbits": 5,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin select."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Mode"
                }
            ],
            "id": "gpiote.config2",
            "name": "config2",
            "offset": "0x518",
            "doc": "Channel configuration registers."
        },
        "gpiote.config3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "outinit",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Initial value of the output when the GPIOTE channel is configured as a Task."
                },
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "polarity",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Effects on output when in Task mode, or events on input that generates an event."
                },
                {
                    "name": "rsvd1",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "psel",
                    "lsb": 8,
                    "nbits": 5,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin select."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Mode"
                }
            ],
            "id": "gpiote.config3",
            "name": "config3",
            "offset": "0x51c",
            "doc": "Channel configuration registers."
        },
        "gpiote.power": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "power",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Peripheral power control."
                }
            ],
            "id": "gpiote.power",
            "name": "power",
            "offset": "0xffc",
            "doc": "Peripheral power control."
        },
        "adc": {
            "type": "blk",
            "children": [
                "adc.tasks_start",
                "adc.tasks_stop",
                "adc.events_end",
                "adc.intenset",
                "adc.intenclr",
                "adc.busy",
                "adc.enable",
                "adc.config",
                "adc.result",
                "adc.power"
            ],
            "id": "adc",
            "name": "adc",
            "offset": "0x40007000",
            "doc": "Analog to digital converter."
        },
        "adc.tasks_start": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "adc.tasks_start",
            "name": "tasks_start",
            "offset": "0x0",
            "doc": "Start an ADC conversion."
        },
        "adc.tasks_stop": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "adc.tasks_stop",
            "name": "tasks_stop",
            "offset": "0x4",
            "doc": "Stop ADC."
        },
        "adc.events_end": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "adc.events_end",
            "name": "events_end",
            "offset": "0x100",
            "doc": "ADC conversion complete."
        },
        "adc.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "end",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on END event."
                }
            ],
            "id": "adc.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "adc.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "end",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on END event."
                }
            ],
            "id": "adc.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "adc.busy": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "busy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "ADC busy register."
                }
            ],
            "id": "adc.busy",
            "name": "busy",
            "offset": "0x400",
            "doc": "ADC busy register."
        },
        "adc.enable": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "enable",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "ADC enable."
                }
            ],
            "id": "adc.enable",
            "name": "enable",
            "offset": "0x500",
            "doc": "ADC enable."
        },
        "adc.config": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extrefsel",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "ADC external reference pin selection."
                },
                {
                    "name": "psel",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "ADC analog pin selection."
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "refsel",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "ADC reference selection."
                },
                {
                    "name": "inpsel",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "",
                    "reset": "6",
                    "doc": "ADC input selection."
                },
                {
                    "name": "res",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "ADC resolution."
                }
            ],
            "id": "adc.config",
            "name": "config",
            "offset": "0x504",
            "doc": "ADC configuration register."
        },
        "adc.result": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "result",
                    "lsb": 0,
                    "nbits": 10,
                    "access": "",
                    "reset": "0",
                    "doc": "Result of ADC conversion."
                }
            ],
            "id": "adc.result",
            "name": "result",
            "offset": "0x508",
            "doc": "Result of ADC conversion."
        },
        "adc.power": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "power",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Peripheral power control."
                }
            ],
            "id": "adc.power",
            "name": "power",
            "offset": "0xffc",
            "doc": "Peripheral power control."
        },
        "timer0": {
            "type": "blk",
            "children": [
                "timer0.tasks_start",
                "timer0.tasks_stop",
                "timer0.tasks_count",
                "timer0.tasks_clear",
                "timer0.tasks_shutdown",
                "timer0.tasks_capture0",
                "timer0.tasks_capture1",
                "timer0.tasks_capture2",
                "timer0.tasks_capture3",
                "timer0.events_compare0",
                "timer0.events_compare1",
                "timer0.events_compare2",
                "timer0.events_compare3",
                "timer0.shorts",
                "timer0.intenset",
                "timer0.intenclr",
                "timer0.mode",
                "timer0.bitmode",
                "timer0.prescaler",
                "timer0.cc0",
                "timer0.cc1",
                "timer0.cc2",
                "timer0.cc3",
                "timer0.power"
            ],
            "id": "timer0",
            "name": "timer0",
            "offset": "0x40008000",
            "doc": "Timer 0."
        },
        "timer0.tasks_start": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "timer0.tasks_start",
            "name": "tasks_start",
            "offset": "0x0",
            "doc": "Start Timer."
        },
        "timer0.tasks_stop": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "timer0.tasks_stop",
            "name": "tasks_stop",
            "offset": "0x4",
            "doc": "Stop Timer."
        },
        "timer0.tasks_count": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "timer0.tasks_count",
            "name": "tasks_count",
            "offset": "0x8",
            "doc": "Increment Timer (In counter mode)."
        },
        "timer0.tasks_clear": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "timer0.tasks_clear",
            "name": "tasks_clear",
            "offset": "0xc",
            "doc": "Clear timer."
        },
        "timer0.tasks_shutdown": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "timer0.tasks_shutdown",
            "name": "tasks_shutdown",
            "offset": "0x10",
            "doc": "Shutdown timer."
        },
        "timer0.tasks_capture0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "timer0.tasks_capture0",
            "name": "tasks_capture0",
            "offset": "0x40",
            "doc": "Capture Timer value to CC[n] registers."
        },
        "timer0.tasks_capture1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "timer0.tasks_capture1",
            "name": "tasks_capture1",
            "offset": "0x44",
            "doc": "Capture Timer value to CC[n] registers."
        },
        "timer0.tasks_capture2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "timer0.tasks_capture2",
            "name": "tasks_capture2",
            "offset": "0x48",
            "doc": "Capture Timer value to CC[n] registers."
        },
        "timer0.tasks_capture3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "timer0.tasks_capture3",
            "name": "tasks_capture3",
            "offset": "0x4c",
            "doc": "Capture Timer value to CC[n] registers."
        },
        "timer0.events_compare0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "timer0.events_compare0",
            "name": "events_compare0",
            "offset": "0x140",
            "doc": "Compare event on CC[n] match."
        },
        "timer0.events_compare1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "timer0.events_compare1",
            "name": "events_compare1",
            "offset": "0x144",
            "doc": "Compare event on CC[n] match."
        },
        "timer0.events_compare2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "timer0.events_compare2",
            "name": "events_compare2",
            "offset": "0x148",
            "doc": "Compare event on CC[n] match."
        },
        "timer0.events_compare3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "timer0.events_compare3",
            "name": "events_compare3",
            "offset": "0x14c",
            "doc": "Compare event on CC[n] match."
        },
        "timer0.shorts": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compare3_stop",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between CC[3] event and the STOP task."
                },
                {
                    "name": "compare2_stop",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between CC[2] event and the STOP task."
                },
                {
                    "name": "compare1_stop",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between CC[1] event and the STOP task."
                },
                {
                    "name": "compare0_stop",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between CC[0] event and the STOP task."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compare3_clear",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between CC[3] event and the CLEAR task."
                },
                {
                    "name": "compare2_clear",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between CC[2] event and the CLEAR task."
                },
                {
                    "name": "compare1_clear",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between CC[1] event and the CLEAR task."
                },
                {
                    "name": "compare0_clear",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between CC[0] event and the CLEAR task."
                }
            ],
            "id": "timer0.shorts",
            "name": "shorts",
            "offset": "0x200",
            "doc": "Shortcuts for Timer."
        },
        "timer0.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compare3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on COMPARE[3]"
                },
                {
                    "name": "compare2",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on COMPARE[2]"
                },
                {
                    "name": "compare1",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on COMPARE[1]"
                },
                {
                    "name": "compare0",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on COMPARE[0]"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "timer0.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "timer0.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compare3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on COMPARE[3]"
                },
                {
                    "name": "compare2",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on COMPARE[2]"
                },
                {
                    "name": "compare1",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on COMPARE[1]"
                },
                {
                    "name": "compare0",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on COMPARE[0]"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "timer0.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "timer0.mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Select Normal or Counter mode."
                }
            ],
            "id": "timer0.mode",
            "name": "mode",
            "offset": "0x504",
            "doc": "Timer Mode selection."
        },
        "timer0.bitmode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bitmode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Sets timer behaviour ro be like the implementation of a timer with width as indicated."
                }
            ],
            "id": "timer0.bitmode",
            "name": "bitmode",
            "offset": "0x508",
            "doc": "Sets timer behaviour."
        },
        "timer0.prescaler": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prescaler",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "4",
                    "doc": "Timer PRESCALER value. Max value is 9."
                }
            ],
            "id": "timer0.prescaler",
            "name": "prescaler",
            "offset": "0x510",
            "doc": "4-bit prescaler to source clock frequency (max value 9). Source clock frequency is divided by 2^SCALE."
        },
        "timer0.cc0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "timer0.cc0",
            "name": "cc0",
            "offset": "0x540",
            "doc": "Capture/compare registers."
        },
        "timer0.cc1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "timer0.cc1",
            "name": "cc1",
            "offset": "0x544",
            "doc": "Capture/compare registers."
        },
        "timer0.cc2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "timer0.cc2",
            "name": "cc2",
            "offset": "0x548",
            "doc": "Capture/compare registers."
        },
        "timer0.cc3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "timer0.cc3",
            "name": "cc3",
            "offset": "0x54c",
            "doc": "Capture/compare registers."
        },
        "timer0.power": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "power",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Peripheral power control."
                }
            ],
            "id": "timer0.power",
            "name": "power",
            "offset": "0xffc",
            "doc": "Peripheral power control."
        },
        "timer1": {
            "type": "blk",
            "children": [],
            "id": "timer1",
            "name": "timer1",
            "offset": "0x40009000",
            "doc": "Timer 1."
        },
        "timer2": {
            "type": "blk",
            "children": [],
            "id": "timer2",
            "name": "timer2",
            "offset": "0x4000a000",
            "doc": "Timer 2."
        },
        "rtc0": {
            "type": "blk",
            "children": [
                "rtc0.tasks_start",
                "rtc0.tasks_stop",
                "rtc0.tasks_clear",
                "rtc0.tasks_trigovrflw",
                "rtc0.events_tick",
                "rtc0.events_ovrflw",
                "rtc0.events_compare0",
                "rtc0.events_compare1",
                "rtc0.events_compare2",
                "rtc0.events_compare3",
                "rtc0.intenset",
                "rtc0.intenclr",
                "rtc0.evten",
                "rtc0.evtenset",
                "rtc0.evtenclr",
                "rtc0.counter",
                "rtc0.prescaler",
                "rtc0.cc0",
                "rtc0.cc1",
                "rtc0.cc2",
                "rtc0.cc3",
                "rtc0.power"
            ],
            "id": "rtc0",
            "name": "rtc0",
            "offset": "0x4000b000",
            "doc": "Real time counter 0."
        },
        "rtc0.tasks_start": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "rtc0.tasks_start",
            "name": "tasks_start",
            "offset": "0x0",
            "doc": "Start RTC Counter."
        },
        "rtc0.tasks_stop": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "rtc0.tasks_stop",
            "name": "tasks_stop",
            "offset": "0x4",
            "doc": "Stop RTC Counter."
        },
        "rtc0.tasks_clear": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "rtc0.tasks_clear",
            "name": "tasks_clear",
            "offset": "0x8",
            "doc": "Clear RTC Counter."
        },
        "rtc0.tasks_trigovrflw": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "rtc0.tasks_trigovrflw",
            "name": "tasks_trigovrflw",
            "offset": "0xc",
            "doc": "Set COUNTER to 0xFFFFFFF0."
        },
        "rtc0.events_tick": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "rtc0.events_tick",
            "name": "events_tick",
            "offset": "0x100",
            "doc": "Event on COUNTER increment."
        },
        "rtc0.events_ovrflw": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "rtc0.events_ovrflw",
            "name": "events_ovrflw",
            "offset": "0x104",
            "doc": "Event on COUNTER overflow."
        },
        "rtc0.events_compare0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "rtc0.events_compare0",
            "name": "events_compare0",
            "offset": "0x140",
            "doc": "Compare event on CC[n] match."
        },
        "rtc0.events_compare1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "rtc0.events_compare1",
            "name": "events_compare1",
            "offset": "0x144",
            "doc": "Compare event on CC[n] match."
        },
        "rtc0.events_compare2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "rtc0.events_compare2",
            "name": "events_compare2",
            "offset": "0x148",
            "doc": "Compare event on CC[n] match."
        },
        "rtc0.events_compare3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "rtc0.events_compare3",
            "name": "events_compare3",
            "offset": "0x14c",
            "doc": "Compare event on CC[n] match."
        },
        "rtc0.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compare3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on COMPARE[3] event."
                },
                {
                    "name": "compare2",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on COMPARE[2] event."
                },
                {
                    "name": "compare1",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on COMPARE[1] event."
                },
                {
                    "name": "compare0",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on COMPARE[0] event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovrflw",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on OVRFLW event."
                },
                {
                    "name": "tick",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on TICK event."
                }
            ],
            "id": "rtc0.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "rtc0.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compare3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on COMPARE[3] event."
                },
                {
                    "name": "compare2",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on COMPARE[2] event."
                },
                {
                    "name": "compare1",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on COMPARE[1] event."
                },
                {
                    "name": "compare0",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on COMPARE[0] event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovrflw",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on OVRFLW event."
                },
                {
                    "name": "tick",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on TICK event."
                }
            ],
            "id": "rtc0.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "rtc0.evten": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compare3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "COMPARE[3] event enable."
                },
                {
                    "name": "compare2",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "COMPARE[2] event enable."
                },
                {
                    "name": "compare1",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "COMPARE[1] event enable."
                },
                {
                    "name": "compare0",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "COMPARE[0] event enable."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovrflw",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "OVRFLW event enable."
                },
                {
                    "name": "tick",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "TICK event enable."
                }
            ],
            "id": "rtc0.evten",
            "name": "evten",
            "offset": "0x340",
            "doc": "Configures event enable routing to PPI for each RTC event."
        },
        "rtc0.evtenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compare3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable routing to PPI of COMPARE[3] event."
                },
                {
                    "name": "compare2",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable routing to PPI of COMPARE[2] event."
                },
                {
                    "name": "compare1",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable routing to PPI of COMPARE[1] event."
                },
                {
                    "name": "compare0",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable routing to PPI of COMPARE[0] event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovrflw",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable routing to PPI of OVRFLW event."
                },
                {
                    "name": "tick",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable routing to PPI of TICK event."
                }
            ],
            "id": "rtc0.evtenset",
            "name": "evtenset",
            "offset": "0x344",
            "doc": "Enable events routing to PPI. The reading of this register gives the value of EVTEN."
        },
        "rtc0.evtenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compare3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable routing to PPI of COMPARE[3] event."
                },
                {
                    "name": "compare2",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable routing to PPI of COMPARE[2] event."
                },
                {
                    "name": "compare1",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable routing to PPI of COMPARE[1] event."
                },
                {
                    "name": "compare0",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable routing to PPI of COMPARE[0] event."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovrflw",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable routing to PPI of OVRFLW event."
                },
                {
                    "name": "tick",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable routing to PPI of TICK event."
                }
            ],
            "id": "rtc0.evtenclr",
            "name": "evtenclr",
            "offset": "0x348",
            "doc": "Disable events routing to PPI. The reading of this register gives the value of EVTEN."
        },
        "rtc0.counter": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "counter",
                    "lsb": 0,
                    "nbits": 24,
                    "access": "",
                    "reset": "0",
                    "doc": "Counter value."
                }
            ],
            "id": "rtc0.counter",
            "name": "counter",
            "offset": "0x504",
            "doc": "Current COUNTER value."
        },
        "rtc0.prescaler": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prescaler",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "",
                    "reset": "0",
                    "doc": "RTC PRESCALER value."
                }
            ],
            "id": "rtc0.prescaler",
            "name": "prescaler",
            "offset": "0x508",
            "doc": "12-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must be written when RTC is STOPed."
        },
        "rtc0.cc0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compare",
                    "lsb": 0,
                    "nbits": 24,
                    "access": "",
                    "reset": "0",
                    "doc": "Compare value."
                }
            ],
            "id": "rtc0.cc0",
            "name": "cc0",
            "offset": "0x540",
            "doc": "Capture/compare registers."
        },
        "rtc0.cc1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compare",
                    "lsb": 0,
                    "nbits": 24,
                    "access": "",
                    "reset": "0",
                    "doc": "Compare value."
                }
            ],
            "id": "rtc0.cc1",
            "name": "cc1",
            "offset": "0x544",
            "doc": "Capture/compare registers."
        },
        "rtc0.cc2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compare",
                    "lsb": 0,
                    "nbits": 24,
                    "access": "",
                    "reset": "0",
                    "doc": "Compare value."
                }
            ],
            "id": "rtc0.cc2",
            "name": "cc2",
            "offset": "0x548",
            "doc": "Capture/compare registers."
        },
        "rtc0.cc3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compare",
                    "lsb": 0,
                    "nbits": 24,
                    "access": "",
                    "reset": "0",
                    "doc": "Compare value."
                }
            ],
            "id": "rtc0.cc3",
            "name": "cc3",
            "offset": "0x54c",
            "doc": "Capture/compare registers."
        },
        "rtc0.power": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "power",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Peripheral power control."
                }
            ],
            "id": "rtc0.power",
            "name": "power",
            "offset": "0xffc",
            "doc": "Peripheral power control."
        },
        "temp": {
            "type": "blk",
            "children": [
                "temp.tasks_start",
                "temp.tasks_stop",
                "temp.events_datardy",
                "temp.intenset",
                "temp.intenclr",
                "temp.temp",
                "temp.power"
            ],
            "id": "temp",
            "name": "temp",
            "offset": "0x4000c000",
            "doc": "Temperature Sensor."
        },
        "temp.tasks_start": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "temp.tasks_start",
            "name": "tasks_start",
            "offset": "0x0",
            "doc": "Start temperature measurement."
        },
        "temp.tasks_stop": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "temp.tasks_stop",
            "name": "tasks_stop",
            "offset": "0x4",
            "doc": "Stop temperature measurement."
        },
        "temp.events_datardy": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "temp.events_datardy",
            "name": "events_datardy",
            "offset": "0x100",
            "doc": "Temperature measurement complete, data ready event."
        },
        "temp.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datardy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on DATARDY event."
                }
            ],
            "id": "temp.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "temp.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datardy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on DATARDY event."
                }
            ],
            "id": "temp.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "temp.temp": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "temp.temp",
            "name": "temp",
            "offset": "0x508",
            "doc": "Die temperature in degC, 2's complement format, 0.25 degC pecision."
        },
        "temp.power": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "power",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Peripheral power control."
                }
            ],
            "id": "temp.power",
            "name": "power",
            "offset": "0xffc",
            "doc": "Peripheral power control."
        },
        "rng": {
            "type": "blk",
            "children": [
                "rng.tasks_start",
                "rng.tasks_stop",
                "rng.events_valrdy",
                "rng.shorts",
                "rng.intenset",
                "rng.intenclr",
                "rng.config",
                "rng.value",
                "rng.power"
            ],
            "id": "rng",
            "name": "rng",
            "offset": "0x4000d000",
            "doc": "Random Number Generator."
        },
        "rng.tasks_start": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "rng.tasks_start",
            "name": "tasks_start",
            "offset": "0x0",
            "doc": "Start the random number generator."
        },
        "rng.tasks_stop": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "rng.tasks_stop",
            "name": "tasks_stop",
            "offset": "0x4",
            "doc": "Stop the random number generator."
        },
        "rng.events_valrdy": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "rng.events_valrdy",
            "name": "events_valrdy",
            "offset": "0x100",
            "doc": "New random number generated and written to VALUE register."
        },
        "rng.shorts": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "valrdy_stop",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between VALRDY event and STOP task."
                }
            ],
            "id": "rng.shorts",
            "name": "shorts",
            "offset": "0x200",
            "doc": "Shortcuts for the RNG."
        },
        "rng.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "valrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on VALRDY event."
                }
            ],
            "id": "rng.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register"
        },
        "rng.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "valrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on VALRDY event."
                }
            ],
            "id": "rng.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register"
        },
        "rng.config": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dercen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Digital error correction enable."
                }
            ],
            "id": "rng.config",
            "name": "config",
            "offset": "0x504",
            "doc": "Configuration register."
        },
        "rng.value": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "value",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Generated random number."
                }
            ],
            "id": "rng.value",
            "name": "value",
            "offset": "0x508",
            "doc": "RNG random number."
        },
        "rng.power": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "power",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Peripheral power control."
                }
            ],
            "id": "rng.power",
            "name": "power",
            "offset": "0xffc",
            "doc": "Peripheral power control."
        },
        "ecb": {
            "type": "blk",
            "children": [
                "ecb.tasks_startecb",
                "ecb.tasks_stopecb",
                "ecb.events_endecb",
                "ecb.events_errorecb",
                "ecb.intenset",
                "ecb.intenclr",
                "ecb.ecbdataptr",
                "ecb.power"
            ],
            "id": "ecb",
            "name": "ecb",
            "offset": "0x4000e000",
            "doc": "AES ECB Mode Encryption."
        },
        "ecb.tasks_startecb": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ecb.tasks_startecb",
            "name": "tasks_startecb",
            "offset": "0x0",
            "doc": "Start ECB block encrypt. If a crypto operation is running, this will not initiate a new encryption and the ERRORECB event will be triggered."
        },
        "ecb.tasks_stopecb": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ecb.tasks_stopecb",
            "name": "tasks_stopecb",
            "offset": "0x4",
            "doc": "Stop current ECB encryption. If a crypto operation is running, this will will trigger the ERRORECB event."
        },
        "ecb.events_endecb": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ecb.events_endecb",
            "name": "events_endecb",
            "offset": "0x100",
            "doc": "ECB block encrypt complete."
        },
        "ecb.events_errorecb": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ecb.events_errorecb",
            "name": "events_errorecb",
            "offset": "0x104",
            "doc": "ECB block encrypt aborted due to a STOPECB task or due to an error."
        },
        "ecb.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errorecb",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on ERRORECB event."
                },
                {
                    "name": "endecb",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on ENDECB event."
                }
            ],
            "id": "ecb.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "ecb.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errorecb",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on ERRORECB event."
                },
                {
                    "name": "endecb",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on ENDECB event."
                }
            ],
            "id": "ecb.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "ecb.ecbdataptr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ecb.ecbdataptr",
            "name": "ecbdataptr",
            "offset": "0x504",
            "doc": "ECB block encrypt memory pointer."
        },
        "ecb.power": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "power",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Peripheral power control."
                }
            ],
            "id": "ecb.power",
            "name": "power",
            "offset": "0xffc",
            "doc": "Peripheral power control."
        },
        "aar": {
            "type": "blk",
            "children": [
                "aar.tasks_start",
                "aar.tasks_stop",
                "aar.events_end",
                "aar.events_resolved",
                "aar.events_notresolved",
                "aar.intenset",
                "aar.intenclr",
                "aar.status",
                "aar.enable",
                "aar.nirk",
                "aar.irkptr",
                "aar.addrptr",
                "aar.scratchptr",
                "aar.power"
            ],
            "id": "aar",
            "name": "aar",
            "offset": "0x4000f000",
            "doc": "Accelerated Address Resolver."
        },
        "aar.tasks_start": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "aar.tasks_start",
            "name": "tasks_start",
            "offset": "0x0",
            "doc": "Start resolving addresses based on IRKs specified in the IRK data structure."
        },
        "aar.tasks_stop": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "aar.tasks_stop",
            "name": "tasks_stop",
            "offset": "0x8",
            "doc": "Stop resolving addresses."
        },
        "aar.events_end": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "aar.events_end",
            "name": "events_end",
            "offset": "0x100",
            "doc": "Address resolution procedure completed."
        },
        "aar.events_resolved": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "aar.events_resolved",
            "name": "events_resolved",
            "offset": "0x104",
            "doc": "Address resolved."
        },
        "aar.events_notresolved": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "aar.events_notresolved",
            "name": "events_notresolved",
            "offset": "0x108",
            "doc": "Address not resolved."
        },
        "aar.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "notresolved",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on NOTRESOLVED event."
                },
                {
                    "name": "resolved",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on RESOLVED event."
                },
                {
                    "name": "end",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on END event."
                }
            ],
            "id": "aar.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "aar.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "notresolved",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on NOTRESOLVED event."
                },
                {
                    "name": "resolved",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on RESOLVED event."
                },
                {
                    "name": "end",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on ENDKSGEN event."
                }
            ],
            "id": "aar.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "aar.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "status",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": "The IRK used last time an address was resolved."
                }
            ],
            "id": "aar.status",
            "name": "status",
            "offset": "0x400",
            "doc": "Resolution status."
        },
        "aar.enable": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "enable",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable AAR."
                }
            ],
            "id": "aar.enable",
            "name": "enable",
            "offset": "0x500",
            "doc": "Enable AAR."
        },
        "aar.nirk": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nirk",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "",
                    "reset": "1",
                    "doc": "Number of Identity root Keys in the IRK data structure."
                }
            ],
            "id": "aar.nirk",
            "name": "nirk",
            "offset": "0x504",
            "doc": "Number of Identity root Keys in the IRK data structure."
        },
        "aar.irkptr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "aar.irkptr",
            "name": "irkptr",
            "offset": "0x508",
            "doc": "Pointer to the IRK data structure."
        },
        "aar.addrptr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "aar.addrptr",
            "name": "addrptr",
            "offset": "0x510",
            "doc": "Pointer to the resolvable address (6 bytes)."
        },
        "aar.scratchptr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "aar.scratchptr",
            "name": "scratchptr",
            "offset": "0x514",
            "doc": "Pointer to a scratch data area used for temporary storage during resolution. A minimum of 3 bytes must be reserved."
        },
        "aar.power": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "power",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Peripheral power control."
                }
            ],
            "id": "aar.power",
            "name": "power",
            "offset": "0xffc",
            "doc": "Peripheral power control."
        },
        "ccm": {
            "type": "blk",
            "children": [
                "ccm.tasks_ksgen",
                "ccm.tasks_crypt",
                "ccm.tasks_stop",
                "ccm.events_endksgen",
                "ccm.events_endcrypt",
                "ccm.events_error",
                "ccm.shorts",
                "ccm.intenset",
                "ccm.intenclr",
                "ccm.micstatus",
                "ccm.enable",
                "ccm.mode",
                "ccm.cnfptr",
                "ccm.inptr",
                "ccm.outptr",
                "ccm.scratchptr",
                "ccm.power"
            ],
            "id": "ccm",
            "name": "ccm",
            "offset": "0x4000f000",
            "doc": "AES CCM Mode Encryption."
        },
        "ccm.tasks_ksgen": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ccm.tasks_ksgen",
            "name": "tasks_ksgen",
            "offset": "0x0",
            "doc": "Start generation of key-stream. This operation will stop by itself when completed."
        },
        "ccm.tasks_crypt": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ccm.tasks_crypt",
            "name": "tasks_crypt",
            "offset": "0x4",
            "doc": "Start encrypt/decrypt. This operation will stop by itself when completed."
        },
        "ccm.tasks_stop": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ccm.tasks_stop",
            "name": "tasks_stop",
            "offset": "0x8",
            "doc": "Stop encrypt/decrypt."
        },
        "ccm.events_endksgen": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ccm.events_endksgen",
            "name": "events_endksgen",
            "offset": "0x100",
            "doc": "Keystream generation completed."
        },
        "ccm.events_endcrypt": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ccm.events_endcrypt",
            "name": "events_endcrypt",
            "offset": "0x104",
            "doc": "Encrypt/decrypt completed."
        },
        "ccm.events_error": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ccm.events_error",
            "name": "events_error",
            "offset": "0x108",
            "doc": "Error happened."
        },
        "ccm.shorts": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "endksgen_crypt",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between ENDKSGEN event and CRYPT task."
                }
            ],
            "id": "ccm.shorts",
            "name": "shorts",
            "offset": "0x200",
            "doc": "Shortcuts for the CCM."
        },
        "ccm.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "error",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on ERROR event."
                },
                {
                    "name": "endcrypt",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on ENDCRYPT event."
                },
                {
                    "name": "endksgen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on ENDKSGEN event."
                }
            ],
            "id": "ccm.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "ccm.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "error",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on ERROR event."
                },
                {
                    "name": "endcrypt",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on ENDCRYPT event."
                },
                {
                    "name": "endksgen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on ENDKSGEN event."
                }
            ],
            "id": "ccm.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "ccm.micstatus": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "micstatus",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Result of the MIC check performed during the previous CCM RX STARTCRYPT"
                }
            ],
            "id": "ccm.micstatus",
            "name": "micstatus",
            "offset": "0x400",
            "doc": "CCM RX MIC check result."
        },
        "ccm.enable": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "enable",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "CCM enable."
                }
            ],
            "id": "ccm.enable",
            "name": "enable",
            "offset": "0x500",
            "doc": "CCM enable."
        },
        "ccm.mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "CCM mode operation."
                }
            ],
            "id": "ccm.mode",
            "name": "mode",
            "offset": "0x504",
            "doc": "Operation mode."
        },
        "ccm.cnfptr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ccm.cnfptr",
            "name": "cnfptr",
            "offset": "0x508",
            "doc": "Pointer to a data structure holding AES key and NONCE vector."
        },
        "ccm.inptr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ccm.inptr",
            "name": "inptr",
            "offset": "0x50c",
            "doc": "Pointer to the input packet."
        },
        "ccm.outptr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ccm.outptr",
            "name": "outptr",
            "offset": "0x510",
            "doc": "Pointer to the output packet."
        },
        "ccm.scratchptr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ccm.scratchptr",
            "name": "scratchptr",
            "offset": "0x514",
            "doc": "Pointer to a scratch data area used for temporary storage during resolution. A minimum of 43 bytes must be reserved."
        },
        "ccm.power": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "power",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Peripheral power control."
                }
            ],
            "id": "ccm.power",
            "name": "power",
            "offset": "0xffc",
            "doc": "Peripheral power control."
        },
        "wdt": {
            "type": "blk",
            "children": [
                "wdt.tasks_start",
                "wdt.events_timeout",
                "wdt.intenset",
                "wdt.intenclr",
                "wdt.runstatus",
                "wdt.reqstatus",
                "wdt.crv",
                "wdt.rren",
                "wdt.config",
                "wdt.rr0",
                "wdt.rr1",
                "wdt.rr2",
                "wdt.rr3",
                "wdt.rr4",
                "wdt.rr5",
                "wdt.rr6",
                "wdt.rr7",
                "wdt.power"
            ],
            "id": "wdt",
            "name": "wdt",
            "offset": "0x40010000",
            "doc": "Watchdog Timer."
        },
        "wdt.tasks_start": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "wdt.tasks_start",
            "name": "tasks_start",
            "offset": "0x0",
            "doc": "Start the watchdog."
        },
        "wdt.events_timeout": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "wdt.events_timeout",
            "name": "events_timeout",
            "offset": "0x100",
            "doc": "Watchdog timeout."
        },
        "wdt.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "timeout",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on TIMEOUT event."
                }
            ],
            "id": "wdt.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "wdt.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "timeout",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on TIMEOUT event."
                }
            ],
            "id": "wdt.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "wdt.runstatus": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "runstatus",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Watchdog running status."
                }
            ],
            "id": "wdt.runstatus",
            "name": "runstatus",
            "offset": "0x400",
            "doc": "Watchdog running status."
        },
        "wdt.reqstatus": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rr7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Request status for RR[7]."
                },
                {
                    "name": "rr6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Request status for RR[6]."
                },
                {
                    "name": "rr5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Request status for RR[5]."
                },
                {
                    "name": "rr4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Request status for RR[4]."
                },
                {
                    "name": "rr3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Request status for RR[3]."
                },
                {
                    "name": "rr2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Request status for RR[2]."
                },
                {
                    "name": "rr1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Request status for RR[1]."
                },
                {
                    "name": "rr0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Request status for RR[0]."
                }
            ],
            "id": "wdt.reqstatus",
            "name": "reqstatus",
            "offset": "0x404",
            "doc": "Request status."
        },
        "wdt.crv": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "wdt.crv",
            "name": "crv",
            "offset": "0x504",
            "doc": "Counter reload value in number of 32kiHz clock cycles."
        },
        "wdt.rren": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rr7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable RR[7] register."
                },
                {
                    "name": "rr6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable RR[6] register."
                },
                {
                    "name": "rr5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable RR[5] register."
                },
                {
                    "name": "rr4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable RR[4] register."
                },
                {
                    "name": "rr3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable RR[3] register."
                },
                {
                    "name": "rr2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable RR[2] register."
                },
                {
                    "name": "rr1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable RR[1] register."
                },
                {
                    "name": "rr0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Enable or disable RR[0] register."
                }
            ],
            "id": "wdt.rren",
            "name": "rren",
            "offset": "0x508",
            "doc": "Reload request enable."
        },
        "wdt.config": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "halt",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Configure the watchdog to pause or not while the CPU is halted by the debugger."
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sleep",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Configure the watchdog to pause or not while the CPU is sleeping."
                }
            ],
            "id": "wdt.config",
            "name": "config",
            "offset": "0x50c",
            "doc": "Configuration register."
        },
        "wdt.rr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "",
                    "reset": "0",
                    "doc": "Reload register."
                }
            ],
            "id": "wdt.rr0",
            "name": "rr0",
            "offset": "0x600",
            "doc": "Reload requests registers."
        },
        "wdt.rr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "",
                    "reset": "0",
                    "doc": "Reload register."
                }
            ],
            "id": "wdt.rr1",
            "name": "rr1",
            "offset": "0x604",
            "doc": "Reload requests registers."
        },
        "wdt.rr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "",
                    "reset": "0",
                    "doc": "Reload register."
                }
            ],
            "id": "wdt.rr2",
            "name": "rr2",
            "offset": "0x608",
            "doc": "Reload requests registers."
        },
        "wdt.rr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "",
                    "reset": "0",
                    "doc": "Reload register."
                }
            ],
            "id": "wdt.rr3",
            "name": "rr3",
            "offset": "0x60c",
            "doc": "Reload requests registers."
        },
        "wdt.rr4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "",
                    "reset": "0",
                    "doc": "Reload register."
                }
            ],
            "id": "wdt.rr4",
            "name": "rr4",
            "offset": "0x610",
            "doc": "Reload requests registers."
        },
        "wdt.rr5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "",
                    "reset": "0",
                    "doc": "Reload register."
                }
            ],
            "id": "wdt.rr5",
            "name": "rr5",
            "offset": "0x614",
            "doc": "Reload requests registers."
        },
        "wdt.rr6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "",
                    "reset": "0",
                    "doc": "Reload register."
                }
            ],
            "id": "wdt.rr6",
            "name": "rr6",
            "offset": "0x618",
            "doc": "Reload requests registers."
        },
        "wdt.rr7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "",
                    "reset": "0",
                    "doc": "Reload register."
                }
            ],
            "id": "wdt.rr7",
            "name": "rr7",
            "offset": "0x61c",
            "doc": "Reload requests registers."
        },
        "wdt.power": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "power",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Peripheral power control."
                }
            ],
            "id": "wdt.power",
            "name": "power",
            "offset": "0xffc",
            "doc": "Peripheral power control."
        },
        "rtc1": {
            "type": "blk",
            "children": [],
            "id": "rtc1",
            "name": "rtc1",
            "offset": "0x40011000",
            "doc": "Real time counter 1."
        },
        "qdec": {
            "type": "blk",
            "children": [
                "qdec.tasks_start",
                "qdec.tasks_stop",
                "qdec.tasks_readclracc",
                "qdec.events_samplerdy",
                "qdec.events_reportrdy",
                "qdec.events_accof",
                "qdec.shorts",
                "qdec.intenset",
                "qdec.intenclr",
                "qdec.enable",
                "qdec.ledpol",
                "qdec.sampleper",
                "qdec.sample",
                "qdec.reportper",
                "qdec.acc",
                "qdec.accread",
                "qdec.pselled",
                "qdec.psela",
                "qdec.pselb",
                "qdec.dbfen",
                "qdec.ledpre",
                "qdec.accdbl",
                "qdec.accdblread",
                "qdec.power"
            ],
            "id": "qdec",
            "name": "qdec",
            "offset": "0x40012000",
            "doc": "Rotary decoder."
        },
        "qdec.tasks_start": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qdec.tasks_start",
            "name": "tasks_start",
            "offset": "0x0",
            "doc": "Start the quadrature decoder."
        },
        "qdec.tasks_stop": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qdec.tasks_stop",
            "name": "tasks_stop",
            "offset": "0x4",
            "doc": "Stop the quadrature decoder."
        },
        "qdec.tasks_readclracc": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qdec.tasks_readclracc",
            "name": "tasks_readclracc",
            "offset": "0x8",
            "doc": "Transfers the content from ACC registers to ACCREAD registers, and clears the ACC registers."
        },
        "qdec.events_samplerdy": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qdec.events_samplerdy",
            "name": "events_samplerdy",
            "offset": "0x100",
            "doc": "A new sample is written to the sample register."
        },
        "qdec.events_reportrdy": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qdec.events_reportrdy",
            "name": "events_reportrdy",
            "offset": "0x104",
            "doc": "REPORTPER number of samples accumulated in ACC register, and ACC register different than zero."
        },
        "qdec.events_accof": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qdec.events_accof",
            "name": "events_accof",
            "offset": "0x108",
            "doc": "ACC or ACCDBL register overflow."
        },
        "qdec.shorts": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "samplerdy_stop",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between SAMPLERDY event and STOP task."
                },
                {
                    "name": "reportrdy_readclracc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between REPORTRDY event and READCLRACC task."
                }
            ],
            "id": "qdec.shorts",
            "name": "shorts",
            "offset": "0x200",
            "doc": "Shortcuts for the QDEC."
        },
        "qdec.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "accof",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on ACCOF event."
                },
                {
                    "name": "reportrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on REPORTRDY event."
                },
                {
                    "name": "samplerdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on SAMPLERDY event."
                }
            ],
            "id": "qdec.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "qdec.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "accof",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on ACCOF event."
                },
                {
                    "name": "reportrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on REPORTRDY event."
                },
                {
                    "name": "samplerdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on SAMPLERDY event."
                }
            ],
            "id": "qdec.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "qdec.enable": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "enable",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable QDEC."
                }
            ],
            "id": "qdec.enable",
            "name": "enable",
            "offset": "0x500",
            "doc": "Enable the QDEC."
        },
        "qdec.ledpol": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ledpol",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "LED output pin polarity."
                }
            ],
            "id": "qdec.ledpol",
            "name": "ledpol",
            "offset": "0x504",
            "doc": "LED output pin polarity."
        },
        "qdec.sampleper": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sampleper",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Sample period."
                }
            ],
            "id": "qdec.sampleper",
            "name": "sampleper",
            "offset": "0x508",
            "doc": "Sample period."
        },
        "qdec.sample": {
            "type": "reg",
            "fields": [
                {
                    "name": "sample",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "",
                    "reset": "0",
                    "doc": "Last sample taken in compliment to 2."
                }
            ],
            "id": "qdec.sample",
            "name": "sample",
            "offset": "0x50c",
            "doc": "Motion sample value."
        },
        "qdec.reportper": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "reportper",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Number of samples to generate an EVENT_REPORTRDY."
                }
            ],
            "id": "qdec.reportper",
            "name": "reportper",
            "offset": "0x510",
            "doc": "Number of samples to generate an EVENT_REPORTRDY."
        },
        "qdec.acc": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qdec.acc",
            "name": "acc",
            "offset": "0x514",
            "doc": "Accumulated valid transitions register."
        },
        "qdec.accread": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qdec.accread",
            "name": "accread",
            "offset": "0x518",
            "doc": "Snapshot of ACC register. Value generated by the TASKS_READCLEACC task."
        },
        "qdec.pselled": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qdec.pselled",
            "name": "pselled",
            "offset": "0x51c",
            "doc": "Pin select for LED output."
        },
        "qdec.psela": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qdec.psela",
            "name": "psela",
            "offset": "0x520",
            "doc": "Pin select for phase A input."
        },
        "qdec.pselb": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qdec.pselb",
            "name": "pselb",
            "offset": "0x524",
            "doc": "Pin select for phase B input."
        },
        "qdec.dbfen": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dbfen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable debounce input filters."
                }
            ],
            "id": "qdec.dbfen",
            "name": "dbfen",
            "offset": "0x528",
            "doc": "Enable debouncer input filters."
        },
        "qdec.ledpre": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ledpre",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "",
                    "reset": "16",
                    "doc": "Period in us the LED in switched on prior to sampling."
                }
            ],
            "id": "qdec.ledpre",
            "name": "ledpre",
            "offset": "0x540",
            "doc": "Time LED is switched ON before the sample."
        },
        "qdec.accdbl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "accdbl",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": "Accumulated double (error) transitions."
                }
            ],
            "id": "qdec.accdbl",
            "name": "accdbl",
            "offset": "0x544",
            "doc": "Accumulated double (error) transitions register."
        },
        "qdec.accdblread": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "accdblread",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "",
                    "reset": "0",
                    "doc": "Snapshot of accumulated double (error) transitions."
                }
            ],
            "id": "qdec.accdblread",
            "name": "accdblread",
            "offset": "0x548",
            "doc": "Snapshot of ACCDBL register. Value generated by the TASKS_READCLEACC task."
        },
        "qdec.power": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "power",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Peripheral power control."
                }
            ],
            "id": "qdec.power",
            "name": "power",
            "offset": "0xffc",
            "doc": "Peripheral power control."
        },
        "lpcomp": {
            "type": "blk",
            "children": [
                "lpcomp.tasks_start",
                "lpcomp.tasks_stop",
                "lpcomp.tasks_sample",
                "lpcomp.events_ready",
                "lpcomp.events_down",
                "lpcomp.events_up",
                "lpcomp.events_cross",
                "lpcomp.shorts",
                "lpcomp.intenset",
                "lpcomp.intenclr",
                "lpcomp.result",
                "lpcomp.enable",
                "lpcomp.psel",
                "lpcomp.refsel",
                "lpcomp.extrefsel",
                "lpcomp.anadetect",
                "lpcomp.power"
            ],
            "id": "lpcomp",
            "name": "lpcomp",
            "offset": "0x40013000",
            "doc": "Low power comparator."
        },
        "lpcomp.tasks_start": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "lpcomp.tasks_start",
            "name": "tasks_start",
            "offset": "0x0",
            "doc": "Start the comparator."
        },
        "lpcomp.tasks_stop": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "lpcomp.tasks_stop",
            "name": "tasks_stop",
            "offset": "0x4",
            "doc": "Stop the comparator."
        },
        "lpcomp.tasks_sample": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "lpcomp.tasks_sample",
            "name": "tasks_sample",
            "offset": "0x8",
            "doc": "Sample comparator value."
        },
        "lpcomp.events_ready": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "lpcomp.events_ready",
            "name": "events_ready",
            "offset": "0x100",
            "doc": "LPCOMP is ready and output is valid."
        },
        "lpcomp.events_down": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "lpcomp.events_down",
            "name": "events_down",
            "offset": "0x104",
            "doc": "Input voltage crossed the threshold going down."
        },
        "lpcomp.events_up": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "lpcomp.events_up",
            "name": "events_up",
            "offset": "0x108",
            "doc": "Input voltage crossed the threshold going up."
        },
        "lpcomp.events_cross": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "lpcomp.events_cross",
            "name": "events_cross",
            "offset": "0x10c",
            "doc": "Input voltage crossed the threshold in any direction."
        },
        "lpcomp.shorts": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cross_stop",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between CROSS event and STOP task."
                },
                {
                    "name": "up_stop",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between UP event and STOP task."
                },
                {
                    "name": "down_stop",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between DOWN event and STOP task."
                },
                {
                    "name": "ready_stop",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between RADY event and STOP task."
                },
                {
                    "name": "ready_sample",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Shortcut between READY event and SAMPLE task."
                }
            ],
            "id": "lpcomp.shorts",
            "name": "shorts",
            "offset": "0x200",
            "doc": "Shortcuts for the LPCOMP."
        },
        "lpcomp.intenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cross",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on CROSS event."
                },
                {
                    "name": "up",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on UP event."
                },
                {
                    "name": "down",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on DOWN event."
                },
                {
                    "name": "ready",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable interrupt on READY event."
                }
            ],
            "id": "lpcomp.intenset",
            "name": "intenset",
            "offset": "0x304",
            "doc": "Interrupt enable set register."
        },
        "lpcomp.intenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cross",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on CROSS event."
                },
                {
                    "name": "up",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on UP event."
                },
                {
                    "name": "down",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on DOWN event."
                },
                {
                    "name": "ready",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable interrupt on READY event."
                }
            ],
            "id": "lpcomp.intenclr",
            "name": "intenclr",
            "offset": "0x308",
            "doc": "Interrupt enable clear register."
        },
        "lpcomp.result": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "result",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Result of last compare. Decision point SAMPLE task."
                }
            ],
            "id": "lpcomp.result",
            "name": "result",
            "offset": "0x400",
            "doc": "Result of last compare."
        },
        "lpcomp.enable": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "enable",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable or disable LPCOMP."
                }
            ],
            "id": "lpcomp.enable",
            "name": "enable",
            "offset": "0x500",
            "doc": "Enable the LPCOMP."
        },
        "lpcomp.psel": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "psel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Analog input pin select."
                }
            ],
            "id": "lpcomp.psel",
            "name": "psel",
            "offset": "0x504",
            "doc": "Input pin select."
        },
        "lpcomp.refsel": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "refsel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Reference select."
                }
            ],
            "id": "lpcomp.refsel",
            "name": "refsel",
            "offset": "0x508",
            "doc": "Reference select."
        },
        "lpcomp.extrefsel": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extrefsel",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "External analog reference pin selection."
                }
            ],
            "id": "lpcomp.extrefsel",
            "name": "extrefsel",
            "offset": "0x50c",
            "doc": "External reference select."
        },
        "lpcomp.anadetect": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "anadetect",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Analog detect configuration."
                }
            ],
            "id": "lpcomp.anadetect",
            "name": "anadetect",
            "offset": "0x520",
            "doc": "Analog detect configuration."
        },
        "lpcomp.power": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "power",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Peripheral power control."
                }
            ],
            "id": "lpcomp.power",
            "name": "power",
            "offset": "0xffc",
            "doc": "Peripheral power control."
        },
        "swi": {
            "type": "blk",
            "children": [
                "swi.unused"
            ],
            "id": "swi",
            "name": "swi",
            "offset": "0x40014000",
            "doc": "SW Interrupts."
        },
        "swi.unused": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "swi.unused",
            "name": "unused",
            "offset": "0x0",
            "doc": "Unused."
        },
        "nvmc": {
            "type": "blk",
            "children": [
                "nvmc.ready",
                "nvmc.config",
                "nvmc.erasepage",
                "nvmc.erasepcr1",
                "nvmc.eraseall",
                "nvmc.erasepcr0",
                "nvmc.eraseuicr"
            ],
            "id": "nvmc",
            "name": "nvmc",
            "offset": "0x4001e000",
            "doc": "Non Volatile Memory Controller."
        },
        "nvmc.ready": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ready",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "NVMC ready."
                }
            ],
            "id": "nvmc.ready",
            "name": "ready",
            "offset": "0x400",
            "doc": "Ready flag."
        },
        "nvmc.config": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wen",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Program write enable."
                }
            ],
            "id": "nvmc.config",
            "name": "config",
            "offset": "0x504",
            "doc": "Configuration register."
        },
        "nvmc.erasepage": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "nvmc.erasepage",
            "name": "erasepage",
            "offset": "0x508",
            "doc": "Register for erasing a non-protected non-volatile memory page."
        },
        "nvmc.erasepcr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "nvmc.erasepcr1",
            "name": "erasepcr1",
            "offset": "0x508",
            "doc": "Register for erasing a non-protected non-volatile memory page."
        },
        "nvmc.eraseall": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eraseall",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Starts the erasing of all user NVM (code region 0/1 and UICR registers)."
                }
            ],
            "id": "nvmc.eraseall",
            "name": "eraseall",
            "offset": "0x50c",
            "doc": "Register for erasing all non-volatile user memory."
        },
        "nvmc.erasepcr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "nvmc.erasepcr0",
            "name": "erasepcr0",
            "offset": "0x510",
            "doc": "Register for erasing a protected non-volatile memory page."
        },
        "nvmc.eraseuicr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eraseuicr",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "It can only be used when all contents of code region 1 are erased."
                }
            ],
            "id": "nvmc.eraseuicr",
            "name": "eraseuicr",
            "offset": "0x514",
            "doc": "Register for start erasing User Information Congfiguration Registers."
        },
        "ppi": {
            "type": "blk",
            "children": [
                "ppi.tasks_chg0",
                "ppi.tasks_chg1",
                "ppi.tasks_chg2",
                "ppi.tasks_chg3",
                "ppi.chen",
                "ppi.chenset",
                "ppi.chenclr",
                "ppi.ch0",
                "ppi.ch1",
                "ppi.ch2",
                "ppi.ch3",
                "ppi.ch4",
                "ppi.ch5",
                "ppi.ch6",
                "ppi.ch7",
                "ppi.ch8",
                "ppi.ch9",
                "ppi.ch10",
                "ppi.ch11",
                "ppi.ch12",
                "ppi.ch13",
                "ppi.ch14",
                "ppi.ch15",
                "ppi.chg0",
                "ppi.chg1",
                "ppi.chg2",
                "ppi.chg3"
            ],
            "id": "ppi",
            "name": "ppi",
            "offset": "0x4001f000",
            "doc": "PPI controller."
        },
        "ppi.tasks_chg0": {
            "type": "blk",
            "children": [
                "ppi.tasks_chg0.en",
                "ppi.tasks_chg0.dis"
            ],
            "id": "ppi.tasks_chg0",
            "name": "tasks_chg0",
            "offset": "0x0",
            "doc": "Channel group tasks."
        },
        "ppi.tasks_chg0.en": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.tasks_chg0.en",
            "name": "en",
            "offset": "0x0",
            "doc": "Enable channel group."
        },
        "ppi.tasks_chg0.dis": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.tasks_chg0.dis",
            "name": "dis",
            "offset": "0x4",
            "doc": "Disable channel group."
        },
        "ppi.tasks_chg1": {
            "type": "blk",
            "children": [
                "ppi.tasks_chg1.en",
                "ppi.tasks_chg1.dis"
            ],
            "id": "ppi.tasks_chg1",
            "name": "tasks_chg1",
            "offset": "0x8",
            "doc": "Channel group tasks."
        },
        "ppi.tasks_chg1.en": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.tasks_chg1.en",
            "name": "en",
            "offset": "0x0",
            "doc": "Enable channel group."
        },
        "ppi.tasks_chg1.dis": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.tasks_chg1.dis",
            "name": "dis",
            "offset": "0x4",
            "doc": "Disable channel group."
        },
        "ppi.tasks_chg2": {
            "type": "blk",
            "children": [
                "ppi.tasks_chg2.en",
                "ppi.tasks_chg2.dis"
            ],
            "id": "ppi.tasks_chg2",
            "name": "tasks_chg2",
            "offset": "0x10",
            "doc": "Channel group tasks."
        },
        "ppi.tasks_chg2.en": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.tasks_chg2.en",
            "name": "en",
            "offset": "0x0",
            "doc": "Enable channel group."
        },
        "ppi.tasks_chg2.dis": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.tasks_chg2.dis",
            "name": "dis",
            "offset": "0x4",
            "doc": "Disable channel group."
        },
        "ppi.tasks_chg3": {
            "type": "blk",
            "children": [
                "ppi.tasks_chg3.en",
                "ppi.tasks_chg3.dis"
            ],
            "id": "ppi.tasks_chg3",
            "name": "tasks_chg3",
            "offset": "0x18",
            "doc": "Channel group tasks."
        },
        "ppi.tasks_chg3.en": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.tasks_chg3.en",
            "name": "en",
            "offset": "0x0",
            "doc": "Enable channel group."
        },
        "ppi.tasks_chg3.dis": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.tasks_chg3.dis",
            "name": "dis",
            "offset": "0x4",
            "doc": "Disable channel group."
        },
        "ppi.chen": {
            "type": "reg",
            "fields": [
                {
                    "name": "ch31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 31."
                },
                {
                    "name": "ch30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 30."
                },
                {
                    "name": "ch29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 29."
                },
                {
                    "name": "ch28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 28."
                },
                {
                    "name": "ch27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 27."
                },
                {
                    "name": "ch26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 26."
                },
                {
                    "name": "ch25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 25."
                },
                {
                    "name": "ch24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 24."
                },
                {
                    "name": "ch23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 23."
                },
                {
                    "name": "ch22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 22."
                },
                {
                    "name": "ch21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 21."
                },
                {
                    "name": "ch20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 20."
                },
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 15."
                },
                {
                    "name": "ch14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 14."
                },
                {
                    "name": "ch13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 13."
                },
                {
                    "name": "ch12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 12."
                },
                {
                    "name": "ch11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 11."
                },
                {
                    "name": "ch10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 10."
                },
                {
                    "name": "ch9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 9."
                },
                {
                    "name": "ch8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 8."
                },
                {
                    "name": "ch7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 7."
                },
                {
                    "name": "ch6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 6."
                },
                {
                    "name": "ch5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 5."
                },
                {
                    "name": "ch4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 4."
                },
                {
                    "name": "ch3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 3."
                },
                {
                    "name": "ch2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 2."
                },
                {
                    "name": "ch1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 1."
                },
                {
                    "name": "ch0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 0."
                }
            ],
            "id": "ppi.chen",
            "name": "chen",
            "offset": "0x500",
            "doc": "Channel enable."
        },
        "ppi.chenset": {
            "type": "reg",
            "fields": [
                {
                    "name": "ch31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 31."
                },
                {
                    "name": "ch30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 30."
                },
                {
                    "name": "ch29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 29."
                },
                {
                    "name": "ch28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 28."
                },
                {
                    "name": "ch27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 27."
                },
                {
                    "name": "ch26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 26."
                },
                {
                    "name": "ch25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 25."
                },
                {
                    "name": "ch24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 24."
                },
                {
                    "name": "ch23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 23."
                },
                {
                    "name": "ch22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 22."
                },
                {
                    "name": "ch21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 21."
                },
                {
                    "name": "ch20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 20."
                },
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 15."
                },
                {
                    "name": "ch14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 14."
                },
                {
                    "name": "ch13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 13."
                },
                {
                    "name": "ch12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 12."
                },
                {
                    "name": "ch11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 11."
                },
                {
                    "name": "ch10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 10."
                },
                {
                    "name": "ch9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 9."
                },
                {
                    "name": "ch8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 8."
                },
                {
                    "name": "ch7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 7."
                },
                {
                    "name": "ch6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 6."
                },
                {
                    "name": "ch5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 5."
                },
                {
                    "name": "ch4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 4."
                },
                {
                    "name": "ch3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 3."
                },
                {
                    "name": "ch2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 2."
                },
                {
                    "name": "ch1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 1."
                },
                {
                    "name": "ch0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Enable PPI channel 0."
                }
            ],
            "id": "ppi.chenset",
            "name": "chenset",
            "offset": "0x504",
            "doc": "Channel enable set."
        },
        "ppi.chenclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "ch31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 31."
                },
                {
                    "name": "ch30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 30."
                },
                {
                    "name": "ch29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 29."
                },
                {
                    "name": "ch28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 28."
                },
                {
                    "name": "ch27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 27."
                },
                {
                    "name": "ch26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 26."
                },
                {
                    "name": "ch25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 25."
                },
                {
                    "name": "ch24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 24."
                },
                {
                    "name": "ch23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 23."
                },
                {
                    "name": "ch22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 22."
                },
                {
                    "name": "ch21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 21."
                },
                {
                    "name": "ch20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 20."
                },
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 15."
                },
                {
                    "name": "ch14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 14."
                },
                {
                    "name": "ch13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 13."
                },
                {
                    "name": "ch12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 12."
                },
                {
                    "name": "ch11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 11."
                },
                {
                    "name": "ch10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 10."
                },
                {
                    "name": "ch9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 9."
                },
                {
                    "name": "ch8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 8."
                },
                {
                    "name": "ch7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 7."
                },
                {
                    "name": "ch6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 6."
                },
                {
                    "name": "ch5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 5."
                },
                {
                    "name": "ch4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 4."
                },
                {
                    "name": "ch3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 3."
                },
                {
                    "name": "ch2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 2."
                },
                {
                    "name": "ch1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 1."
                },
                {
                    "name": "ch0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Disable PPI channel 0."
                }
            ],
            "id": "ppi.chenclr",
            "name": "chenclr",
            "offset": "0x508",
            "doc": "Channel enable clear."
        },
        "ppi.ch0": {
            "type": "blk",
            "children": [
                "ppi.ch0.eep",
                "ppi.ch0.tep"
            ],
            "id": "ppi.ch0",
            "name": "ch0",
            "offset": "0x510",
            "doc": "PPI Channel."
        },
        "ppi.ch0.eep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch0.eep",
            "name": "eep",
            "offset": "0x0",
            "doc": "Channel event end-point."
        },
        "ppi.ch0.tep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch0.tep",
            "name": "tep",
            "offset": "0x4",
            "doc": "Channel task end-point."
        },
        "ppi.ch1": {
            "type": "blk",
            "children": [
                "ppi.ch1.eep",
                "ppi.ch1.tep"
            ],
            "id": "ppi.ch1",
            "name": "ch1",
            "offset": "0x518",
            "doc": "PPI Channel."
        },
        "ppi.ch1.eep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch1.eep",
            "name": "eep",
            "offset": "0x0",
            "doc": "Channel event end-point."
        },
        "ppi.ch1.tep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch1.tep",
            "name": "tep",
            "offset": "0x4",
            "doc": "Channel task end-point."
        },
        "ppi.ch2": {
            "type": "blk",
            "children": [
                "ppi.ch2.eep",
                "ppi.ch2.tep"
            ],
            "id": "ppi.ch2",
            "name": "ch2",
            "offset": "0x520",
            "doc": "PPI Channel."
        },
        "ppi.ch2.eep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch2.eep",
            "name": "eep",
            "offset": "0x0",
            "doc": "Channel event end-point."
        },
        "ppi.ch2.tep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch2.tep",
            "name": "tep",
            "offset": "0x4",
            "doc": "Channel task end-point."
        },
        "ppi.ch3": {
            "type": "blk",
            "children": [
                "ppi.ch3.eep",
                "ppi.ch3.tep"
            ],
            "id": "ppi.ch3",
            "name": "ch3",
            "offset": "0x528",
            "doc": "PPI Channel."
        },
        "ppi.ch3.eep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch3.eep",
            "name": "eep",
            "offset": "0x0",
            "doc": "Channel event end-point."
        },
        "ppi.ch3.tep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch3.tep",
            "name": "tep",
            "offset": "0x4",
            "doc": "Channel task end-point."
        },
        "ppi.ch4": {
            "type": "blk",
            "children": [
                "ppi.ch4.eep",
                "ppi.ch4.tep"
            ],
            "id": "ppi.ch4",
            "name": "ch4",
            "offset": "0x530",
            "doc": "PPI Channel."
        },
        "ppi.ch4.eep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch4.eep",
            "name": "eep",
            "offset": "0x0",
            "doc": "Channel event end-point."
        },
        "ppi.ch4.tep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch4.tep",
            "name": "tep",
            "offset": "0x4",
            "doc": "Channel task end-point."
        },
        "ppi.ch5": {
            "type": "blk",
            "children": [
                "ppi.ch5.eep",
                "ppi.ch5.tep"
            ],
            "id": "ppi.ch5",
            "name": "ch5",
            "offset": "0x538",
            "doc": "PPI Channel."
        },
        "ppi.ch5.eep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch5.eep",
            "name": "eep",
            "offset": "0x0",
            "doc": "Channel event end-point."
        },
        "ppi.ch5.tep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch5.tep",
            "name": "tep",
            "offset": "0x4",
            "doc": "Channel task end-point."
        },
        "ppi.ch6": {
            "type": "blk",
            "children": [
                "ppi.ch6.eep",
                "ppi.ch6.tep"
            ],
            "id": "ppi.ch6",
            "name": "ch6",
            "offset": "0x540",
            "doc": "PPI Channel."
        },
        "ppi.ch6.eep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch6.eep",
            "name": "eep",
            "offset": "0x0",
            "doc": "Channel event end-point."
        },
        "ppi.ch6.tep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch6.tep",
            "name": "tep",
            "offset": "0x4",
            "doc": "Channel task end-point."
        },
        "ppi.ch7": {
            "type": "blk",
            "children": [
                "ppi.ch7.eep",
                "ppi.ch7.tep"
            ],
            "id": "ppi.ch7",
            "name": "ch7",
            "offset": "0x548",
            "doc": "PPI Channel."
        },
        "ppi.ch7.eep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch7.eep",
            "name": "eep",
            "offset": "0x0",
            "doc": "Channel event end-point."
        },
        "ppi.ch7.tep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch7.tep",
            "name": "tep",
            "offset": "0x4",
            "doc": "Channel task end-point."
        },
        "ppi.ch8": {
            "type": "blk",
            "children": [
                "ppi.ch8.eep",
                "ppi.ch8.tep"
            ],
            "id": "ppi.ch8",
            "name": "ch8",
            "offset": "0x550",
            "doc": "PPI Channel."
        },
        "ppi.ch8.eep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch8.eep",
            "name": "eep",
            "offset": "0x0",
            "doc": "Channel event end-point."
        },
        "ppi.ch8.tep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch8.tep",
            "name": "tep",
            "offset": "0x4",
            "doc": "Channel task end-point."
        },
        "ppi.ch9": {
            "type": "blk",
            "children": [
                "ppi.ch9.eep",
                "ppi.ch9.tep"
            ],
            "id": "ppi.ch9",
            "name": "ch9",
            "offset": "0x558",
            "doc": "PPI Channel."
        },
        "ppi.ch9.eep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch9.eep",
            "name": "eep",
            "offset": "0x0",
            "doc": "Channel event end-point."
        },
        "ppi.ch9.tep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch9.tep",
            "name": "tep",
            "offset": "0x4",
            "doc": "Channel task end-point."
        },
        "ppi.ch10": {
            "type": "blk",
            "children": [
                "ppi.ch10.eep",
                "ppi.ch10.tep"
            ],
            "id": "ppi.ch10",
            "name": "ch10",
            "offset": "0x560",
            "doc": "PPI Channel."
        },
        "ppi.ch10.eep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch10.eep",
            "name": "eep",
            "offset": "0x0",
            "doc": "Channel event end-point."
        },
        "ppi.ch10.tep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch10.tep",
            "name": "tep",
            "offset": "0x4",
            "doc": "Channel task end-point."
        },
        "ppi.ch11": {
            "type": "blk",
            "children": [
                "ppi.ch11.eep",
                "ppi.ch11.tep"
            ],
            "id": "ppi.ch11",
            "name": "ch11",
            "offset": "0x568",
            "doc": "PPI Channel."
        },
        "ppi.ch11.eep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch11.eep",
            "name": "eep",
            "offset": "0x0",
            "doc": "Channel event end-point."
        },
        "ppi.ch11.tep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch11.tep",
            "name": "tep",
            "offset": "0x4",
            "doc": "Channel task end-point."
        },
        "ppi.ch12": {
            "type": "blk",
            "children": [
                "ppi.ch12.eep",
                "ppi.ch12.tep"
            ],
            "id": "ppi.ch12",
            "name": "ch12",
            "offset": "0x570",
            "doc": "PPI Channel."
        },
        "ppi.ch12.eep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch12.eep",
            "name": "eep",
            "offset": "0x0",
            "doc": "Channel event end-point."
        },
        "ppi.ch12.tep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch12.tep",
            "name": "tep",
            "offset": "0x4",
            "doc": "Channel task end-point."
        },
        "ppi.ch13": {
            "type": "blk",
            "children": [
                "ppi.ch13.eep",
                "ppi.ch13.tep"
            ],
            "id": "ppi.ch13",
            "name": "ch13",
            "offset": "0x578",
            "doc": "PPI Channel."
        },
        "ppi.ch13.eep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch13.eep",
            "name": "eep",
            "offset": "0x0",
            "doc": "Channel event end-point."
        },
        "ppi.ch13.tep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch13.tep",
            "name": "tep",
            "offset": "0x4",
            "doc": "Channel task end-point."
        },
        "ppi.ch14": {
            "type": "blk",
            "children": [
                "ppi.ch14.eep",
                "ppi.ch14.tep"
            ],
            "id": "ppi.ch14",
            "name": "ch14",
            "offset": "0x580",
            "doc": "PPI Channel."
        },
        "ppi.ch14.eep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch14.eep",
            "name": "eep",
            "offset": "0x0",
            "doc": "Channel event end-point."
        },
        "ppi.ch14.tep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch14.tep",
            "name": "tep",
            "offset": "0x4",
            "doc": "Channel task end-point."
        },
        "ppi.ch15": {
            "type": "blk",
            "children": [
                "ppi.ch15.eep",
                "ppi.ch15.tep"
            ],
            "id": "ppi.ch15",
            "name": "ch15",
            "offset": "0x588",
            "doc": "PPI Channel."
        },
        "ppi.ch15.eep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch15.eep",
            "name": "eep",
            "offset": "0x0",
            "doc": "Channel event end-point."
        },
        "ppi.ch15.tep": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ppi.ch15.tep",
            "name": "tep",
            "offset": "0x4",
            "doc": "Channel task end-point."
        },
        "ppi.chg0": {
            "type": "reg",
            "fields": [
                {
                    "name": "ch31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH31 in channel group."
                },
                {
                    "name": "ch30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH30 in channel group."
                },
                {
                    "name": "ch29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH29 in channel group."
                },
                {
                    "name": "ch28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH28 in channel group."
                },
                {
                    "name": "ch27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH27 in channel group."
                },
                {
                    "name": "ch26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH26 in channel group."
                },
                {
                    "name": "ch25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH25 in channel group."
                },
                {
                    "name": "ch24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH24 in channel group."
                },
                {
                    "name": "ch23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH23 in channel group."
                },
                {
                    "name": "ch22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH22 in channel group."
                },
                {
                    "name": "ch21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH21 in channel group."
                },
                {
                    "name": "ch20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH20 in channel group."
                },
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH15 in channel group."
                },
                {
                    "name": "ch14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH14 in channel group."
                },
                {
                    "name": "ch13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH13 in channel group."
                },
                {
                    "name": "ch12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH12 in channel group."
                },
                {
                    "name": "ch11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH11 in channel group."
                },
                {
                    "name": "ch10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH10 in channel group."
                },
                {
                    "name": "ch9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH9 in channel group."
                },
                {
                    "name": "ch8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH8 in channel group."
                },
                {
                    "name": "ch7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH7 in channel group."
                },
                {
                    "name": "ch6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH6 in channel group."
                },
                {
                    "name": "ch5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH5 in channel group."
                },
                {
                    "name": "ch4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH4 in channel group."
                },
                {
                    "name": "ch3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH3 in channel group."
                },
                {
                    "name": "ch2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH2 in channel group."
                },
                {
                    "name": "ch1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH1 in channel group."
                },
                {
                    "name": "ch0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH0 in channel group."
                }
            ],
            "id": "ppi.chg0",
            "name": "chg0",
            "offset": "0x800",
            "doc": "Channel group configuration."
        },
        "ppi.chg1": {
            "type": "reg",
            "fields": [
                {
                    "name": "ch31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH31 in channel group."
                },
                {
                    "name": "ch30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH30 in channel group."
                },
                {
                    "name": "ch29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH29 in channel group."
                },
                {
                    "name": "ch28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH28 in channel group."
                },
                {
                    "name": "ch27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH27 in channel group."
                },
                {
                    "name": "ch26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH26 in channel group."
                },
                {
                    "name": "ch25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH25 in channel group."
                },
                {
                    "name": "ch24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH24 in channel group."
                },
                {
                    "name": "ch23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH23 in channel group."
                },
                {
                    "name": "ch22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH22 in channel group."
                },
                {
                    "name": "ch21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH21 in channel group."
                },
                {
                    "name": "ch20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH20 in channel group."
                },
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH15 in channel group."
                },
                {
                    "name": "ch14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH14 in channel group."
                },
                {
                    "name": "ch13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH13 in channel group."
                },
                {
                    "name": "ch12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH12 in channel group."
                },
                {
                    "name": "ch11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH11 in channel group."
                },
                {
                    "name": "ch10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH10 in channel group."
                },
                {
                    "name": "ch9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH9 in channel group."
                },
                {
                    "name": "ch8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH8 in channel group."
                },
                {
                    "name": "ch7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH7 in channel group."
                },
                {
                    "name": "ch6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH6 in channel group."
                },
                {
                    "name": "ch5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH5 in channel group."
                },
                {
                    "name": "ch4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH4 in channel group."
                },
                {
                    "name": "ch3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH3 in channel group."
                },
                {
                    "name": "ch2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH2 in channel group."
                },
                {
                    "name": "ch1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH1 in channel group."
                },
                {
                    "name": "ch0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH0 in channel group."
                }
            ],
            "id": "ppi.chg1",
            "name": "chg1",
            "offset": "0x804",
            "doc": "Channel group configuration."
        },
        "ppi.chg2": {
            "type": "reg",
            "fields": [
                {
                    "name": "ch31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH31 in channel group."
                },
                {
                    "name": "ch30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH30 in channel group."
                },
                {
                    "name": "ch29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH29 in channel group."
                },
                {
                    "name": "ch28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH28 in channel group."
                },
                {
                    "name": "ch27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH27 in channel group."
                },
                {
                    "name": "ch26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH26 in channel group."
                },
                {
                    "name": "ch25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH25 in channel group."
                },
                {
                    "name": "ch24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH24 in channel group."
                },
                {
                    "name": "ch23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH23 in channel group."
                },
                {
                    "name": "ch22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH22 in channel group."
                },
                {
                    "name": "ch21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH21 in channel group."
                },
                {
                    "name": "ch20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH20 in channel group."
                },
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH15 in channel group."
                },
                {
                    "name": "ch14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH14 in channel group."
                },
                {
                    "name": "ch13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH13 in channel group."
                },
                {
                    "name": "ch12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH12 in channel group."
                },
                {
                    "name": "ch11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH11 in channel group."
                },
                {
                    "name": "ch10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH10 in channel group."
                },
                {
                    "name": "ch9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH9 in channel group."
                },
                {
                    "name": "ch8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH8 in channel group."
                },
                {
                    "name": "ch7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH7 in channel group."
                },
                {
                    "name": "ch6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH6 in channel group."
                },
                {
                    "name": "ch5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH5 in channel group."
                },
                {
                    "name": "ch4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH4 in channel group."
                },
                {
                    "name": "ch3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH3 in channel group."
                },
                {
                    "name": "ch2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH2 in channel group."
                },
                {
                    "name": "ch1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH1 in channel group."
                },
                {
                    "name": "ch0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH0 in channel group."
                }
            ],
            "id": "ppi.chg2",
            "name": "chg2",
            "offset": "0x808",
            "doc": "Channel group configuration."
        },
        "ppi.chg3": {
            "type": "reg",
            "fields": [
                {
                    "name": "ch31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH31 in channel group."
                },
                {
                    "name": "ch30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH30 in channel group."
                },
                {
                    "name": "ch29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH29 in channel group."
                },
                {
                    "name": "ch28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH28 in channel group."
                },
                {
                    "name": "ch27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH27 in channel group."
                },
                {
                    "name": "ch26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH26 in channel group."
                },
                {
                    "name": "ch25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH25 in channel group."
                },
                {
                    "name": "ch24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH24 in channel group."
                },
                {
                    "name": "ch23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH23 in channel group."
                },
                {
                    "name": "ch22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH22 in channel group."
                },
                {
                    "name": "ch21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH21 in channel group."
                },
                {
                    "name": "ch20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH20 in channel group."
                },
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH15 in channel group."
                },
                {
                    "name": "ch14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH14 in channel group."
                },
                {
                    "name": "ch13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH13 in channel group."
                },
                {
                    "name": "ch12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH12 in channel group."
                },
                {
                    "name": "ch11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH11 in channel group."
                },
                {
                    "name": "ch10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH10 in channel group."
                },
                {
                    "name": "ch9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH9 in channel group."
                },
                {
                    "name": "ch8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH8 in channel group."
                },
                {
                    "name": "ch7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH7 in channel group."
                },
                {
                    "name": "ch6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH6 in channel group."
                },
                {
                    "name": "ch5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH5 in channel group."
                },
                {
                    "name": "ch4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH4 in channel group."
                },
                {
                    "name": "ch3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH3 in channel group."
                },
                {
                    "name": "ch2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH2 in channel group."
                },
                {
                    "name": "ch1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH1 in channel group."
                },
                {
                    "name": "ch0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Include CH0 in channel group."
                }
            ],
            "id": "ppi.chg3",
            "name": "chg3",
            "offset": "0x80c",
            "doc": "Channel group configuration."
        },
        "ficr": {
            "type": "blk",
            "children": [
                "ficr.codepagesize",
                "ficr.codesize",
                "ficr.clenr0",
                "ficr.ppfc",
                "ficr.numramblock",
                "ficr.sizeramblocks",
                "ficr.sizeramblock0",
                "ficr.sizeramblock1",
                "ficr.sizeramblock2",
                "ficr.sizeramblock3",
                "ficr.configid",
                "ficr.deviceid0",
                "ficr.deviceid1",
                "ficr.er0",
                "ficr.er1",
                "ficr.er2",
                "ficr.er3",
                "ficr.ir0",
                "ficr.ir1",
                "ficr.ir2",
                "ficr.ir3",
                "ficr.deviceaddrtype",
                "ficr.deviceaddr0",
                "ficr.deviceaddr1",
                "ficr.overrideen",
                "ficr.nrf_1mbit0",
                "ficr.nrf_1mbit1",
                "ficr.nrf_1mbit2",
                "ficr.nrf_1mbit3",
                "ficr.nrf_1mbit4",
                "ficr.ble_1mbit0",
                "ficr.ble_1mbit1",
                "ficr.ble_1mbit2",
                "ficr.ble_1mbit3",
                "ficr.ble_1mbit4"
            ],
            "id": "ficr",
            "name": "ficr",
            "offset": "0x10000000",
            "doc": "Factory Information Configuration."
        },
        "ficr.codepagesize": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.codepagesize",
            "name": "codepagesize",
            "offset": "0x10",
            "doc": "Code memory page size in bytes."
        },
        "ficr.codesize": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.codesize",
            "name": "codesize",
            "offset": "0x14",
            "doc": "Code memory size in pages."
        },
        "ficr.clenr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.clenr0",
            "name": "clenr0",
            "offset": "0x28",
            "doc": "Length of code region 0 in bytes."
        },
        "ficr.ppfc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ppfc",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Pre-programmed factory code present."
                }
            ],
            "id": "ficr.ppfc",
            "name": "ppfc",
            "offset": "0x2c",
            "doc": "Pre-programmed factory code present."
        },
        "ficr.numramblock": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.numramblock",
            "name": "numramblock",
            "offset": "0x34",
            "doc": "Number of individualy controllable RAM blocks."
        },
        "ficr.sizeramblocks": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.sizeramblocks",
            "name": "sizeramblocks",
            "offset": "0x38",
            "doc": "Size of RAM blocks in bytes."
        },
        "ficr.sizeramblock0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.sizeramblock0",
            "name": "sizeramblock0",
            "offset": "0x38",
            "doc": "Deprecated array of size of RAM block in bytes. This name is kept for backward compatinility purposes. Use SIZERAMBLOCKS instead."
        },
        "ficr.sizeramblock1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.sizeramblock1",
            "name": "sizeramblock1",
            "offset": "0x3c",
            "doc": "Deprecated array of size of RAM block in bytes. This name is kept for backward compatinility purposes. Use SIZERAMBLOCKS instead."
        },
        "ficr.sizeramblock2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.sizeramblock2",
            "name": "sizeramblock2",
            "offset": "0x40",
            "doc": "Deprecated array of size of RAM block in bytes. This name is kept for backward compatinility purposes. Use SIZERAMBLOCKS instead."
        },
        "ficr.sizeramblock3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.sizeramblock3",
            "name": "sizeramblock3",
            "offset": "0x44",
            "doc": "Deprecated array of size of RAM block in bytes. This name is kept for backward compatinility purposes. Use SIZERAMBLOCKS instead."
        },
        "ficr.configid": {
            "type": "reg",
            "fields": [
                {
                    "name": "fwid",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": "Firmware Identification Number pre-loaded into the flash."
                },
                {
                    "name": "hwid",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": "Hardware Identification Number."
                }
            ],
            "id": "ficr.configid",
            "name": "configid",
            "offset": "0x5c",
            "doc": "Configuration identifier."
        },
        "ficr.deviceid0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.deviceid0",
            "name": "deviceid0",
            "offset": "0x60",
            "doc": "Device identifier."
        },
        "ficr.deviceid1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.deviceid1",
            "name": "deviceid1",
            "offset": "0x64",
            "doc": "Device identifier."
        },
        "ficr.er0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.er0",
            "name": "er0",
            "offset": "0x80",
            "doc": "Encryption root."
        },
        "ficr.er1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.er1",
            "name": "er1",
            "offset": "0x84",
            "doc": "Encryption root."
        },
        "ficr.er2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.er2",
            "name": "er2",
            "offset": "0x88",
            "doc": "Encryption root."
        },
        "ficr.er3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.er3",
            "name": "er3",
            "offset": "0x8c",
            "doc": "Encryption root."
        },
        "ficr.ir0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.ir0",
            "name": "ir0",
            "offset": "0x90",
            "doc": "Identity root."
        },
        "ficr.ir1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.ir1",
            "name": "ir1",
            "offset": "0x94",
            "doc": "Identity root."
        },
        "ficr.ir2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.ir2",
            "name": "ir2",
            "offset": "0x98",
            "doc": "Identity root."
        },
        "ficr.ir3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.ir3",
            "name": "ir3",
            "offset": "0x9c",
            "doc": "Identity root."
        },
        "ficr.deviceaddrtype": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "deviceaddrtype",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Device address type."
                }
            ],
            "id": "ficr.deviceaddrtype",
            "name": "deviceaddrtype",
            "offset": "0xa0",
            "doc": "Device address type."
        },
        "ficr.deviceaddr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.deviceaddr0",
            "name": "deviceaddr0",
            "offset": "0xa4",
            "doc": "Device address."
        },
        "ficr.deviceaddr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.deviceaddr1",
            "name": "deviceaddr1",
            "offset": "0xa8",
            "doc": "Device address."
        },
        "ficr.overrideen": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ble_1mbit",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Override default values for BLE_1Mbit mode."
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrf_1mbit",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Override default values for NRF_1Mbit mode."
                }
            ],
            "id": "ficr.overrideen",
            "name": "overrideen",
            "offset": "0xac",
            "doc": "Radio calibration override enable."
        },
        "ficr.nrf_1mbit0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.nrf_1mbit0",
            "name": "nrf_1mbit0",
            "offset": "0xb0",
            "doc": "Override values for the OVERRIDEn registers in RADIO for NRF_1Mbit mode."
        },
        "ficr.nrf_1mbit1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.nrf_1mbit1",
            "name": "nrf_1mbit1",
            "offset": "0xb4",
            "doc": "Override values for the OVERRIDEn registers in RADIO for NRF_1Mbit mode."
        },
        "ficr.nrf_1mbit2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.nrf_1mbit2",
            "name": "nrf_1mbit2",
            "offset": "0xb8",
            "doc": "Override values for the OVERRIDEn registers in RADIO for NRF_1Mbit mode."
        },
        "ficr.nrf_1mbit3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.nrf_1mbit3",
            "name": "nrf_1mbit3",
            "offset": "0xbc",
            "doc": "Override values for the OVERRIDEn registers in RADIO for NRF_1Mbit mode."
        },
        "ficr.nrf_1mbit4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.nrf_1mbit4",
            "name": "nrf_1mbit4",
            "offset": "0xc0",
            "doc": "Override values for the OVERRIDEn registers in RADIO for NRF_1Mbit mode."
        },
        "ficr.ble_1mbit0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.ble_1mbit0",
            "name": "ble_1mbit0",
            "offset": "0xec",
            "doc": "Override values for the OVERRIDEn registers in RADIO for BLE_1Mbit mode."
        },
        "ficr.ble_1mbit1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.ble_1mbit1",
            "name": "ble_1mbit1",
            "offset": "0xf0",
            "doc": "Override values for the OVERRIDEn registers in RADIO for BLE_1Mbit mode."
        },
        "ficr.ble_1mbit2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.ble_1mbit2",
            "name": "ble_1mbit2",
            "offset": "0xf4",
            "doc": "Override values for the OVERRIDEn registers in RADIO for BLE_1Mbit mode."
        },
        "ficr.ble_1mbit3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.ble_1mbit3",
            "name": "ble_1mbit3",
            "offset": "0xf8",
            "doc": "Override values for the OVERRIDEn registers in RADIO for BLE_1Mbit mode."
        },
        "ficr.ble_1mbit4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ficr.ble_1mbit4",
            "name": "ble_1mbit4",
            "offset": "0xfc",
            "doc": "Override values for the OVERRIDEn registers in RADIO for BLE_1Mbit mode."
        },
        "uicr": {
            "type": "blk",
            "children": [
                "uicr.clenr0",
                "uicr.rbpconf",
                "uicr.xtalfreq",
                "uicr.fwid",
                "uicr.bootloaderaddr",
                "uicr.nrffw0",
                "uicr.nrffw1",
                "uicr.nrffw2",
                "uicr.nrffw3",
                "uicr.nrffw4",
                "uicr.nrffw5",
                "uicr.nrffw6",
                "uicr.nrffw7",
                "uicr.nrffw8",
                "uicr.nrffw9",
                "uicr.nrffw10",
                "uicr.nrffw11",
                "uicr.nrffw12",
                "uicr.nrffw13",
                "uicr.nrffw14",
                "uicr.nrfhw0",
                "uicr.nrfhw1",
                "uicr.nrfhw2",
                "uicr.nrfhw3",
                "uicr.nrfhw4",
                "uicr.nrfhw5",
                "uicr.nrfhw6",
                "uicr.nrfhw7",
                "uicr.nrfhw8",
                "uicr.nrfhw9",
                "uicr.nrfhw10",
                "uicr.nrfhw11",
                "uicr.customer0",
                "uicr.customer1",
                "uicr.customer2",
                "uicr.customer3",
                "uicr.customer4",
                "uicr.customer5",
                "uicr.customer6",
                "uicr.customer7",
                "uicr.customer8",
                "uicr.customer9",
                "uicr.customer10",
                "uicr.customer11",
                "uicr.customer12",
                "uicr.customer13",
                "uicr.customer14",
                "uicr.customer15",
                "uicr.customer16",
                "uicr.customer17",
                "uicr.customer18",
                "uicr.customer19",
                "uicr.customer20",
                "uicr.customer21",
                "uicr.customer22",
                "uicr.customer23",
                "uicr.customer24",
                "uicr.customer25",
                "uicr.customer26",
                "uicr.customer27",
                "uicr.customer28",
                "uicr.customer29",
                "uicr.customer30",
                "uicr.customer31"
            ],
            "id": "uicr",
            "name": "uicr",
            "offset": "0x10001000",
            "doc": "User Information Configuration."
        },
        "uicr.clenr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.clenr0",
            "name": "clenr0",
            "offset": "0x0",
            "doc": "Length of code region 0."
        },
        "uicr.rbpconf": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pall",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Readback protect all code in the device."
                },
                {
                    "name": "pr0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Readback protect region 0. Will be ignored if pre-programmed factory code is present on the chip."
                }
            ],
            "id": "uicr.rbpconf",
            "name": "rbpconf",
            "offset": "0x4",
            "doc": "Readback protection configuration."
        },
        "uicr.xtalfreq": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "xtalfreq",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "",
                    "reset": "0",
                    "doc": "Reset value for CLOCK XTALFREQ register."
                }
            ],
            "id": "uicr.xtalfreq",
            "name": "xtalfreq",
            "offset": "0x8",
            "doc": "Reset value for CLOCK XTALFREQ register."
        },
        "uicr.fwid": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fwid",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "",
                    "reset": "0",
                    "doc": "Identification number for the firmware loaded into the chip."
                }
            ],
            "id": "uicr.fwid",
            "name": "fwid",
            "offset": "0x10",
            "doc": "Firmware ID."
        },
        "uicr.bootloaderaddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.bootloaderaddr",
            "name": "bootloaderaddr",
            "offset": "0x14",
            "doc": "Bootloader start address."
        },
        "uicr.nrffw0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrffw0",
            "name": "nrffw0",
            "offset": "0x14",
            "doc": "Reserved for Nordic firmware design."
        },
        "uicr.nrffw1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrffw1",
            "name": "nrffw1",
            "offset": "0x18",
            "doc": "Reserved for Nordic firmware design."
        },
        "uicr.nrffw2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrffw2",
            "name": "nrffw2",
            "offset": "0x1c",
            "doc": "Reserved for Nordic firmware design."
        },
        "uicr.nrffw3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrffw3",
            "name": "nrffw3",
            "offset": "0x20",
            "doc": "Reserved for Nordic firmware design."
        },
        "uicr.nrffw4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrffw4",
            "name": "nrffw4",
            "offset": "0x24",
            "doc": "Reserved for Nordic firmware design."
        },
        "uicr.nrffw5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrffw5",
            "name": "nrffw5",
            "offset": "0x28",
            "doc": "Reserved for Nordic firmware design."
        },
        "uicr.nrffw6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrffw6",
            "name": "nrffw6",
            "offset": "0x2c",
            "doc": "Reserved for Nordic firmware design."
        },
        "uicr.nrffw7": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrffw7",
            "name": "nrffw7",
            "offset": "0x30",
            "doc": "Reserved for Nordic firmware design."
        },
        "uicr.nrffw8": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrffw8",
            "name": "nrffw8",
            "offset": "0x34",
            "doc": "Reserved for Nordic firmware design."
        },
        "uicr.nrffw9": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrffw9",
            "name": "nrffw9",
            "offset": "0x38",
            "doc": "Reserved for Nordic firmware design."
        },
        "uicr.nrffw10": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrffw10",
            "name": "nrffw10",
            "offset": "0x3c",
            "doc": "Reserved for Nordic firmware design."
        },
        "uicr.nrffw11": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrffw11",
            "name": "nrffw11",
            "offset": "0x40",
            "doc": "Reserved for Nordic firmware design."
        },
        "uicr.nrffw12": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrffw12",
            "name": "nrffw12",
            "offset": "0x44",
            "doc": "Reserved for Nordic firmware design."
        },
        "uicr.nrffw13": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrffw13",
            "name": "nrffw13",
            "offset": "0x48",
            "doc": "Reserved for Nordic firmware design."
        },
        "uicr.nrffw14": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrffw14",
            "name": "nrffw14",
            "offset": "0x4c",
            "doc": "Reserved for Nordic firmware design."
        },
        "uicr.nrfhw0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrfhw0",
            "name": "nrfhw0",
            "offset": "0x50",
            "doc": "Reserved for Nordic hardware design."
        },
        "uicr.nrfhw1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrfhw1",
            "name": "nrfhw1",
            "offset": "0x54",
            "doc": "Reserved for Nordic hardware design."
        },
        "uicr.nrfhw2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrfhw2",
            "name": "nrfhw2",
            "offset": "0x58",
            "doc": "Reserved for Nordic hardware design."
        },
        "uicr.nrfhw3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrfhw3",
            "name": "nrfhw3",
            "offset": "0x5c",
            "doc": "Reserved for Nordic hardware design."
        },
        "uicr.nrfhw4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrfhw4",
            "name": "nrfhw4",
            "offset": "0x60",
            "doc": "Reserved for Nordic hardware design."
        },
        "uicr.nrfhw5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrfhw5",
            "name": "nrfhw5",
            "offset": "0x64",
            "doc": "Reserved for Nordic hardware design."
        },
        "uicr.nrfhw6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrfhw6",
            "name": "nrfhw6",
            "offset": "0x68",
            "doc": "Reserved for Nordic hardware design."
        },
        "uicr.nrfhw7": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrfhw7",
            "name": "nrfhw7",
            "offset": "0x6c",
            "doc": "Reserved for Nordic hardware design."
        },
        "uicr.nrfhw8": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrfhw8",
            "name": "nrfhw8",
            "offset": "0x70",
            "doc": "Reserved for Nordic hardware design."
        },
        "uicr.nrfhw9": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrfhw9",
            "name": "nrfhw9",
            "offset": "0x74",
            "doc": "Reserved for Nordic hardware design."
        },
        "uicr.nrfhw10": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrfhw10",
            "name": "nrfhw10",
            "offset": "0x78",
            "doc": "Reserved for Nordic hardware design."
        },
        "uicr.nrfhw11": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.nrfhw11",
            "name": "nrfhw11",
            "offset": "0x7c",
            "doc": "Reserved for Nordic hardware design."
        },
        "uicr.customer0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer0",
            "name": "customer0",
            "offset": "0x80",
            "doc": "Reserved for customer."
        },
        "uicr.customer1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer1",
            "name": "customer1",
            "offset": "0x84",
            "doc": "Reserved for customer."
        },
        "uicr.customer2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer2",
            "name": "customer2",
            "offset": "0x88",
            "doc": "Reserved for customer."
        },
        "uicr.customer3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer3",
            "name": "customer3",
            "offset": "0x8c",
            "doc": "Reserved for customer."
        },
        "uicr.customer4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer4",
            "name": "customer4",
            "offset": "0x90",
            "doc": "Reserved for customer."
        },
        "uicr.customer5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer5",
            "name": "customer5",
            "offset": "0x94",
            "doc": "Reserved for customer."
        },
        "uicr.customer6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer6",
            "name": "customer6",
            "offset": "0x98",
            "doc": "Reserved for customer."
        },
        "uicr.customer7": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer7",
            "name": "customer7",
            "offset": "0x9c",
            "doc": "Reserved for customer."
        },
        "uicr.customer8": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer8",
            "name": "customer8",
            "offset": "0xa0",
            "doc": "Reserved for customer."
        },
        "uicr.customer9": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer9",
            "name": "customer9",
            "offset": "0xa4",
            "doc": "Reserved for customer."
        },
        "uicr.customer10": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer10",
            "name": "customer10",
            "offset": "0xa8",
            "doc": "Reserved for customer."
        },
        "uicr.customer11": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer11",
            "name": "customer11",
            "offset": "0xac",
            "doc": "Reserved for customer."
        },
        "uicr.customer12": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer12",
            "name": "customer12",
            "offset": "0xb0",
            "doc": "Reserved for customer."
        },
        "uicr.customer13": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer13",
            "name": "customer13",
            "offset": "0xb4",
            "doc": "Reserved for customer."
        },
        "uicr.customer14": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer14",
            "name": "customer14",
            "offset": "0xb8",
            "doc": "Reserved for customer."
        },
        "uicr.customer15": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer15",
            "name": "customer15",
            "offset": "0xbc",
            "doc": "Reserved for customer."
        },
        "uicr.customer16": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer16",
            "name": "customer16",
            "offset": "0xc0",
            "doc": "Reserved for customer."
        },
        "uicr.customer17": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer17",
            "name": "customer17",
            "offset": "0xc4",
            "doc": "Reserved for customer."
        },
        "uicr.customer18": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer18",
            "name": "customer18",
            "offset": "0xc8",
            "doc": "Reserved for customer."
        },
        "uicr.customer19": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer19",
            "name": "customer19",
            "offset": "0xcc",
            "doc": "Reserved for customer."
        },
        "uicr.customer20": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer20",
            "name": "customer20",
            "offset": "0xd0",
            "doc": "Reserved for customer."
        },
        "uicr.customer21": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer21",
            "name": "customer21",
            "offset": "0xd4",
            "doc": "Reserved for customer."
        },
        "uicr.customer22": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer22",
            "name": "customer22",
            "offset": "0xd8",
            "doc": "Reserved for customer."
        },
        "uicr.customer23": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer23",
            "name": "customer23",
            "offset": "0xdc",
            "doc": "Reserved for customer."
        },
        "uicr.customer24": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer24",
            "name": "customer24",
            "offset": "0xe0",
            "doc": "Reserved for customer."
        },
        "uicr.customer25": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer25",
            "name": "customer25",
            "offset": "0xe4",
            "doc": "Reserved for customer."
        },
        "uicr.customer26": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer26",
            "name": "customer26",
            "offset": "0xe8",
            "doc": "Reserved for customer."
        },
        "uicr.customer27": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer27",
            "name": "customer27",
            "offset": "0xec",
            "doc": "Reserved for customer."
        },
        "uicr.customer28": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer28",
            "name": "customer28",
            "offset": "0xf0",
            "doc": "Reserved for customer."
        },
        "uicr.customer29": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer29",
            "name": "customer29",
            "offset": "0xf4",
            "doc": "Reserved for customer."
        },
        "uicr.customer30": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer30",
            "name": "customer30",
            "offset": "0xf8",
            "doc": "Reserved for customer."
        },
        "uicr.customer31": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "uicr.customer31",
            "name": "customer31",
            "offset": "0xfc",
            "doc": "Reserved for customer."
        },
        "gpio": {
            "type": "blk",
            "children": [
                "gpio.out",
                "gpio.outset",
                "gpio.outclr",
                "gpio.in",
                "gpio.dir",
                "gpio.dirset",
                "gpio.dirclr",
                "gpio.pin_cnf0",
                "gpio.pin_cnf1",
                "gpio.pin_cnf2",
                "gpio.pin_cnf3",
                "gpio.pin_cnf4",
                "gpio.pin_cnf5",
                "gpio.pin_cnf6",
                "gpio.pin_cnf7",
                "gpio.pin_cnf8",
                "gpio.pin_cnf9",
                "gpio.pin_cnf10",
                "gpio.pin_cnf11",
                "gpio.pin_cnf12",
                "gpio.pin_cnf13",
                "gpio.pin_cnf14",
                "gpio.pin_cnf15",
                "gpio.pin_cnf16",
                "gpio.pin_cnf17",
                "gpio.pin_cnf18",
                "gpio.pin_cnf19",
                "gpio.pin_cnf20",
                "gpio.pin_cnf21",
                "gpio.pin_cnf22",
                "gpio.pin_cnf23",
                "gpio.pin_cnf24",
                "gpio.pin_cnf25",
                "gpio.pin_cnf26",
                "gpio.pin_cnf27",
                "gpio.pin_cnf28",
                "gpio.pin_cnf29",
                "gpio.pin_cnf30",
                "gpio.pin_cnf31"
            ],
            "id": "gpio",
            "name": "gpio",
            "offset": "0x50000000",
            "doc": "General purpose input and output."
        },
        "gpio.out": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 31."
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 30."
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 29."
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 28."
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 27."
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 26."
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 25."
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 24."
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 23."
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 22."
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 21."
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 20."
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 19."
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 18."
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 17."
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 16."
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 15."
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 14."
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 13."
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 12."
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 11."
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 10."
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 9."
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 8."
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 7."
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 6."
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 5."
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 4."
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 3."
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 2."
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 1."
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 0."
                }
            ],
            "id": "gpio.out",
            "name": "out",
            "offset": "0x504",
            "doc": "Write GPIO port."
        },
        "gpio.outset": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 31."
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 30."
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 29."
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 28."
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 27."
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 26."
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 25."
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 24."
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 23."
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 22."
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 21."
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 20."
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 19."
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 18."
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 17."
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 16."
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 15."
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 14."
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 13."
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 12."
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 11."
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 10."
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 9."
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 8."
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 7."
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 6."
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 5."
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 4."
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 3."
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 2."
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 1."
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 0."
                }
            ],
            "id": "gpio.outset",
            "name": "outset",
            "offset": "0x508",
            "doc": "Set individual bits in GPIO port."
        },
        "gpio.outclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 31."
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 30."
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 29."
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 28."
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 27."
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 26."
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 25."
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 24."
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 23."
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 22."
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 21."
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 20."
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 19."
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 18."
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 17."
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 16."
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 15."
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 14."
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 13."
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 12."
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 11."
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 10."
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 9."
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 8."
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 7."
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 6."
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 5."
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 4."
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 3."
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 2."
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 1."
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 0."
                }
            ],
            "id": "gpio.outclr",
            "name": "outclr",
            "offset": "0x50c",
            "doc": "Clear individual bits in GPIO port."
        },
        "gpio.in": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 31."
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 30."
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 29."
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 28."
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 27."
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 26."
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 25."
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 24."
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 23."
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 22."
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 21."
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 20."
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 19."
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 18."
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 17."
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 16."
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 15."
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 14."
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 13."
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 12."
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 11."
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 10."
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 9."
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 8."
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 7."
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 6."
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 5."
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 4."
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 3."
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 2."
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 1."
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 0."
                }
            ],
            "id": "gpio.in",
            "name": "in",
            "offset": "0x510",
            "doc": "Read GPIO port."
        },
        "gpio.dir": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 31."
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 30."
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 29."
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 28."
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 27."
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 26."
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 25."
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 24."
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 23."
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 22."
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 21."
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 20."
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 19."
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 18."
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 17."
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 16."
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 15."
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 14."
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 13."
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 12."
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 11."
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 10."
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 9."
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 8."
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 7."
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 6."
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 5."
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 4."
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 3."
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 2."
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 1."
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin 0."
                }
            ],
            "id": "gpio.dir",
            "name": "dir",
            "offset": "0x514",
            "doc": "Direction of GPIO pins."
        },
        "gpio.dirset": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 31."
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 30."
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 29."
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 28."
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 27."
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 26."
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 25."
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 24."
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 23."
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 22."
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 21."
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 20."
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 19."
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 18."
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 17."
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 16."
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 15."
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 14."
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 13."
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 12."
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 11."
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 10."
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 9."
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 8."
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 7."
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 6."
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 5."
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 4."
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 3."
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 2."
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 1."
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as output pin 0."
                }
            ],
            "id": "gpio.dirset",
            "name": "dirset",
            "offset": "0x518",
            "doc": "DIR set register."
        },
        "gpio.dirclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pin31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 31."
                },
                {
                    "name": "pin30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 30."
                },
                {
                    "name": "pin29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 29."
                },
                {
                    "name": "pin28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 28."
                },
                {
                    "name": "pin27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 27."
                },
                {
                    "name": "pin26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 26."
                },
                {
                    "name": "pin25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 25."
                },
                {
                    "name": "pin24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 24."
                },
                {
                    "name": "pin23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 23."
                },
                {
                    "name": "pin22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 22."
                },
                {
                    "name": "pin21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 21."
                },
                {
                    "name": "pin20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 20."
                },
                {
                    "name": "pin19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 19."
                },
                {
                    "name": "pin18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 18."
                },
                {
                    "name": "pin17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 17."
                },
                {
                    "name": "pin16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 16."
                },
                {
                    "name": "pin15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 15."
                },
                {
                    "name": "pin14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 14."
                },
                {
                    "name": "pin13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 13."
                },
                {
                    "name": "pin12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 12."
                },
                {
                    "name": "pin11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 11."
                },
                {
                    "name": "pin10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 10."
                },
                {
                    "name": "pin9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 9."
                },
                {
                    "name": "pin8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 8."
                },
                {
                    "name": "pin7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 7."
                },
                {
                    "name": "pin6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 6."
                },
                {
                    "name": "pin5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 5."
                },
                {
                    "name": "pin4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 4."
                },
                {
                    "name": "pin3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 3."
                },
                {
                    "name": "pin2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 2."
                },
                {
                    "name": "pin1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 1."
                },
                {
                    "name": "pin0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Set as input pin 0."
                }
            ],
            "id": "gpio.dirclr",
            "name": "dirclr",
            "offset": "0x51c",
            "doc": "DIR clear register."
        },
        "gpio.pin_cnf0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf0",
            "name": "pin_cnf0",
            "offset": "0x700",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf1",
            "name": "pin_cnf1",
            "offset": "0x704",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf2",
            "name": "pin_cnf2",
            "offset": "0x708",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf3",
            "name": "pin_cnf3",
            "offset": "0x70c",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf4",
            "name": "pin_cnf4",
            "offset": "0x710",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf5",
            "name": "pin_cnf5",
            "offset": "0x714",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf6",
            "name": "pin_cnf6",
            "offset": "0x718",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf7",
            "name": "pin_cnf7",
            "offset": "0x71c",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf8": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf8",
            "name": "pin_cnf8",
            "offset": "0x720",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf9": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf9",
            "name": "pin_cnf9",
            "offset": "0x724",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf10": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf10",
            "name": "pin_cnf10",
            "offset": "0x728",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf11": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf11",
            "name": "pin_cnf11",
            "offset": "0x72c",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf12": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf12",
            "name": "pin_cnf12",
            "offset": "0x730",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf13": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf13",
            "name": "pin_cnf13",
            "offset": "0x734",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf14": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf14",
            "name": "pin_cnf14",
            "offset": "0x738",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf15": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf15",
            "name": "pin_cnf15",
            "offset": "0x73c",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf16": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf16",
            "name": "pin_cnf16",
            "offset": "0x740",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf17": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf17",
            "name": "pin_cnf17",
            "offset": "0x744",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf18": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf18",
            "name": "pin_cnf18",
            "offset": "0x748",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf19": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf19",
            "name": "pin_cnf19",
            "offset": "0x74c",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf20": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf20",
            "name": "pin_cnf20",
            "offset": "0x750",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf21": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf21",
            "name": "pin_cnf21",
            "offset": "0x754",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf22": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf22",
            "name": "pin_cnf22",
            "offset": "0x758",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf23": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf23",
            "name": "pin_cnf23",
            "offset": "0x75c",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf24": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf24",
            "name": "pin_cnf24",
            "offset": "0x760",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf25": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf25",
            "name": "pin_cnf25",
            "offset": "0x764",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf26": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf26",
            "name": "pin_cnf26",
            "offset": "0x768",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf27": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf27",
            "name": "pin_cnf27",
            "offset": "0x76c",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf28": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf28",
            "name": "pin_cnf28",
            "offset": "0x770",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf29": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf29",
            "name": "pin_cnf29",
            "offset": "0x774",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf30": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf30",
            "name": "pin_cnf30",
            "offset": "0x778",
            "doc": "Configuration of GPIO pins."
        },
        "gpio.pin_cnf31": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sense",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin sensing mechanism."
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drive",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "",
                    "reset": "0",
                    "doc": "Drive configuration."
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pull",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "",
                    "reset": "0",
                    "doc": "Pull-up or -down configuration."
                },
                {
                    "name": "input",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "",
                    "reset": "1",
                    "doc": "Connect or disconnect input path."
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "",
                    "reset": "0",
                    "doc": "Pin direction."
                }
            ],
            "id": "gpio.pin_cnf31",
            "name": "pin_cnf31",
            "offset": "0x77c",
            "doc": "Configuration of GPIO pins."
        }
    }
}