#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan  9 20:18:55 2019
# Process ID: 27100
# Current directory: C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25836 C:\Users\silead\Documents\GitHub\DMA-S2MM-and-MM2S\project\DMA_simulation\DMA_simulation.xpr
# Log file: C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation/vivado.log
# Journal file: C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.xpr
open_bd_design {C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd}
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name User_DMA_v1_0_project -directory C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.tmp/User_DMA_v1_0_project c:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/ip_repo/User_DMA_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 16 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:User_DMA:1.0 [get_ips  myip_v1_0_bfm_1_User_DMA_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips myip_v1_0_bfm_1_User_DMA_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd]
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_User_DMA_0_1] }
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0] }
catch { config_ip_cache -export [get_ips -all myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0] }
export_ip_user_files -of_objects [get_files C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd]
launch_runs -jobs 4 {myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0_synth_1 myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0_synth_1 myip_v1_0_bfm_1_User_DMA_0_1_synth_1}
export_simulation -of_objects [get_files C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd] -directory C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.ip_user_files -ipstatic_source_dir C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.cache/compile_simlib/modelsim} {questa=C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.cache/compile_simlib/questa} {riviera=C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.cache/compile_simlib/riviera} {activehdl=C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run myip_v1_0_bfm_1_AXI_LITE_master_IP_0_0_synth_1
reset_run myip_v1_0_bfm_1_AXI_LITE_master_IP_1_0_synth_1
reset_run myip_v1_0_bfm_1_User_DMA_0_1_synth_1
ipx::edit_ip_in_project -upgrade true -name User_DMA_v1_0_project -directory C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.tmp/User_DMA_v1_0_project c:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/ip_repo/User_DMA_1.0/component.xml
update_compile_order -fileset sources_1
close_project
launch_simulation
open_wave_config C:/Users/silead/Documents/GitHub/DMA-S2MM-and-MM2S/project/DMA_simulation/myip_v1_0_tb_behav.wcfg
source myip_v1_0_tb.tcl
close_sim
close_project
