{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 11:59:42 2019 " "Info: Processing started: Mon May 13 11:59:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "41 " "Warning: Found 41 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst8\|ROM:inst1\|inst9 " "Info: Detected ripple clock \"MEMORY:inst8\|ROM:inst1\|inst9\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 440 472 536 520 "inst9" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|ROM:inst1\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst8\|ROM:inst1\|inst13 " "Info: Detected ripple clock \"MEMORY:inst8\|ROM:inst1\|inst13\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 552 472 536 632 "inst13" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|ROM:inst1\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst8\|RAM:inst\|inst2 " "Info: Detected ripple clock \"MEMORY:inst8\|RAM:inst\|inst2\" as buffer" {  } { { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 208 752 816 288 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|RAM:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CACHE:inst\|inst~0 " "Info: Detected gated clock \"CACHE:inst\|inst~0\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 800 928 992 848 "inst" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst8\|ROM:inst1\|inst2 " "Info: Detected gated clock \"MEMORY:inst8\|ROM:inst1\|inst2\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 248 600 664 296 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|ROM:inst1\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst8\|ROM:inst1\|inst3 " "Info: Detected gated clock \"MEMORY:inst8\|ROM:inst1\|inst3\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 296 600 664 344 "inst3" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|ROM:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst8\|RAM:inst\|inst6 " "Info: Detected gated clock \"MEMORY:inst8\|RAM:inst\|inst6\" as buffer" {  } { { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|RAM:inst\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter6:inst13\|lpm_counter:lpm_counter_component\|cntr_ebj:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"lpm_counter6:inst13\|lpm_counter:lpm_counter_component\|cntr_ebj:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_ebj.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_ebj.tdf" 121 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter6:inst13\|lpm_counter:lpm_counter_component\|cntr_ebj:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DECODE_COMMAND:inst72\|busmux:inst23\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0 " "Info: Detected gated clock \"DECODE_COMMAND:inst72\|busmux:inst23\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0\" as buffer" {  } { { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 32 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|busmux:inst23\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[12\]~2 " "Info: Detected gated clock \"lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[12\]~2\" as buffer" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[12\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CACHE:inst\|inst11~0 " "Info: Detected gated clock \"CACHE:inst\|inst11~0\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 608 -48 16 656 "inst11" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|inst19 " "Info: Detected ripple clock \"CACHE:inst\|inst19\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 824 240 304 904 "inst19" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DECODE_COMMAND:inst72\|inst29~0 " "Info: Detected gated clock \"DECODE_COMMAND:inst72\|inst29~0\" as buffer" {  } { { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { -24 1672 1736 24 "inst29" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|inst29~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst35 " "Info: Detected gated clock \"inst35\" as buffer" {  } { { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 616 1056 1160 728 "inst35" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|inst30 " "Info: Detected ripple clock \"CACHE:inst\|inst30\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1008 216 280 1088 "inst30" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode2:inst6\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\] " "Info: Detected gated clock \"lpm_decode2:inst6\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ltf.tdf" 43 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode2:inst6\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode63w\[3\]~0 " "Info: Detected gated clock \"lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode63w\[3\]~0\" as buffer" {  } { { "db/decode_8bf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_8bf.tdf" 285 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode63w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\] " "Info: Detected gated clock \"lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\]\" as buffer" {  } { { "db/decode_8bf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_8bf.tdf" 296 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CACHE:inst\|lpm_compare7:inst14\|lpm_compare:lpm_compare_component\|cmpr_2jj:auto_generated\|aeb_int~0 " "Info: Detected gated clock \"CACHE:inst\|lpm_compare7:inst14\|lpm_compare:lpm_compare_component\|cmpr_2jj:auto_generated\|aeb_int~0\" as buffer" {  } { { "db/cmpr_2jj.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_2jj.tdf" 30 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_compare7:inst14\|lpm_compare:lpm_compare_component\|cmpr_2jj:auto_generated\|aeb_int~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst41~0 " "Info: Detected gated clock \"inst41~0\" as buffer" {  } { { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1072 416 520 1184 "inst41" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst41~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode53w\[1\]~0 " "Info: Detected gated clock \"lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode53w\[1\]~0\" as buffer" {  } { { "db/decode_8bf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_8bf.tdf" 275 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode53w\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\] register CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst2\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\] 25.84 MHz 38.706 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 25.84 MHz between source register \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\]\" and destination register \"CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst2\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (period= 38.706 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.551 ns + Longest register register " "Info: + Longest register to register delay is 18.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\] 1 REG LCFF_X10_Y19_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y19_N9; Fanout = 4; REG Node = 'lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.366 ns) 0.744 ns lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode53w\[1\]~0 2 COMB LCCOMB_X11_Y19_N12 10 " "Info: 2: + IC(0.378 ns) + CELL(0.366 ns) = 0.744 ns; Loc. = LCCOMB_X11_Y19_N12; Fanout = 10; COMB Node = 'lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode53w\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 } "NODE_NAME" } } { "db/decode_8bf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_8bf.tdf" 275 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.053 ns) 1.396 ns inst35 3 COMB LCCOMB_X11_Y18_N6 19 " "Info: 3: + IC(0.599 ns) + CELL(0.053 ns) = 1.396 ns; Loc. = LCCOMB_X11_Y18_N6; Fanout = 19; COMB Node = 'inst35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 inst35 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 616 1056 1160 728 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.225 ns) 1.860 ns lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[12\]~2 4 COMB LCCOMB_X11_Y18_N0 17 " "Info: 4: + IC(0.239 ns) + CELL(0.225 ns) = 1.860 ns; Loc. = LCCOMB_X11_Y18_N0; Fanout = 17; COMB Node = 'lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[12\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { inst35 lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[12]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.272 ns) 2.778 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0DUPLICATE 5 COMB LCCOMB_X10_Y17_N30 41 " "Info: 5: + IC(0.646 ns) + CELL(0.272 ns) = 2.778 ns; Loc. = LCCOMB_X10_Y17_N30; Fanout = 41; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[12]~2 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0DUPLICATE } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.272 ns) 3.894 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst3\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0 6 COMB LCCOMB_X17_Y17_N22 1 " "Info: 6: + IC(0.844 ns) + CELL(0.272 ns) = 3.894 ns; Loc. = LCCOMB_X17_Y17_N22; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst3\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0DUPLICATE CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 4.410 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst3\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 7 COMB LCCOMB_X17_Y17_N2 1 " "Info: 7: + IC(0.244 ns) + CELL(0.272 ns) = 4.410 ns; Loc. = LCCOMB_X17_Y17_N2; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst3\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.154 ns) 5.341 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~1 8 COMB LCCOMB_X14_Y20_N20 1 " "Info: 8: + IC(0.777 ns) + CELL(0.154 ns) = 5.341 ns; Loc. = LCCOMB_X14_Y20_N20; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.228 ns) 6.597 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2 9 COMB LCCOMB_X22_Y16_N16 1 " "Info: 9: + IC(1.028 ns) + CELL(0.228 ns) = 6.597 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.228 ns) 7.073 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0 10 COMB LCCOMB_X22_Y16_N4 10 " "Info: 10: + IC(0.248 ns) + CELL(0.228 ns) = 7.073 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 10; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 7.554 ns CACHE:inst\|Banks_Memory:inst6\|inst23~1 11 COMB LCCOMB_X22_Y16_N18 3 " "Info: 11: + IC(0.253 ns) + CELL(0.228 ns) = 7.554 ns; Loc. = LCCOMB_X22_Y16_N18; Fanout = 3; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 } "NODE_NAME" } } { "Cache/Banks_Memory.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/Banks_Memory.bdf" { { 1616 888 952 1664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.053 ns) 7.983 ns CACHE:inst\|inst52 12 COMB LCCOMB_X22_Y16_N20 20 " "Info: 12: + IC(0.376 ns) + CELL(0.053 ns) = 7.983 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 20; COMB Node = 'CACHE:inst\|inst52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 744 40 104 824 "inst52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.053 ns) 8.284 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w2_n0_mux_dataout~0 13 COMB LCCOMB_X22_Y16_N30 576 " "Info: 13: + IC(0.248 ns) + CELL(0.053 ns) = 8.284 ns; Loc. = LCCOMB_X22_Y16_N30; Fanout = 576; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.301 ns" { CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.272 ns) 10.538 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w1_n0_mux_dataout~7 14 COMB LCCOMB_X38_Y15_N10 1 " "Info: 14: + IC(1.982 ns) + CELL(0.272 ns) = 10.538 ns; Loc. = LCCOMB_X38_Y15_N10; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w1_n0_mux_dataout~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.254 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~7 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.053 ns) 11.187 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w1_n0_mux_dataout~9 15 COMB LCCOMB_X37_Y16_N26 1 " "Info: 15: + IC(0.596 ns) + CELL(0.053 ns) = 11.187 ns; Loc. = LCCOMB_X37_Y16_N26; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w1_n0_mux_dataout~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~7 CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~9 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.154 ns) 12.367 ns CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst15\|lpm_bustri:lpm_bustri_component\|dout\[1\]~14 16 COMB LCCOMB_X31_Y13_N24 1 " "Info: 16: + IC(1.026 ns) + CELL(0.154 ns) = 12.367 ns; Loc. = LCCOMB_X31_Y13_N24; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst15\|lpm_bustri:lpm_bustri_component\|dout\[1\]~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~9 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst15|lpm_bustri:lpm_bustri_component|dout[1]~14 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.154 ns) 13.336 ns CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[1\]~24 17 COMB LCCOMB_X26_Y10_N12 3 " "Info: 17: + IC(0.815 ns) + CELL(0.154 ns) = 13.336 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 3; COMB Node = 'CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[1\]~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst15|lpm_bustri:lpm_bustri_component|dout[1]~14 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~24 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.053 ns) 14.971 ns lpm_bustri3:inst58\|lpm_bustri:lpm_bustri_component\|dout\[1\]~35 18 COMB LCCOMB_X14_Y18_N28 4 " "Info: 18: + IC(1.582 ns) + CELL(0.053 ns) = 14.971 ns; Loc. = LCCOMB_X14_Y18_N28; Fanout = 4; COMB Node = 'lpm_bustri3:inst58\|lpm_bustri:lpm_bustri_component\|dout\[1\]~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~24 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[1]~35 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.053 ns) 16.250 ns CACHE:inst\|lpm_mux9:inst9\|lpm_mux:lpm_mux_component\|mux_j5e:auto_generated\|l1_w1_n0_mux_dataout~0 19 COMB LCCOMB_X22_Y13_N26 512 " "Info: 19: + IC(1.226 ns) + CELL(0.053 ns) = 16.250 ns; Loc. = LCCOMB_X22_Y13_N26; Fanout = 512; COMB Node = 'CACHE:inst\|lpm_mux9:inst9\|lpm_mux:lpm_mux_component\|mux_j5e:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[1]~35 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_j5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_j5e.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.992 ns) + CELL(0.309 ns) 18.551 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst2\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\] 20 REG LCFF_X29_Y22_N3 1 " "Info: 20: + IC(1.992 ns) + CELL(0.309 ns) = 18.551 ns; Loc. = LCFF_X29_Y22_N3; Fanout = 1; REG Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst2\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w1_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.452 ns ( 18.61 % ) " "Info: Total cell delay = 3.452 ns ( 18.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.099 ns ( 81.39 % ) " "Info: Total interconnect delay = 15.099 ns ( 81.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.551 ns" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 inst35 lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[12]~2 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0DUPLICATE CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~7 CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~9 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst15|lpm_bustri:lpm_bustri_component|dout[1]~14 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~24 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[1]~35 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w1_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.551 ns" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 {} inst35 {} lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[12]~2 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0DUPLICATE {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|inst52 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~7 {} CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~9 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst15|lpm_bustri:lpm_bustri_component|dout[1]~14 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~24 {} lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[1]~35 {} CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w1_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.378ns 0.599ns 0.239ns 0.646ns 0.844ns 0.244ns 0.777ns 1.028ns 0.248ns 0.253ns 0.376ns 0.248ns 1.982ns 0.596ns 1.026ns 0.815ns 1.582ns 1.226ns 1.992ns } { 0.000ns 0.366ns 0.053ns 0.225ns 0.272ns 0.272ns 0.272ns 0.154ns 0.228ns 0.228ns 0.228ns 0.053ns 0.053ns 0.272ns 0.053ns 0.154ns 0.154ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.618 ns - Smallest " "Info: - Smallest clock skew is -0.618 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6345 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6345; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst2\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X29_Y22_N3 1 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X29_Y22_N3; Fanout = 1; REG Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst2\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { CLK CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.097 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(0.618 ns) 3.097 ns lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\] 2 REG LCFF_X10_Y19_N9 4 " "Info: 2: + IC(1.625 ns) + CELL(0.618 ns) = 3.097 ns; Loc. = LCFF_X10_Y19_N9; Fanout = 4; REG Node = 'lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.243 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 47.53 % ) " "Info: Total cell delay = 1.472 ns ( 47.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.625 ns ( 52.47 % ) " "Info: Total interconnect delay = 1.625 ns ( 52.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.097 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.097 ns" { CLK {} CLK~combout {} lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.625ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { CLK CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.097 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.097 ns" { CLK {} CLK~combout {} lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.625ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.551 ns" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 inst35 lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[12]~2 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0DUPLICATE CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~7 CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~9 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst15|lpm_bustri:lpm_bustri_component|dout[1]~14 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~24 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[1]~35 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w1_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.551 ns" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 {} inst35 {} lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[12]~2 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0DUPLICATE {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|inst52 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~7 {} CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w1_n0_mux_dataout~9 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst15|lpm_bustri:lpm_bustri_component|dout[1]~14 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[1]~24 {} lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[1]~35 {} CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w1_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.378ns 0.599ns 0.239ns 0.646ns 0.844ns 0.244ns 0.777ns 1.028ns 0.248ns 0.253ns 0.376ns 0.248ns 1.982ns 0.596ns 1.026ns 0.815ns 1.582ns 1.226ns 1.992ns } { 0.000ns 0.366ns 0.053ns 0.225ns 0.272ns 0.272ns 0.272ns 0.154ns 0.228ns 0.228ns 0.228ns 0.053ns 0.053ns 0.272ns 0.053ns 0.154ns 0.154ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { CLK CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.097 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.097 ns" { CLK {} CLK~combout {} lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.625ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a8~porta_address_reg3 CLK 9.062 ns " "Info: Found hold time violation between source  pin or register \"MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\" and destination pin or register \"MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a8~porta_address_reg3\" for clock \"CLK\" (Hold time is 9.062 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.637 ns + Largest " "Info: + Largest clock skew is 9.637 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 12.123 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 12.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(0.712 ns) 3.191 ns lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\] 2 REG LCFF_X10_Y19_N9 4 " "Info: 2: + IC(1.625 ns) + CELL(0.712 ns) = 3.191 ns; Loc. = LCFF_X10_Y19_N9; Fanout = 4; REG Node = 'lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.366 ns) 3.935 ns lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode53w\[1\]~0 3 COMB LCCOMB_X11_Y19_N12 10 " "Info: 3: + IC(0.378 ns) + CELL(0.366 ns) = 3.935 ns; Loc. = LCCOMB_X11_Y19_N12; Fanout = 10; COMB Node = 'lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode53w\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 } "NODE_NAME" } } { "db/decode_8bf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_8bf.tdf" 275 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.228 ns) 4.428 ns lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\] 4 COMB LCCOMB_X11_Y19_N20 9 " "Info: 4: + IC(0.265 ns) + CELL(0.228 ns) = 4.428 ns; Loc. = LCCOMB_X11_Y19_N20; Fanout = 9; COMB Node = 'lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] } "NODE_NAME" } } { "db/decode_8bf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_8bf.tdf" 296 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.346 ns) 5.145 ns inst41~0 5 COMB LCCOMB_X11_Y19_N0 4 " "Info: 5: + IC(0.371 ns) + CELL(0.346 ns) = 5.145 ns; Loc. = LCCOMB_X11_Y19_N0; Fanout = 4; COMB Node = 'inst41~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] inst41~0 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1072 416 520 1184 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.053 ns) 6.750 ns CACHE:inst\|inst11~0 6 COMB LCCOMB_X22_Y14_N18 39 " "Info: 6: + IC(1.552 ns) + CELL(0.053 ns) = 6.750 ns; Loc. = LCCOMB_X22_Y14_N18; Fanout = 39; COMB Node = 'CACHE:inst\|inst11~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { inst41~0 CACHE:inst|inst11~0 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 608 -48 16 656 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.053 ns) 8.064 ns MEMORY:inst8\|inst17 7 COMB LCCOMB_X11_Y17_N24 27 " "Info: 7: + IC(1.261 ns) + CELL(0.053 ns) = 8.064 ns; Loc. = LCCOMB_X11_Y17_N24; Fanout = 27; COMB Node = 'MEMORY:inst8\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { CACHE:inst|inst11~0 MEMORY:inst8|inst17 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.053 ns) 9.496 ns MEMORY:inst8\|RAM:inst\|inst6 8 COMB LCCOMB_X33_Y20_N20 1 " "Info: 8: + IC(1.379 ns) + CELL(0.053 ns) = 9.496 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 1; COMB Node = 'MEMORY:inst8\|RAM:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { MEMORY:inst8|inst17 MEMORY:inst8|RAM:inst|inst6 } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.000 ns) 10.958 ns MEMORY:inst8\|RAM:inst\|inst6~clkctrl 9 COMB CLKCTRL_G8 165 " "Info: 9: + IC(1.462 ns) + CELL(0.000 ns) = 10.958 ns; Loc. = CLKCTRL_G8; Fanout = 165; COMB Node = 'MEMORY:inst8\|RAM:inst\|inst6~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { MEMORY:inst8|RAM:inst|inst6 MEMORY:inst8|RAM:inst|inst6~clkctrl } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.481 ns) 12.123 ns MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a8~porta_address_reg3 10 MEM M4K_X8_Y22 1 " "Info: 10: + IC(0.684 ns) + CELL(0.481 ns) = 12.123 ns; Loc. = M4K_X8_Y22; Fanout = 1; MEM Node = 'MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a8~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { MEMORY:inst8|RAM:inst|inst6~clkctrl MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 204 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.146 ns ( 25.95 % ) " "Info: Total cell delay = 3.146 ns ( 25.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.977 ns ( 74.05 % ) " "Info: Total interconnect delay = 8.977 ns ( 74.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.123 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] inst41~0 CACHE:inst|inst11~0 MEMORY:inst8|inst17 MEMORY:inst8|RAM:inst|inst6 MEMORY:inst8|RAM:inst|inst6~clkctrl MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.123 ns" { CLK {} CLK~combout {} lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] {} inst41~0 {} CACHE:inst|inst11~0 {} MEMORY:inst8|inst17 {} MEMORY:inst8|RAM:inst|inst6 {} MEMORY:inst8|RAM:inst|inst6~clkctrl {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg3 {} } { 0.000ns 0.000ns 1.625ns 0.378ns 0.265ns 0.371ns 1.552ns 1.261ns 1.379ns 1.462ns 0.684ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.346ns 0.053ns 0.053ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.486 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6345 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6345; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X7_Y22_N11 1 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X7_Y22_N11; Fanout = 1; REG Node = 'MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { CLK~clkctrl MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { CLK CLK~clkctrl MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.123 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] inst41~0 CACHE:inst|inst11~0 MEMORY:inst8|inst17 MEMORY:inst8|RAM:inst|inst6 MEMORY:inst8|RAM:inst|inst6~clkctrl MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.123 ns" { CLK {} CLK~combout {} lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] {} inst41~0 {} CACHE:inst|inst11~0 {} MEMORY:inst8|inst17 {} MEMORY:inst8|RAM:inst|inst6 {} MEMORY:inst8|RAM:inst|inst6~clkctrl {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg3 {} } { 0.000ns 0.000ns 1.625ns 0.378ns 0.265ns 0.371ns 1.552ns 1.261ns 1.379ns 1.462ns 0.684ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.346ns 0.053ns 0.053ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { CLK CLK~clkctrl MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.684 ns - Shortest register memory " "Info: - Shortest register to memory delay is 0.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LCFF_X7_Y22_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y22_N11; Fanout = 1; REG Node = 'MEMORY:inst8\|RAM:inst\|lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 0.254 ns MEMORY:inst8\|RAM:inst\|busmux:inst5\|lpm_mux:\$00000\|mux_9pc:auto_generated\|l1_w3_n0_mux_dataout~0 2 COMB LCCOMB_X7_Y22_N6 11 " "Info: 2: + IC(0.201 ns) + CELL(0.053 ns) = 0.254 ns; Loc. = LCCOMB_X7_Y22_N6; Fanout = 11; COMB Node = 'MEMORY:inst8\|RAM:inst\|busmux:inst5\|lpm_mux:\$00000\|mux_9pc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_9pc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_9pc.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.103 ns) 0.684 ns MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a8~porta_address_reg3 3 MEM M4K_X8_Y22 1 " "Info: 3: + IC(0.327 ns) + CELL(0.103 ns) = 0.684 ns; Loc. = M4K_X8_Y22; Fanout = 1; MEM Node = 'MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a8~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w3_n0_mux_dataout~0 MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 204 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.156 ns ( 22.81 % ) " "Info: Total cell delay = 0.156 ns ( 22.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.528 ns ( 77.19 % ) " "Info: Total interconnect delay = 0.528 ns ( 77.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w3_n0_mux_dataout~0 MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.684 ns" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] {} MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w3_n0_mux_dataout~0 {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg3 {} } { 0.000ns 0.201ns 0.327ns } { 0.000ns 0.053ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 204 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 204 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.123 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] inst41~0 CACHE:inst|inst11~0 MEMORY:inst8|inst17 MEMORY:inst8|RAM:inst|inst6 MEMORY:inst8|RAM:inst|inst6~clkctrl MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.123 ns" { CLK {} CLK~combout {} lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3] {} inst41~0 {} CACHE:inst|inst11~0 {} MEMORY:inst8|inst17 {} MEMORY:inst8|RAM:inst|inst6 {} MEMORY:inst8|RAM:inst|inst6~clkctrl {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg3 {} } { 0.000ns 0.000ns 1.625ns 0.378ns 0.265ns 0.371ns 1.552ns 1.261ns 1.379ns 1.462ns 0.684ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.346ns 0.053ns 0.053ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { CLK CLK~clkctrl MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w3_n0_mux_dataout~0 MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.684 ns" { MEMORY:inst8|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[3] {} MEMORY:inst8|RAM:inst|busmux:inst5|lpm_mux:$00000|mux_9pc:auto_generated|l1_w3_n0_mux_dataout~0 {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a8~porta_address_reg3 {} } { 0.000ns 0.201ns 0.327ns } { 0.000ns 0.053ns 0.103ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst12 HUI CLK 3.592 ns register " "Info: tsu for register \"inst12\" (data pin = \"HUI\", clock pin = \"CLK\") is 3.592 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.997 ns + Longest pin register " "Info: + Longest pin to register delay is 5.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns HUI 1 PIN PIN_AA17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA17; Fanout = 1; PIN Node = 'HUI'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HUI } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1304 1752 1920 1320 "HUI" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.831 ns) + CELL(0.309 ns) 5.997 ns inst12 2 REG LCFF_X11_Y23_N31 1 " "Info: 2: + IC(4.831 ns) + CELL(0.309 ns) = 5.997 ns; Loc. = LCFF_X11_Y23_N31; Fanout = 1; REG Node = 'inst12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.140 ns" { HUI inst12 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns ( 19.44 % ) " "Info: Total cell delay = 1.166 ns ( 19.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.831 ns ( 80.56 % ) " "Info: Total interconnect delay = 4.831 ns ( 80.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { HUI inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.997 ns" { HUI {} HUI~combout {} inst12 {} } { 0.000ns 0.000ns 4.831ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.495 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6345 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6345; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns inst12 3 REG LCFF_X11_Y23_N31 1 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X11_Y23_N31; Fanout = 1; REG Node = 'inst12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLK~clkctrl inst12 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst12 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { HUI inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.997 ns" { HUI {} HUI~combout {} inst12 {} } { 0.000ns 0.000ns 4.831ns } { 0.000ns 0.857ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst12 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DATA_BUS\[4\] lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\] 22.703 ns register " "Info: tco from clock \"CLK\" to destination pin \"DATA_BUS\[4\]\" through register \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\]\" is 22.703 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.097 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(0.618 ns) 3.097 ns lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\] 2 REG LCFF_X10_Y19_N9 4 " "Info: 2: + IC(1.625 ns) + CELL(0.618 ns) = 3.097 ns; Loc. = LCFF_X10_Y19_N9; Fanout = 4; REG Node = 'lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.243 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 47.53 % ) " "Info: Total cell delay = 1.472 ns ( 47.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.625 ns ( 52.47 % ) " "Info: Total interconnect delay = 1.625 ns ( 52.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.097 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.097 ns" { CLK {} CLK~combout {} lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.625ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.512 ns + Longest register pin " "Info: + Longest register to pin delay is 19.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\] 1 REG LCFF_X10_Y19_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y19_N9; Fanout = 4; REG Node = 'lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.366 ns) 0.744 ns lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode53w\[1\]~0 2 COMB LCCOMB_X11_Y19_N12 10 " "Info: 2: + IC(0.378 ns) + CELL(0.366 ns) = 0.744 ns; Loc. = LCCOMB_X11_Y19_N12; Fanout = 10; COMB Node = 'lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode53w\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 } "NODE_NAME" } } { "db/decode_8bf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_8bf.tdf" 275 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.053 ns) 1.396 ns inst35 3 COMB LCCOMB_X11_Y18_N6 19 " "Info: 3: + IC(0.599 ns) + CELL(0.053 ns) = 1.396 ns; Loc. = LCCOMB_X11_Y18_N6; Fanout = 19; COMB Node = 'inst35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 inst35 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 616 1056 1160 728 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.225 ns) 1.860 ns lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[12\]~2 4 COMB LCCOMB_X11_Y18_N0 17 " "Info: 4: + IC(0.239 ns) + CELL(0.225 ns) = 1.860 ns; Loc. = LCCOMB_X11_Y18_N0; Fanout = 17; COMB Node = 'lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[12\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { inst35 lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[12]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.272 ns) 2.778 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0DUPLICATE 5 COMB LCCOMB_X10_Y17_N30 41 " "Info: 5: + IC(0.646 ns) + CELL(0.272 ns) = 2.778 ns; Loc. = LCCOMB_X10_Y17_N30; Fanout = 41; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[12]~2 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0DUPLICATE } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.272 ns) 3.894 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst3\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0 6 COMB LCCOMB_X17_Y17_N22 1 " "Info: 6: + IC(0.844 ns) + CELL(0.272 ns) = 3.894 ns; Loc. = LCCOMB_X17_Y17_N22; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst3\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0DUPLICATE CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 4.410 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst3\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 7 COMB LCCOMB_X17_Y17_N2 1 " "Info: 7: + IC(0.244 ns) + CELL(0.272 ns) = 4.410 ns; Loc. = LCCOMB_X17_Y17_N2; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|String:inst3\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.154 ns) 5.341 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~1 8 COMB LCCOMB_X14_Y20_N20 1 " "Info: 8: + IC(0.777 ns) + CELL(0.154 ns) = 5.341 ns; Loc. = LCCOMB_X14_Y20_N20; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.228 ns) 6.597 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2 9 COMB LCCOMB_X22_Y16_N16 1 " "Info: 9: + IC(1.028 ns) + CELL(0.228 ns) = 6.597 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.228 ns) 7.073 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0 10 COMB LCCOMB_X22_Y16_N4 10 " "Info: 10: + IC(0.248 ns) + CELL(0.228 ns) = 7.073 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 10; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 7.554 ns CACHE:inst\|Banks_Memory:inst6\|inst23~1 11 COMB LCCOMB_X22_Y16_N18 3 " "Info: 11: + IC(0.253 ns) + CELL(0.228 ns) = 7.554 ns; Loc. = LCCOMB_X22_Y16_N18; Fanout = 3; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 } "NODE_NAME" } } { "Cache/Banks_Memory.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/Banks_Memory.bdf" { { 1616 888 952 1664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.053 ns) 7.983 ns CACHE:inst\|inst52 12 COMB LCCOMB_X22_Y16_N20 20 " "Info: 12: + IC(0.376 ns) + CELL(0.053 ns) = 7.983 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 20; COMB Node = 'CACHE:inst\|inst52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 744 40 104 824 "inst52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.053 ns) 8.284 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w2_n0_mux_dataout~0 13 COMB LCCOMB_X22_Y16_N30 576 " "Info: 13: + IC(0.248 ns) + CELL(0.053 ns) = 8.284 ns; Loc. = LCCOMB_X22_Y16_N30; Fanout = 576; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.301 ns" { CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.272 ns) 10.246 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w4_n0_mux_dataout~33 14 COMB LCCOMB_X30_Y13_N2 1 " "Info: 14: + IC(1.690 ns) + CELL(0.272 ns) = 10.246 ns; Loc. = LCCOMB_X30_Y13_N2; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w4_n0_mux_dataout~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~33 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.272 ns) 11.182 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w4_n0_mux_dataout~35 15 COMB LCCOMB_X29_Y17_N16 1 " "Info: 15: + IC(0.664 ns) + CELL(0.272 ns) = 11.182 ns; Loc. = LCCOMB_X29_Y17_N16; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w4_n0_mux_dataout~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~33 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~35 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.154 ns) 12.160 ns CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst1\|lpm_bustri:lpm_bustri_component\|dout\[4\]~13 16 COMB LCCOMB_X26_Y21_N12 1 " "Info: 16: + IC(0.824 ns) + CELL(0.154 ns) = 12.160 ns; Loc. = LCCOMB_X26_Y21_N12; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst1\|lpm_bustri:lpm_bustri_component\|dout\[4\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~35 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[4]~13 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.053 ns) 13.912 ns CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\]~21 17 COMB LCCOMB_X26_Y6_N10 3 " "Info: 17: + IC(1.699 ns) + CELL(0.053 ns) = 13.912 ns; Loc. = LCCOMB_X26_Y6_N10; Fanout = 3; COMB Node = 'CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[4]~13 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[4]~21 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.378 ns) 15.701 ns lpm_bustri3:inst58\|lpm_bustri:lpm_bustri_component\|dout\[4\]~51 18 COMB LCCOMB_X18_Y13_N16 1 " "Info: 18: + IC(1.411 ns) + CELL(0.378 ns) = 15.701 ns; Loc. = LCCOMB_X18_Y13_N16; Fanout = 1; COMB Node = 'lpm_bustri3:inst58\|lpm_bustri:lpm_bustri_component\|dout\[4\]~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[4]~21 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[4]~51 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(1.988 ns) 19.512 ns DATA_BUS\[4\] 19 PIN PIN_Y10 0 " "Info: 19: + IC(1.823 ns) + CELL(1.988 ns) = 19.512 ns; Loc. = PIN_Y10; Fanout = 0; PIN Node = 'DATA_BUS\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[4]~51 DATA_BUS[4] } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3136 3319 440 "DATA_BUS\[10..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.521 ns ( 28.30 % ) " "Info: Total cell delay = 5.521 ns ( 28.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.991 ns ( 71.70 % ) " "Info: Total interconnect delay = 13.991 ns ( 71.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.512 ns" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 inst35 lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[12]~2 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0DUPLICATE CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~33 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~35 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[4]~13 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[4]~21 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[4]~51 DATA_BUS[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.512 ns" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 {} inst35 {} lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[12]~2 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0DUPLICATE {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|inst52 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~33 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~35 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[4]~13 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[4]~21 {} lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[4]~51 {} DATA_BUS[4] {} } { 0.000ns 0.378ns 0.599ns 0.239ns 0.646ns 0.844ns 0.244ns 0.777ns 1.028ns 0.248ns 0.253ns 0.376ns 0.248ns 1.690ns 0.664ns 0.824ns 1.699ns 1.411ns 1.823ns } { 0.000ns 0.366ns 0.053ns 0.225ns 0.272ns 0.272ns 0.272ns 0.154ns 0.228ns 0.228ns 0.228ns 0.053ns 0.053ns 0.272ns 0.272ns 0.154ns 0.053ns 0.378ns 1.988ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.097 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.097 ns" { CLK {} CLK~combout {} lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.625ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.512 ns" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 inst35 lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[12]~2 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0DUPLICATE CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~33 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~35 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[4]~13 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[4]~21 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[4]~51 DATA_BUS[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.512 ns" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[4] {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]~0 {} inst35 {} lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[12]~2 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w12_n0_mux_dataout~0DUPLICATE {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|inst52 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w2_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~33 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~35 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[4]~13 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[4]~21 {} lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[4]~51 {} DATA_BUS[4] {} } { 0.000ns 0.378ns 0.599ns 0.239ns 0.646ns 0.844ns 0.244ns 0.777ns 1.028ns 0.248ns 0.253ns 0.376ns 0.248ns 1.690ns 0.664ns 0.824ns 1.699ns 1.411ns 1.823ns } { 0.000ns 0.366ns 0.053ns 0.225ns 0.272ns 0.272ns 0.272ns 0.154ns 0.228ns 0.228ns 0.228ns 0.053ns 0.053ns 0.272ns 0.272ns 0.154ns 0.053ns 0.378ns 1.988ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst12 HUI CLK -3.353 ns register " "Info: th for register \"inst12\" (data pin = \"HUI\", clock pin = \"CLK\") is -3.353 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.495 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6345 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6345; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns inst12 3 REG LCFF_X11_Y23_N31 1 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X11_Y23_N31; Fanout = 1; REG Node = 'inst12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLK~clkctrl inst12 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst12 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.997 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns HUI 1 PIN PIN_AA17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA17; Fanout = 1; PIN Node = 'HUI'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HUI } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1304 1752 1920 1320 "HUI" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.831 ns) + CELL(0.309 ns) 5.997 ns inst12 2 REG LCFF_X11_Y23_N31 1 " "Info: 2: + IC(4.831 ns) + CELL(0.309 ns) = 5.997 ns; Loc. = LCFF_X11_Y23_N31; Fanout = 1; REG Node = 'inst12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.140 ns" { HUI inst12 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns ( 19.44 % ) " "Info: Total cell delay = 1.166 ns ( 19.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.831 ns ( 80.56 % ) " "Info: Total interconnect delay = 4.831 ns ( 80.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { HUI inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.997 ns" { HUI {} HUI~combout {} inst12 {} } { 0.000ns 0.000ns 4.831ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst12 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { HUI inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.997 ns" { HUI {} HUI~combout {} inst12 {} } { 0.000ns 0.000ns 4.831ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Info: Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 11:59:56 2019 " "Info: Processing ended: Mon May 13 11:59:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
