


ARM Macro Assembler    Page 1 


    1 00000000         ; * ----------------------------------------------------
                       ---------------------
    2 00000000         ; *  @file:    startup_MK64F12.s
    3 00000000         ; *  @purpose: CMSIS Cortex-M4 Core Device Startup File
    4 00000000         ; *            MK64F12
    5 00000000         ; *  @version: 2.9
    6 00000000         ; *  @date:    2016-3-21
    7 00000000         ; *  @build:   b171205
    8 00000000         ; * ----------------------------------------------------
                       ---------------------
    9 00000000         ; *
   10 00000000         ; * The Clear BSD License
   11 00000000         ; * Copyright 1997-2016 Freescale Semiconductor, Inc.
   12 00000000         ; * Copyright 2016-2017 NXP
   13 00000000         ; * All rights reserved.
   14 00000000         ; *
   15 00000000         ; * Redistribution and use in source and binary forms, w
                       ith or without
   16 00000000         ; * modification, are permitted (subject to the limitati
                       ons in the
   17 00000000         ; * disclaimer below) provided that the following condit
                       ions are met:
   18 00000000         ; *
   19 00000000         ; * * Redistributions of source code must retain the abo
                       ve copyright
   20 00000000         ; *   notice, this list of conditions and the following 
                       disclaimer.
   21 00000000         ; *
   22 00000000         ; * * Redistributions in binary form must reproduce the 
                       above copyright
   23 00000000         ; *   notice, this list of conditions and the following 
                       disclaimer in the
   24 00000000         ; *   documentation and/or other materials provided with
                        the distribution.
   25 00000000         ; *
   26 00000000         ; * * Neither the name of the copyright holder nor the n
                       ames of its
   27 00000000         ; *   contributors may be used to endorse or promote pro
                       ducts derived from
   28 00000000         ; *   this software without specific prior written permi
                       ssion.
   29 00000000         ; *
   30 00000000         ; * NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT
                        RIGHTS ARE
   31 00000000         ; * GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED B
                       Y THE COPYRIGHT
   32 00000000         ; * HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR 
                       IMPLIED
   33 00000000         ; * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLI
                       ED WARRANTIES OF
   34 00000000         ; * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
                        ARE
   35 00000000         ; * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER O
                       R CONTRIBUTORS BE
   36 00000000         ; * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL
                       , EXEMPLARY, OR
   37 00000000         ; * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO
                       , PROCUREMENT OF
   38 00000000         ; * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 



ARM Macro Assembler    Page 2 


                       PROFITS; OR
   39 00000000         ; * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
                       ORY OF LIABILITY,
   40 00000000         ; * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCL
                       UDING NEGLIGENCE
   41 00000000         ; * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF T
                       HIS SOFTWARE, EVEN
   42 00000000         ; * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
   43 00000000         ; *
   44 00000000         ; *------- <<< Use Configuration Wizard in Context Menu 
                       >>> ------------------
   45 00000000         ; *
   46 00000000         ; ******************************************************
                       ***********************/
   47 00000000         
   48 00000000         
   49 00000000                 PRESERVE8
   50 00000000                 THUMB
   51 00000000         
   52 00000000         
   53 00000000         ; Vector Table Mapped to Address 0 at Reset
   54 00000000         
   55 00000000                 AREA             RESET, DATA, READONLY
   56 00000000                 EXPORT           __Vectors
   57 00000000                 EXPORT           __Vectors_End
   58 00000000                 EXPORT           __Vectors_Size
   59 00000000                 IMPORT           |Image$$ARM_LIB_STACK$$ZI$$Limi
t|
   60 00000000         
   61 00000000 00000000 
                       __Vectors
                               DCD              |Image$$ARM_LIB_STACK$$ZI$$Limi
t| 
                                                            ; Top of Stack
   62 00000004 00000000        DCD              Reset_Handler ; Reset Handler
   63 00000008 00000000        DCD              NMI_Handler ;NMI Handler
   64 0000000C 00000000        DCD              HardFault_Handler 
                                                            ;Hard Fault Handler
                                                            
   65 00000010 00000000        DCD              MemManage_Handler 
                                                            ;MPU Fault Handler
   66 00000014 00000000        DCD              BusFault_Handler 
                                                            ;Bus Fault Handler
   67 00000018 00000000        DCD              UsageFault_Handler ;Usage Fault
                                                             Handler
   68 0000001C 00000000        DCD              0           ;Reserved
   69 00000020 00000000        DCD              0           ;Reserved
   70 00000024 00000000        DCD              0           ;Reserved
   71 00000028 00000000        DCD              0           ;Reserved
   72 0000002C 00000000        DCD              SVC_Handler ;SVCall Handler
   73 00000030 00000000        DCD              DebugMon_Handler ;Debug Monitor
                                                             Handler
   74 00000034 00000000        DCD              0           ;Reserved
   75 00000038 00000000        DCD              PendSV_Handler ;PendSV Handler
   76 0000003C 00000000        DCD              SysTick_Handler 
                                                            ;SysTick Handler
   77 00000040         
   78 00000040         ;External Interrupts
   79 00000040 00000000        DCD              DMA0_IRQHandler ;DMA Channel 0 



ARM Macro Assembler    Page 3 


                                                            Transfer Complete
   80 00000044 00000000        DCD              DMA1_IRQHandler ;DMA Channel 1 
                                                            Transfer Complete
   81 00000048 00000000        DCD              DMA2_IRQHandler ;DMA Channel 2 
                                                            Transfer Complete
   82 0000004C 00000000        DCD              DMA3_IRQHandler ;DMA Channel 3 
                                                            Transfer Complete
   83 00000050 00000000        DCD              DMA4_IRQHandler ;DMA Channel 4 
                                                            Transfer Complete
   84 00000054 00000000        DCD              DMA5_IRQHandler ;DMA Channel 5 
                                                            Transfer Complete
   85 00000058 00000000        DCD              DMA6_IRQHandler ;DMA Channel 6 
                                                            Transfer Complete
   86 0000005C 00000000        DCD              DMA7_IRQHandler ;DMA Channel 7 
                                                            Transfer Complete
   87 00000060 00000000        DCD              DMA8_IRQHandler ;DMA Channel 8 
                                                            Transfer Complete
   88 00000064 00000000        DCD              DMA9_IRQHandler ;DMA Channel 9 
                                                            Transfer Complete
   89 00000068 00000000        DCD              DMA10_IRQHandler ;DMA Channel 1
                                                            0 Transfer Complete
                                                            
   90 0000006C 00000000        DCD              DMA11_IRQHandler ;DMA Channel 1
                                                            1 Transfer Complete
                                                            
   91 00000070 00000000        DCD              DMA12_IRQHandler ;DMA Channel 1
                                                            2 Transfer Complete
                                                            
   92 00000074 00000000        DCD              DMA13_IRQHandler ;DMA Channel 1
                                                            3 Transfer Complete
                                                            
   93 00000078 00000000        DCD              DMA14_IRQHandler ;DMA Channel 1
                                                            4 Transfer Complete
                                                            
   94 0000007C 00000000        DCD              DMA15_IRQHandler ;DMA Channel 1
                                                            5 Transfer Complete
                                                            
   95 00000080 00000000        DCD              DMA_Error_IRQHandler ;DMA Error
                                                             Interrupt
   96 00000084 00000000        DCD              MCM_IRQHandler 
                                                            ;Normal Interrupt
   97 00000088 00000000        DCD              FTFE_IRQHandler ;FTFE Command c
                                                            omplete interrupt
   98 0000008C 00000000        DCD              Read_Collision_IRQHandler ;Read
                                                             Collision Interrup
                                                            t
   99 00000090 00000000        DCD              LVD_LVW_IRQHandler ;Low Voltage
                                                             Detect, Low Voltag
                                                            e Warning
  100 00000094 00000000        DCD              LLWU_IRQHandler ;Low Leakage Wa
                                                            keup Unit
  101 00000098 00000000        DCD              WDOG_EWM_IRQHandler 
                                                            ;WDOG Interrupt
  102 0000009C 00000000        DCD              RNG_IRQHandler ;RNG Interrupt
  103 000000A0 00000000        DCD              I2C0_IRQHandler ;I2C0 interrupt
                                                            
  104 000000A4 00000000        DCD              I2C1_IRQHandler ;I2C1 interrupt
                                                            
  105 000000A8 00000000        DCD              SPI0_IRQHandler ;SPI0 Interrupt



ARM Macro Assembler    Page 4 


                                                            
  106 000000AC 00000000        DCD              SPI1_IRQHandler ;SPI1 Interrupt
                                                            
  107 000000B0 00000000        DCD              I2S0_Tx_IRQHandler ;I2S0 transm
                                                            it interrupt
  108 000000B4 00000000        DCD              I2S0_Rx_IRQHandler ;I2S0 receiv
                                                            e interrupt
  109 000000B8 00000000        DCD              UART0_LON_IRQHandler ;UART0 LON
                                                             interrupt
  110 000000BC 00000000        DCD              UART0_RX_TX_IRQHandler ;UART0 R
                                                            eceive/Transmit int
                                                            errupt
  111 000000C0 00000000        DCD              UART0_ERR_IRQHandler ;UART0 Err
                                                            or interrupt
  112 000000C4 00000000        DCD              UART1_RX_TX_IRQHandler ;UART1 R
                                                            eceive/Transmit int
                                                            errupt
  113 000000C8 00000000        DCD              UART1_ERR_IRQHandler ;UART1 Err
                                                            or interrupt
  114 000000CC 00000000        DCD              UART2_RX_TX_IRQHandler ;UART2 R
                                                            eceive/Transmit int
                                                            errupt
  115 000000D0 00000000        DCD              UART2_ERR_IRQHandler ;UART2 Err
                                                            or interrupt
  116 000000D4 00000000        DCD              UART3_RX_TX_IRQHandler ;UART3 R
                                                            eceive/Transmit int
                                                            errupt
  117 000000D8 00000000        DCD              UART3_ERR_IRQHandler ;UART3 Err
                                                            or interrupt
  118 000000DC 00000000        DCD              ADC0_IRQHandler ;ADC0 interrupt
                                                            
  119 000000E0 00000000        DCD              CMP0_IRQHandler ;CMP0 interrupt
                                                            
  120 000000E4 00000000        DCD              CMP1_IRQHandler ;CMP1 interrupt
                                                            
  121 000000E8 00000000        DCD              FTM0_IRQHandler ;FTM0 fault, ov
                                                            erflow and channels
                                                             interrupt
  122 000000EC 00000000        DCD              FTM1_IRQHandler ;FTM1 fault, ov
                                                            erflow and channels
                                                             interrupt
  123 000000F0 00000000        DCD              FTM2_IRQHandler ;FTM2 fault, ov
                                                            erflow and channels
                                                             interrupt
  124 000000F4 00000000        DCD              CMT_IRQHandler ;CMT interrupt
  125 000000F8 00000000        DCD              RTC_IRQHandler ;RTC interrupt
  126 000000FC 00000000        DCD              RTC_Seconds_IRQHandler ;RTC sec
                                                            onds interrupt
  127 00000100 00000000        DCD              PIT0_IRQHandler ;PIT timer chan
                                                            nel 0 interrupt
  128 00000104 00000000        DCD              PIT1_IRQHandler ;PIT timer chan
                                                            nel 1 interrupt
  129 00000108 00000000        DCD              PIT2_IRQHandler ;PIT timer chan
                                                            nel 2 interrupt
  130 0000010C 00000000        DCD              PIT3_IRQHandler ;PIT timer chan
                                                            nel 3 interrupt
  131 00000110 00000000        DCD              PDB0_IRQHandler ;PDB0 Interrupt
                                                            
  132 00000114 00000000        DCD              USB0_IRQHandler ;USB0 interrupt



ARM Macro Assembler    Page 5 


                                                            
  133 00000118 00000000        DCD              USBDCD_IRQHandler 
                                                            ;USBDCD Interrupt
  134 0000011C 00000000        DCD              Reserved71_IRQHandler ;Reserved
                                                             interrupt 71
  135 00000120 00000000        DCD              DAC0_IRQHandler ;DAC0 interrupt
                                                            
  136 00000124 00000000        DCD              MCG_IRQHandler ;MCG Interrupt
  137 00000128 00000000        DCD              LPTMR0_IRQHandler 
                                                            ;LPTimer interrupt
  138 0000012C 00000000        DCD              PORTA_IRQHandler 
                                                            ;Port A interrupt
  139 00000130 00000000        DCD              PORTB_IRQHandler 
                                                            ;Port B interrupt
  140 00000134 00000000        DCD              PORTC_IRQHandler 
                                                            ;Port C interrupt
  141 00000138 00000000        DCD              PORTD_IRQHandler 
                                                            ;Port D interrupt
  142 0000013C 00000000        DCD              PORTE_IRQHandler 
                                                            ;Port E interrupt
  143 00000140 00000000        DCD              SWI_IRQHandler 
                                                            ;Software interrupt
                                                            
  144 00000144 00000000        DCD              SPI2_IRQHandler ;SPI2 Interrupt
                                                            
  145 00000148 00000000        DCD              UART4_RX_TX_IRQHandler ;UART4 R
                                                            eceive/Transmit int
                                                            errupt
  146 0000014C 00000000        DCD              UART4_ERR_IRQHandler ;UART4 Err
                                                            or interrupt
  147 00000150 00000000        DCD              UART5_RX_TX_IRQHandler ;UART5 R
                                                            eceive/Transmit int
                                                            errupt
  148 00000154 00000000        DCD              UART5_ERR_IRQHandler ;UART5 Err
                                                            or interrupt
  149 00000158 00000000        DCD              CMP2_IRQHandler ;CMP2 interrupt
                                                            
  150 0000015C 00000000        DCD              FTM3_IRQHandler ;FTM3 fault, ov
                                                            erflow and channels
                                                             interrupt
  151 00000160 00000000        DCD              DAC1_IRQHandler ;DAC1 interrupt
                                                            
  152 00000164 00000000        DCD              ADC1_IRQHandler ;ADC1 interrupt
                                                            
  153 00000168 00000000        DCD              I2C2_IRQHandler ;I2C2 interrupt
                                                            
  154 0000016C 00000000        DCD              CAN0_ORed_Message_buffer_IRQHan
dler 
                                                            ;CAN0 OR'd message 
                                                            buffers interrupt
  155 00000170 00000000        DCD              CAN0_Bus_Off_IRQHandler ;CAN0 b
                                                            us off interrupt
  156 00000174 00000000        DCD              CAN0_Error_IRQHandler ;CAN0 err
                                                            or interrupt
  157 00000178 00000000        DCD              CAN0_Tx_Warning_IRQHandler ;CAN
                                                            0 Tx warning interr
                                                            upt
  158 0000017C 00000000        DCD              CAN0_Rx_Warning_IRQHandler ;CAN
                                                            0 Rx warning interr



ARM Macro Assembler    Page 6 


                                                            upt
  159 00000180 00000000        DCD              CAN0_Wake_Up_IRQHandler ;CAN0 w
                                                            ake up interrupt
  160 00000184 00000000        DCD              SDHC_IRQHandler ;SDHC interrupt
                                                            
  161 00000188 00000000        DCD              ENET_1588_Timer_IRQHandler ;Eth
                                                            ernet MAC IEEE 1588
                                                             Timer Interrupt
  162 0000018C 00000000        DCD              ENET_Transmit_IRQHandler ;Ether
                                                            net MAC Transmit In
                                                            terrupt
  163 00000190 00000000        DCD              ENET_Receive_IRQHandler ;Ethern
                                                            et MAC Receive Inte
                                                            rrupt
  164 00000194 00000000        DCD              ENET_Error_IRQHandler ;Ethernet
                                                             MAC Error and misc
                                                            elaneous Interrupt
  165 00000198 00000000        DCD              DefaultISR  ;102
  166 0000019C 00000000        DCD              DefaultISR  ;103
  167 000001A0 00000000        DCD              DefaultISR  ;104
  168 000001A4 00000000        DCD              DefaultISR  ;105
  169 000001A8 00000000        DCD              DefaultISR  ;106
  170 000001AC 00000000        DCD              DefaultISR  ;107
  171 000001B0 00000000        DCD              DefaultISR  ;108
  172 000001B4 00000000        DCD              DefaultISR  ;109
  173 000001B8 00000000        DCD              DefaultISR  ;110
  174 000001BC 00000000        DCD              DefaultISR  ;111
  175 000001C0 00000000        DCD              DefaultISR  ;112
  176 000001C4 00000000        DCD              DefaultISR  ;113
  177 000001C8 00000000        DCD              DefaultISR  ;114
  178 000001CC 00000000        DCD              DefaultISR  ;115
  179 000001D0 00000000        DCD              DefaultISR  ;116
  180 000001D4 00000000        DCD              DefaultISR  ;117
  181 000001D8 00000000        DCD              DefaultISR  ;118
  182 000001DC 00000000        DCD              DefaultISR  ;119
  183 000001E0 00000000        DCD              DefaultISR  ;120
  184 000001E4 00000000        DCD              DefaultISR  ;121
  185 000001E8 00000000        DCD              DefaultISR  ;122
  186 000001EC 00000000        DCD              DefaultISR  ;123
  187 000001F0 00000000        DCD              DefaultISR  ;124
  188 000001F4 00000000        DCD              DefaultISR  ;125
  189 000001F8 00000000        DCD              DefaultISR  ;126
  190 000001FC 00000000        DCD              DefaultISR  ;127
  191 00000200 00000000        DCD              DefaultISR  ;128
  192 00000204 00000000        DCD              DefaultISR  ;129
  193 00000208 00000000        DCD              DefaultISR  ;130
  194 0000020C 00000000        DCD              DefaultISR  ;131
  195 00000210 00000000        DCD              DefaultISR  ;132
  196 00000214 00000000        DCD              DefaultISR  ;133
  197 00000218 00000000        DCD              DefaultISR  ;134
  198 0000021C 00000000        DCD              DefaultISR  ;135
  199 00000220 00000000        DCD              DefaultISR  ;136
  200 00000224 00000000        DCD              DefaultISR  ;137
  201 00000228 00000000        DCD              DefaultISR  ;138
  202 0000022C 00000000        DCD              DefaultISR  ;139
  203 00000230 00000000        DCD              DefaultISR  ;140
  204 00000234 00000000        DCD              DefaultISR  ;141
  205 00000238 00000000        DCD              DefaultISR  ;142
  206 0000023C 00000000        DCD              DefaultISR  ;143



ARM Macro Assembler    Page 7 


  207 00000240 00000000        DCD              DefaultISR  ;144
  208 00000244 00000000        DCD              DefaultISR  ;145
  209 00000248 00000000        DCD              DefaultISR  ;146
  210 0000024C 00000000        DCD              DefaultISR  ;147
  211 00000250 00000000        DCD              DefaultISR  ;148
  212 00000254 00000000        DCD              DefaultISR  ;149
  213 00000258 00000000        DCD              DefaultISR  ;150
  214 0000025C 00000000        DCD              DefaultISR  ;151
  215 00000260 00000000        DCD              DefaultISR  ;152
  216 00000264 00000000        DCD              DefaultISR  ;153
  217 00000268 00000000        DCD              DefaultISR  ;154
  218 0000026C 00000000        DCD              DefaultISR  ;155
  219 00000270 00000000        DCD              DefaultISR  ;156
  220 00000274 00000000        DCD              DefaultISR  ;157
  221 00000278 00000000        DCD              DefaultISR  ;158
  222 0000027C 00000000        DCD              DefaultISR  ;159
  223 00000280 00000000        DCD              DefaultISR  ;160
  224 00000284 00000000        DCD              DefaultISR  ;161
  225 00000288 00000000        DCD              DefaultISR  ;162
  226 0000028C 00000000        DCD              DefaultISR  ;163
  227 00000290 00000000        DCD              DefaultISR  ;164
  228 00000294 00000000        DCD              DefaultISR  ;165
  229 00000298 00000000        DCD              DefaultISR  ;166
  230 0000029C 00000000        DCD              DefaultISR  ;167
  231 000002A0 00000000        DCD              DefaultISR  ;168
  232 000002A4 00000000        DCD              DefaultISR  ;169
  233 000002A8 00000000        DCD              DefaultISR  ;170
  234 000002AC 00000000        DCD              DefaultISR  ;171
  235 000002B0 00000000        DCD              DefaultISR  ;172
  236 000002B4 00000000        DCD              DefaultISR  ;173
  237 000002B8 00000000        DCD              DefaultISR  ;174
  238 000002BC 00000000        DCD              DefaultISR  ;175
  239 000002C0 00000000        DCD              DefaultISR  ;176
  240 000002C4 00000000        DCD              DefaultISR  ;177
  241 000002C8 00000000        DCD              DefaultISR  ;178
  242 000002CC 00000000        DCD              DefaultISR  ;179
  243 000002D0 00000000        DCD              DefaultISR  ;180
  244 000002D4 00000000        DCD              DefaultISR  ;181
  245 000002D8 00000000        DCD              DefaultISR  ;182
  246 000002DC 00000000        DCD              DefaultISR  ;183
  247 000002E0 00000000        DCD              DefaultISR  ;184
  248 000002E4 00000000        DCD              DefaultISR  ;185
  249 000002E8 00000000        DCD              DefaultISR  ;186
  250 000002EC 00000000        DCD              DefaultISR  ;187
  251 000002F0 00000000        DCD              DefaultISR  ;188
  252 000002F4 00000000        DCD              DefaultISR  ;189
  253 000002F8 00000000        DCD              DefaultISR  ;190
  254 000002FC 00000000        DCD              DefaultISR  ;191
  255 00000300 00000000        DCD              DefaultISR  ;192
  256 00000304 00000000        DCD              DefaultISR  ;193
  257 00000308 00000000        DCD              DefaultISR  ;194
  258 0000030C 00000000        DCD              DefaultISR  ;195
  259 00000310 00000000        DCD              DefaultISR  ;196
  260 00000314 00000000        DCD              DefaultISR  ;197
  261 00000318 00000000        DCD              DefaultISR  ;198
  262 0000031C 00000000        DCD              DefaultISR  ;199
  263 00000320 00000000        DCD              DefaultISR  ;200
  264 00000324 00000000        DCD              DefaultISR  ;201
  265 00000328 00000000        DCD              DefaultISR  ;202



ARM Macro Assembler    Page 8 


  266 0000032C 00000000        DCD              DefaultISR  ;203
  267 00000330 00000000        DCD              DefaultISR  ;204
  268 00000334 00000000        DCD              DefaultISR  ;205
  269 00000338 00000000        DCD              DefaultISR  ;206
  270 0000033C 00000000        DCD              DefaultISR  ;207
  271 00000340 00000000        DCD              DefaultISR  ;208
  272 00000344 00000000        DCD              DefaultISR  ;209
  273 00000348 00000000        DCD              DefaultISR  ;210
  274 0000034C 00000000        DCD              DefaultISR  ;211
  275 00000350 00000000        DCD              DefaultISR  ;212
  276 00000354 00000000        DCD              DefaultISR  ;213
  277 00000358 00000000        DCD              DefaultISR  ;214
  278 0000035C 00000000        DCD              DefaultISR  ;215
  279 00000360 00000000        DCD              DefaultISR  ;216
  280 00000364 00000000        DCD              DefaultISR  ;217
  281 00000368 00000000        DCD              DefaultISR  ;218
  282 0000036C 00000000        DCD              DefaultISR  ;219
  283 00000370 00000000        DCD              DefaultISR  ;220
  284 00000374 00000000        DCD              DefaultISR  ;221
  285 00000378 00000000        DCD              DefaultISR  ;222
  286 0000037C 00000000        DCD              DefaultISR  ;223
  287 00000380 00000000        DCD              DefaultISR  ;224
  288 00000384 00000000        DCD              DefaultISR  ;225
  289 00000388 00000000        DCD              DefaultISR  ;226
  290 0000038C 00000000        DCD              DefaultISR  ;227
  291 00000390 00000000        DCD              DefaultISR  ;228
  292 00000394 00000000        DCD              DefaultISR  ;229
  293 00000398 00000000        DCD              DefaultISR  ;230
  294 0000039C 00000000        DCD              DefaultISR  ;231
  295 000003A0 00000000        DCD              DefaultISR  ;232
  296 000003A4 00000000        DCD              DefaultISR  ;233
  297 000003A8 00000000        DCD              DefaultISR  ;234
  298 000003AC 00000000        DCD              DefaultISR  ;235
  299 000003B0 00000000        DCD              DefaultISR  ;236
  300 000003B4 00000000        DCD              DefaultISR  ;237
  301 000003B8 00000000        DCD              DefaultISR  ;238
  302 000003BC 00000000        DCD              DefaultISR  ;239
  303 000003C0 00000000        DCD              DefaultISR  ;240
  304 000003C4 00000000        DCD              DefaultISR  ;241
  305 000003C8 00000000        DCD              DefaultISR  ;242
  306 000003CC 00000000        DCD              DefaultISR  ;243
  307 000003D0 00000000        DCD              DefaultISR  ;244
  308 000003D4 00000000        DCD              DefaultISR  ;245
  309 000003D8 00000000        DCD              DefaultISR  ;246
  310 000003DC 00000000        DCD              DefaultISR  ;247
  311 000003E0 00000000        DCD              DefaultISR  ;248
  312 000003E4 00000000        DCD              DefaultISR  ;249
  313 000003E8 00000000        DCD              DefaultISR  ;250
  314 000003EC 00000000        DCD              DefaultISR  ;251
  315 000003F0 00000000        DCD              DefaultISR  ;252
  316 000003F4 00000000        DCD              DefaultISR  ;253
  317 000003F8 00000000        DCD              DefaultISR  ;254
  318 000003FC FFFFFFFF        DCD              0xFFFFFFFF  ; Reserved for user
                                                             TRIM value
  319 00000400         __Vectors_End
  320 00000400         
  321 00000400 00000400 
                       __Vectors_Size
                               EQU              __Vectors_End - __Vectors



ARM Macro Assembler    Page 9 


  322 00000400         
  323 00000400         ; <h> Flash Configuration
  324 00000400         ;   <i> 16-byte flash configuration field that stores de
                       fault protection settings (loaded on reset)
  325 00000400         ;   <i> and security information that allows the MCU to 
                       restrict access to the FTFL module.
  326 00000400         ;   <h> Backdoor Comparison Key
  327 00000400         ;     <o0>  Backdoor Comparison Key 0.  <0x0-0xFF:2>
  328 00000400         ;     <o1>  Backdoor Comparison Key 1.  <0x0-0xFF:2>
  329 00000400         ;     <o2>  Backdoor Comparison Key 2.  <0x0-0xFF:2>
  330 00000400         ;     <o3>  Backdoor Comparison Key 3.  <0x0-0xFF:2>
  331 00000400         ;     <o4>  Backdoor Comparison Key 4.  <0x0-0xFF:2>
  332 00000400         ;     <o5>  Backdoor Comparison Key 5.  <0x0-0xFF:2>
  333 00000400         ;     <o6>  Backdoor Comparison Key 6.  <0x0-0xFF:2>
  334 00000400         ;     <o7>  Backdoor Comparison Key 7.  <0x0-0xFF:2>
  335 00000400 000000FF 
                       BackDoorK0
                               EQU              0xFF
  336 00000400 000000FF 
                       BackDoorK1
                               EQU              0xFF
  337 00000400 000000FF 
                       BackDoorK2
                               EQU              0xFF
  338 00000400 000000FF 
                       BackDoorK3
                               EQU              0xFF
  339 00000400 000000FF 
                       BackDoorK4
                               EQU              0xFF
  340 00000400 000000FF 
                       BackDoorK5
                               EQU              0xFF
  341 00000400 000000FF 
                       BackDoorK6
                               EQU              0xFF
  342 00000400 000000FF 
                       BackDoorK7
                               EQU              0xFF
  343 00000400         ;   </h>
  344 00000400         ;   <h> Program flash protection bytes (FPROT)
  345 00000400         ;     <i> Each program flash region can be protected fro
                       m program and erase operation by setting the associated 
                       PROT bit.
  346 00000400         ;     <i> Each bit protects a 1/32 region of the program
                        flash memory.
  347 00000400         ;     <h> FPROT0
  348 00000400         ;       <i> Program Flash Region Protect Register 0
  349 00000400         ;       <i> 1/32 - 8/32 region
  350 00000400         ;       <o.0>   FPROT0.0
  351 00000400         ;       <o.1>   FPROT0.1
  352 00000400         ;       <o.2>   FPROT0.2
  353 00000400         ;       <o.3>   FPROT0.3
  354 00000400         ;       <o.4>   FPROT0.4
  355 00000400         ;       <o.5>   FPROT0.5
  356 00000400         ;       <o.6>   FPROT0.6
  357 00000400         ;       <o.7>   FPROT0.7
  358 00000400 00000000 
                       nFPROT0 EQU              0x00



ARM Macro Assembler    Page 10 


  359 00000400 000000FF 
                       FPROT0  EQU              nFPROT0:EOR:0xFF
  360 00000400         ;     </h>
  361 00000400         ;     <h> FPROT1
  362 00000400         ;       <i> Program Flash Region Protect Register 1
  363 00000400         ;       <i> 9/32 - 16/32 region
  364 00000400         ;       <o.0>   FPROT1.0
  365 00000400         ;       <o.1>   FPROT1.1
  366 00000400         ;       <o.2>   FPROT1.2
  367 00000400         ;       <o.3>   FPROT1.3
  368 00000400         ;       <o.4>   FPROT1.4
  369 00000400         ;       <o.5>   FPROT1.5
  370 00000400         ;       <o.6>   FPROT1.6
  371 00000400         ;       <o.7>   FPROT1.7
  372 00000400 00000000 
                       nFPROT1 EQU              0x00
  373 00000400 000000FF 
                       FPROT1  EQU              nFPROT1:EOR:0xFF
  374 00000400         ;     </h>
  375 00000400         ;     <h> FPROT2
  376 00000400         ;       <i> Program Flash Region Protect Register 2
  377 00000400         ;       <i> 17/32 - 24/32 region
  378 00000400         ;       <o.0>   FPROT2.0
  379 00000400         ;       <o.1>   FPROT2.1
  380 00000400         ;       <o.2>   FPROT2.2
  381 00000400         ;       <o.3>   FPROT2.3
  382 00000400         ;       <o.4>   FPROT2.4
  383 00000400         ;       <o.5>   FPROT2.5
  384 00000400         ;       <o.6>   FPROT2.6
  385 00000400         ;       <o.7>   FPROT2.7
  386 00000400 00000000 
                       nFPROT2 EQU              0x00
  387 00000400 000000FF 
                       FPROT2  EQU              nFPROT2:EOR:0xFF
  388 00000400         ;     </h>
  389 00000400         ;     <h> FPROT3
  390 00000400         ;       <i> Program Flash Region Protect Register 3
  391 00000400         ;       <i> 25/32 - 32/32 region
  392 00000400         ;       <o.0>   FPROT3.0
  393 00000400         ;       <o.1>   FPROT3.1
  394 00000400         ;       <o.2>   FPROT3.2
  395 00000400         ;       <o.3>   FPROT3.3
  396 00000400         ;       <o.4>   FPROT3.4
  397 00000400         ;       <o.5>   FPROT3.5
  398 00000400         ;       <o.6>   FPROT3.6
  399 00000400         ;       <o.7>   FPROT3.7
  400 00000400 00000000 
                       nFPROT3 EQU              0x00
  401 00000400 000000FF 
                       FPROT3  EQU              nFPROT3:EOR:0xFF
  402 00000400         ;     </h>
  403 00000400         ;   </h>
  404 00000400         ;   <h> Data flash protection byte (FDPROT)
  405 00000400         ;     <i> Each bit protects a 1/8 region of the data fla
                       sh memory.
  406 00000400         ;     <i> (Program flash only devices: Reserved)
  407 00000400         ;       <o.0>   FDPROT.0
  408 00000400         ;       <o.1>   FDPROT.1
  409 00000400         ;       <o.2>   FDPROT.2



ARM Macro Assembler    Page 11 


  410 00000400         ;       <o.3>   FDPROT.3
  411 00000400         ;       <o.4>   FDPROT.4
  412 00000400         ;       <o.5>   FDPROT.5
  413 00000400         ;       <o.6>   FDPROT.6
  414 00000400         ;       <o.7>   FDPROT.7
  415 00000400 00000000 
                       nFDPROT EQU              0x00
  416 00000400 000000FF 
                       FDPROT  EQU              nFDPROT:EOR:0xFF
  417 00000400         ;   </h>
  418 00000400         ;   <h> EEPROM protection byte (FEPROT)
  419 00000400         ;     <i> FlexNVM devices: Each bit protects a 1/8 regio
                       n of the EEPROM.
  420 00000400         ;     <i> (Program flash only devices: Reserved)
  421 00000400         ;       <o.0>   FEPROT.0
  422 00000400         ;       <o.1>   FEPROT.1
  423 00000400         ;       <o.2>   FEPROT.2
  424 00000400         ;       <o.3>   FEPROT.3
  425 00000400         ;       <o.4>   FEPROT.4
  426 00000400         ;       <o.5>   FEPROT.5
  427 00000400         ;       <o.6>   FEPROT.6
  428 00000400         ;       <o.7>   FEPROT.7
  429 00000400 00000000 
                       nFEPROT EQU              0x00
  430 00000400 000000FF 
                       FEPROT  EQU              nFEPROT:EOR:0xFF
  431 00000400         ;   </h>
  432 00000400         ;   <h> Flash nonvolatile option byte (FOPT)
  433 00000400         ;     <i> Allows the user to customize the operation of 
                       the MCU at boot time.
  434 00000400         ;     <o.0> LPBOOT
  435 00000400         ;       <0=> Low-power boot
  436 00000400         ;       <1=> Normal boot
  437 00000400         ;     <o.1> EZPORT_DIS
  438 00000400         ;       <0=> EzPort operation is disabled
  439 00000400         ;       <1=> EzPort operation is enabled
  440 00000400 000000FF 
                       FOPT    EQU              0xFF
  441 00000400         ;   </h>
  442 00000400         ;   <h> Flash security byte (FSEC)
  443 00000400         ;     <i> WARNING: If SEC field is configured as "MCU se
                       curity status is secure" and MEEN field is configured as
                        "Mass erase is disabled",
  444 00000400         ;     <i> MCU's security status cannot be set back to un
                       secure state since Mass erase via the debugger is blocke
                       d !!!
  445 00000400         ;     <o.0..1> SEC
  446 00000400         ;       <2=> MCU security status is unsecure
  447 00000400         ;       <3=> MCU security status is secure
  448 00000400         ;         <i> Flash Security
  449 00000400         ;     <o.2..3> FSLACC
  450 00000400         ;       <2=> Freescale factory access denied
  451 00000400         ;       <3=> Freescale factory access granted
  452 00000400         ;         <i> Freescale Failure Analysis Access Code
  453 00000400         ;     <o.4..5> MEEN
  454 00000400         ;       <2=> Mass erase is disabled
  455 00000400         ;       <3=> Mass erase is enabled
  456 00000400         ;     <o.6..7> KEYEN
  457 00000400         ;       <2=> Backdoor key access enabled



ARM Macro Assembler    Page 12 


  458 00000400         ;       <3=> Backdoor key access disabled
  459 00000400         ;         <i> Backdoor Key Security Enable
  460 00000400 000000FE 
                       FSEC    EQU              0xFE
  461 00000400         ;   </h>
  462 00000400         ; </h>
  463 00000400                 IF               :LNOT::DEF:RAM_TARGET
  464 00000400                 AREA             FlashConfig, DATA, READONLY
  465 00000000         __FlashConfig
  466 00000000 FF FF FF 
              FF               DCB              BackDoorK0, BackDoorK1, BackDoo
rK2, BackDoorK3
  467 00000004 FF FF FF 
              FF               DCB              BackDoorK4, BackDoorK5, BackDoo
rK6, BackDoorK7
  468 00000008 FF FF FF 
              FF               DCB              FPROT0    , FPROT1    , FPROT2 
   , FPROT3
  469 0000000C FE FF FF 
              FF               DCB              FSEC      , FOPT      , FEPROT 
   , FDPROT
  470 00000010                 ENDIF
  471 00000010         
  472 00000010         
  473 00000010                 AREA             |.text|, CODE, READONLY
  474 00000000         
  475 00000000         ; Reset Handler
  476 00000000         
  477 00000000         Reset_Handler
                               PROC
  478 00000000                 EXPORT           Reset_Handler             [WEAK
]
  479 00000000                 IMPORT           SystemInit
  480 00000000                 IMPORT           __main
  481 00000000         
  482 00000000                 IF               :LNOT::DEF:RAM_TARGET
  483 00000000                 REQUIRE          FlashConfig
  484 00000000                 ENDIF
  485 00000000         
  486 00000000 B672            CPSID            I           ; Mask interrupts
  487 00000002 483C            LDR              R0, =0xE000ED08
  488 00000004 493C            LDR              R1, =__Vectors
  489 00000006 6001            STR              R1, [R0]
  490 00000008 680A            LDR              R2, [R1]
  491 0000000A F382 8808       MSR              MSP, R2
  492 0000000E 483B            LDR              R0, =SystemInit
  493 00000010 4780            BLX              R0
  494 00000012 B662            CPSIE            i           ; Unmask interrupts
                                                            
  495 00000014 483A            LDR              R0, =__main
  496 00000016 4700            BX               R0
  497 00000018                 ENDP
  498 00000018         
  499 00000018         
  500 00000018         ; Dummy Exception Handlers (infinite loops which can be 
                       modified)
  502 00000018         NMI_Handler
                               PROC
  503 00000018                 EXPORT           NMI_Handler         [WEAK]



ARM Macro Assembler    Page 13 


  504 00000018 E7FE            B                .
  505 0000001A                 ENDP
  507 0000001A         HardFault_Handler
                               PROC
  508 0000001A                 EXPORT           HardFault_Handler         [WEAK
]
  509 0000001A E7FE            B                .
  510 0000001C                 ENDP
  512 0000001C         MemManage_Handler
                               PROC
  513 0000001C                 EXPORT           MemManage_Handler         [WEAK
]
  514 0000001C E7FE            B                .
  515 0000001E                 ENDP
  517 0000001E         BusFault_Handler
                               PROC
  518 0000001E                 EXPORT           BusFault_Handler         [WEAK]
  519 0000001E E7FE            B                .
  520 00000020                 ENDP
  522 00000020         UsageFault_Handler
                               PROC
  523 00000020                 EXPORT           UsageFault_Handler         [WEA
K]
  524 00000020 E7FE            B                .
  525 00000022                 ENDP
  527 00000022         SVC_Handler
                               PROC
  528 00000022                 EXPORT           SVC_Handler         [WEAK]
  529 00000022 E7FE            B                .
  530 00000024                 ENDP
  532 00000024         DebugMon_Handler
                               PROC
  533 00000024                 EXPORT           DebugMon_Handler         [WEAK]
  534 00000024 E7FE            B                .
  535 00000026                 ENDP
  537 00000026         PendSV_Handler
                               PROC
  538 00000026                 EXPORT           PendSV_Handler         [WEAK]
  539 00000026 E7FE            B                .
  540 00000028                 ENDP
  542 00000028         SysTick_Handler
                               PROC
  543 00000028                 EXPORT           SysTick_Handler         [WEAK]
  544 00000028 E7FE            B                .
  545 0000002A                 ENDP
  547 0000002A         DMA0_IRQHandler
                               PROC
  548 0000002A                 EXPORT           DMA0_IRQHandler         [WEAK]
  549 0000002A 4836            LDR              R0, =DMA0_DriverIRQHandler
  550 0000002C 4700            BX               R0
  551 0000002E                 ENDP
  552 0000002E         
  554 0000002E         DMA1_IRQHandler
                               PROC
  555 0000002E                 EXPORT           DMA1_IRQHandler         [WEAK]
  556 0000002E 4836            LDR              R0, =DMA1_DriverIRQHandler
  557 00000030 4700            BX               R0
  558 00000032                 ENDP
  559 00000032         



ARM Macro Assembler    Page 14 


  561 00000032         DMA2_IRQHandler
                               PROC
  562 00000032                 EXPORT           DMA2_IRQHandler         [WEAK]
  563 00000032 4836            LDR              R0, =DMA2_DriverIRQHandler
  564 00000034 4700            BX               R0
  565 00000036                 ENDP
  566 00000036         
  568 00000036         DMA3_IRQHandler
                               PROC
  569 00000036                 EXPORT           DMA3_IRQHandler         [WEAK]
  570 00000036 4836            LDR              R0, =DMA3_DriverIRQHandler
  571 00000038 4700            BX               R0
  572 0000003A                 ENDP
  573 0000003A         
  575 0000003A         DMA4_IRQHandler
                               PROC
  576 0000003A                 EXPORT           DMA4_IRQHandler         [WEAK]
  577 0000003A 4836            LDR              R0, =DMA4_DriverIRQHandler
  578 0000003C 4700            BX               R0
  579 0000003E                 ENDP
  580 0000003E         
  582 0000003E         DMA5_IRQHandler
                               PROC
  583 0000003E                 EXPORT           DMA5_IRQHandler         [WEAK]
  584 0000003E 4836            LDR              R0, =DMA5_DriverIRQHandler
  585 00000040 4700            BX               R0
  586 00000042                 ENDP
  587 00000042         
  589 00000042         DMA6_IRQHandler
                               PROC
  590 00000042                 EXPORT           DMA6_IRQHandler         [WEAK]
  591 00000042 4836            LDR              R0, =DMA6_DriverIRQHandler
  592 00000044 4700            BX               R0
  593 00000046                 ENDP
  594 00000046         
  596 00000046         DMA7_IRQHandler
                               PROC
  597 00000046                 EXPORT           DMA7_IRQHandler         [WEAK]
  598 00000046 4836            LDR              R0, =DMA7_DriverIRQHandler
  599 00000048 4700            BX               R0
  600 0000004A                 ENDP
  601 0000004A         
  603 0000004A         DMA8_IRQHandler
                               PROC
  604 0000004A                 EXPORT           DMA8_IRQHandler         [WEAK]
  605 0000004A 4836            LDR              R0, =DMA8_DriverIRQHandler
  606 0000004C 4700            BX               R0
  607 0000004E                 ENDP
  608 0000004E         
  610 0000004E         DMA9_IRQHandler
                               PROC
  611 0000004E                 EXPORT           DMA9_IRQHandler         [WEAK]
  612 0000004E 4836            LDR              R0, =DMA9_DriverIRQHandler
  613 00000050 4700            BX               R0
  614 00000052                 ENDP
  615 00000052         
  617 00000052         DMA10_IRQHandler
                               PROC
  618 00000052                 EXPORT           DMA10_IRQHandler         [WEAK]



ARM Macro Assembler    Page 15 


  619 00000052 4836            LDR              R0, =DMA10_DriverIRQHandler
  620 00000054 4700            BX               R0
  621 00000056                 ENDP
  622 00000056         
  624 00000056         DMA11_IRQHandler
                               PROC
  625 00000056                 EXPORT           DMA11_IRQHandler         [WEAK]
  626 00000056 4836            LDR              R0, =DMA11_DriverIRQHandler
  627 00000058 4700            BX               R0
  628 0000005A                 ENDP
  629 0000005A         
  631 0000005A         DMA12_IRQHandler
                               PROC
  632 0000005A                 EXPORT           DMA12_IRQHandler         [WEAK]
  633 0000005A 4836            LDR              R0, =DMA12_DriverIRQHandler
  634 0000005C 4700            BX               R0
  635 0000005E                 ENDP
  636 0000005E         
  638 0000005E         DMA13_IRQHandler
                               PROC
  639 0000005E                 EXPORT           DMA13_IRQHandler         [WEAK]
  640 0000005E 4836            LDR              R0, =DMA13_DriverIRQHandler
  641 00000060 4700            BX               R0
  642 00000062                 ENDP
  643 00000062         
  645 00000062         DMA14_IRQHandler
                               PROC
  646 00000062                 EXPORT           DMA14_IRQHandler         [WEAK]
  647 00000062 4836            LDR              R0, =DMA14_DriverIRQHandler
  648 00000064 4700            BX               R0
  649 00000066                 ENDP
  650 00000066         
  652 00000066         DMA15_IRQHandler
                               PROC
  653 00000066                 EXPORT           DMA15_IRQHandler         [WEAK]
  654 00000066 4836            LDR              R0, =DMA15_DriverIRQHandler
  655 00000068 4700            BX               R0
  656 0000006A                 ENDP
  657 0000006A         
  659 0000006A         DMA_Error_IRQHandler
                               PROC
  660 0000006A                 EXPORT           DMA_Error_IRQHandler         [W
EAK]
  661 0000006A 4836            LDR              R0, =DMA_Error_DriverIRQHandler
  662 0000006C 4700            BX               R0
  663 0000006E                 ENDP
  664 0000006E         
  666 0000006E         I2C0_IRQHandler
                               PROC
  667 0000006E                 EXPORT           I2C0_IRQHandler         [WEAK]
  668 0000006E 4836            LDR              R0, =I2C0_DriverIRQHandler
  669 00000070 4700            BX               R0
  670 00000072                 ENDP
  671 00000072         
  673 00000072         I2C1_IRQHandler
                               PROC
  674 00000072                 EXPORT           I2C1_IRQHandler         [WEAK]
  675 00000072 4836            LDR              R0, =I2C1_DriverIRQHandler
  676 00000074 4700            BX               R0



ARM Macro Assembler    Page 16 


  677 00000076                 ENDP
  678 00000076         
  680 00000076         SPI0_IRQHandler
                               PROC
  681 00000076                 EXPORT           SPI0_IRQHandler         [WEAK]
  682 00000076 4836            LDR              R0, =SPI0_DriverIRQHandler
  683 00000078 4700            BX               R0
  684 0000007A                 ENDP
  685 0000007A         
  687 0000007A         SPI1_IRQHandler
                               PROC
  688 0000007A                 EXPORT           SPI1_IRQHandler         [WEAK]
  689 0000007A 4836            LDR              R0, =SPI1_DriverIRQHandler
  690 0000007C 4700            BX               R0
  691 0000007E                 ENDP
  692 0000007E         
  694 0000007E         I2S0_Tx_IRQHandler
                               PROC
  695 0000007E                 EXPORT           I2S0_Tx_IRQHandler         [WEA
K]
  696 0000007E 4836            LDR              R0, =I2S0_Tx_DriverIRQHandler
  697 00000080 4700            BX               R0
  698 00000082                 ENDP
  699 00000082         
  701 00000082         I2S0_Rx_IRQHandler
                               PROC
  702 00000082                 EXPORT           I2S0_Rx_IRQHandler         [WEA
K]
  703 00000082 4836            LDR              R0, =I2S0_Rx_DriverIRQHandler
  704 00000084 4700            BX               R0
  705 00000086                 ENDP
  706 00000086         
  708 00000086         UART0_LON_IRQHandler
                               PROC
  709 00000086                 EXPORT           UART0_LON_IRQHandler         [W
EAK]
  710 00000086 4836            LDR              R0, =UART0_LON_DriverIRQHandler
  711 00000088 4700            BX               R0
  712 0000008A                 ENDP
  713 0000008A         
  715 0000008A         UART0_RX_TX_IRQHandler
                               PROC
  716 0000008A                 EXPORT           UART0_RX_TX_IRQHandler         
[WEAK]
  717 0000008A 4836            LDR              R0, =UART0_RX_TX_DriverIRQHandl
er
  718 0000008C 4700            BX               R0
  719 0000008E                 ENDP
  720 0000008E         
  722 0000008E         UART0_ERR_IRQHandler
                               PROC
  723 0000008E                 EXPORT           UART0_ERR_IRQHandler         [W
EAK]
  724 0000008E 4836            LDR              R0, =UART0_ERR_DriverIRQHandler
  725 00000090 4700            BX               R0
  726 00000092                 ENDP
  727 00000092         
  729 00000092         UART1_RX_TX_IRQHandler
                               PROC



ARM Macro Assembler    Page 17 


  730 00000092                 EXPORT           UART1_RX_TX_IRQHandler         
[WEAK]
  731 00000092 4836            LDR              R0, =UART1_RX_TX_DriverIRQHandl
er
  732 00000094 4700            BX               R0
  733 00000096                 ENDP
  734 00000096         
  736 00000096         UART1_ERR_IRQHandler
                               PROC
  737 00000096                 EXPORT           UART1_ERR_IRQHandler         [W
EAK]
  738 00000096 4836            LDR              R0, =UART1_ERR_DriverIRQHandler
  739 00000098 4700            BX               R0
  740 0000009A                 ENDP
  741 0000009A         
  743 0000009A         UART2_RX_TX_IRQHandler
                               PROC
  744 0000009A                 EXPORT           UART2_RX_TX_IRQHandler         
[WEAK]
  745 0000009A 4836            LDR              R0, =UART2_RX_TX_DriverIRQHandl
er
  746 0000009C 4700            BX               R0
  747 0000009E                 ENDP
  748 0000009E         
  750 0000009E         UART2_ERR_IRQHandler
                               PROC
  751 0000009E                 EXPORT           UART2_ERR_IRQHandler         [W
EAK]
  752 0000009E 4836            LDR              R0, =UART2_ERR_DriverIRQHandler
  753 000000A0 4700            BX               R0
  754 000000A2                 ENDP
  755 000000A2         
  757 000000A2         UART3_RX_TX_IRQHandler
                               PROC
  758 000000A2                 EXPORT           UART3_RX_TX_IRQHandler         
[WEAK]
  759 000000A2 4836            LDR              R0, =UART3_RX_TX_DriverIRQHandl
er
  760 000000A4 4700            BX               R0
  761 000000A6                 ENDP
  762 000000A6         
  764 000000A6         UART3_ERR_IRQHandler
                               PROC
  765 000000A6                 EXPORT           UART3_ERR_IRQHandler         [W
EAK]
  766 000000A6 4836            LDR              R0, =UART3_ERR_DriverIRQHandler
  767 000000A8 4700            BX               R0
  768 000000AA                 ENDP
  769 000000AA         
  771 000000AA         SPI2_IRQHandler
                               PROC
  772 000000AA                 EXPORT           SPI2_IRQHandler         [WEAK]
  773 000000AA 4836            LDR              R0, =SPI2_DriverIRQHandler
  774 000000AC 4700            BX               R0
  775 000000AE                 ENDP
  776 000000AE         
  778 000000AE         UART4_RX_TX_IRQHandler
                               PROC
  779 000000AE                 EXPORT           UART4_RX_TX_IRQHandler         



ARM Macro Assembler    Page 18 


[WEAK]
  780 000000AE 4836            LDR              R0, =UART4_RX_TX_DriverIRQHandl
er
  781 000000B0 4700            BX               R0
  782 000000B2                 ENDP
  783 000000B2         
  785 000000B2         UART4_ERR_IRQHandler
                               PROC
  786 000000B2                 EXPORT           UART4_ERR_IRQHandler         [W
EAK]
  787 000000B2 4836            LDR              R0, =UART4_ERR_DriverIRQHandler
  788 000000B4 4700            BX               R0
  789 000000B6                 ENDP
  790 000000B6         
  792 000000B6         UART5_RX_TX_IRQHandler
                               PROC
  793 000000B6                 EXPORT           UART5_RX_TX_IRQHandler         
[WEAK]
  794 000000B6 4836            LDR              R0, =UART5_RX_TX_DriverIRQHandl
er
  795 000000B8 4700            BX               R0
  796 000000BA                 ENDP
  797 000000BA         
  799 000000BA         UART5_ERR_IRQHandler
                               PROC
  800 000000BA                 EXPORT           UART5_ERR_IRQHandler         [W
EAK]
  801 000000BA 4836            LDR              R0, =UART5_ERR_DriverIRQHandler
  802 000000BC 4700            BX               R0
  803 000000BE                 ENDP
  804 000000BE         
  806 000000BE         I2C2_IRQHandler
                               PROC
  807 000000BE                 EXPORT           I2C2_IRQHandler         [WEAK]
  808 000000BE 4836            LDR              R0, =I2C2_DriverIRQHandler
  809 000000C0 4700            BX               R0
  810 000000C2                 ENDP
  811 000000C2         
  813 000000C2         CAN0_ORed_Message_buffer_IRQHandler
                               PROC
  814 000000C2                 EXPORT           CAN0_ORed_Message_buffer_IRQHan
dler         [WEAK]
  815 000000C2 4836            LDR              R0, =CAN0_DriverIRQHandler
  816 000000C4 4700            BX               R0
  817 000000C6                 ENDP
  818 000000C6         
  820 000000C6         CAN0_Bus_Off_IRQHandler
                               PROC
  821 000000C6                 EXPORT           CAN0_Bus_Off_IRQHandler        
 [WEAK]
  822 000000C6 4835            LDR              R0, =CAN0_DriverIRQHandler
  823 000000C8 4700            BX               R0
  824 000000CA                 ENDP
  825 000000CA         
  827 000000CA         CAN0_Error_IRQHandler
                               PROC
  828 000000CA                 EXPORT           CAN0_Error_IRQHandler         [
WEAK]
  829 000000CA 4834            LDR              R0, =CAN0_DriverIRQHandler



ARM Macro Assembler    Page 19 


  830 000000CC 4700            BX               R0
  831 000000CE                 ENDP
  832 000000CE         
  834 000000CE         CAN0_Tx_Warning_IRQHandler
                               PROC
  835 000000CE                 EXPORT           CAN0_Tx_Warning_IRQHandler     
    [WEAK]
  836 000000CE 4833            LDR              R0, =CAN0_DriverIRQHandler
  837 000000D0 4700            BX               R0
  838 000000D2                 ENDP
  839 000000D2         
  841 000000D2         CAN0_Rx_Warning_IRQHandler
                               PROC
  842 000000D2                 EXPORT           CAN0_Rx_Warning_IRQHandler     
    [WEAK]
  843 000000D2 4832            LDR              R0, =CAN0_DriverIRQHandler
  844 000000D4 4700            BX               R0
  845 000000D6                 ENDP
  846 000000D6         
  848 000000D6         CAN0_Wake_Up_IRQHandler
                               PROC
  849 000000D6                 EXPORT           CAN0_Wake_Up_IRQHandler        
 [WEAK]
  850 000000D6 4831            LDR              R0, =CAN0_DriverIRQHandler
  851 000000D8 4700            BX               R0
  852 000000DA                 ENDP
  853 000000DA         
  855 000000DA         SDHC_IRQHandler
                               PROC
  856 000000DA                 EXPORT           SDHC_IRQHandler         [WEAK]
  857 000000DA 4831            LDR              R0, =SDHC_DriverIRQHandler
  858 000000DC 4700            BX               R0
  859 000000DE                 ENDP
  860 000000DE         
  862 000000DE         ENET_1588_Timer_IRQHandler
                               PROC
  863 000000DE                 EXPORT           ENET_1588_Timer_IRQHandler     
    [WEAK]
  864 000000DE 4831            LDR              R0, =ENET_1588_Timer_DriverIRQH
andler
  865 000000E0 4700            BX               R0
  866 000000E2                 ENDP
  867 000000E2         
  869 000000E2         ENET_Transmit_IRQHandler
                               PROC
  870 000000E2                 EXPORT           ENET_Transmit_IRQHandler       
  [WEAK]
  871 000000E2 4831            LDR              R0, =ENET_Transmit_DriverIRQHan
dler
  872 000000E4 4700            BX               R0
  873 000000E6                 ENDP
  874 000000E6         
  876 000000E6         ENET_Receive_IRQHandler
                               PROC
  877 000000E6                 EXPORT           ENET_Receive_IRQHandler        
 [WEAK]
  878 000000E6 4831            LDR              R0, =ENET_Receive_DriverIRQHand
ler
  879 000000E8 4700            BX               R0



ARM Macro Assembler    Page 20 


  880 000000EA                 ENDP
  881 000000EA         
  883 000000EA         ENET_Error_IRQHandler
                               PROC
  884 000000EA                 EXPORT           ENET_Error_IRQHandler         [
WEAK]
  885 000000EA 4831            LDR              R0, =ENET_Error_DriverIRQHandle
r
  886 000000EC 4700            BX               R0
  887 000000EE                 ENDP
  888 000000EE         
  890 000000EE         Default_Handler
                               PROC
  891 000000EE                 EXPORT           DMA0_DriverIRQHandler         [
WEAK]
  892 000000EE                 EXPORT           DMA1_DriverIRQHandler         [
WEAK]
  893 000000EE                 EXPORT           DMA2_DriverIRQHandler         [
WEAK]
  894 000000EE                 EXPORT           DMA3_DriverIRQHandler         [
WEAK]
  895 000000EE                 EXPORT           DMA4_DriverIRQHandler         [
WEAK]
  896 000000EE                 EXPORT           DMA5_DriverIRQHandler         [
WEAK]
  897 000000EE                 EXPORT           DMA6_DriverIRQHandler         [
WEAK]
  898 000000EE                 EXPORT           DMA7_DriverIRQHandler         [
WEAK]
  899 000000EE                 EXPORT           DMA8_DriverIRQHandler         [
WEAK]
  900 000000EE                 EXPORT           DMA9_DriverIRQHandler         [
WEAK]
  901 000000EE                 EXPORT           DMA10_DriverIRQHandler         
[WEAK]
  902 000000EE                 EXPORT           DMA11_DriverIRQHandler         
[WEAK]
  903 000000EE                 EXPORT           DMA12_DriverIRQHandler         
[WEAK]
  904 000000EE                 EXPORT           DMA13_DriverIRQHandler         
[WEAK]
  905 000000EE                 EXPORT           DMA14_DriverIRQHandler         
[WEAK]
  906 000000EE                 EXPORT           DMA15_DriverIRQHandler         
[WEAK]
  907 000000EE                 EXPORT           DMA_Error_DriverIRQHandler     
    [WEAK]
  908 000000EE                 EXPORT           MCM_IRQHandler         [WEAK]
  909 000000EE                 EXPORT           FTFE_IRQHandler         [WEAK]
  910 000000EE                 EXPORT           Read_Collision_IRQHandler      
   [WEAK]
  911 000000EE                 EXPORT           LVD_LVW_IRQHandler         [WEA
K]
  912 000000EE                 EXPORT           LLWU_IRQHandler         [WEAK]
  913 000000EE                 EXPORT           WDOG_EWM_IRQHandler         [WE
AK]
  914 000000EE                 EXPORT           RNG_IRQHandler         [WEAK]
  915 000000EE                 EXPORT           I2C0_DriverIRQHandler         [
WEAK]



ARM Macro Assembler    Page 21 


  916 000000EE                 EXPORT           I2C1_DriverIRQHandler         [
WEAK]
  917 000000EE                 EXPORT           SPI0_DriverIRQHandler         [
WEAK]
  918 000000EE                 EXPORT           SPI1_DriverIRQHandler         [
WEAK]
  919 000000EE                 EXPORT           I2S0_Tx_DriverIRQHandler       
  [WEAK]
  920 000000EE                 EXPORT           I2S0_Rx_DriverIRQHandler       
  [WEAK]
  921 000000EE                 EXPORT           UART0_LON_DriverIRQHandler     
    [WEAK]
  922 000000EE                 EXPORT           UART0_RX_TX_DriverIRQHandler   
      [WEAK]
  923 000000EE                 EXPORT           UART0_ERR_DriverIRQHandler     
    [WEAK]
  924 000000EE                 EXPORT           UART1_RX_TX_DriverIRQHandler   
      [WEAK]
  925 000000EE                 EXPORT           UART1_ERR_DriverIRQHandler     
    [WEAK]
  926 000000EE                 EXPORT           UART2_RX_TX_DriverIRQHandler   
      [WEAK]
  927 000000EE                 EXPORT           UART2_ERR_DriverIRQHandler     
    [WEAK]
  928 000000EE                 EXPORT           UART3_RX_TX_DriverIRQHandler   
      [WEAK]
  929 000000EE                 EXPORT           UART3_ERR_DriverIRQHandler     
    [WEAK]
  930 000000EE                 EXPORT           ADC0_IRQHandler         [WEAK]
  931 000000EE                 EXPORT           CMP0_IRQHandler         [WEAK]
  932 000000EE                 EXPORT           CMP1_IRQHandler         [WEAK]
  933 000000EE                 EXPORT           FTM0_IRQHandler         [WEAK]
  934 000000EE                 EXPORT           FTM1_IRQHandler         [WEAK]
  935 000000EE                 EXPORT           FTM2_IRQHandler         [WEAK]
  936 000000EE                 EXPORT           CMT_IRQHandler         [WEAK]
  937 000000EE                 EXPORT           RTC_IRQHandler         [WEAK]
  938 000000EE                 EXPORT           RTC_Seconds_IRQHandler         
[WEAK]
  939 000000EE                 EXPORT           PIT0_IRQHandler         [WEAK]
  940 000000EE                 EXPORT           PIT1_IRQHandler         [WEAK]
  941 000000EE                 EXPORT           PIT2_IRQHandler         [WEAK]
  942 000000EE                 EXPORT           PIT3_IRQHandler         [WEAK]
  943 000000EE                 EXPORT           PDB0_IRQHandler         [WEAK]
  944 000000EE                 EXPORT           USB0_IRQHandler         [WEAK]
  945 000000EE                 EXPORT           USBDCD_IRQHandler         [WEAK
]
  946 000000EE                 EXPORT           Reserved71_IRQHandler         [
WEAK]
  947 000000EE                 EXPORT           DAC0_IRQHandler         [WEAK]
  948 000000EE                 EXPORT           MCG_IRQHandler         [WEAK]
  949 000000EE                 EXPORT           LPTMR0_IRQHandler         [WEAK
]
  950 000000EE                 EXPORT           PORTA_IRQHandler         [WEAK]
  951 000000EE                 EXPORT           PORTB_IRQHandler         [WEAK]
  952 000000EE                 EXPORT           PORTC_IRQHandler         [WEAK]
  953 000000EE                 EXPORT           PORTD_IRQHandler         [WEAK]
  954 000000EE                 EXPORT           PORTE_IRQHandler         [WEAK]
  955 000000EE                 EXPORT           SWI_IRQHandler         [WEAK]
  956 000000EE                 EXPORT           SPI2_DriverIRQHandler         [



ARM Macro Assembler    Page 22 


WEAK]
  957 000000EE                 EXPORT           UART4_RX_TX_DriverIRQHandler   
      [WEAK]
  958 000000EE                 EXPORT           UART4_ERR_DriverIRQHandler     
    [WEAK]
  959 000000EE                 EXPORT           UART5_RX_TX_DriverIRQHandler   
      [WEAK]
  960 000000EE                 EXPORT           UART5_ERR_DriverIRQHandler     
    [WEAK]
  961 000000EE                 EXPORT           CMP2_IRQHandler         [WEAK]
  962 000000EE                 EXPORT           FTM3_IRQHandler         [WEAK]
  963 000000EE                 EXPORT           DAC1_IRQHandler         [WEAK]
  964 000000EE                 EXPORT           ADC1_IRQHandler         [WEAK]
  965 000000EE                 EXPORT           I2C2_DriverIRQHandler         [
WEAK]
  966 000000EE                 EXPORT           CAN0_DriverIRQHandler         [
WEAK]
  967 000000EE                 EXPORT           SDHC_DriverIRQHandler         [
WEAK]
  968 000000EE                 EXPORT           ENET_1588_Timer_DriverIRQHandle
r         [WEAK]
  969 000000EE                 EXPORT           ENET_Transmit_DriverIRQHandler 
        [WEAK]
  970 000000EE                 EXPORT           ENET_Receive_DriverIRQHandler  
       [WEAK]
  971 000000EE                 EXPORT           ENET_Error_DriverIRQHandler    
     [WEAK]
  972 000000EE                 EXPORT           DefaultISR         [WEAK]
  973 000000EE         DMA0_DriverIRQHandler
  974 000000EE         DMA1_DriverIRQHandler
  975 000000EE         DMA2_DriverIRQHandler
  976 000000EE         DMA3_DriverIRQHandler
  977 000000EE         DMA4_DriverIRQHandler
  978 000000EE         DMA5_DriverIRQHandler
  979 000000EE         DMA6_DriverIRQHandler
  980 000000EE         DMA7_DriverIRQHandler
  981 000000EE         DMA8_DriverIRQHandler
  982 000000EE         DMA9_DriverIRQHandler
  983 000000EE         DMA10_DriverIRQHandler
  984 000000EE         DMA11_DriverIRQHandler
  985 000000EE         DMA12_DriverIRQHandler
  986 000000EE         DMA13_DriverIRQHandler
  987 000000EE         DMA14_DriverIRQHandler
  988 000000EE         DMA15_DriverIRQHandler
  989 000000EE         DMA_Error_DriverIRQHandler
  990 000000EE         MCM_IRQHandler
  991 000000EE         FTFE_IRQHandler
  992 000000EE         Read_Collision_IRQHandler
  993 000000EE         LVD_LVW_IRQHandler
  994 000000EE         LLWU_IRQHandler
  995 000000EE         WDOG_EWM_IRQHandler
  996 000000EE         RNG_IRQHandler
  997 000000EE         I2C0_DriverIRQHandler
  998 000000EE         I2C1_DriverIRQHandler
  999 000000EE         SPI0_DriverIRQHandler
 1000 000000EE         SPI1_DriverIRQHandler
 1001 000000EE         I2S0_Tx_DriverIRQHandler
 1002 000000EE         I2S0_Rx_DriverIRQHandler
 1003 000000EE         UART0_LON_DriverIRQHandler



ARM Macro Assembler    Page 23 


 1004 000000EE         UART0_RX_TX_DriverIRQHandler
 1005 000000EE         UART0_ERR_DriverIRQHandler
 1006 000000EE         UART1_RX_TX_DriverIRQHandler
 1007 000000EE         UART1_ERR_DriverIRQHandler
 1008 000000EE         UART2_RX_TX_DriverIRQHandler
 1009 000000EE         UART2_ERR_DriverIRQHandler
 1010 000000EE         UART3_RX_TX_DriverIRQHandler
 1011 000000EE         UART3_ERR_DriverIRQHandler
 1012 000000EE         ADC0_IRQHandler
 1013 000000EE         CMP0_IRQHandler
 1014 000000EE         CMP1_IRQHandler
 1015 000000EE         FTM0_IRQHandler
 1016 000000EE         FTM1_IRQHandler
 1017 000000EE         FTM2_IRQHandler
 1018 000000EE         CMT_IRQHandler
 1019 000000EE         RTC_IRQHandler
 1020 000000EE         RTC_Seconds_IRQHandler
 1021 000000EE         PIT0_IRQHandler
 1022 000000EE         PIT1_IRQHandler
 1023 000000EE         PIT2_IRQHandler
 1024 000000EE         PIT3_IRQHandler
 1025 000000EE         PDB0_IRQHandler
 1026 000000EE         USB0_IRQHandler
 1027 000000EE         USBDCD_IRQHandler
 1028 000000EE         Reserved71_IRQHandler
 1029 000000EE         DAC0_IRQHandler
 1030 000000EE         MCG_IRQHandler
 1031 000000EE         LPTMR0_IRQHandler
 1032 000000EE         PORTA_IRQHandler
 1033 000000EE         PORTB_IRQHandler
 1034 000000EE         PORTC_IRQHandler
 1035 000000EE         PORTD_IRQHandler
 1036 000000EE         PORTE_IRQHandler
 1037 000000EE         SWI_IRQHandler
 1038 000000EE         SPI2_DriverIRQHandler
 1039 000000EE         UART4_RX_TX_DriverIRQHandler
 1040 000000EE         UART4_ERR_DriverIRQHandler
 1041 000000EE         UART5_RX_TX_DriverIRQHandler
 1042 000000EE         UART5_ERR_DriverIRQHandler
 1043 000000EE         CMP2_IRQHandler
 1044 000000EE         FTM3_IRQHandler
 1045 000000EE         DAC1_IRQHandler
 1046 000000EE         ADC1_IRQHandler
 1047 000000EE         I2C2_DriverIRQHandler
 1048 000000EE         CAN0_DriverIRQHandler
 1049 000000EE         SDHC_DriverIRQHandler
 1050 000000EE         ENET_1588_Timer_DriverIRQHandler
 1051 000000EE         ENET_Transmit_DriverIRQHandler
 1052 000000EE         ENET_Receive_DriverIRQHandler
 1053 000000EE         ENET_Error_DriverIRQHandler
 1054 000000EE         DefaultISR
 1055 000000EE 4836            LDR              R0, =DefaultISR
 1056 000000F0 4700            BX               R0
 1057 000000F2                 ENDP
 1058 000000F2 00 00           ALIGN
 1059 000000F4         
 1060 000000F4         
 1061 000000F4                 END
              E000ED08 



ARM Macro Assembler    Page 24 


              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
Command Line: --debug --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=interwork 
--depend=.\objects\startup_mk64f12.d -o.\objects\startup_mk64f12.o -I.\RTE\_Fal
ls_Detecting -I"D:\Program Files (x86)\keil\ARM\PACK\NXP\MK64F12_DFP\10.0.4" -I
"D:\Program Files (x86)\keil\ARM\CMSIS\Include" -I"D:\Program Files (x86)\keil\
ARM\PACK\NXP\MK64F12_DFP\10.0.4\platform\devices" --predefine="__MICROLIB SETA 
1" --predefine="__UVISION_VERSION SETA 526" --predefine="CPU_MK64FN1M0VLL12 SET



ARM Macro Assembler    Page 25 


A 1" --predefine="DEBUG SETA 1" --list=.\listings\startup_mk64f12.lst core\star
tup_MK64F12.s
