$comment
	File created using the following command:
		vcd file Inverter.msim.vcd -direction
$end
$date
	Thu Dec 10 13:43:34 2015
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Inverter_vlg_vec_tst $end
$var reg 1 ! IR $end
$var reg 1 " lastbit $end
$var wire 1 # txd $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + lastbit~combout $end
$var wire 1 , IR~combout $end
$var wire 1 - txd~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
x$
0%
1&
x'
1(
1)
1*
0+
0,
1-
$end
#100000
1!
1,
0$
0-
1#
#170000
1"
1+
1$
1-
0#
#290000
0"
0+
0$
0-
1#
#370000
1"
1+
1$
1-
0#
#420000
0"
0+
0$
0-
1#
#460000
1"
1+
1$
1-
0#
#530000
0"
0+
0$
0-
1#
#560000
0!
0,
1$
1-
0#
#660000
1!
1,
0$
0-
1#
#700000
1"
1+
1$
1-
0#
#790000
0"
0+
0$
0-
1#
#870000
0!
0,
1$
1-
0#
#1000000
