#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Nov 13 19:21:02 2017
# Process ID: 3364
# Log file: D:/Users/TEMP.PCLABS.001/Desktop/lab4/vivado.log
# Journal file: D:/Users/TEMP.PCLABS.001/Desktop/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Test2BitCounter' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sim_1/new/Test2BitCounter.sv'
INFO: [USF-XSim-66] Exported 'D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sim_1/new/Test2BitCounterClk.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.sim/sim_1/behav'
"xvlog -m64 --relax -prj Test2BitCounter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sources_1/new/DFlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-311] analyzing module TwoBitUpCounter
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sources_1/new/DFlipFlop.sv:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sources_1/new/DFlipFlop.sv:38]
ERROR: [VRFC 10-1040] module TwoBitUpCounter ignored due to previous errors [D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sources_1/new/DFlipFlop.sv:32]
INFO: [VRFC 10-311] analyzing module ClockDivider
ERROR: [VRFC 10-1040] module ClockDivider ignored due to previous errors [D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sources_1/new/DFlipFlop.sv:47]
INFO: [VRFC 10-311] analyzing module TwoBitUpCounter_Clk
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sources_1/new/DFlipFlop.sv:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sources_1/new/DFlipFlop.sv:70]
ERROR: [VRFC 10-1040] module TwoBitUpCounter_Clk ignored due to previous errors [D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sources_1/new/DFlipFlop.sv:62]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Test2BitCounter' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sim_1/new/Test2BitCounter.sv'
INFO: [USF-XSim-66] Exported 'D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sim_1/new/Test2BitCounterClk.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.sim/sim_1/behav'
"xvlog -m64 --relax -prj Test2BitCounter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sources_1/new/DFlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-311] analyzing module TwoBitUpCounter
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sources_1/new/DFlipFlop.sv:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sources_1/new/DFlipFlop.sv:38]
ERROR: [VRFC 10-1040] module TwoBitUpCounter ignored due to previous errors [D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sources_1/new/DFlipFlop.sv:32]
INFO: [VRFC 10-311] analyzing module ClockDivider
ERROR: [VRFC 10-1040] module ClockDivider ignored due to previous errors [D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sources_1/new/DFlipFlop.sv:47]
INFO: [VRFC 10-311] analyzing module TwoBitUpCounter_Clk
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sources_1/new/DFlipFlop.sv:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register D is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sources_1/new/DFlipFlop.sv:70]
ERROR: [VRFC 10-1040] module TwoBitUpCounter_Clk ignored due to previous errors [D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.srcs/sources_1/new/DFlipFlop.sv:62]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/Users/TEMP.PCLABS.001/Desktop/lab4/lab4.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 19:26:43 2017...
