// Seed: 2653129006
module module_0 (
    input uwire id_0,
    input wand id_1,
    input tri id_2,
    output uwire id_3,
    input supply1 id_4,
    output tri id_5,
    input wire id_6,
    input uwire id_7,
    output wand id_8,
    output tri id_9,
    output wor id_10,
    output wand id_11,
    output tri id_12,
    input supply1 id_13,
    output wor id_14
);
  assign {id_13 == 1, {id_7{1}}, 1'b0} = 1;
  wire id_16;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input supply0 id_2,
    input wand id_3,
    output wand id_4,
    input wor id_5,
    input tri0 id_6,
    output uwire id_7,
    output supply0 id_8,
    input supply1 id_9,
    input wire id_10,
    input supply1 id_11,
    output supply0 id_12,
    input tri1 id_13,
    input uwire id_14,
    output wire id_15,
    input wand id_16,
    input supply1 id_17,
    input wor id_18,
    input uwire id_19,
    inout wor id_20,
    input supply1 id_21,
    inout wor id_22,
    input wor id_23,
    input wire id_24,
    output tri id_25,
    input wor id_26,
    input wor id_27
);
  assign id_15 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_22,
      id_16,
      id_1,
      id_6,
      id_4,
      id_3,
      id_20,
      id_20,
      id_25,
      id_7,
      id_7,
      id_25,
      id_9,
      id_22
  );
  assign modCall_1.id_14 = 0;
  assign id_22 = id_11 == 1'b0;
endmodule
