行政院國家科學委員會補助專題研究計畫成果報告 
※※※※※※※※※※※※※※※※※※※※※※※※※※ 
※      以 OTA 為主動元件設計電子可調之混合式萬用濾波電路    ※ 
※※※※※※※※※※※※※※※※※※※※※※※※※※ 
 
計畫類別：■個別型計畫  □整合型計畫 
計畫編號：NSC96－2221－E－237－009 
執行期間： 96 年 8 月 1 日至 97 年 10 月 31 日 
 
計畫主持人：陳華彬 
共同主持人： 
計畫參與人員：何國維、洪榮昌 
 
 
 
 
 
 
 
 
 
 
 
 
 
執行單位：德霖技術學院 
 
 
 
 
中 華 民 國 九七 年 十 月 三十一 日 
the filters based on OTAs are the attention for 
many researches. 
A novel electronically tunable mixed-mode 
universal biquad by using four single-output and 
one dual-output-operational transconductance 
amplifiers, two grounded capacitors is proposed. 
The proposed circuit has ability to realize 
voltage, current, transconductance, and 
transresistance mode, and can the following 
advantageous features: (i) realization of low-pass, 
band-pass, high-pass, notch, and all-pass filter 
responses from the same configuration, (ii) 
employment of only grounded capacitors ideal 
for integrated circuit implementation, (iii) 
orthogonal controlling of ωo and Q for easily 
electronic tunability, and (iv) low active and 
passive sensitivity performance. Finally, to 
verify our architecture, we have designed this 
analog filter chip with TSMC 0.35-μm 2P4M 
CMOS technology. This chip operates to 1MHz 
and consumes 30.95mW. The chip area of the 
analog filter is about 0.823mm2 . 
 
二、 計畫的緣由與目的 
在類比電路設計的領域中，過去最常以運
算放大器(Operational Amplifier)為主動元件來
設計類比電路，但因為以運算放大器為主動元
件所設計之電路在高頻操作時往往不能得到
良好的頻率響應，因此，近年來以電流式主動
元件來設計類比電路受到廣泛的注意，且已被
證明具有下列諸項優點： 
1. 較大的信號頻寬； 
2. 較大的線性範圍； 
3. 較寬的動態範圍； 
4. 可減少電路內部節點的迴旋效應
(slewing effects)； 
5. 較少的功率損秏； 
6. 較簡單的電路結構(可減少積體化時晶
片的面積)。 
因為使用運算轉導放大器為主動元件來
設計類比電路具有其它主動元件所沒有之二
大特性：1.所設計之電路具有電子可調性，2.
可以取代電路中之電阻，故使用運算轉導放大
器為主動元件來設計類比式電路受到廣泛之
應用。例如接地電阻之取代電路，電壓放大
器、電流放大器、電壓積分器及電流積分器等
等之應用。故本計畫案將在各式主動元件中採
用運算轉導放大器來設計最佳混合式濾波電
路。 
以運算轉導放大器為主動元件設計萬用
(註：具高通、帶通、低通、帶拒及全通等五
種功能)二階電流式濾波電路在一九九一年由
學者 C. M. Chang 所發表[1]，然而一九九四年
學者 J. Wu 也發表了以運算轉導放大器為主動
元件設計高階電流式濾波電路[2]，至此以後許
多學者均以運算轉導放大器為主動元件設計
類比電壓式或電流式濾波電路[3-7]。一九九六
年學者 A. M. Soliman [8]將使用電流式主動元
件設計類比電壓式或電流式濾波電路之研究
領域拓展至混合式(註：具電壓式、電流式，
轉阻式及轉導式等四種模式)濾波電路，所設
計之混合式濾波電路使用了四個主動元件，兩
個接地電容及四個電阻，但僅能實現低通、帶
通、高通三種轉阻式(trans-resistance mode)二
階 濾 波 信 號 。 二 ○○ 三 年 學 者 M. T. 
Abuelma＇atti [9]提出了混合式濾波電路同樣
使用了四個主動元件及兩個接地電容，但所設
計之電路無法實現全通濾波信號，二○○四
年，此學者[10]又發表了另一混合式濾波電
路，此電路在相同的電路結構下，可同時實現
四種模式之混合式濾波電路，即電壓式、電流
式，轉阻式及轉導式四種模式，且在每一種模
式之結構下又可實現五種(全通、帶拒、高通、
帶通及低通)濾波信號。由於此電路結構使用
了七個主動元件、二個接地電容及八個電阻，
由此可知此電路雖可在同一個電路結構下實
 
圖三: 電壓式帶通濾波電路之振幅響應 
 
 
圖四: 電流式濾波電路之振幅響應 
 
圖五: 電路應用方塊圖 
 
 
圖六: 製程下線晶片圖 
同時，在本研究計畫的支持下，共發表六
篇國際期刊論文與二篇國際研討會論文如下： 
一、國際期刊論文： 
1. Hua-Pin Chen, ‘‘Novel Versatile Universal 
Voltage-Mode Filter Using Only Two DDCCs,’’ 
International Journal of Electrical Engineering ,vol. 
15, no. 1, pp. 57-62, 2008. (NSC 96-2221-E-237-009) 
[EI] 
2. Hua-Pin Chen*, and Wan-Shing Yang, ‘‘High-Input 
and Low-Output Impedance Voltage-Mode Universal 
DDCC and FDCCII Filter,’’ IEICE Transactions on 
Electronics, vol. E91-C, no. 4, pp. 666-669, 2008. 
(NSC 96-2221-E-237-009) [SCI] 
3. Hua-Pin Chen*, and Wan-Shing Yang, 
‘‘Electronically Tunable High Input Impedance 
Voltage-Mode Multifunction Filter,’’ IEICE 
Transactions on Fundamentals of Electronics 
Communications and Computer, vol. E91-A, no. 10, 
pp. 3080-3083, 2008. (NSC 96-2221-E-237-009) 
[SCI] 
4. Hua-Pin Chen*, ‘‘Single FDCCII-Based Universal 
Voltage-Mode Filter,’’ International Journal of 
Electronics and Communications, accepted for 
publish, 2008. (NSC 96-2221-E-237-009) [SCI] 
5. Hua-Pin Chen*, and Kuo-Hsiung Wu, ‘‘Novel 
Voltage-Mode Multifunction Filter Using Only Two 
DDCCs,’’ Journal of Circuit, Systems, and Computer, 
accepted for publish, 2008. (NSC 96-2221-E-237-009) 
[SCI] 
6. Hua-Pin Chen*, Yi-Zhen Liao, and Wen-Ta Lee, 
‘‘Tunable Mixed-Mode OTA-C Universal Filter,’’ 
Analog Integrated Circuits and Signal Processing, 
accepted for publish, 2008. (NSC 96-2221-E-237-009) 
[SCI] 
二、國際研討會論文： 
1. Pao-Lung Chu and Hua-Pin Chen, ‘‘Versatile 
Voltage-Mode Multifunction Biquadratic Filter 
Employing DDCCs,’’ in Proceeding the 9th 
可供推廣之研發成果資料表 
□ 可申請專利  ▓ 可技術移轉                                      日期：96 年 10 月 31 日 
國科會補助計畫 
計畫名稱：以 OTA 為主動元件設計電子可調之混合式萬用濾波電
路 
計畫主持人：陳華彬 
計畫編號：NSC96-2221-E-237-009      學門領域：微電子學門 
技術/創作名稱 以 OTA 為主動元件設計電子可調之混合式萬用濾波電路 
發明人/創作人 陳華彬 
中文： 
本研究計劃使用運算轉導放大器(OTA)為主動元件，設計出一個新
的電子可調整式混合式萬用二階濾波電路，此電路使用五個 OTA
及二個接地電容。此電路，在同一個結構下可同時電壓式、電流式、
轉阻式及轉導式等四種萬用二階濾波信號，並具有以下幾個特點：
1. 在同一電路結構下，可實現低通、帶通、高通、帶拒與全通五
種波信號；2.使用二個接地電容，有利於電路積體化的製作；3.可
正交調整極點頻率與品質因素；4.具有伾的主動與被動敏靈敏度。
為驗證電路的可行性，使用 TSMC 0.35-μm 2P4M 的製程並下線製
作晶片，此晶片面積為 0.823mm2，並可操作在 1MHz。 
技術說明 
英文： 
In this project, a novel electronically tunable mixed-mode universal 
biquad by using four single-output and one dual-output-operational 
transconductance amplifiers, two grounded capacitors is proposed. The 
proposed circuit has ability to realize voltage, current, 
transconductance, and transresistance mode, and can the following 
advantageous features: (i) realization of low-pass, band-pass, 
high-pass, notch, and all-pass filter responses from the same 
configuration, (ii) employment of only grounded capacitors ideal for 
integrated circuit implementation, (iii) orthogonal controlling of oω
and Q  for easily electronic tunability, and (iv) low active and passive 
sensitivity performance. Finally, to verify our architecture, we have
designed this analog filter chip with TSMC 0.35-μm 2P4M CMOS 
technology. This chip operates to 1MHz and consumes 30.95mW. The 
chip area of the analog filter is about 0.823mm2 . 
可利用之產業 
及 
可開發之產品 
此電路在同一結構下可實現電壓式、電流式、轉阻式及轉導式等四
種萬用二階濾波信號，且在每一種模式下均可實現低通、帶通、高
通、帶拒與全通五種波信號，故可應用在各種通訊應用中，需要濾
波訊號時的處理。 
技術特點 
1. 在同一個電路結構下可同時實現電壓式、電流式、轉阻式及轉
導式等四種混合式萬用濾波電路。 
2. 在每一個模式結構下又可實現低通、帶通、高通、帶拒及全通
二階濾波信號。 
3. 使用兩個接地電容，非常適合積體電路之製作。 
國科會計畫補助專家學者出席國際會議報告書 
 
□ 赴國外出差或研習 
□ 赴大陸地區出差或研習 
■ 出席國際學術會議 
□ 國際合作研究計畫出國 
 
計畫名稱 
以OTA為主動元件設計電子可
調之混合式萬用濾波電路 計畫編號 NSC 96-2221-E-237-009 
會議/訪問時
間地點 20-23 Oct 2008 Beijing, China 
會議名稱 The 9
th International Conference on Solid-State and Integrated-Circuit Technology 
(ICSICT2008) 
發表論文題
目 
1. Versatile Voltage-Mode Multifunction Biquadratic Filter Employing DDCCs 
2. High-Input and Low-Output Impedance Voltage-Mode Universal Biquadratic 
Filter Using FDCCIIs 
一、此次參加的國際會議名稱為  The 9th International Conference on Solid-State and 
Integrated-Circuit Technology (ICSICT 2008)，會議在大陸北京舉行，從10月20日到10月23
日為期4天。在本次研討會中，本人共發表了二篇論文，並獲得與會專家學者許多寶貴之
建議。同時也在其他場次，聽取前來的學者作相關論文發表，此外在會議期間，並和多位
國際研究學者，針對相關主題進行討論，受益良多，並對自身的研究視野有諸多的提升。
 
二、對計畫之效益：ICSICT 2008 主要的議題為固態及積體電路等新技術領域的研討會議，與
會人士對該會議之各項議題都提出許多問題，詢問報告人，有助於提升我們國家在研究方
面的國際形象。同時以論文報告的方式參與國際研討會，有助於瞭解國際上目前在固態及
積體電路相關領域的研究成果，藉此瞭解世界先進國家在此相關領域的研究趨勢及發展，
對本計畫帶來更新的研究想法，以使本計畫能夠更臻完善。 
 
三、心得：The 9th International Conference on Solid-State and Integrated-Circuit Technology 會議
為每二年舉辦一次的國際學術會議，參與研討會期間，體會到中國官方不僅著重於學術研
究，並極力推廣玊主辦地點的文化與特色，在學術研究方面，此次議題為固態及積體電路
等技術領域，為ICSICT是相當重要的會議。本人參與此次研討會，並體會與國際人士的交
流互動，以確能夠使自己的眼界更為寬廣，對於相關領域的研究亦可藉由分享彼此最新的
研究成果，並更激發出新的想法及瞭解目前研究趨勢。 
 
四、建議與結語：此次會議主題為固態與積體電路設計的整合，主要在探討固態與積體電路設
計方面的課題，參與其中的確可獲得不少新知，包括了類比與混合信號積體電路設計、RF
與類比元件、濾波電路、進階CMOS元件、進階記憶體元件等各種新的技術、觀念或是應
用，在來自世界各國的專家學者齊聚一堂的環境，分享彼此不同的觀念與想法，對未來研
究提供不少助益。參與此次的國際性會議後，我深深覺得出席國際會議對於研究人員以及
國內研究風氣的提升，有非常大的幫助。 
 
五、攜回資料 The 9th International Conference on Solid-State and Integrated-Circuit Technology 
(ICSICT 2008) 會議論文集光碟片一片。 
  
 
 
 
II. Circuit Description 
The block diagram of the FDCCII is shown in Fig. 1 and 
its terminal relations are given by 
⎥⎥
⎥⎥
⎥⎥
⎥⎥
⎦
⎤
⎢⎢
⎢⎢
⎢⎢
⎢⎢
⎣
⎡
⎥⎥
⎥⎥
⎦
⎤
⎢⎢
⎢⎢
⎣
⎡
−
−
=
⎥⎥
⎥⎥
⎦
⎤
⎢⎢
⎢⎢
⎣
⎡ −
+
−
+
−
+
4
3
2
1
000010
000001
101100
011100
Y
Y
Y
Y
X
X
Z
Z
X
X
V
V
V
V
I
I
I
I
V
V
.                    (1) 
It is shown that the ideal of FDCCII all the four Y 
terminals exhibit an infinite input resistance. The two ports 
X exhibit zero output resistance and the two ports Z exhibit 
an infinite input resistance. The proposed biquad filter, 
based on two FDCCIIs, is shown in Fig. 2. Only two current 
conveyors, two grounded capacitors, and two grounded 
resistors are employed in Fig. 2. The employment of 
grounded resistors and grounded capacitors are beneficial 
from the point of view of integrated circuit fabrications. 
Because the Y input terminal of the FDCCII enjoy very 
high input impedance, the proposed biquad filter can 
straight cascade with another block circuit at its input ports 
[15, 16]. Derived by each nodal equation of the proposed 
circuit, the input-output relationship matrix form of Fig. 2 
can be expressed as  
⎥⎥
⎥
⎦
⎤
⎢⎢
⎢
⎣
⎡
+−=
⎥⎥
⎥
⎦
⎤
⎢⎢
⎢
⎣
⎡
⎥⎥
⎥
⎦
⎤
⎢⎢
⎢
⎣
⎡
−
−
1
3212
21
2
1
22
111
101
0
i
ii
i
o V
VGVG
VG
V
V
V
sCG
GGsC
,         (2) 
Fig. 1. Block diagram of the FDCCII. 
 
Fig. 2. Proposed high-input and low-output impedance 
universal voltage-mode filter. 
where 
1
1
1
R
G =  and 
2
2
1
R
G = . 
From the above matrix form, the output voltage Vo can be 
derived as 
211221
2
321212121
2
GGGsCCCs
VGGVGsCVCCsV iiio ++
+−= .                     (3) 
Depending on the voltage status of Vi1, Vi2, and Vi3 in the 
numerator of Eq. (3), one of the following five filter 
functions is realized: 
(i) low-pass: Vi1=Vi2=0, and Vi3=Vin; 
(ii) band-pass: Vi1=Vi3= 0, and Vi2=Vin; 
(iii) high-pass: Vi2=Vi3=0, and Vi1=Vin; 
(iv) notch: Vi2=0, and Vi1=Vi3=Vin; 
(v) all-pass: Vi1=Vi2=Vi3=Vin. 
Note that there are not any component matching 
conditions and inverting-type input signals needed in 
realizing filtering functions.  
The resonance angular frequency ωo and the quality 
factor Q are given by 
21
21
CC
GG
o =ω .                                                          (4) 
12
21
GC
GCQ = .                                                            (5) 
III. Effect of Non-Idealities 
Taking into account the non-idealities of a FDCCII, 
namely, 321 YcYbYaX VVVV ααα +−=+ , 
421 YfYeYdX VVVV ααα ++−=− , ++ = XaZ II β  and 
−− = XbZ II β , where ii εβ −= 1  and iε  ( 1<<iε ) denotes 
 
  
 
 
 
 
 
 
V. Conclusions 
In 2007, Chiu and Horng proposed a good high-input and 
low-output impedance voltage-mode universal biquadratic 
filter using three DDCCs, two grounded capacitors and 
resistors. In this paper, although the use of FDCCII can be 
divided into two separate DDCC’s, the proposed circuit 
still maintains the following advantages: (i) 
employment of two current conveyors, (ii) employment of 
only grounded capacitors, (iii) employment of only 
grounded resistors, (iv) high-input and low-output 
impedance, (v) no need to employ inverting type input 
signals, (vi) no need to impose component choice 
conditions to realize specific filtering functions, and (vii) 
low active and passive sensitivity performances. The main 
features of the proposed circuit are compared with those of 
previous works in Table 1. 
Acknowledgment 
The authors would like to thank the National Science 
Council and Chip Implementation Center of Taiwan, ROC. 
The National Science Council, Republic of China supported 
this work under grant number NSC 96-2221-E-237-009. 
References 
[1] B. Wilson, ‘‘Recent developments in current conveyor and 
current-mode circuits,’’ Proceedings of IEE, vol. 137, pp.63–77, 
1990. 
[2] G. W. Roberts and A. S. Sedra, ‘‘All current-mode frequency 
selective circuits,’’ Electron. Lett., vol. 25, pp. 759–761, 1989. 
Table 1.Performance parameters of recently reported voltage-mode filter.
Criteria
Circuits (i) (ii) (iii) (iv) (v) (vi) (vii)
The new 
circuit 
one 
DDCC
one 
FDCCI
I 
yes yes yes yes yes yes 
Ref. [8] in 
2005 
one 
FDCCI
I 
no no no no yes no 
Ref. [16] in 
2007 
three 
DDCCs yes yes yes yes yes yes 
Ref. [14] in 
2004 
three 
CCIIs no no no no no no 
Ref. [13] in 
2003 
Two 
OTAs 
one 
CCII 
no no no no yes no 
Ref. [12] in 
2001
three 
CCIIs no no no no yes no 
105 106 107
-50
-40
-30
-20
-10
0
10
frequency(Hz)
m
ag
ni
tu
de
(d
B
)
-:theoretical
o:simulation
*:simulation
notch
all-pass
fo=1MHz
Q=5
Fig. 5. Simulated frequency responses of notch and all-pass of Fig.1 at 
fo=1MHz and Q=5.  
 
Fig. 6. The equivalent input and output noises against frequency. 
Fig. 7. The input and output waveforms of the BP response for a 1 
MHz sinusoidal input voltage of 0.8V (peak to peak). 
 
  
Versatile Voltage-Mode Multifunction 
Biquadratic Filter Employing DDCCs 
Pao-Lung Chu1, and Hua-Pin Chen2*
1,2Department of Electronic Engineering, De Lin Institute of Technology, Taipei, Taiwan, R.O.C. 
*Email: hpchen@dlit.edu.tw 
  
Abstract—A new versatile voltage-mode biquadratic with 
four inputs and four outputs using two differential difference 
current conveyors (DDCCs), two grounded capacitors, and 
two resistors is proposed. The proposed circuit can act as a 
multifunction voltage-mode filter with one or three inputs and 
four outputs and can simultaneous realization of voltage-mode 
notch, highpass, bandpass and lowpass filter signals from the 
four output terminals, respectively, without any component 
choice conditions. On the other hand, it also can act as a 
universal voltage-mode filter with three inputs and a single 
output and can realize five generic voltage-mode filter signals 
from the same configuration without any component 
matching conditions. H-Spice and MATLAB simulations 
results are provided to demonstrate the theoretical analysis. 
 
Index Terms—active filters, current conveyors, analog 
electronics 
 
I. Introduction 
The applications and advantages in the realization of 
various active filter transfer functions using current 
conveyors have received considerable attention. Some 
voltage-mode multifunction second-order filters with a 
single input and three outputs using current conveyors were 
proposed [1-5]. In 1997, Horng et al. [1] proposed a 
voltage-mode multifunction filter with a single input and 
three outputs, which can realize lowpass, bandpass, and 
highpass filter transfer functions, using four CCII+s, three 
grounded capacitors, and five grounded resistors. In the 
same year, Chang proposed five voltage-mode 
multifunction biquadratic filters using four CCIIs, two 
grounded capacitors, and three-five resistors [2]. However, 
these two proposed configurations required at least four 
active components. In 1999, Chang and Lee proposed a 
voltage-mode lowpass, bandpass, and highpass biquadratic 
filter with a single input and three outputs using only two 
compound current conveyors, two grounded capacitors, and 
three resistors [3]. However, the passive components it used 
were not minimum. In 2003, Chang et al. [4] proposed a 
voltage-mode multifunction filter with a single input and 
four outputs, which can realize lowpass, bandpass, and 
highpass filter transfer functions, using a single FDCCII, 
two grounded capacitors, and two grounded resistors. 
However, only three standard filter signals can be 
simultaneously obtained in the circuit configuration. 
Moreover, the use of FDCCII can be divided into two 
separate DDCC’s by using Y1, Y2, Y3, X+ and Z+ as the 
terminals of the first DDCC, and Y1, Y2, Y4, X- and Z- as 
the terminals of the second DDCC. Recently, Horng et al. [5] 
proposed a voltage-mode highpass, bandpass and lowpass 
filters using two DDCCs, two grounded capacitors, and two 
grounded resistors. However, only three standard filter 
signals can be simultaneously obtained in the circuit 
configuration. In this paper, the authors also employ the 
same active elements of DDCC, but the proposed circuit can 
realize more ‘‘notch’’ filter signal from the same 
configuration, which is unlike the proposed by Horng et al. 
[5]. On the other hand, many universal voltage-mode 
biquads with three inputs and one output were proposed 
[6-11]. However, these proposed circuits could not used 
grounded capacitors in the circuit design. In 2003, Chang 
and Chen [12] proposed a good universal voltage-mode 
filter with three inputs and one output employing two 
DDCCs, two grounded capacitors and two resistors. 
However, only three inputs and single output was used in 
circuit design. In this paper, the authors propose a 
voltage-mode biquad with four inputs and four outputs 
using only two DDCCs, two grounded capacitors, and two 
 
 
 
 
978-1-4244-2186-2/08/$25.00 ©2008 IEEE
  
Vi1=0, then 
211221
2
121
GGGsCCCs
GsC
V
V
in
o
++= .                     (10) 
211221
2
212
GGGsCCCs
GG
V
V
in
o
++= .                    (11) 
211221
2
21
2
3
GGGsCCCs
CCs
V
V
in
o
++
−= .                    (12) 
211221
2
2121
2
4
GGGsCCCs
GGCCs
V
V
in
o
++
+= .                    (13) 
Thus, the non-inverting bandpass, non-inverting lowpass, 
inverting highpass, and non-inverting notch signals are 
obtained at the node voltages, Vo1, Vo2, Vo3, and Vo4, 
respectively. Note that one more ‘‘notch’’ signal by Horng 
et al. [5]. 
Case III.  Let Vi4=0 from equation (5) yield the five types 
of biqudratic filters with the following 
specialization. 
(i)     lowpass: Vi1=Vi2=0, and Vi3=Vin; 
(ii) bandpass: Vi1=Vi3= 0, and Vi2=Vin; 
(iii) highpass: Vi2=Vi3=0, and Vi1=Vin; 
(iv) notch: Vi2=0, and Vi1=Vi3=Vin; 
(v) allpass: Vi1=Vi2=Vi3=Vin. 
Note that there is also no need of any component 
matching conditions and inverting type voltage input signal 
to realize all of the filter responses. 
Obviously, from case I to III, the proposed circuit can act 
as a multifunction voltage-mode filter with one or three 
inputs and four outputs and it can also act as a universal 
voltage-mode filter with four inputs and a single output, too. 
Therefore, the proposed circuit is more versatile than those 
with a single input and three outputs or with multi-input and 
a single output. 
III. Effect of Non-Idealities 
Taking into account the non-idealities of a DDCC, 
namely, 321 YcYbYaX VVVV βββ +−= , and XZ II α−=  
where αi = 1-ei and ei (|ei|<<1) denote the current tracking 
error and βv = 1-ev and ev (|ev|<<1) denote the differential 
voltage tracking error. The denominator of the transfer 
functions of Fig. 1 becomes 
212121121121
2)( GGGsCCCssD bac ββααβα ++= .        (14) 
The non-ideal ωo and Q are given by: 
21
212121
CC
GGba
o
ββααω = .                                            (15) 
121
21212
1
1
GC
GCQ ba
c α
ββα
β= .                                         (16) 
A sensitivity study forms an important index of the 
performance of any active network. The formal definition 
of sensitivity is 
x
F
F
xS Fx ∂
∂= .                                                              (17) 
where F represents one of ωo , Q and x represents any of 
the passive elements (G1–G2, C1–C2). Using the above 
definition the passive sensitivity figures of the circuit 
shown in Fig. 1 are given as 
=oSω
1α =oSω2α =oaSω1β =obSω 2β =oGSω1 =oGSω2 2
1 .           (18) 
=oCSω1 =oCSω2 2
1− .                                                     (19) 
=QS
2α =QaS 1β =QbS 2β =QCS 1 =QGS 2 2
1 .                         (20) 
=QS
1α =QCS 2 =QGS 1 2
1− .                                             (21) 
1
1
−=Q
c
Sβ .                                                                   (22) 
all of which are low and not larger than unity in absolute 
value. 
IV. Simulation Results 
In order to verify the theoretical prediction of the 
proposed biquad filter, we use the H-Spice for the 
simulation part with TSMC 0.35 µm process and Mat-lab 
for the theoretical part to compare the results. The CMOS 
implementation of a DDCC as shown in Fig. 2 [12] with the 
NMOS and PMOS transistor aspect ratios (W/L=5μ/1μ) 
and (W/L=10μ/1μ), respectively. The supply voltages were 
VDD=-VSS=1.65V, and the biasing voltages were 
Vb=-Vb1=0.5V. Figs. 3 and 4 show the results of circuit 
simulation for the proposed multifunction filter. The fact 
that components are selected as R1=10kΩ, R2=2kΩ, 
C1=79.5pF, and C2=15.9pF leads to a center frequency of 
fo=1MHZ and quality factor of Q=5. As can be seen, there 
are a close agreement between theory and simulation. The 
noise behavior of the filter was simulated using the INOISE 
and ONOISE statements of frequency responses of the 
bandpass response at Vo1 output terminal with Vi2=Vin and 
Vi1=Vi3=Vi4=0. Fig. 5 shows the simulated amplitude- 
frequency responses for the BP filter with INOISE and 
ONOISE designed R1=R2=15.9kΩ, and C1=C2=10pF. The 
total equivalent input and output noise voltages are 25.8mV 
 
