
---------- Begin Simulation Statistics ----------
final_tick                               2542162807500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226667                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   226666                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.51                       # Real time elapsed on the host
host_tick_rate                              656429678                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196421                       # Number of instructions simulated
sim_ops                                       4196421                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012153                       # Number of seconds simulated
sim_ticks                                 12152962500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.363777                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  371799                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               738227                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2686                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            110806                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            948105                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30922                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          207678                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           176756                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1150398                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70840                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29293                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196421                       # Number of instructions committed
system.cpu.committedOps                       4196421                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.788891                       # CPI: cycles per instruction
system.cpu.discardedOps                        301808                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   616151                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1475774                       # DTB hits
system.cpu.dtb.data_misses                       8149                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   414720                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       871926                       # DTB read hits
system.cpu.dtb.read_misses                       7323                       # DTB read misses
system.cpu.dtb.write_accesses                  201431                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      603848                       # DTB write hits
system.cpu.dtb.write_misses                       826                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18230                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3667740                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1148921                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           683424                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17082528                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172745                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  984733                       # ITB accesses
system.cpu.itb.fetch_acv                          498                       # ITB acv
system.cpu.itb.fetch_hits                      979046                       # ITB hits
system.cpu.itb.fetch_misses                      5687                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4242     69.45%     79.26% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.08% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.14% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.19% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.69%     94.88% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6108                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14452                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2440     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2699     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5157                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2427     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2427     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4872                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11199470000     92.12%     92.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9127500      0.08%     92.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19678500      0.16%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               929194000      7.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12157470000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994672                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899222                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944735                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8195732000     67.41%     67.41% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3961738000     32.59%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24292622                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85395      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541741     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839385     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592593     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104968      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196421                       # Class of committed instruction
system.cpu.quiesceCycles                        13303                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7210094                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158209                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318027                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22721957                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22721957                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22721957                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22721957                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116522.856410                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116522.856410                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116522.856410                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116522.856410                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12958991                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12958991                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12958991                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12958991                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66456.364103                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66456.364103                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66456.364103                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66456.364103                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66665.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66665.666667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22371960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22371960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116520.625000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116520.625000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12758994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12758994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66453.093750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66453.093750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.285819                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539665952000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.285819                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205364                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205364                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130766                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34903                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88769                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34517                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28969                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28969                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89360                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41301                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11395648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11395648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719929                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18126841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160046                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002755                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052420                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159605     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160046                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836107537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378041750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473910250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5714432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4496960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10211392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5714432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5714432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34903                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34903                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470208972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370029941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840238913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470208972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470208972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183806376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183806376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183806376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470208972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370029941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024045289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000151162750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7470                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7470                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413982                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114070                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159554                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123450                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159554                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123450                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10372                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1995                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5749                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2044280000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4841442500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13703.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32453.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105477                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81955                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159554                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123450                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.220875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.188319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.390101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35249     42.39%     42.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24697     29.70%     72.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10299     12.38%     84.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4637      5.58%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2460      2.96%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1455      1.75%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          948      1.14%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          591      0.71%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2824      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83160                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.968675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.376342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.691941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1350     18.07%     18.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5656     75.72%     93.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           264      3.53%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           101      1.35%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.48%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7470                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.775185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6650     89.02%     89.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      1.15%     90.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              467      6.25%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              196      2.62%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      0.86%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7470                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9547648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  663808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7771072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10211456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7900800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12152960500                       # Total gap between requests
system.mem_ctrls.avgGap                      42942.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5082560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7771072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418215723.121008574963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367407370.836534738541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639438490.820653796196                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89289                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123450                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2582278500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2259164000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298400027500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28920.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32152.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2417173.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319000920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169526445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           567530040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314045640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5291489550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        210746400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7831177395                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.384231                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    496346500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11251016000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274854300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146065755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497629440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319782420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5249731920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        245910720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7692812955                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.998987                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    585440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11161922500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999957                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12145762500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1703806                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1703806                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1703806                       # number of overall hits
system.cpu.icache.overall_hits::total         1703806                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89360                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89360                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89360                       # number of overall misses
system.cpu.icache.overall_misses::total         89360                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5505823000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5505823000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5505823000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5505823000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1793166                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1793166                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1793166                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1793166                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049834                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049834                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049834                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049834                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61613.954790                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61613.954790                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61613.954790                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61613.954790                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88769                       # number of writebacks
system.cpu.icache.writebacks::total             88769                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89360                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89360                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89360                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89360                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5416464000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5416464000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5416464000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5416464000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049834                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049834                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049834                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049834                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60613.965980                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60613.965980                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60613.965980                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60613.965980                       # average overall mshr miss latency
system.cpu.icache.replacements                  88769                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1703806                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1703806                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89360                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89360                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5505823000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5505823000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1793166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1793166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049834                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049834                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61613.954790                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61613.954790                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89360                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89360                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5416464000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5416464000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049834                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049834                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60613.965980                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60613.965980                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.838926                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1757297                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88847                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.778912                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.838926                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3675691                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3675691                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1333217                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1333217                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1333217                       # number of overall hits
system.cpu.dcache.overall_hits::total         1333217                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106035                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106035                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106035                       # number of overall misses
system.cpu.dcache.overall_misses::total        106035                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6799656500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6799656500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6799656500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6799656500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1439252                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1439252                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1439252                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1439252                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073674                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073674                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073674                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073674                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64126.528976                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64126.528976                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64126.528976                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64126.528976                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34727                       # number of writebacks
system.cpu.dcache.writebacks::total             34727                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36644                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36644                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69391                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69391                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4420264500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4420264500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4420264500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4420264500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048213                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048213                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048213                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048213                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63700.832961                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63700.832961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63700.832961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63700.832961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69241                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       802297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          802297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3325543500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3325543500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       851899                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       851899                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67044.544575                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67044.544575                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9194                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9194                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40408                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40408                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2701345000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2701345000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66851.737280                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66851.737280                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56433                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56433                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474113000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474113000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61561.728067                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61561.728067                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718919500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718919500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59307.852879                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59307.852879                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63099500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63099500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079707                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079707                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70739.349776                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70739.349776                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62207500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62207500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079707                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079707                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69739.349776                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69739.349776                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542162807500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.454407                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1394399                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69241                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.138343                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.454407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2993399                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2993399                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2741783396500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 308721                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   308721                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   289.60                       # Real time elapsed on the host
host_tick_rate                              681363671                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89406971                       # Number of instructions simulated
sim_ops                                      89406971                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.197326                       # Number of seconds simulated
sim_ticks                                197325907000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.853563                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6214076                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8529543                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3927                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            398486                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9367073                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             325043                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1508922                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1183879                       # Number of indirect misses.
system.cpu.branchPred.lookups                10576928                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  479169                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        67599                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84471414                       # Number of instructions committed
system.cpu.committedOps                      84471414                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.665563                       # CPI: cycles per instruction
system.cpu.discardedOps                       1286853                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17054030                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32161796                       # DTB hits
system.cpu.dtb.data_misses                      36760                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3635014                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8737636                       # DTB read hits
system.cpu.dtb.read_misses                      10457                       # DTB read misses
system.cpu.dtb.write_accesses                13419016                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23424160                       # DTB write hits
system.cpu.dtb.write_misses                     26303                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4352                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49262311                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9622342                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         24031066                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       288411860                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.214336                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12100431                       # ITB accesses
system.cpu.itb.fetch_acv                           66                       # ITB acv
system.cpu.itb.fetch_hits                    12099245                       # ITB hits
system.cpu.itb.fetch_misses                      1186                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54482     85.36%     85.57% # number of callpals executed
system.cpu.kern.callpal::rdps                    1046      1.64%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rti                     8043     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63827                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88781                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29530     46.98%     46.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     202      0.32%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32995     52.50%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62852                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28237     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      202      0.36%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28237     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56801                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180628713000     91.54%     91.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               233255500      0.12%     91.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               236797000      0.12%     91.78% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             16229878000      8.22%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         197328643500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956214                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.855796                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903726                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6507                      
system.cpu.kern.mode_good::user                  6507                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8172                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6507                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796256                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886573                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       118628260500     60.12%     60.12% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78700383000     39.88%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        394106740                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026413      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44677187     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61197      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8709036     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428767     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564162      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84471414                       # Class of committed instruction
system.cpu.quiesceCycles                       545074                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       105694880                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          820                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2887882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5774955                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20978973609                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20978973609                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20978973609                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20978973609                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118005.251485                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118005.251485                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118005.251485                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118005.251485                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1481                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   54                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    27.425926                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12080021933                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12080021933                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12080021933                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12080021933                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67949.274007                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67949.274007                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67949.274007                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67949.274007                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     44105381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     44105381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118562.852151                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118562.852151                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25505381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25505381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68562.852151                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68562.852151                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20934868228                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20934868228                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118004.082274                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118004.082274                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12054516552                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12054516552                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67947.987419                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67947.987419                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1028508                       # Transaction distribution
system.membus.trans_dist::WriteReq               2378                       # Transaction distribution
system.membus.trans_dist::WriteResp              2378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893925                       # Transaction distribution
system.membus.trans_dist::WritebackClean       421863                       # Transaction distribution
system.membus.trans_dist::CleanEvict           571279                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               31                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682667                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682667                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         421864                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        605131                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1265591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1265591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6862287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6870077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8491236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     53998528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     53998528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8681                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256251200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256259881                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               321613033                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2890994                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000282                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016798                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2890178     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     816      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2890994                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7380500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15548331939                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1982381                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12089435500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2223853500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26999296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146394112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173393920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26999296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26999296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121211200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121211200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          421864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2287408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2709280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893925                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893925                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         136825906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         741889974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             878718475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    136825906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        136825906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      614269063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            614269063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      614269063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        136825906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        741889974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1492987538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2312575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    337554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2280428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000177340750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143125                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143126                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7274383                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2176907                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2709280                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2315605                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2709280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2315605                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  91290                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3030                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            169463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            202125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            142654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            148174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           154770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           184259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            155478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            155882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            186863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            125920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           130654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           147067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           190192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           151192                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25756564000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13089950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74843876500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9838.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28588.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       787                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2281345                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2006154                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2709280                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2315605                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2566525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 133048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 136316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 142012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2652                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       643062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    490.710059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   295.972711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   406.986767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       156738     24.37%     24.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118400     18.41%     42.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60352      9.39%     52.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38278      5.95%     58.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22137      3.44%     61.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17907      2.78%     64.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15472      2.41%     66.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12279      1.91%     68.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201499     31.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       643062                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.291540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.136761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129576     90.53%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11067      7.73%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1268      0.89%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          617      0.43%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          514      0.36%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           45      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           19      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143126                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.157645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.145426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.713912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136148     95.13%     95.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5937      4.15%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           936      0.65%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            63      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            18      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143125                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167551360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5842560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               148004544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173393920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148198720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       849.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       750.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    878.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    751.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  197325907000                       # Total gap between requests
system.mem_ctrls.avgGap                      39269.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21603456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145947392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    148004544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 109481093.123773157597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 739626104.949311137199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2594.692241804823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 750051254.040352702141                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       421864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2287408                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2315605                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11597831500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63244876500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1168500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4898229148000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27491.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27649.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    146062.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2115312.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2316680100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1231314315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9331380240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5946759720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15576821520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77666716860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10371033600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       122440706355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.499904                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25782431250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6589180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 164958036250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2275011060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1209174285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9361439640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6125111460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15576821520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      78444006480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9716520480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       122708084925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.854914                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24004595000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6589180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 166735993000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179786                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179786                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7786                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365769                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1147500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5408000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926214609                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5506500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              571500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    199334989000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25020499                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25020499                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25020499                       # number of overall hits
system.cpu.icache.overall_hits::total        25020499                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       421864                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         421864                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       421864                       # number of overall misses
system.cpu.icache.overall_misses::total        421864                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25061519500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25061519500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25061519500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25061519500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25442363                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25442363                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25442363                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25442363                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016581                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016581                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016581                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016581                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59406.632232                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59406.632232                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59406.632232                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59406.632232                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       421863                       # number of writebacks
system.cpu.icache.writebacks::total            421863                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       421864                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       421864                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       421864                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       421864                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24639655500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24639655500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24639655500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24639655500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016581                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016581                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016581                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016581                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58406.632232                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58406.632232                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58406.632232                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58406.632232                       # average overall mshr miss latency
system.cpu.icache.replacements                 421863                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25020499                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25020499                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       421864                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        421864                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25061519500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25061519500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25442363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25442363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016581                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016581                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59406.632232                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59406.632232                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       421864                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       421864                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24639655500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24639655500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016581                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016581                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58406.632232                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58406.632232                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999943                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25278211                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            421863                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.920427                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999943                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51306590                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51306590                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27675807                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27675807                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27675807                       # number of overall hits
system.cpu.dcache.overall_hits::total        27675807                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4148153                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4148153                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4148153                       # number of overall misses
system.cpu.dcache.overall_misses::total       4148153                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254878271000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254878271000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254878271000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254878271000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31823960                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31823960                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31823960                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31823960                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130347                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130347                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130347                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130347                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61443.797034                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61443.797034                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61443.797034                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61443.797034                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716517                       # number of writebacks
system.cpu.dcache.writebacks::total           1716517                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865840                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865840                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865840                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865840                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2282313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2282313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2282313                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2282313                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3893                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3893                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134897151500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134897151500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134897151500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134897151500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254944500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254944500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071717                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071717                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071717                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071717                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59105.456394                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59105.456394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59105.456394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59105.456394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65487.927049                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65487.927049                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2287424                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7741042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7741042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       801426                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        801426                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48778774500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48778774500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8542468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8542468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.093817                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.093817                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60864.976305                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60864.976305                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201783                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201783                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       599643                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       599643                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35773943000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35773943000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254944500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254944500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59658.735281                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59658.735281                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168280.198020                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168280.198020                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346727                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346727                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206099496500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206099496500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143751                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143751                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61582.404690                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61582.404690                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1664057                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1664057                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682670                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682670                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99123208500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99123208500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072275                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072275                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58908.287721                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58908.287721                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103348                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103348                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5157                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5157                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    398306500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    398306500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.047528                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.047528                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77236.086872                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77236.086872                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5144                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5144                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    392354000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    392354000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047408                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047408                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76274.105754                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76274.105754                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108406                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108406                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108406                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108406                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 199620589000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29779932                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2287424                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.018982                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          703                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66369166                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66369166                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3156185775000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 505870                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742788                       # Number of bytes of host memory used
host_op_rate                                   505870                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1486.44                       # Real time elapsed on the host
host_tick_rate                              278788236                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   751946748                       # Number of instructions simulated
sim_ops                                     751946748                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.414402                       # Number of seconds simulated
sim_ticks                                414402378500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.870674                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                31416028                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             36164135                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              23537                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          13265484                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          39506877                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             144156                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1161015                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1016859                       # Number of indirect misses.
system.cpu.branchPred.lookups                49117088                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6645684                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        91667                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   662539777                       # Number of instructions committed
system.cpu.committedOps                     662539777                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.250951                       # CPI: cycles per instruction
system.cpu.discardedOps                      14478345                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                119171694                       # DTB accesses
system.cpu.dtb.data_acv                             4                       # DTB access violations
system.cpu.dtb.data_hits                    122118659                       # DTB hits
system.cpu.dtb.data_misses                      52386                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 93847089                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     94882989                       # DTB read hits
system.cpu.dtb.read_misses                      43286                       # DTB read misses
system.cpu.dtb.write_accesses                25324605                       # DTB write accesses
system.cpu.dtb.write_acv                            4                       # DTB write access violations
system.cpu.dtb.write_hits                    27235670                       # DTB write hits
system.cpu.dtb.write_misses                      9100                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              185201                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          567512803                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         104074662                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         31949129                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       211698345                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.799392                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               142592549                       # ITB accesses
system.cpu.itb.fetch_acv                         5065                       # ITB acv
system.cpu.itb.fetch_hits                   142570456                       # ITB hits
system.cpu.itb.fetch_misses                     22093                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                  1179      2.43%      2.43% # number of callpals executed
system.cpu.kern.callpal::tbi                        7      0.01%      2.44% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17663     36.38%     38.82% # number of callpals executed
system.cpu.kern.callpal::rdps                    1670      3.44%     42.26% # number of callpals executed
system.cpu.kern.callpal::rti                     3068      6.32%     48.58% # number of callpals executed
system.cpu.kern.callpal::callsys                 1366      2.81%     51.39% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.01%     51.41% # number of callpals executed
system.cpu.kern.callpal::rdunique               23593     48.59%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  48553                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      95632                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8204     38.78%     38.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     424      2.00%     40.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12527     59.22%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                21155                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8204     48.74%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      424      2.52%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8204     48.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16832                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             404318771000     97.60%     97.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               655061500      0.16%     97.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9278267000      2.24%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         414252099500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.654905                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.795651                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3045                      
system.cpu.kern.mode_good::user                  3045                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4247                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3045                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.716977                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.835162                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        34029321000      8.21%      8.21% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         380222778500     91.79%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     1179                       # number of times the context was actually changed
system.cpu.numCycles                        828804757                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            24051144      3.63%      3.63% # Class of committed instruction
system.cpu.op_class_0::IntAlu               518527427     78.26%     81.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                  86111      0.01%     81.91% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     81.91% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 81951      0.01%     81.92% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 21066      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7022      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::MemRead               92264675     13.93%     95.85% # Class of committed instruction
system.cpu.op_class_0::MemWrite              26869351      4.06%     99.90% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             32913      0.00%     99.91% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            32578      0.00%     99.91% # Class of committed instruction
system.cpu.op_class_0::IprAccess               565539      0.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                662539777                       # Class of committed instruction
system.cpu.tickCycles                       617106412                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1865252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3730508                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1403549                       # Transaction distribution
system.membus.trans_dist::WriteReq                424                       # Transaction distribution
system.membus.trans_dist::WriteResp               424                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       725109                       # Transaction distribution
system.membus.trans_dist::WritebackClean       666097                       # Transaction distribution
system.membus.trans_dist::CleanEvict           474046                       # Transaction distribution
system.membus.trans_dist::ReadExReq            461703                       # Transaction distribution
system.membus.trans_dist::ReadExResp           461703                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         666097                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        737456                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1998291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1998291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3597465                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3598321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5596612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     85260416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     85260416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    123152896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    123156288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               208416704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1865680                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000018                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004269                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1865646    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      34      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1865680                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1060000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9670182500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                6000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6397280000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3530246750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       42630208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       76745920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          119376128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     42630208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      42630208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     46406976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46406976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          666097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1199155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1865252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       725109                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             725109                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         102871533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         185196620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             288068154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    102871533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        102871533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      111985303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            111985303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      111985303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        102871533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        185196620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            400053457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1376767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    603035.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1168632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000820112750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        82973                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        82972                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4944934                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1294878                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1865252                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1391190                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1865252                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1391190                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  93585                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14423                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            114735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            138325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            132495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            109339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            104614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            150437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            104174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            108173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            120046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             87024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            81057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           112504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            95403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           137999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            94131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            81211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             96169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            123325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            115259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             87913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             86020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            134298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             87126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             87044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             71750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            47375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           100650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            68917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            58961                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22654029250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8858335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             55872785500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12786.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31536.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1303908                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1033025                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1865252                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1391190                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1670374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   98300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  76884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  83124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  84193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  83781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  83879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  84347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  83709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  83657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  83725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  84028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  83499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  83386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  83283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  83006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  82985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  82975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       811514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.302624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.417424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.262413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       300871     37.08%     37.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       232525     28.65%     65.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       101970     12.57%     78.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        51550      6.35%     84.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        38486      4.74%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19196      2.37%     91.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18725      2.31%     94.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9187      1.13%     95.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        39004      4.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       811514                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        82972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.352227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.716292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.602302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           9995     12.05%     12.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         64743     78.03%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          5225      6.30%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1669      2.01%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           739      0.89%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           308      0.37%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          143      0.17%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           70      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           49      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           14      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         82972                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        82973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.593060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.566376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.961478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            59076     71.20%     71.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1028      1.24%     72.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20948     25.25%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1459      1.76%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              408      0.49%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               50      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         82973                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              113386688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5989440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                88113152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               119376128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             89036160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       273.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       212.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    288.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    214.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  414402023500                       # Total gap between requests
system.mem_ctrls.avgGap                     127256.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     38594240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     74792448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     88113152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 93132283.988567888737                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 180482670.661119282246                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 212627042.149083614349                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       666097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1199155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1391190                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  19222735250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  36650050250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9913175486500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28858.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30563.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7125680.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2753262540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1463420310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5778937500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2921185080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32712370080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     138826991250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      42223572960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       226679739720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.003954                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 108476612500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13837720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 292088046000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3040868880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1616282910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6870764880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4265575200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32712370080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     142042543080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      39515739840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       230064144870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.170908                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 101420483500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13837720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 299144175000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 424                       # Transaction distribution
system.iobus.trans_dist::WriteResp                424                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1060000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              424000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    414402378500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    143913569                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        143913569                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    143913569                       # number of overall hits
system.cpu.icache.overall_hits::total       143913569                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       666096                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         666096                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       666096                       # number of overall misses
system.cpu.icache.overall_misses::total        666096                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  41187248500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  41187248500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  41187248500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  41187248500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    144579665                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    144579665                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    144579665                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    144579665                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004607                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004607                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004607                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004607                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61833.802485                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61833.802485                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61833.802485                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61833.802485                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       666097                       # number of writebacks
system.cpu.icache.writebacks::total            666097                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       666096                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       666096                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       666096                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       666096                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  40521151500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  40521151500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  40521151500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  40521151500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004607                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004607                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004607                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004607                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60833.800984                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60833.800984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60833.800984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60833.800984                       # average overall mshr miss latency
system.cpu.icache.replacements                 666097                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    143913569                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       143913569                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       666096                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        666096                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  41187248500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  41187248500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    144579665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    144579665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004607                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004607                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61833.802485                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61833.802485                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       666096                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       666096                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  40521151500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  40521151500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004607                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004607                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60833.800984                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60833.800984                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           144798394                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            666609                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            217.216380                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         289825427                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        289825427                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    118931444                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        118931444                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    118931444                       # number of overall hits
system.cpu.dcache.overall_hits::total       118931444                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1747609                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1747609                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1747609                       # number of overall misses
system.cpu.dcache.overall_misses::total       1747609                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 108957648500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 108957648500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 108957648500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 108957648500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    120679053                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    120679053                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    120679053                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    120679053                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014481                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014481                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014481                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014481                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62346.696830                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62346.696830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62346.696830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62346.696830                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       725109                       # number of writebacks
system.cpu.dcache.writebacks::total            725109                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       553767                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       553767                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       553767                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       553767                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1193842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1193842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1193842                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1193842                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          424                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          424                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  73936760000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  73936760000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  73936760000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  73936760000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009893                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009893                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009893                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009893                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61931.779917                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61931.779917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61931.779917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61931.779917                       # average overall mshr miss latency
system.cpu.dcache.replacements                1199155                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     93027741                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        93027741                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       842051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        842051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  54719206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  54719206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     93869792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     93869792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64983.244483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64983.244483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       109906                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       109906                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       732145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       732145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  47152711500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  47152711500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007800                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007800                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64403.515014                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64403.515014                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     25903703                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       25903703                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       905558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       905558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  54238442500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  54238442500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     26809261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26809261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59895.050897                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59895.050897                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       443861                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       443861                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       461697                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       461697                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          424                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          424                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  26784048500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26784048500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58012.177900                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58012.177900                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        74068                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        74068                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5317                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5317                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    386339000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    386339000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        79385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        79385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066977                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066977                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72661.087079                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72661.087079                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5317                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5317                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    381022000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    381022000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066977                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066977                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71661.087079                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71661.087079                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        79275                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        79275                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        79275                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        79275                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 414402378500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           120710476                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1200179                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.577061                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         242874581                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        242874581                       # Number of data accesses

---------- End Simulation Statistics   ----------
