<profile>

<section name = "Vitis HLS Report for 'matmul_1_Pipeline_loop_input_A1_loop_input_A2'" level="0">
<item name = "Date">Sun Jun 30 22:43:06 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">MatMul</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.507 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_input_A1_loop_input_A2">9, 9, 1, 1, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 57, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 298, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln24_1_fu_219_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln24_fu_231_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln26_fu_312_p2">+, 0, 0, 9, 2, 1</column>
<column name="icmp_ln24_fu_213_p2">icmp, 0, 0, 12, 4, 4</column>
<column name="icmp_ln26_fu_237_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="select_ln14_fu_243_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln24_fu_251_p3">select, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_col_load">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_row_load">9, 2, 2, 4</column>
<column name="col_fu_72">9, 2, 2, 4</column>
<column name="in_A_TDATA_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_80">9, 2, 4, 8</column>
<column name="row_fu_76">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="col_fu_72">2, 0, 2, 0</column>
<column name="empty_18_fu_88">32, 0, 32, 0</column>
<column name="empty_19_fu_92">32, 0, 32, 0</column>
<column name="empty_20_fu_96">32, 0, 32, 0</column>
<column name="empty_21_fu_100">32, 0, 32, 0</column>
<column name="empty_22_fu_104">32, 0, 32, 0</column>
<column name="empty_23_fu_108">32, 0, 32, 0</column>
<column name="empty_24_fu_112">32, 0, 32, 0</column>
<column name="empty_25_fu_116">32, 0, 32, 0</column>
<column name="empty_fu_84">32, 0, 32, 0</column>
<column name="indvar_flatten_fu_80">4, 0, 4, 0</column>
<column name="row_fu_76">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmul_1_Pipeline_loop_input_A1_loop_input_A2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matmul_1_Pipeline_loop_input_A1_loop_input_A2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matmul_1_Pipeline_loop_input_A1_loop_input_A2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matmul_1_Pipeline_loop_input_A1_loop_input_A2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matmul_1_Pipeline_loop_input_A1_loop_input_A2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matmul_1_Pipeline_loop_input_A1_loop_input_A2, return value</column>
<column name="in_A_TVALID">in, 1, axis, in_A_V_data_V, pointer</column>
<column name="in_A_TDATA">in, 32, axis, in_A_V_data_V, pointer</column>
<column name="in_A_TREADY">out, 1, axis, in_A_V_last_V, pointer</column>
<column name="in_A_TLAST">in, 1, axis, in_A_V_last_V, pointer</column>
<column name="in_A_TKEEP">in, 4, axis, in_A_V_keep_V, pointer</column>
<column name="in_A_TSTRB">in, 4, axis, in_A_V_strb_V, pointer</column>
<column name="p_out">out, 32, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
<column name="p_out1">out, 32, ap_vld, p_out1, pointer</column>
<column name="p_out1_ap_vld">out, 1, ap_vld, p_out1, pointer</column>
<column name="p_out2">out, 32, ap_vld, p_out2, pointer</column>
<column name="p_out2_ap_vld">out, 1, ap_vld, p_out2, pointer</column>
<column name="p_out3">out, 32, ap_vld, p_out3, pointer</column>
<column name="p_out3_ap_vld">out, 1, ap_vld, p_out3, pointer</column>
<column name="p_out4">out, 32, ap_vld, p_out4, pointer</column>
<column name="p_out4_ap_vld">out, 1, ap_vld, p_out4, pointer</column>
<column name="p_out5">out, 32, ap_vld, p_out5, pointer</column>
<column name="p_out5_ap_vld">out, 1, ap_vld, p_out5, pointer</column>
<column name="p_out6">out, 32, ap_vld, p_out6, pointer</column>
<column name="p_out6_ap_vld">out, 1, ap_vld, p_out6, pointer</column>
<column name="p_out7">out, 32, ap_vld, p_out7, pointer</column>
<column name="p_out7_ap_vld">out, 1, ap_vld, p_out7, pointer</column>
<column name="p_out8">out, 32, ap_vld, p_out8, pointer</column>
<column name="p_out8_ap_vld">out, 1, ap_vld, p_out8, pointer</column>
</table>
</item>
</section>
</profile>
