CHANGE SHAPE round;
SET WIRE_BEND 2;
LAYER 1;
WIRE 'GND' 0.127000 (56.000000 29.000000) (54.000000 29.000000);
LAYER 1;
WIRE 'DAC2NPS' 0.127000 (56.000000 28.000000) (54.000000 28.000000);
LAYER 1;
WIRE 'DAC1B9' 0.127000 (56.000000 27.000000) (54.000000 27.000000);
LAYER 1;
WIRE 'DAC2R0' 0.127000 (56.000000 26.000000) (54.000000 26.000000);
LAYER 1;
WIRE 'DAC2G0' 0.127000 (56.000000 25.000000) (54.000000 25.000000);
LAYER 1;
WIRE 'FPGA_VCCO_35' 0.127000 (56.000000 24.000000) (54.000000 24.000000);
LAYER 1;
WIRE 'DAC2G4' 0.127000 (56.000000 23.000000) (54.000000 23.000000);
LAYER 1;
WIRE 'DAC2B0' 0.127000 (56.000000 22.000000) (54.000000 22.000000);
LAYER 1;
WIRE 'DAC2B4' 0.127000 (56.000000 21.000000) (54.000000 21.000000);
LAYER 1;
WIRE 'DAC2B3' 0.127000 (56.000000 20.000000) (54.000000 20.000000);
LAYER 1;
WIRE 'GND' 0.127000 (56.000000 19.000000) (54.000000 19.000000);
LAYER 1;
WIRE 'DAC1R4' 0.127000 (56.000000 18.000000) (54.000000 18.000000);
LAYER 1;
WIRE 'DAC1R7' 0.127000 (56.000000 17.000000) (54.000000 17.000000);
LAYER 1;
WIRE 'DAC1R8' 0.127000 (56.000000 16.000000) (54.000000 16.000000);
LAYER 1;
WIRE 'DAC1G4' 0.127000 (56.000000 15.000000) (54.000000 15.000000);
LAYER 1;
WIRE 'FPGA_VCCO_34' 0.127000 (56.000000 14.000000) (56.000000 12.000000);
LAYER 1;
WIRE 'DAC1G6' 0.127000 (57.000000 14.000000) (57.000000 12.000000);
LAYER 1;
WIRE 'DAC1G8' 0.127000 (58.000000 14.000000) (58.000000 12.000000);
LAYER 1;
WIRE 'DAC1G7' 0.127000 (59.000000 14.000000) (59.000000 12.000000);
LAYER 1;
WIRE 'PMU_GPIO3' 0.127000 (60.000000 14.000000) (60.000000 12.000000);
LAYER 1;
WIRE 'GND' 0.127000 (61.000000 14.000000) (61.000000 12.000000);
LAYER 1;
WIRE 'U0401-1' 0.127000 (62.000000 14.000000) (62.000000 12.000000);
LAYER 1;
WIRE 'PMU_IN_CC#' 0.127000 (63.000000 14.000000) (63.000000 12.000000);
LAYER 1;
WIRE 'PMU_INT#' 0.127000 (64.000000 14.000000) (64.000000 12.000000);
LAYER 1;
WIRE 'PMU_GPIO1' 0.127000 (65.000000 14.000000) (65.000000 12.000000);
LAYER 1;
WIRE 'FPGA_VCCO_14' 0.127000 (66.000000 14.000000) (66.000000 12.000000);
LAYER 1;
WIRE 'U0401-2' 0.127000 (67.000000 14.000000) (67.000000 12.000000);
LAYER 1;
WIRE 'FPGA_CFG_3' 0.127000 (68.000000 14.000000) (68.000000 12.000000);
LAYER 1;
WIRE 'GPS_2ND_TX' 0.127000 (69.000000 14.000000) (69.000000 12.000000);
LAYER 1;
WIRE 'GPS_2ND_RX' 0.127000 (70.000000 14.000000) (70.000000 12.000000);
LAYER 1;
WIRE 'GND' 0.127000 (71.000000 14.000000) (73.000000 14.000000);
LAYER 1;
WIRE 'GPS_NMEA_RX' 0.127000 (71.000000 15.000000) (73.000000 15.000000);
LAYER 1;
WIRE 'U0401-3' 0.127000 (71.000000 16.000000) (73.000000 16.000000);
LAYER 1;
WIRE 'REFC_10MHZ_N' 0.127000 (71.000000 17.000000) (73.000000 17.000000);
LAYER 1;
WIRE 'REFC_10MHZ_P' 0.127000 (71.000000 18.000000) (73.000000 18.000000);
LAYER 1;
WIRE 'FPGA_VCCO_14' 0.127000 (71.000000 19.000000) (73.000000 19.000000);
LAYER 1;
WIRE 'FPGA_SPI_D03' 0.127000 (71.000000 20.000000) (73.000000 20.000000);
LAYER 1;
WIRE 'U0401-4' 0.127000 (71.000000 21.000000) (73.000000 21.000000);
LAYER 1;
WIRE 'U0401-5' 0.127000 (71.000000 22.000000) (73.000000 22.000000);
LAYER 1;
WIRE 'U0401-6' 0.127000 (71.000000 23.000000) (73.000000 23.000000);
LAYER 1;
WIRE 'GND' 0.127000 (71.000000 24.000000) (73.000000 24.000000);
LAYER 1;
WIRE 'U0401-7' 0.127000 (71.000000 25.000000) (73.000000 25.000000);
LAYER 1;
WIRE 'U0401-8' 0.127000 (71.000000 26.000000) (73.000000 26.000000);
LAYER 1;
WIRE 'U0401-9' 0.127000 (71.000000 27.000000) (73.000000 27.000000);
LAYER 1;
WIRE 'U0401-10' 0.127000 (71.000000 28.000000) (73.000000 28.000000);
LAYER 1;
WIRE 'FPGA_VCCO_15' 0.127000 (71.000000 29.000000) (71.000000 31.000000);
LAYER 1;
WIRE 'U0401-11' 0.127000 (70.000000 29.000000) (70.000000 31.000000);
LAYER 1;
WIRE 'U0401-12' 0.127000 (69.000000 29.000000) (69.000000 31.000000);
LAYER 1;
WIRE 'U0401-13' 0.127000 (68.000000 29.000000) (68.000000 31.000000);
LAYER 1;
WIRE 'U0401-14' 0.127000 (67.000000 29.000000) (67.000000 31.000000);
LAYER 1;
WIRE 'GND' 0.127000 (66.000000 29.000000) (66.000000 31.000000);
LAYER 1;
WIRE 'U0401-15' 0.127000 (65.000000 29.000000) (65.000000 31.000000);
LAYER 1;
WIRE 'U0401-16' 0.127000 (64.000000 29.000000) (64.000000 31.000000);
LAYER 1;
WIRE 'U0401-17' 0.127000 (63.000000 29.000000) (63.000000 31.000000);
LAYER 1;
WIRE 'AD4N' 0.127000 (62.000000 29.000000) (62.000000 31.000000);
LAYER 1;
WIRE 'FPGA_VCCO_35' 0.127000 (61.000000 29.000000) (61.000000 31.000000);
LAYER 1;
WIRE 'AD5P' 0.127000 (60.000000 29.000000) (60.000000 31.000000);
LAYER 1;
WIRE 'AD5N' 0.127000 (59.000000 29.000000) (59.000000 31.000000);
LAYER 1;
WIRE 'DAC1B0' 0.127000 (58.000000 29.000000) (58.000000 31.000000);
LAYER 1;
WIRE 'DAC1B8' 0.127000 (57.000000 29.000000) (57.000000 31.000000);
LAYER 1;
WIRE 'DAC1B7' 0.127000 (57.000000 28.000000) (56.500000 28.500000) (56.000000 28.500000) (54.000000 28.500000);
LAYER 1;
WIRE 'DAC1B6' 0.127000 (57.000000 27.000000) (56.500000 27.500000) (56.000000 27.500000) (54.000000 27.500000);
LAYER 1;
WIRE 'GND' 0.127000 (57.000000 26.000000) (56.500000 26.500000) (56.000000 26.500000) (54.000000 26.500000);
LAYER 1;
WIRE 'DAC2C' 0.127000 (57.000000 25.000000) (56.500000 25.500000) (56.000000 25.500000) (54.000000 25.500000);
LAYER 1;
WIRE 'DAC2R9' 0.127000 (57.000000 24.000000) (56.500000 24.500000) (56.000000 24.500000) (54.000000 24.500000);
LAYER 1;
WIRE 'DAC2G3' 0.127000 (57.000000 23.000000) (56.500000 23.500000) (56.000000 23.500000) (54.000000 23.500000);
LAYER 1;
WIRE 'DAC2G9' 0.127000 (57.000000 22.000000) (56.500000 22.500000) (56.000000 22.500000) (54.000000 22.500000);
LAYER 1;
WIRE 'FPGA_VCCO_35' 0.127000 (57.000000 21.000000) (56.500000 21.500000) (56.000000 21.500000) (54.000000 21.500000);
LAYER 1;
WIRE 'DAC2B8' 0.127000 (57.000000 20.000000) (56.500000 20.500000) (56.000000 20.500000) (54.000000 20.500000);
LAYER 1;
WIRE 'DAC2B6' 0.127000 (57.000000 19.000000) (56.500000 19.500000) (56.000000 19.500000) (54.000000 19.500000);
LAYER 1;
WIRE 'DAC1R3' 0.127000 (57.000000 18.000000) (56.500000 18.500000) (56.000000 18.500000) (54.000000 18.500000);
LAYER 1;
WIRE 'DAC1R6' 0.127000 (57.000000 17.000000) (56.500000 17.500000) (56.000000 17.500000) (54.000000 17.500000);
LAYER 1;
WIRE 'GND' 0.127000 (57.000000 16.000000) (56.500000 16.500000) (56.000000 16.500000) (54.000000 16.500000);
LAYER 1;
WIRE 'DAC1G3' 0.127000 (57.000000 15.000000) (56.500000 14.500000) (56.500000 14.000000) (56.500000 12.000000);
LAYER 1;
WIRE 'DAC1G5' 0.127000 (58.000000 15.000000) (57.500000 14.500000) (57.500000 14.000000) (57.500000 12.000000);
LAYER 1;
WIRE 'FPGA_VCCO_34' 0.127000 (59.000000 15.000000) (58.500000 14.500000) (58.500000 14.000000) (58.500000 12.000000);
LAYER 1;
WIRE 'PMU_GPIO2' 0.127000 (60.000000 15.000000) (59.500000 14.500000) (59.500000 14.000000) (59.500000 12.000000);
LAYER 1;
WIRE 'SCL' 0.127000 (61.000000 15.000000) (60.500000 14.500000) (60.500000 14.000000) (60.500000 12.000000);
LAYER 1;
WIRE 'SDA' 0.127000 (62.000000 15.000000) (61.500000 14.500000) (61.500000 14.000000) (61.500000 12.000000);
LAYER 1;
WIRE 'PMU_PGOOD_BU' 0.127000 (63.000000 15.000000) (62.500000 14.500000) (62.500000 14.000000) (62.500000 12.000000);
LAYER 1;
WIRE 'GND' 0.127000 (64.000000 15.000000) (63.500000 14.500000) (63.500000 14.000000) (63.500000 12.000000);
LAYER 1;
WIRE 'FPGA_CFG_4' 0.127000 (65.000000 15.000000) (64.500000 14.500000) (64.500000 14.000000) (64.500000 12.000000);
LAYER 1;
WIRE 'FPGA_CFG_5' 0.127000 (66.000000 15.000000) (65.500000 14.500000) (65.500000 14.000000) (65.500000 12.000000);
LAYER 1;
WIRE 'FPGA_CFG_2' 0.127000 (67.000000 15.000000) (66.500000 14.500000) (66.500000 14.000000) (66.500000 12.000000);
LAYER 1;
WIRE 'U0401-18' 0.127000 (68.000000 15.000000) (67.500000 14.500000) (67.500000 14.000000) (67.500000 12.000000);
LAYER 1;
WIRE 'FPGA_VCCO_14' 0.127000 (69.000000 15.000000) (68.500000 14.500000) (68.500000 14.000000) (68.500000 12.000000);
LAYER 1;
WIRE 'GPS_NMEA_TX' 0.127000 (70.000000 15.000000) (70.500000 14.500000) (71.000000 14.500000) (73.000000 14.500000);
LAYER 1;
WIRE 'REFC_10MHZ_EN' 0.127000 (70.000000 16.000000) (70.500000 15.500000) (71.000000 15.500000) (73.000000 15.500000);
LAYER 1;
WIRE 'GND' 0.127000 (70.000000 17.000000) (70.500000 16.500000) (71.000000 16.500000) (73.000000 16.500000);
LAYER 1;
WIRE 'REFC_20MHZ' 0.127000 (70.000000 18.000000) (70.500000 17.500000) (71.000000 17.500000) (73.000000 17.500000);
LAYER 1;
WIRE 'GND' 0.127000 (70.000000 19.000000) (70.500000 18.500000) (71.000000 18.500000) (73.000000 18.500000);
LAYER 1;
WIRE 'FPGA_SPI_D02' 0.127000 (70.000000 20.000000) (70.500000 19.500000) (71.000000 19.500000) (73.000000 19.500000);
LAYER 1;
WIRE 'U0401-19' 0.127000 (70.000000 21.000000) (70.500000 20.500000) (71.000000 20.500000) (73.000000 20.500000);
LAYER 1;
WIRE 'FPGA_VCCO_15' 0.127000 (70.000000 22.000000) (70.500000 21.500000) (71.000000 21.500000) (73.000000 21.500000);
LAYER 1;
WIRE 'FPGA_RS0' 0.127000 (70.000000 23.000000) (70.500000 22.500000) (71.000000 22.500000) (73.000000 22.500000);
LAYER 1;
WIRE 'U0401-20' 0.127000 (70.000000 24.000000) (70.500000 23.500000) (71.000000 23.500000) (73.000000 23.500000);
LAYER 1;
WIRE 'U0401-21' 0.127000 (70.000000 25.000000) (70.500000 24.500000) (71.000000 24.500000) (73.000000 24.500000);
LAYER 1;
WIRE 'U0401-22' 0.127000 (70.000000 26.000000) (70.500000 25.500000) (71.000000 25.500000) (73.000000 25.500000);
LAYER 1;
WIRE 'GND' 0.127000 (70.000000 27.000000) (70.500000 26.500000) (71.000000 26.500000) (73.000000 26.500000);
LAYER 1;
WIRE 'U0401-23' 0.127000 (70.000000 28.000000) (70.500000 28.500000) (70.500000 29.000000) (70.500000 31.000000);
LAYER 1;
WIRE 'U0401-24' 0.127000 (69.000000 28.000000) (69.500000 28.500000) (69.500000 29.000000) (69.500000 31.000000);
LAYER 1;
WIRE 'FPGA_VCCO_15' 0.127000 (68.000000 28.000000) (68.500000 28.500000) (68.500000 29.000000) (68.500000 31.000000);
LAYER 1;
WIRE 'U0401-25' 0.127000 (67.000000 28.000000) (67.500000 28.500000) (67.500000 29.000000) (67.500000 31.000000);
LAYER 1;
WIRE 'U0401-26' 0.127000 (66.000000 28.000000) (66.500000 28.500000) (66.500000 29.000000) (66.500000 31.000000);
LAYER 1;
WIRE 'U0401-27' 0.127000 (65.000000 28.000000) (65.500000 28.500000) (65.500000 29.000000) (65.500000 31.000000);
LAYER 1;
WIRE 'U0401-28' 0.127000 (64.000000 28.000000) (64.500000 28.500000) (64.500000 29.000000) (64.500000 31.000000);
LAYER 1;
WIRE 'GND' 0.127000 (63.000000 28.000000) (63.500000 28.500000) (63.500000 29.000000) (63.500000 31.000000);
LAYER 1;
WIRE 'AD4P' 0.127000 (62.000000 28.000000) (62.500000 28.500000) (62.500000 29.000000) (62.500000 31.000000);
LAYER 1;
WIRE 'AD12P' 0.127000 (61.000000 28.000000) (61.500000 28.500000) (61.500000 29.000000) (61.500000 31.000000);
LAYER 1;
WIRE 'AD12N' 0.127000 (60.000000 28.000000) (60.500000 28.500000) (60.500000 29.000000) (60.500000 31.000000);
LAYER 1;
WIRE 'DAC1C' 0.127000 (59.000000 28.000000) (59.500000 28.500000) (59.500000 29.000000) (59.500000 31.000000);
LAYER 1;
WIRE 'FPGA_VCCO_35' 0.127000 (58.000000 28.000000) (58.500000 28.500000) (58.500000 29.000000) (58.500000 31.000000);
LAYER 1;
WIRE 'DAC1B5' 0.127000 (58.000000 27.000000) (57.500000 27.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'DAC1B5' 1-2 (57.500000 27.500000);
WIRE 'DAC1B5' 0.127000 (57.500000 27.500000) (57.000000 27.500000) (56.500000 27.500000) (56.000000 27.500000) (54.000000 27.500000);
LAYER 1;
WIRE 'DAC2R2' 0.127000 (58.000000 26.000000) (57.500000 26.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'DAC2R2' 1-2 (57.500000 26.500000);
WIRE 'DAC2R2' 0.127000 (57.500000 26.500000) (57.000000 26.500000) (56.500000 26.500000) (56.000000 26.500000) (54.000000 26.500000);
LAYER 1;
WIRE 'DAC2R1' 0.127000 (58.000000 25.000000) (57.500000 25.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'DAC2R1' 1-2 (57.500000 25.500000);
WIRE 'DAC2R1' 0.127000 (57.500000 25.500000) (57.000000 25.500000) (56.500000 25.500000) (56.000000 25.500000) (54.000000 25.500000);
LAYER 1;
WIRE 'DAC2R8' 0.127000 (58.000000 24.000000) (57.500000 24.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'DAC2R8' 1-2 (57.500000 24.500000);
WIRE 'DAC2R8' 0.127000 (57.500000 24.500000) (57.000000 24.500000) (56.500000 24.500000) (56.000000 24.500000) (54.000000 24.500000);
LAYER 1;
WIRE 'GND' 0.127000 (58.000000 23.000000) (57.500000 23.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'GND' 1-2 (57.500000 23.500000);
WIRE 'GND' 0.127000 (57.500000 23.500000) (57.000000 23.500000) (56.500000 23.500000) (56.000000 23.500000) (54.000000 23.500000);
LAYER 1;
WIRE 'DAC2B2' 0.127000 (58.000000 22.000000) (57.500000 22.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'DAC2B2' 1-2 (57.500000 22.500000);
WIRE 'DAC2B2' 0.127000 (57.500000 22.500000) (57.000000 22.500000) (56.500000 22.500000) (56.000000 22.500000) (54.000000 22.500000);
LAYER 1;
WIRE 'DAC2B1' 0.127000 (58.000000 21.000000) (57.500000 21.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'DAC2B1' 1-2 (57.500000 21.500000);
WIRE 'DAC2B1' 0.127000 (57.500000 21.500000) (57.000000 21.500000) (56.500000 21.500000) (56.000000 21.500000) (54.000000 21.500000);
LAYER 1;
WIRE 'DAC2B7' 0.127000 (58.000000 20.000000) (57.500000 20.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'DAC2B7' 1-2 (57.500000 20.500000);
WIRE 'DAC2B7' 0.127000 (57.500000 20.500000) (57.000000 20.500000) (56.500000 20.500000) (56.000000 20.500000) (54.000000 20.500000);
LAYER 1;
WIRE 'DAC2B5' 0.127000 (58.000000 19.000000) (57.500000 19.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'DAC2B5' 1-2 (57.500000 19.500000);
WIRE 'DAC2B5' 0.127000 (57.500000 19.500000) (57.000000 19.500000) (56.500000 19.500000) (56.000000 19.500000) (54.000000 19.500000);
LAYER 1;
WIRE 'FPGA_VCCO_34' 0.127000 (58.000000 18.000000) (57.500000 18.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'FPGA_VCCO_34' 1-2 (57.500000 18.500000);
WIRE 'FPGA_VCCO_34' 0.127000 (57.500000 18.500000) (57.000000 18.500000) (56.500000 18.500000) (56.000000 18.500000) (54.000000 18.500000);
LAYER 1;
WIRE 'DAC1R5' 0.127000 (58.000000 17.000000) (57.500000 17.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'DAC1R5' 1-2 (57.500000 17.500000);
WIRE 'DAC1R5' 0.127000 (57.500000 17.500000) (57.000000 17.500000) (56.500000 17.500000) (56.000000 17.500000) (54.000000 17.500000);
LAYER 1;
WIRE 'DAC1G0' 0.127000 (58.000000 16.000000) (57.500000 15.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'DAC1G0' 1-2 (57.500000 15.500000);
WIRE 'DAC1G0' 0.127000 (57.500000 15.500000) (57.500000 15.000000) (57.500000 14.500000) (57.500000 14.000000) (57.500000 12.000000);
LAYER 1;
WIRE 'DAC1R9' 0.127000 (59.000000 16.000000) (58.500000 15.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'DAC1R9' 1-2 (58.500000 15.500000);
WIRE 'DAC1R9' 0.127000 (58.500000 15.500000) (58.500000 15.000000) (58.500000 14.500000) (58.500000 14.000000) (58.500000 12.000000);
LAYER 1;
WIRE 'DAC1G9' 0.127000 (60.000000 16.000000) (59.500000 15.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'DAC1G9' 1-2 (59.500000 15.500000);
WIRE 'DAC1G9' 0.127000 (59.500000 15.500000) (59.500000 15.000000) (59.500000 14.500000) (59.500000 14.000000) (59.500000 12.000000);
LAYER 1;
WIRE 'VCTCXO_PWM' 0.127000 (61.000000 16.000000) (60.500000 15.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'VCTCXO_PWM' 1-2 (60.500000 15.500000);
WIRE 'VCTCXO_PWM' 0.127000 (60.500000 15.500000) (60.500000 15.000000) (60.500000 14.500000) (60.500000 14.000000) (60.500000 12.000000);
LAYER 1;
WIRE 'FPGA_VCCO_14' 0.127000 (62.000000 16.000000) (61.500000 15.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'FPGA_VCCO_14' 1-2 (61.500000 15.500000);
WIRE 'FPGA_VCCO_14' 0.127000 (61.500000 15.500000) (61.500000 15.000000) (61.500000 14.500000) (61.500000 14.000000) (61.500000 12.000000);
LAYER 1;
WIRE 'PMU_PGOOD' 0.127000 (63.000000 16.000000) (62.500000 15.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'PMU_PGOOD' 1-2 (62.500000 15.500000);
WIRE 'PMU_PGOOD' 0.127000 (62.500000 15.500000) (62.500000 15.000000) (62.500000 14.500000) (62.500000 14.000000) (62.500000 12.000000);
LAYER 1;
WIRE 'PMU_WAKEUP#' 0.127000 (64.000000 16.000000) (63.500000 15.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'PMU_WAKEUP#' 1-2 (63.500000 15.500000);
WIRE 'PMU_WAKEUP#' 0.127000 (63.500000 15.500000) (63.500000 15.000000) (63.500000 14.500000) (63.500000 14.000000) (63.500000 12.000000);
LAYER 1;
WIRE 'FPGA_CFG_0' 0.127000 (65.000000 16.000000) (64.500000 15.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'FPGA_CFG_0' 1-2 (64.500000 15.500000);
WIRE 'FPGA_CFG_0' 0.127000 (64.500000 15.500000) (64.500000 15.000000) (64.500000 14.500000) (64.500000 14.000000) (64.500000 12.000000);
LAYER 1;
WIRE 'FPGA_CFG_1' 0.127000 (66.000000 16.000000) (65.500000 15.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'FPGA_CFG_1' 1-2 (65.500000 15.500000);
WIRE 'FPGA_CFG_1' 0.127000 (65.500000 15.500000) (65.500000 15.000000) (65.500000 14.500000) (65.500000 14.000000) (65.500000 12.000000);
LAYER 1;
WIRE 'GND' 0.127000 (67.000000 16.000000) (66.500000 15.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'GND' 1-2 (66.500000 15.500000);
WIRE 'GND' 0.127000 (66.500000 15.500000) (66.500000 15.000000) (66.500000 14.500000) (66.500000 14.000000) (66.500000 12.000000);
LAYER 1;
WIRE 'GPS_RESET' 0.127000 (68.000000 16.000000) (67.500000 15.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'GPS_RESET' 1-2 (67.500000 15.500000);
WIRE 'GPS_RESET' 0.127000 (67.500000 15.500000) (67.500000 15.000000) (67.500000 14.500000) (67.500000 14.000000) (67.500000 12.000000);
LAYER 1;
WIRE 'U0401-29' 0.127000 (69.000000 16.000000) (69.500000 15.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'U0401-29' 1-2 (69.500000 15.500000);
WIRE 'U0401-29' 0.127000 (69.500000 15.500000) (70.000000 15.500000) (70.500000 15.500000) (71.000000 15.500000) (73.000000 15.500000);
LAYER 1;
WIRE 'U0401-30' 0.127000 (69.000000 17.000000) (69.500000 16.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'U0401-30' 1-2 (69.500000 16.500000);
WIRE 'U0401-30' 0.127000 (69.500000 16.500000) (70.000000 16.500000) (70.500000 16.500000) (71.000000 16.500000) (73.000000 16.500000);
LAYER 1;
WIRE 'USB_D_MNS' 0.127000 (69.000000 18.000000) (69.500000 17.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'USB_D_MNS' 1-2 (69.500000 17.500000);
WIRE 'USB_D_MNS' 0.127000 (69.500000 17.500000) (70.000000 17.500000) (70.500000 17.500000) (71.000000 17.500000) (73.000000 17.500000);
LAYER 1;
WIRE 'USB_D_PLS' 0.127000 (69.000000 19.000000) (69.500000 18.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'USB_D_PLS' 1-2 (69.500000 18.500000);
WIRE 'USB_D_PLS' 0.127000 (69.500000 18.500000) (70.000000 18.500000) (70.500000 18.500000) (71.000000 18.500000) (73.000000 18.500000);
LAYER 1;
WIRE 'GND' 0.127000 (69.000000 20.000000) (69.500000 19.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'GND' 1-2 (69.500000 19.500000);
WIRE 'GND' 0.127000 (69.500000 19.500000) (70.000000 19.500000) (70.500000 19.500000) (71.000000 19.500000) (73.000000 19.500000);
LAYER 1;
WIRE 'FPGA_SPI_D01_DIN' 0.127000 (69.000000 21.000000) (69.500000 20.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'FPGA_SPI_D01_DIN' 1-2 (69.500000 20.500000);
WIRE 'FPGA_SPI_D01_DIN' 0.127000 (69.500000 20.500000) (70.000000 20.500000) (70.500000 20.500000) (71.000000 20.500000) (73.000000 20.500000);
LAYER 1;
WIRE 'FPGA_RS1' 0.127000 (69.000000 22.000000) (69.500000 21.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'FPGA_RS1' 1-2 (69.500000 21.500000);
WIRE 'FPGA_RS1' 0.127000 (69.500000 21.500000) (70.000000 21.500000) (70.500000 21.500000) (71.000000 21.500000) (73.000000 21.500000);
LAYER 1;
WIRE 'U0401-31' 0.127000 (69.000000 23.000000) (69.500000 22.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'U0401-31' 1-2 (69.500000 22.500000);
WIRE 'U0401-31' 0.127000 (69.500000 22.500000) (70.000000 22.500000) (70.500000 22.500000) (71.000000 22.500000) (73.000000 22.500000);
LAYER 1;
WIRE 'U0401-32' 0.127000 (69.000000 24.000000) (69.500000 23.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'U0401-32' 1-2 (69.500000 23.500000);
WIRE 'U0401-32' 0.127000 (69.500000 23.500000) (70.000000 23.500000) (70.500000 23.500000) (71.000000 23.500000) (73.000000 23.500000);
LAYER 1;
WIRE 'FPGA_VCCO_15' 0.127000 (69.000000 25.000000) (69.500000 24.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'FPGA_VCCO_15' 1-2 (69.500000 24.500000);
WIRE 'FPGA_VCCO_15' 0.127000 (69.500000 24.500000) (70.000000 24.500000) (70.500000 24.500000) (71.000000 24.500000) (73.000000 24.500000);
LAYER 1;
WIRE 'U0401-33' 0.127000 (69.000000 26.000000) (69.500000 25.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'U0401-33' 1-2 (69.500000 25.500000);
WIRE 'U0401-33' 0.127000 (69.500000 25.500000) (70.000000 25.500000) (70.500000 25.500000) (71.000000 25.500000) (73.000000 25.500000);
LAYER 1;
WIRE 'U0401-34' 0.127000 (69.000000 27.000000) (69.500000 27.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'U0401-34' 1-2 (69.500000 27.500000);
WIRE 'U0401-34' 0.127000 (69.500000 27.500000) (69.500000 28.000000) (69.500000 28.500000) (69.500000 29.000000) (69.500000 31.000000);
LAYER 1;
WIRE 'U0401-35' 0.127000 (68.000000 27.000000) (68.500000 27.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'U0401-35' 1-2 (68.500000 27.500000);
WIRE 'U0401-35' 0.127000 (68.500000 27.500000) (68.500000 28.000000) (68.500000 28.500000) (68.500000 29.000000) (68.500000 31.000000);
LAYER 1;
WIRE 'U0401-36' 0.127000 (67.000000 27.000000) (67.500000 27.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'U0401-36' 1-2 (67.500000 27.500000);
WIRE 'U0401-36' 0.127000 (67.500000 27.500000) (67.500000 28.000000) (67.500000 28.500000) (67.500000 29.000000) (67.500000 31.000000);
LAYER 1;
WIRE 'U0401-37' 0.127000 (66.000000 27.000000) (66.500000 27.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'U0401-37' 1-2 (66.500000 27.500000);
WIRE 'U0401-37' 0.127000 (66.500000 27.500000) (66.500000 28.000000) (66.500000 28.500000) (66.500000 29.000000) (66.500000 31.000000);
LAYER 1;
WIRE 'FPGA_VCCO_15' 0.127000 (65.000000 27.000000) (65.500000 27.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'FPGA_VCCO_15' 1-2 (65.500000 27.500000);
WIRE 'FPGA_VCCO_15' 0.127000 (65.500000 27.500000) (65.500000 28.000000) (65.500000 28.500000) (65.500000 29.000000) (65.500000 31.000000);
LAYER 1;
WIRE 'U0401-38' 0.127000 (64.000000 27.000000) (64.500000 27.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'U0401-38' 1-2 (64.500000 27.500000);
WIRE 'U0401-38' 0.127000 (64.500000 27.500000) (64.500000 28.000000) (64.500000 28.500000) (64.500000 29.000000) (64.500000 31.000000);
LAYER 1;
WIRE 'U0401-39' 0.127000 (63.000000 27.000000) (63.500000 27.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'U0401-39' 1-2 (63.500000 27.500000);
WIRE 'U0401-39' 0.127000 (63.500000 27.500000) (63.500000 28.000000) (63.500000 28.500000) (63.500000 29.000000) (63.500000 31.000000);
LAYER 1;
WIRE 'DAC1B1' 0.127000 (62.000000 27.000000) (62.500000 27.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'DAC1B1' 1-2 (62.500000 27.500000);
WIRE 'DAC1B1' 0.127000 (62.500000 27.500000) (62.500000 28.000000) (62.500000 28.500000) (62.500000 29.000000) (62.500000 31.000000);
LAYER 1;
WIRE 'DAC1B2' 0.127000 (61.000000 27.000000) (61.500000 27.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'DAC1B2' 1-2 (61.500000 27.500000);
WIRE 'DAC1B2' 0.127000 (61.500000 27.500000) (61.500000 28.000000) (61.500000 28.500000) (61.500000 29.000000) (61.500000 31.000000);
LAYER 1;
WIRE 'GND' 0.127000 (60.000000 27.000000) (60.500000 27.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'GND' 1-2 (60.500000 27.500000);
WIRE 'GND' 0.127000 (60.500000 27.500000) (60.500000 28.000000) (60.500000 28.500000) (60.500000 29.000000) (60.500000 31.000000);
LAYER 1;
WIRE 'DAC2R4' 0.127000 (59.000000 27.000000) (59.500000 27.500000);
LAYER 2;
CHANGE DRILL 0.203200;
VIA 'DAC2R4' 1-2 (59.500000 27.500000);
WIRE 'DAC2R4' 0.127000 (59.500000 27.500000) (59.500000 28.000000) (59.500000 28.500000) (59.500000 29.000000) (59.500000 31.000000);
LAYER 1;
WIRE 'DAC2R3' 0.127000 (59.000000 26.000000) (58.500000 26.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'DAC2R3' 1-15 (58.500000 26.500000);
WIRE 'DAC2R3' 0.127000 (58.500000 26.500000) (58.000000 26.500000) (57.500000 26.500000) (57.000000 26.500000) (56.500000 26.500000) (56.000000 26.500000) (54.000000 26.500000);
LAYER 1;
WIRE 'FPGA_VCCO_35' 0.127000 (59.000000 25.000000) (58.500000 25.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'FPGA_VCCO_35' 1-15 (58.500000 25.500000);
WIRE 'FPGA_VCCO_35' 0.127000 (58.500000 25.500000) (58.000000 25.500000) (57.500000 25.500000) (57.000000 25.500000) (56.500000 25.500000) (56.000000 25.500000) (54.000000 25.500000);
LAYER 1;
WIRE 'DAC2R7' 0.127000 (59.000000 24.000000) (58.500000 24.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'DAC2R7' 1-15 (58.500000 24.500000);
WIRE 'DAC2R7' 0.127000 (58.500000 24.500000) (58.000000 24.500000) (57.500000 24.500000) (57.000000 24.500000) (56.500000 24.500000) (56.000000 24.500000) (54.000000 24.500000);
LAYER 1;
WIRE 'DAC2G2' 0.127000 (59.000000 23.000000) (58.500000 23.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'DAC2G2' 1-15 (58.500000 23.500000);
WIRE 'DAC2G2' 0.127000 (58.500000 23.500000) (58.000000 23.500000) (57.500000 23.500000) (57.000000 23.500000) (56.500000 23.500000) (56.000000 23.500000) (54.000000 23.500000);
LAYER 1;
WIRE 'DAC2G6' 0.127000 (59.000000 22.000000) (58.500000 22.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'DAC2G6' 1-15 (58.500000 22.500000);
WIRE 'DAC2G6' 0.127000 (58.500000 22.500000) (58.000000 22.500000) (57.500000 22.500000) (57.000000 22.500000) (56.500000 22.500000) (56.000000 22.500000) (54.000000 22.500000);
LAYER 1;
WIRE 'DAC2G8' 0.127000 (59.000000 21.000000) (58.500000 21.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'DAC2G8' 1-15 (58.500000 21.500000);
WIRE 'DAC2G8' 0.127000 (58.500000 21.500000) (58.000000 21.500000) (57.500000 21.500000) (57.000000 21.500000) (56.500000 21.500000) (56.000000 21.500000) (54.000000 21.500000);
LAYER 1;
WIRE 'GND' 0.127000 (59.000000 20.000000) (58.500000 20.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'GND' 1-15 (58.500000 20.500000);
WIRE 'GND' 0.127000 (58.500000 20.500000) (58.000000 20.500000) (57.500000 20.500000) (57.000000 20.500000) (56.500000 20.500000) (56.000000 20.500000) (54.000000 20.500000);
LAYER 1;
WIRE 'DAC1R1' 0.127000 (59.000000 19.000000) (58.500000 19.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'DAC1R1' 1-15 (58.500000 19.500000);
WIRE 'DAC1R1' 0.127000 (58.500000 19.500000) (58.000000 19.500000) (57.500000 19.500000) (57.000000 19.500000) (56.500000 19.500000) (56.000000 19.500000) (54.000000 19.500000);
LAYER 1;
WIRE 'DAC1R2' 0.127000 (59.000000 18.000000) (58.500000 18.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'DAC1R2' 1-15 (58.500000 18.500000);
WIRE 'DAC1R2' 0.127000 (58.500000 18.500000) (58.000000 18.500000) (57.500000 18.500000) (57.000000 18.500000) (56.500000 18.500000) (56.000000 18.500000) (54.000000 18.500000);
LAYER 1;
WIRE 'DAC1G2' 0.127000 (59.000000 17.000000) (58.500000 16.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'DAC1G2' 1-15 (58.500000 16.500000);
WIRE 'DAC1G2' 0.127000 (58.500000 16.500000) (58.500000 16.000000) (58.500000 15.500000) (58.500000 15.000000) (58.500000 14.500000) (58.500000 14.000000) (58.500000 12.000000);
LAYER 1;
WIRE 'GND' 0.127000 (60.000000 17.000000) (59.500000 16.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'GND' 1-15 (59.500000 16.500000);
WIRE 'GND' 0.127000 (59.500000 16.500000) (59.500000 16.000000) (59.500000 15.500000) (59.500000 15.000000) (59.500000 14.500000) (59.500000 14.000000) (59.500000 12.000000);
LAYER 1;
WIRE 'U0401-40' 0.127000 (61.000000 17.000000) (60.500000 16.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'U0401-40' 1-15 (60.500000 16.500000);
WIRE 'U0401-40' 0.127000 (60.500000 16.500000) (60.500000 16.000000) (60.500000 15.500000) (60.500000 15.000000) (60.500000 14.500000) (60.500000 14.000000) (60.500000 12.000000);
LAYER 1;
WIRE 'FPGA_JTAG_TDI' 0.127000 (62.000000 17.000000) (61.500000 16.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'FPGA_JTAG_TDI' 1-15 (61.500000 16.500000);
WIRE 'FPGA_JTAG_TDI' 0.127000 (61.500000 16.500000) (61.500000 16.000000) (61.500000 15.500000) (61.500000 15.000000) (61.500000 14.500000) (61.500000 14.000000) (61.500000 12.000000);
LAYER 1;
WIRE 'FPGA_JTAG_TDO' 0.127000 (63.000000 17.000000) (62.500000 16.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'FPGA_JTAG_TDO' 1-15 (62.500000 16.500000);
WIRE 'FPGA_JTAG_TDO' 0.127000 (62.500000 16.500000) (62.500000 16.000000) (62.500000 15.500000) (62.500000 15.000000) (62.500000 14.500000) (62.500000 14.000000) (62.500000 12.000000);
LAYER 1;
WIRE 'PMU_PWR_EN' 0.127000 (64.000000 17.000000) (63.500000 16.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'PMU_PWR_EN' 1-15 (63.500000 16.500000);
WIRE 'PMU_PWR_EN' 0.127000 (63.500000 16.500000) (63.500000 16.000000) (63.500000 15.500000) (63.500000 15.000000) (63.500000 14.500000) (63.500000 14.000000) (63.500000 12.000000);
LAYER 1;
WIRE 'FPGA_VCCO_14' 0.127000 (65.000000 17.000000) (64.500000 16.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'FPGA_VCCO_14' 1-15 (64.500000 16.500000);
WIRE 'FPGA_VCCO_14' 0.127000 (64.500000 16.500000) (64.500000 16.000000) (64.500000 15.500000) (64.500000 15.000000) (64.500000 14.500000) (64.500000 14.000000) (64.500000 12.000000);
LAYER 1;
WIRE 'GPS_PPS' 0.127000 (66.000000 17.000000) (65.500000 16.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'GPS_PPS' 1-15 (65.500000 16.500000);
WIRE 'GPS_PPS' 0.127000 (65.500000 16.500000) (65.500000 16.000000) (65.500000 15.500000) (65.500000 15.000000) (65.500000 14.500000) (65.500000 14.000000) (65.500000 12.000000);
LAYER 1;
WIRE 'REFC_20MHZ' 0.127000 (67.000000 17.000000) (66.500000 16.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'REFC_20MHZ' 1-15 (66.500000 16.500000);
WIRE 'REFC_20MHZ' 0.127000 (66.500000 16.500000) (66.500000 16.000000) (66.500000 15.500000) (66.500000 15.000000) (66.500000 14.500000) (66.500000 14.000000) (66.500000 12.000000);
LAYER 1;
WIRE 'GPS_3DFIX' 0.127000 (68.000000 17.000000) (68.500000 16.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'GPS_3DFIX' 1-15 (68.500000 16.500000);
WIRE 'GPS_3DFIX' 0.127000 (68.500000 16.500000) (69.000000 16.500000) (69.500000 16.500000) (70.000000 16.500000) (70.500000 16.500000) (71.000000 16.500000) (73.000000 16.500000);
LAYER 1;
WIRE 'FPGA_VCCO_14' 0.127000 (68.000000 18.000000) (68.500000 17.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'FPGA_VCCO_14' 1-15 (68.500000 17.500000);
WIRE 'FPGA_VCCO_14' 0.127000 (68.500000 17.500000) (69.000000 17.500000) (69.500000 17.500000) (70.000000 17.500000) (70.500000 17.500000) (71.000000 17.500000) (73.000000 17.500000);
LAYER 1;
WIRE 'U0401-41' 0.127000 (68.000000 19.000000) (68.500000 18.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'U0401-41' 1-15 (68.500000 18.500000);
WIRE 'U0401-41' 0.127000 (68.500000 18.500000) (69.000000 18.500000) (69.500000 18.500000) (70.000000 18.500000) (70.500000 18.500000) (71.000000 18.500000) (73.000000 18.500000);
LAYER 1;
WIRE 'USB_DISC' 0.127000 (68.000000 20.000000) (68.500000 19.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'USB_DISC' 1-15 (68.500000 19.500000);
WIRE 'USB_DISC' 0.127000 (68.500000 19.500000) (69.000000 19.500000) (69.500000 19.500000) (70.000000 19.500000) (70.500000 19.500000) (71.000000 19.500000) (73.000000 19.500000);
LAYER 1;
WIRE 'FPGA_SPI_D00_MOSI' 0.127000 (68.000000 21.000000) (68.500000 20.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'FPGA_SPI_D00_MOSI' 1-15 (68.500000 20.500000);
WIRE 'FPGA_SPI_D00_MOSI' 0.127000 (68.500000 20.500000) (69.000000 20.500000) (69.500000 20.500000) (70.000000 20.500000) (70.500000 20.500000) (71.000000 20.500000) (73.000000 20.500000);
LAYER 1;
WIRE 'U0401-42' 0.127000 (68.000000 22.000000) (68.500000 21.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'U0401-42' 1-15 (68.500000 21.500000);
WIRE 'U0401-42' 0.127000 (68.500000 21.500000) (69.000000 21.500000) (69.500000 21.500000) (70.000000 21.500000) (70.500000 21.500000) (71.000000 21.500000) (73.000000 21.500000);
LAYER 1;
WIRE 'GND' 0.127000 (68.000000 23.000000) (68.500000 22.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'GND' 1-15 (68.500000 22.500000);
WIRE 'GND' 0.127000 (68.500000 22.500000) (69.000000 22.500000) (69.500000 22.500000) (70.000000 22.500000) (70.500000 22.500000) (71.000000 22.500000) (73.000000 22.500000);
LAYER 1;
WIRE 'U0401-43' 0.127000 (68.000000 24.000000) (68.500000 23.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'U0401-43' 1-15 (68.500000 23.500000);
WIRE 'U0401-43' 0.127000 (68.500000 23.500000) (69.000000 23.500000) (69.500000 23.500000) (70.000000 23.500000) (70.500000 23.500000) (71.000000 23.500000) (73.000000 23.500000);
LAYER 1;
WIRE 'U0401-44' 0.127000 (68.000000 25.000000) (68.500000 24.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'U0401-44' 1-15 (68.500000 24.500000);
WIRE 'U0401-44' 0.127000 (68.500000 24.500000) (69.000000 24.500000) (69.500000 24.500000) (70.000000 24.500000) (70.500000 24.500000) (71.000000 24.500000) (73.000000 24.500000);
LAYER 1;
WIRE 'U0401-45' 0.127000 (68.000000 26.000000) (68.500000 26.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'U0401-45' 1-15 (68.500000 26.500000);
WIRE 'U0401-45' 0.127000 (68.500000 26.500000) (68.500000 27.000000) (68.500000 27.500000) (68.500000 28.000000) (68.500000 28.500000) (68.500000 29.000000) (68.500000 31.000000);
LAYER 1;
WIRE 'GND' 0.127000 (67.000000 26.000000) (67.500000 26.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'GND' 1-15 (67.500000 26.500000);
WIRE 'GND' 0.127000 (67.500000 26.500000) (67.500000 27.000000) (67.500000 27.500000) (67.500000 28.000000) (67.500000 28.500000) (67.500000 29.000000) (67.500000 31.000000);
LAYER 1;
WIRE 'U0401-46' 0.127000 (66.000000 26.000000) (66.500000 26.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'U0401-46' 1-15 (66.500000 26.500000);
WIRE 'U0401-46' 0.127000 (66.500000 26.500000) (66.500000 27.000000) (66.500000 27.500000) (66.500000 28.000000) (66.500000 28.500000) (66.500000 29.000000) (66.500000 31.000000);
LAYER 1;
WIRE 'U0401-47' 0.127000 (65.000000 26.000000) (65.500000 26.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'U0401-47' 1-15 (65.500000 26.500000);
WIRE 'U0401-47' 0.127000 (65.500000 26.500000) (65.500000 27.000000) (65.500000 27.500000) (65.500000 28.000000) (65.500000 28.500000) (65.500000 29.000000) (65.500000 31.000000);
LAYER 1;
WIRE 'U0401-48' 0.127000 (64.000000 26.000000) (64.500000 26.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'U0401-48' 1-15 (64.500000 26.500000);
WIRE 'U0401-48' 0.127000 (64.500000 26.500000) (64.500000 27.000000) (64.500000 27.500000) (64.500000 28.000000) (64.500000 28.500000) (64.500000 29.000000) (64.500000 31.000000);
LAYER 1;
WIRE 'U0401-49' 0.127000 (63.000000 26.000000) (63.500000 26.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'U0401-49' 1-15 (63.500000 26.500000);
WIRE 'U0401-49' 0.127000 (63.500000 26.500000) (63.500000 27.000000) (63.500000 27.500000) (63.500000 28.000000) (63.500000 28.500000) (63.500000 29.000000) (63.500000 31.000000);
LAYER 1;
WIRE 'FPGA_VCCO_35' 0.127000 (62.000000 26.000000) (62.500000 26.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'FPGA_VCCO_35' 1-15 (62.500000 26.500000);
WIRE 'FPGA_VCCO_35' 0.127000 (62.500000 26.500000) (62.500000 27.000000) (62.500000 27.500000) (62.500000 28.000000) (62.500000 28.500000) (62.500000 29.000000) (62.500000 31.000000);
LAYER 1;
WIRE 'DAC1B3' 0.127000 (61.000000 26.000000) (61.500000 26.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'DAC1B3' 1-15 (61.500000 26.500000);
WIRE 'DAC1B3' 0.127000 (61.500000 26.500000) (61.500000 27.000000) (61.500000 27.500000) (61.500000 28.000000) (61.500000 28.500000) (61.500000 29.000000) (61.500000 31.000000);
LAYER 1;
WIRE 'DAC1B4' 0.127000 (60.000000 26.000000) (60.500000 26.500000);
LAYER 15;
CHANGE DRILL 0.203200;
VIA 'DAC1B4' 1-15 (60.500000 26.500000);
WIRE 'DAC1B4' 0.127000 (60.500000 26.500000) (60.500000 27.000000) (60.500000 27.500000) (60.500000 28.000000) (60.500000 28.500000) (60.500000 29.000000) (60.500000 31.000000);
LAYER 1;
WIRE 'DAC2R6' 0.127000 (60.000000 25.000000) (59.500000 25.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'DAC2R6' 1-16 (59.500000 25.500000);
WIRE 'DAC2R6' 0.127000 (59.500000 25.500000) (59.000000 25.500000) (58.500000 25.500000) (58.000000 25.500000) (57.500000 25.500000) (57.000000 25.500000) (56.500000 25.500000) (56.000000 25.500000) (54.000000 25.500000);
LAYER 1;
WIRE 'DAC2R5' 0.127000 (60.000000 24.000000) (59.500000 24.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'DAC2R5' 1-16 (59.500000 24.500000);
WIRE 'DAC2R5' 0.127000 (59.500000 24.500000) (59.000000 24.500000) (58.500000 24.500000) (58.000000 24.500000) (57.500000 24.500000) (57.000000 24.500000) (56.500000 24.500000) (56.000000 24.500000) (54.000000 24.500000);
LAYER 1;
WIRE 'DAC2G1' 0.127000 (60.000000 23.000000) (59.500000 23.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'DAC2G1' 1-16 (59.500000 23.500000);
WIRE 'DAC2G1' 0.127000 (59.500000 23.500000) (59.000000 23.500000) (58.500000 23.500000) (58.000000 23.500000) (57.500000 23.500000) (57.000000 23.500000) (56.500000 23.500000) (56.000000 23.500000) (54.000000 23.500000);
LAYER 1;
WIRE 'DAC2G5' 0.127000 (60.000000 22.000000) (59.500000 22.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'DAC2G5' 1-16 (59.500000 22.500000);
WIRE 'DAC2G5' 0.127000 (59.500000 22.500000) (59.000000 22.500000) (58.500000 22.500000) (58.000000 22.500000) (57.500000 22.500000) (57.000000 22.500000) (56.500000 22.500000) (56.000000 22.500000) (54.000000 22.500000);
LAYER 1;
WIRE 'DAC2G7' 0.127000 (60.000000 21.000000) (59.500000 21.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'DAC2G7' 1-16 (59.500000 21.500000);
WIRE 'DAC2G7' 0.127000 (59.500000 21.500000) (59.000000 21.500000) (58.500000 21.500000) (58.000000 21.500000) (57.500000 21.500000) (57.000000 21.500000) (56.500000 21.500000) (56.000000 21.500000) (54.000000 21.500000);
LAYER 1;
WIRE 'DAC2B9' 0.127000 (60.000000 20.000000) (59.500000 20.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'DAC2B9' 1-16 (59.500000 20.500000);
WIRE 'DAC2B9' 0.127000 (59.500000 20.500000) (59.000000 20.500000) (58.500000 20.500000) (58.000000 20.500000) (57.500000 20.500000) (57.000000 20.500000) (56.500000 20.500000) (56.000000 20.500000) (54.000000 20.500000);
LAYER 1;
WIRE 'DAC1R0' 0.127000 (60.000000 19.000000) (59.500000 19.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'DAC1R0' 1-16 (59.500000 19.500000);
WIRE 'DAC1R0' 0.127000 (59.500000 19.500000) (59.000000 19.500000) (58.500000 19.500000) (58.000000 19.500000) (57.500000 19.500000) (57.000000 19.500000) (56.500000 19.500000) (56.000000 19.500000) (54.000000 19.500000);
LAYER 1;
WIRE 'DAC1G1' 0.127000 (60.000000 18.000000) (59.500000 17.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'DAC1G1' 1-16 (59.500000 17.500000);
WIRE 'DAC1G1' 0.127000 (59.500000 17.500000) (59.500000 17.000000) (59.500000 16.500000) (59.500000 16.000000) (59.500000 15.500000) (59.500000 15.000000) (59.500000 14.500000) (59.500000 14.000000) (59.500000 12.000000);
LAYER 1;
WIRE 'PMU_PFO#' 0.127000 (61.000000 18.000000) (60.500000 17.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'PMU_PFO#' 1-16 (60.500000 17.500000);
WIRE 'PMU_PFO#' 0.127000 (60.500000 17.500000) (60.500000 17.000000) (60.500000 16.500000) (60.500000 16.000000) (60.500000 15.500000) (60.500000 15.000000) (60.500000 14.500000) (60.500000 14.000000) (60.500000 12.000000);
LAYER 1;
WIRE 'FPGA_JTAG_TMS' 0.127000 (62.000000 18.000000) (61.500000 17.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'FPGA_JTAG_TMS' 1-16 (61.500000 17.500000);
WIRE 'FPGA_JTAG_TMS' 0.127000 (61.500000 17.500000) (61.500000 17.000000) (61.500000 16.500000) (61.500000 16.000000) (61.500000 15.500000) (61.500000 15.000000) (61.500000 14.500000) (61.500000 14.000000) (61.500000 12.000000);
LAYER 1;
WIRE 'GND' 0.127000 (63.000000 18.000000) (62.500000 17.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'GND' 1-16 (62.500000 17.500000);
WIRE 'GND' 0.127000 (62.500000 17.500000) (62.500000 17.000000) (62.500000 16.500000) (62.500000 16.000000) (62.500000 15.500000) (62.500000 15.000000) (62.500000 14.500000) (62.500000 14.000000) (62.500000 12.000000);
LAYER 1;
WIRE 'PWR_3V3' 0.127000 (64.000000 18.000000) (63.500000 17.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'PWR_3V3' 1-16 (63.500000 17.500000);
WIRE 'PWR_3V3' 0.127000 (63.500000 17.500000) (63.500000 17.000000) (63.500000 16.500000) (63.500000 16.000000) (63.500000 15.500000) (63.500000 15.000000) (63.500000 14.500000) (63.500000 14.000000) (63.500000 12.000000);
LAYER 1;
WIRE 'GND' 0.127000 (65.000000 18.000000) (64.500000 17.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'GND' 1-16 (64.500000 17.500000);
WIRE 'GND' 0.127000 (64.500000 17.500000) (64.500000 17.000000) (64.500000 16.500000) (64.500000 16.000000) (64.500000 15.500000) (64.500000 15.000000) (64.500000 14.500000) (64.500000 14.000000) (64.500000 12.000000);
LAYER 1;
WIRE 'GND' 0.127000 (66.000000 18.000000) (65.500000 17.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'GND' 1-16 (65.500000 17.500000);
WIRE 'GND' 0.127000 (65.500000 17.500000) (65.500000 17.000000) (65.500000 16.500000) (65.500000 16.000000) (65.500000 15.500000) (65.500000 15.000000) (65.500000 14.500000) (65.500000 14.000000) (65.500000 12.000000);
LAYER 1;
WIRE 'U0401-50' 0.127000 (67.000000 18.000000) (67.500000 17.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'U0401-50' 1-16 (67.500000 17.500000);
WIRE 'U0401-50' 0.127000 (67.500000 17.500000) (68.000000 17.500000) (68.500000 17.500000) (69.000000 17.500000) (69.500000 17.500000) (70.000000 17.500000) (70.500000 17.500000) (71.000000 17.500000) (73.000000 17.500000);
LAYER 1;
WIRE 'FPGA_SPI_FCS_B#' 0.127000 (67.000000 19.000000) (67.500000 18.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'FPGA_SPI_FCS_B#' 1-16 (67.500000 18.500000);
WIRE 'FPGA_SPI_FCS_B#' 0.127000 (67.500000 18.500000) (68.000000 18.500000) (68.500000 18.500000) (69.000000 18.500000) (69.500000 18.500000) (70.000000 18.500000) (70.500000 18.500000) (71.000000 18.500000) (73.000000 18.500000);
LAYER 1;
WIRE 'U0401-51' 0.127000 (67.000000 20.000000) (67.500000 19.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'U0401-51' 1-16 (67.500000 19.500000);
WIRE 'U0401-51' 0.127000 (67.500000 19.500000) (68.000000 19.500000) (68.500000 19.500000) (69.000000 19.500000) (69.500000 19.500000) (70.000000 19.500000) (70.500000 19.500000) (71.000000 19.500000) (73.000000 19.500000);
LAYER 1;
WIRE 'FPGA_VCCO_15' 0.127000 (67.000000 21.000000) (67.500000 20.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'FPGA_VCCO_15' 1-16 (67.500000 20.500000);
WIRE 'FPGA_VCCO_15' 0.127000 (67.500000 20.500000) (68.000000 20.500000) (68.500000 20.500000) (69.000000 20.500000) (69.500000 20.500000) (70.000000 20.500000) (70.500000 20.500000) (71.000000 20.500000) (73.000000 20.500000);
LAYER 1;
WIRE 'U0401-52' 0.127000 (67.000000 22.000000) (67.500000 21.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'U0401-52' 1-16 (67.500000 21.500000);
WIRE 'U0401-52' 0.127000 (67.500000 21.500000) (68.000000 21.500000) (68.500000 21.500000) (69.000000 21.500000) (69.500000 21.500000) (70.000000 21.500000) (70.500000 21.500000) (71.000000 21.500000) (73.000000 21.500000);
LAYER 1;
WIRE 'U0401-53' 0.127000 (67.000000 23.000000) (67.500000 22.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'U0401-53' 1-16 (67.500000 22.500000);
WIRE 'U0401-53' 0.127000 (67.500000 22.500000) (68.000000 22.500000) (68.500000 22.500000) (69.000000 22.500000) (69.500000 22.500000) (70.000000 22.500000) (70.500000 22.500000) (71.000000 22.500000) (73.000000 22.500000);
LAYER 1;
WIRE 'U0401-54' 0.127000 (67.000000 24.000000) (67.500000 23.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'U0401-54' 1-16 (67.500000 23.500000);
WIRE 'U0401-54' 0.127000 (67.500000 23.500000) (68.000000 23.500000) (68.500000 23.500000) (69.000000 23.500000) (69.500000 23.500000) (70.000000 23.500000) (70.500000 23.500000) (71.000000 23.500000) (73.000000 23.500000);
LAYER 1;
WIRE 'U0401-55' 0.127000 (67.000000 25.000000) (67.500000 25.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'U0401-55' 1-16 (67.500000 25.500000);
WIRE 'U0401-55' 0.127000 (67.500000 25.500000) (67.500000 26.000000) (67.500000 26.500000) (67.500000 27.000000) (67.500000 27.500000) (67.500000 28.000000) (67.500000 28.500000) (67.500000 29.000000) (67.500000 31.000000);
LAYER 1;
WIRE 'U0401-56' 0.127000 (66.000000 25.000000) (66.500000 25.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'U0401-56' 1-16 (66.500000 25.500000);
WIRE 'U0401-56' 0.127000 (66.500000 25.500000) (66.500000 26.000000) (66.500000 26.500000) (66.500000 27.000000) (66.500000 27.500000) (66.500000 28.000000) (66.500000 28.500000) (66.500000 29.000000) (66.500000 31.000000);
LAYER 1;
WIRE 'FPGA_VCCBRAM' 0.127000 (65.000000 25.000000) (65.500000 25.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'FPGA_VCCBRAM' 1-16 (65.500000 25.500000);
WIRE 'FPGA_VCCBRAM' 0.127000 (65.500000 25.500000) (65.500000 26.000000) (65.500000 26.500000) (65.500000 27.000000) (65.500000 27.500000) (65.500000 28.000000) (65.500000 28.500000) (65.500000 29.000000) (65.500000 31.000000);
LAYER 1;
WIRE 'GND' 0.127000 (64.000000 25.000000) (64.500000 25.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'GND' 1-16 (64.500000 25.500000);
WIRE 'GND' 0.127000 (64.500000 25.500000) (64.500000 26.000000) (64.500000 26.500000) (64.500000 27.000000) (64.500000 27.500000) (64.500000 28.000000) (64.500000 28.500000) (64.500000 29.000000) (64.500000 31.000000);
LAYER 1;
WIRE 'FPGA_CCLK_INTERN' 0.127000 (63.000000 25.000000) (63.500000 25.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'FPGA_CCLK_INTERN' 1-16 (63.500000 25.500000);
WIRE 'FPGA_CCLK_INTERN' 0.127000 (63.500000 25.500000) (63.500000 26.000000) (63.500000 26.500000) (63.500000 27.000000) (63.500000 27.500000) (63.500000 28.000000) (63.500000 28.500000) (63.500000 29.000000) (63.500000 31.000000);
LAYER 1;
WIRE 'FPGA_VCCO_0' 0.127000 (62.000000 25.000000) (62.500000 25.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'FPGA_VCCO_0' 1-16 (62.500000 25.500000);
WIRE 'FPGA_VCCO_0' 0.127000 (62.500000 25.500000) (62.500000 26.000000) (62.500000 26.500000) (62.500000 27.000000) (62.500000 27.500000) (62.500000 28.000000) (62.500000 28.500000) (62.500000 29.000000) (62.500000 31.000000);
LAYER 1;
WIRE 'DAC1NPS' 0.127000 (61.000000 25.000000) (61.500000 25.500000);
LAYER 16;
CHANGE DRILL 0.203200;
VIA 'DAC1NPS' 1-16 (61.500000 25.500000);
WIRE 'DAC1NPS' 0.127000 (61.500000 25.500000) (61.500000 26.000000) (61.500000 26.500000) (61.500000 27.000000) (61.500000 27.500000) (61.500000 28.000000) (61.500000 28.500000) (61.500000 29.000000) (61.500000 31.000000);
LAYER 1;
WIRE 'GND' 0.127000 (61.000000 24.000000) (60.500000 24.500000);
LAYER 1;
WIRE 'FPGA_VCCINT' 0.127000 (61.000000 23.000000) (60.500000 23.500000);
LAYER 1;
WIRE 'GND' 0.127000 (61.000000 22.000000) (60.500000 22.500000);
LAYER 1;
WIRE 'FPGA_VCCINT' 0.127000 (61.000000 21.000000) (60.500000 21.500000);
LAYER 1;
WIRE 'GND' 0.127000 (61.000000 20.000000) (60.500000 20.500000);
LAYER 1;
WIRE 'FPGA_VCCO_0' 0.127000 (61.000000 19.000000) (60.500000 18.500000);
LAYER 1;
WIRE 'FPGA_JTAG_TCK' 0.127000 (62.000000 19.000000) (61.500000 18.500000);
LAYER 1;
WIRE 'FPGA_VCCINT' 0.127000 (63.000000 19.000000) (62.500000 18.500000);
LAYER 1;
WIRE 'FPGA_SPI_PROGRAM_B#' 0.127000 (64.000000 19.000000) (63.500000 18.500000);
LAYER 1;
WIRE 'FPGA_VCCAUX' 0.127000 (65.000000 19.000000) (64.500000 18.500000);
LAYER 1;
WIRE 'GND' 0.127000 (66.000000 19.000000) (66.500000 18.500000);
LAYER 1;
WIRE 'FPGA_VCCAUX' 0.127000 (66.000000 20.000000) (66.500000 19.500000);
LAYER 1;
WIRE 'GND' 0.127000 (66.000000 21.000000) (66.500000 20.500000);
LAYER 1;
WIRE 'U0401-57' 0.127000 (66.000000 22.000000) (66.500000 21.500000);
LAYER 1;
WIRE 'U0401-58' 0.127000 (66.000000 23.000000) (66.500000 22.500000);
LAYER 1;
WIRE 'FPGA_VCCBRAM' 0.127000 (66.000000 24.000000) (66.500000 24.500000);
LAYER 1;
WIRE 'GND' 0.127000 (65.000000 24.000000) (65.500000 24.500000);
LAYER 1;
WIRE 'FPGA_VCCINT' 0.127000 (64.000000 24.000000) (64.500000 24.500000);
LAYER 1;
WIRE 'FPGA_VCCBATT' 0.127000 (63.000000 24.000000) (63.500000 24.500000);
LAYER 1;
WIRE 'FPGA_VCCINT' 0.127000 (62.000000 24.000000) (62.500000 24.500000);
LAYER 1;
WIRE 'AGND' 0.127000 (62.000000 23.000000) (61.500000 23.500000);
LAYER 1;
WIRE 'AGND' 0.127000 (62.000000 22.000000) (61.500000 22.500000);
LAYER 1;
WIRE 'AGND' 0.127000 (62.000000 21.000000) (61.500000 21.500000);
LAYER 1;
WIRE 'FPGA_DXN_0' 0.127000 (62.000000 20.000000) (61.500000 19.500000);
LAYER 1;
WIRE 'FPGA_DXP_0' 0.127000 (63.000000 20.000000) (62.500000 19.500000);
LAYER 1;
WIRE 'FPGA_VCCINT' 0.127000 (64.000000 20.000000) (63.500000 19.500000);
LAYER 1;
WIRE 'FPGA_SPI_INIT_B#' 0.127000 (65.000000 20.000000) (65.500000 19.500000);
LAYER 1;
WIRE 'FPGA_VCCAUX' 0.127000 (65.000000 21.000000) (65.500000 20.500000);
LAYER 1;
WIRE 'FPGA_SPI_DONE' 0.127000 (65.000000 22.000000) (65.500000 21.500000);
LAYER 1;
WIRE 'FPGA_VCCAUX' 0.127000 (65.000000 23.000000) (65.500000 23.500000);
LAYER 1;
WIRE 'GND' 0.127000 (64.000000 23.000000) (64.500000 23.500000);
LAYER 1;
WIRE 'FPGA_VCCADC_0' 0.127000 (63.000000 23.000000) (63.500000 23.500000);
LAYER 1;
WIRE 'FPGA_ADC_VP_0' 0.127000 (63.000000 22.000000) (62.500000 22.500000);
LAYER 1;
WIRE 'PWR_1V25_PREC' 0.127000 (63.000000 21.000000) (62.500000 20.500000);
LAYER 1;
WIRE 'GND' 0.127000 (64.000000 21.000000) (64.500000 20.500000);
LAYER 1;
WIRE 'FPGA_VCCINT' 0.127000 (64.000000 22.000000) (64.500000 22.500000);
SET WIRE_BEND 3;
