0.7
2020.2
Oct 14 2022
05:07:14
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/Branch_comp.v,1709185996,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/DMEM.v,,Branch_comp,,,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/DMEM.v,1708536020,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/PC_final.v,,DMEM,,,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/PC_final.v,1708538883,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/RegFile.v,,PC_final,,,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/RegFile.v,1708539373,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/adder.v,,RegFile,,,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/adder.v,1708532975,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/controller_mem.v,,adder,,,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/controller_mem.v,1709181637,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/im_gen.v,,Controller_mem,,,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/im_gen.v,1709185258,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/instructionMemory.v,,im_gen,,,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/instructionMemory.v,1709185213,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/main_ALU.v,,InstructionMemory,,,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/main_ALU.v,1708538480,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/mux.v,,main_ALU,,,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/mux.v,1708538632,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/mux4_1.v,,mux,,,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/mux4_1.v,1708538672,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/top.v,,mux4_1,,,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/DSD/DSD.srcs/sources_1/new/top.v,1709186422,verilog,,,,top,,,,,,,,
