#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14de05280 .scope module, "reg_file_tb" "reg_file_tb" 2 3;
 .timescale -9 -12;
v0x600003b98ea0_0 .var "clk", 0 0;
v0x600003b98f30_0 .var "rd", 4 0;
v0x600003b98fc0_0 .net "reg_data1", 31 0, L_0x600002298d20;  1 drivers
v0x600003b99050_0 .net "reg_data2", 31 0, L_0x600002298d90;  1 drivers
v0x600003b990e0_0 .var "reg_write", 0 0;
v0x600003b99170_0 .var "rs", 4 0;
v0x600003b99200_0 .var "rt", 4 0;
v0x600003b99290_0 .var "write_data", 31 0;
S_0x14de053f0 .scope module, "uut" "reg_file" 2 14, 3 1 0, S_0x14de05280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "rs";
    .port_info 3 /INPUT 5 "rt";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "reg_data1";
    .port_info 7 /OUTPUT 32 "reg_data2";
L_0x600002298d20 .functor BUFZ 32, L_0x600003898140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600002298d90 .functor BUFZ 32, L_0x600003898280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003b98630_0 .net *"_ivl_0", 31 0, L_0x600003898140;  1 drivers
v0x600003b986c0_0 .net *"_ivl_10", 6 0, L_0x600003898320;  1 drivers
L_0x150078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003b98750_0 .net *"_ivl_13", 1 0, L_0x150078058;  1 drivers
v0x600003b987e0_0 .net *"_ivl_2", 6 0, L_0x6000038981e0;  1 drivers
L_0x150078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003b98870_0 .net *"_ivl_5", 1 0, L_0x150078010;  1 drivers
v0x600003b98900_0 .net *"_ivl_8", 31 0, L_0x600003898280;  1 drivers
v0x600003b98990_0 .net "clk", 0 0, v0x600003b98ea0_0;  1 drivers
v0x600003b98a20_0 .net "rd", 4 0, v0x600003b98f30_0;  1 drivers
v0x600003b98ab0_0 .net "reg_data1", 31 0, L_0x600002298d20;  alias, 1 drivers
v0x600003b98b40_0 .net "reg_data2", 31 0, L_0x600002298d90;  alias, 1 drivers
v0x600003b98bd0_0 .net "reg_write", 0 0, v0x600003b990e0_0;  1 drivers
v0x600003b98c60 .array "registers", 0 31, 31 0;
v0x600003b98cf0_0 .net "rs", 4 0, v0x600003b99170_0;  1 drivers
v0x600003b98d80_0 .net "rt", 4 0, v0x600003b99200_0;  1 drivers
v0x600003b98e10_0 .net "write_data", 31 0, v0x600003b99290_0;  1 drivers
E_0x600001c99880 .event posedge, v0x600003b98990_0;
L_0x600003898140 .array/port v0x600003b98c60, L_0x6000038981e0;
L_0x6000038981e0 .concat [ 5 2 0 0], v0x600003b99170_0, L_0x150078010;
L_0x600003898280 .array/port v0x600003b98c60, L_0x600003898320;
L_0x600003898320 .concat [ 5 2 0 0], v0x600003b99200_0, L_0x150078058;
    .scope S_0x14de053f0;
T_0 ;
    %wait E_0x600001c99880;
    %load/vec4 v0x600003b98bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x600003b98e10_0;
    %load/vec4 v0x600003b98a20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003b98c60, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14de053f0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003b98c60, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x14de05280;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b98ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b990e0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600003b99170_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600003b99200_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600003b98f30_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003b99290_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600003b98f30_0, 0, 5;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x600003b99290_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003b990e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b990e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600003b99170_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600003b99200_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x600003b98f30_0, 0, 5;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x600003b99290_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003b990e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003b990e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x600003b99170_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x600003b99200_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 40 "$stop" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x14de05280;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x600003b98ea0_0;
    %inv;
    %store/vec4 v0x600003b98ea0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tests/register_file_test.v";
    "src/register_file.v";
