#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000028b6407bae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000028b6419d940 .scope module, "testbench" "testbench" 3 85;
 .timescale 0 0;
v0000028b641af130_0 .net "DataAdr", 31 0, v0000028b640ccfd0_0;  1 drivers
v0000028b641b08f0_0 .net "MemWrite", 0 0, L_0000028b641af1d0;  1 drivers
v0000028b641b0c10_0 .net "WriteData", 31 0, L_0000028b641b1820;  1 drivers
v0000028b641b0350_0 .var "clk", 0 0;
v0000028b641b03f0_0 .var "reset", 0 0;
E_0000028b64061b20 .event negedge, v0000028b640ce0b0_0;
S_0000028b6419dad0 .scope module, "dut" "top" 3 92, 3 121 0, S_0000028b6419d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000028b641af9f0_0 .net "DataAdr", 31 0, v0000028b640ccfd0_0;  alias, 1 drivers
v0000028b641afe50_0 .net "Instr", 31 0, L_0000028b6406b2c0;  1 drivers
v0000028b641b0030_0 .net "MemWrite", 0 0, L_0000028b641af1d0;  alias, 1 drivers
v0000028b641b0990_0 .net "PC", 31 0, v0000028b641abd80_0;  1 drivers
v0000028b641b0210_0 .net "ReadData", 31 0, L_0000028b6406a840;  1 drivers
v0000028b641b05d0_0 .net "WriteData", 31 0, L_0000028b641b1820;  alias, 1 drivers
v0000028b641b02b0_0 .net "clk", 0 0, v0000028b641b0350_0;  1 drivers
v0000028b641af3b0_0 .net "reset", 0 0, v0000028b641b03f0_0;  1 drivers
S_0000028b6419dc60 .scope module, "dmem" "dmem" 3 131, 3 368 0, S_0000028b6419dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000028b6406a840 .functor BUFZ 32, L_0000028b6420e190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028b64065c80 .array "RAM", 0 255, 31 0;
v0000028b64064a60_0 .net *"_ivl_0", 31 0, L_0000028b6420e190;  1 drivers
v0000028b640cca30_0 .net *"_ivl_3", 29 0, L_0000028b6420fc70;  1 drivers
v0000028b640cd9d0_0 .net "a", 31 0, v0000028b640ccfd0_0;  alias, 1 drivers
v0000028b640ce0b0_0 .net "clk", 0 0, v0000028b641b0350_0;  alias, 1 drivers
v0000028b640ce150_0 .net "rd", 31 0, L_0000028b6406a840;  alias, 1 drivers
v0000028b640cde30_0 .net "wd", 31 0, L_0000028b641b1820;  alias, 1 drivers
v0000028b640ce1f0_0 .net "we", 0 0, L_0000028b641af1d0;  alias, 1 drivers
E_0000028b640617e0 .event posedge, v0000028b640ce0b0_0;
L_0000028b6420e190 .array/port v0000028b64065c80, L_0000028b6420fc70;
L_0000028b6420fc70 .part v0000028b640ccfd0_0, 2, 30;
S_0000028b64038900 .scope module, "imem" "imem" 3 130, 3 358 0, S_0000028b6419dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000028b6406b2c0 .functor BUFZ 32, L_0000028b6420ee10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028b640cdd90 .array "RAM", 0 255, 31 0;
v0000028b640cd250_0 .net *"_ivl_0", 31 0, L_0000028b6420ee10;  1 drivers
v0000028b640cdbb0_0 .net *"_ivl_3", 29 0, L_0000028b6420eeb0;  1 drivers
v0000028b640cdcf0_0 .net "a", 31 0, v0000028b641abd80_0;  alias, 1 drivers
v0000028b640cc8f0_0 .net "rd", 31 0, L_0000028b6406b2c0;  alias, 1 drivers
L_0000028b6420ee10 .array/port v0000028b640cdd90, L_0000028b6420eeb0;
L_0000028b6420eeb0 .part v0000028b641abd80_0, 2, 30;
S_0000028b64038a90 .scope module, "rvsingle" "riscvsingle" 3 128, 3 134 0, S_0000028b6419dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0000028b641af8b0_0 .net "ALUControl", 3 0, v0000028b640cded0_0;  1 drivers
v0000028b641b0170_0 .net "ALUResult", 31 0, v0000028b640ccfd0_0;  alias, 1 drivers
v0000028b641afd10_0 .net "ALUSrc", 0 0, L_0000028b641b0d50;  1 drivers
v0000028b641b00d0_0 .net "ImmSrc", 1 0, L_0000028b641b0cb0;  1 drivers
v0000028b641b0e90_0 .net "Instr", 31 0, L_0000028b6406b2c0;  alias, 1 drivers
v0000028b641af450_0 .net "Jump", 0 0, L_0000028b641b2fe0;  1 drivers
v0000028b641b0f30_0 .net "MemWrite", 0 0, L_0000028b641af1d0;  alias, 1 drivers
v0000028b641afbd0_0 .net "PC", 31 0, v0000028b641abd80_0;  alias, 1 drivers
v0000028b641b07b0_0 .net "PCSrc", 0 0, L_0000028b6406a7d0;  1 drivers
v0000028b641af590_0 .net "ReadData", 31 0, L_0000028b6406a840;  alias, 1 drivers
v0000028b641b0b70_0 .net "RegWrite", 0 0, L_0000028b641b0530;  1 drivers
v0000028b641af770_0 .net "ResultSrc", 1 0, L_0000028b641af310;  1 drivers
v0000028b641b0490_0 .net "WriteData", 31 0, L_0000028b641b1820;  alias, 1 drivers
v0000028b641b0a30_0 .net "Zero", 0 0, L_0000028b6420ed70;  1 drivers
v0000028b641af630_0 .net "clk", 0 0, v0000028b641b0350_0;  alias, 1 drivers
v0000028b641afdb0_0 .net "reset", 0 0, v0000028b641b03f0_0;  alias, 1 drivers
L_0000028b641b1d20 .part L_0000028b6406b2c0, 0, 7;
L_0000028b641b2a40 .part L_0000028b6406b2c0, 12, 3;
L_0000028b641b1460 .part L_0000028b6406b2c0, 25, 7;
S_0000028b64038c20 .scope module, "c" "controller" 3 146, 3 158 0, S_0000028b64038a90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 4 "ALUControl";
L_0000028b6406abc0 .functor AND 1, L_0000028b641b1aa0, L_0000028b6420ed70, C4<1>, C4<1>;
L_0000028b6406a7d0 .functor OR 1, L_0000028b6406abc0, L_0000028b641b2fe0, C4<0>, C4<0>;
v0000028b640cd610_0 .net "ALUControl", 3 0, v0000028b640cded0_0;  alias, 1 drivers
v0000028b640cda70_0 .net "ALUOp", 1 0, L_0000028b641b29a0;  1 drivers
v0000028b640cc530_0 .net "ALUSrc", 0 0, L_0000028b641b0d50;  alias, 1 drivers
v0000028b640cc670_0 .net "Branch", 0 0, L_0000028b641b1aa0;  1 drivers
v0000028b640cc5d0_0 .net "ImmSrc", 1 0, L_0000028b641b0cb0;  alias, 1 drivers
v0000028b640cdb10_0 .net "Jump", 0 0, L_0000028b641b2fe0;  alias, 1 drivers
v0000028b640cc710_0 .net "MemWrite", 0 0, L_0000028b641af1d0;  alias, 1 drivers
v0000028b640cd7f0_0 .net "PCSrc", 0 0, L_0000028b6406a7d0;  alias, 1 drivers
v0000028b640cc990_0 .net "RegWrite", 0 0, L_0000028b641b0530;  alias, 1 drivers
v0000028b640ccad0_0 .net "ResultSrc", 1 0, L_0000028b641af310;  alias, 1 drivers
v0000028b640cd6b0_0 .net "Zero", 0 0, L_0000028b6420ed70;  alias, 1 drivers
v0000028b640ccb70_0 .net *"_ivl_2", 0 0, L_0000028b6406abc0;  1 drivers
v0000028b640ccc10_0 .net "funct3", 2 0, L_0000028b641b2a40;  1 drivers
v0000028b640cd890_0 .net "funct7", 6 0, L_0000028b641b1460;  1 drivers
v0000028b640cccb0_0 .net "op", 6 0, L_0000028b641b1d20;  1 drivers
L_0000028b641b18c0 .part L_0000028b641b1d20, 5, 1;
S_0000028b64044dc0 .scope module, "ad" "aludec" 3 175, 3 209 0, S_0000028b64038c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 4 "ALUControl";
L_0000028b6406b330 .functor AND 1, L_0000028b641b2ea0, L_0000028b641b18c0, C4<1>, C4<1>;
v0000028b640cded0_0 .var "ALUControl", 3 0;
v0000028b640cd2f0_0 .net "ALUOp", 1 0, L_0000028b641b29a0;  alias, 1 drivers
v0000028b640cd750_0 .net "RtypeSub", 0 0, L_0000028b6406b330;  1 drivers
v0000028b640cd110_0 .net *"_ivl_1", 0 0, L_0000028b641b2ea0;  1 drivers
v0000028b640cc350_0 .net "funct3", 2 0, L_0000028b641b2a40;  alias, 1 drivers
v0000028b640cd070_0 .net "funct7", 6 0, L_0000028b641b1460;  alias, 1 drivers
v0000028b640cdf70_0 .net "opb5", 0 0, L_0000028b641b18c0;  1 drivers
E_0000028b64061be0 .event anyedge, v0000028b640cd2f0_0, v0000028b640cc350_0, v0000028b640cd750_0, v0000028b640cd070_0;
L_0000028b641b2ea0 .part L_0000028b641b1460, 5, 1;
S_0000028b64044f50 .scope module, "md" "maindec" 3 172, 3 180 0, S_0000028b64038c20;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v0000028b640cd570_0 .net "ALUOp", 1 0, L_0000028b641b29a0;  alias, 1 drivers
v0000028b640cdc50_0 .net "ALUSrc", 0 0, L_0000028b641b0d50;  alias, 1 drivers
v0000028b640cc3f0_0 .net "Branch", 0 0, L_0000028b641b1aa0;  alias, 1 drivers
v0000028b640cc7b0_0 .net "ImmSrc", 1 0, L_0000028b641b0cb0;  alias, 1 drivers
v0000028b640cd430_0 .net "Jump", 0 0, L_0000028b641b2fe0;  alias, 1 drivers
v0000028b640cd1b0_0 .net "MemWrite", 0 0, L_0000028b641af1d0;  alias, 1 drivers
v0000028b640ce010_0 .net "RegWrite", 0 0, L_0000028b641b0530;  alias, 1 drivers
v0000028b640cd390_0 .net "ResultSrc", 1 0, L_0000028b641af310;  alias, 1 drivers
v0000028b640cc490_0 .net *"_ivl_10", 10 0, v0000028b640cd4d0_0;  1 drivers
v0000028b640cd4d0_0 .var "controls", 10 0;
v0000028b640cc850_0 .net "op", 6 0, L_0000028b641b1d20;  alias, 1 drivers
E_0000028b64061da0 .event anyedge, v0000028b640cc850_0;
L_0000028b641b0530 .part v0000028b640cd4d0_0, 10, 1;
L_0000028b641b0cb0 .part v0000028b640cd4d0_0, 8, 2;
L_0000028b641b0d50 .part v0000028b640cd4d0_0, 7, 1;
L_0000028b641af1d0 .part v0000028b640cd4d0_0, 6, 1;
L_0000028b641af310 .part v0000028b640cd4d0_0, 4, 2;
L_0000028b641b1aa0 .part v0000028b640cd4d0_0, 3, 1;
L_0000028b641b29a0 .part v0000028b640cd4d0_0, 1, 2;
L_0000028b641b2fe0 .part v0000028b640cd4d0_0, 0, 1;
S_0000028b640450e0 .scope module, "dp" "datapath" 3 151, 3 266 0, S_0000028b64038a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 4 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 32 "ALUResult";
    .port_info 12 /OUTPUT 32 "WriteData";
    .port_info 13 /INPUT 32 "ReadData";
v0000028b641ab920_0 .net "ALUControl", 3 0, v0000028b640cded0_0;  alias, 1 drivers
v0000028b641ab600_0 .net "ALUResult", 31 0, v0000028b640ccfd0_0;  alias, 1 drivers
v0000028b641acd20_0 .net "ALUSrc", 0 0, L_0000028b641b0d50;  alias, 1 drivers
v0000028b641ab740_0 .net "ImmExt", 31 0, L_0000028b6420ff90;  1 drivers
v0000028b641abba0_0 .net "ImmSrc", 1 0, L_0000028b641b0cb0;  alias, 1 drivers
v0000028b641b0850_0 .net "Instr", 31 0, L_0000028b6406b2c0;  alias, 1 drivers
v0000028b641b0670_0 .net "PC", 31 0, v0000028b641abd80_0;  alias, 1 drivers
v0000028b641b0fd0_0 .net "PCNext", 31 0, L_0000028b641b15a0;  1 drivers
v0000028b641afb30_0 .net "PCPlus4", 31 0, L_0000028b641b1640;  1 drivers
v0000028b641b0ad0_0 .net "PCSrc", 0 0, L_0000028b6406a7d0;  alias, 1 drivers
v0000028b641b0710_0 .net "PCTarget", 31 0, L_0000028b641b1500;  1 drivers
v0000028b641b0df0_0 .net "ReadData", 31 0, L_0000028b6406a840;  alias, 1 drivers
v0000028b641afef0_0 .net "RegWrite", 0 0, L_0000028b641b0530;  alias, 1 drivers
v0000028b641af270_0 .net "Result", 31 0, L_0000028b6420eaf0;  1 drivers
v0000028b641af4f0_0 .net "ResultSrc", 1 0, L_0000028b641af310;  alias, 1 drivers
v0000028b641afc70_0 .net "SrcA", 31 0, L_0000028b641b1f00;  1 drivers
v0000028b641af6d0_0 .net "SrcB", 31 0, L_0000028b6420e910;  1 drivers
v0000028b641af810_0 .net "WriteData", 31 0, L_0000028b641b1820;  alias, 1 drivers
v0000028b641aff90_0 .net "Zero", 0 0, L_0000028b6420ed70;  alias, 1 drivers
v0000028b641afa90_0 .net "clk", 0 0, v0000028b641b0350_0;  alias, 1 drivers
v0000028b641af950_0 .net "reset", 0 0, v0000028b641b03f0_0;  alias, 1 drivers
L_0000028b641b1320 .part L_0000028b6406b2c0, 15, 5;
L_0000028b641b2cc0 .part L_0000028b6406b2c0, 20, 5;
L_0000028b641b2860 .part L_0000028b6406b2c0, 7, 5;
L_0000028b6420e370 .part L_0000028b6406b2c0, 7, 25;
S_0000028b64042840 .scope module, "alu" "alu" 3 296, 3 379 0, S_0000028b640450e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0000028b641b3618 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b640ccd50_0 .net/2u *"_ivl_0", 31 0, L_0000028b641b3618;  1 drivers
v0000028b640ccdf0_0 .net "a", 31 0, L_0000028b641b1f00;  alias, 1 drivers
v0000028b640cce90_0 .net "alucontrol", 3 0, v0000028b640cded0_0;  alias, 1 drivers
v0000028b640ccf30_0 .net "b", 31 0, L_0000028b6420e910;  alias, 1 drivers
v0000028b640ccfd0_0 .var "result", 31 0;
v0000028b641aa450_0 .var "shamt", 4 0;
v0000028b641aa9f0_0 .net "zero", 0 0, L_0000028b6420ed70;  alias, 1 drivers
E_0000028b6405ed20 .event anyedge, v0000028b640cded0_0, v0000028b640ccdf0_0, v0000028b640ccf30_0, v0000028b641aa450_0;
L_0000028b6420ed70 .cmp/eq 32, v0000028b640ccfd0_0, L_0000028b641b3618;
S_0000028b640429d0 .scope module, "ext" "extend" 3 292, 3 324 0, S_0000028b640450e0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
L_0000028b641b3390 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028b641aa1d0_0 .net/2u *"_ivl_0", 1 0, L_0000028b641b3390;  1 drivers
v0000028b641a9230_0 .net *"_ivl_10", 31 0, L_0000028b641b1be0;  1 drivers
L_0000028b641b33d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000028b641a9870_0 .net/2u *"_ivl_12", 1 0, L_0000028b641b33d8;  1 drivers
v0000028b641aaf90_0 .net *"_ivl_14", 0 0, L_0000028b641b1960;  1 drivers
v0000028b641a9eb0_0 .net *"_ivl_17", 0 0, L_0000028b641b13c0;  1 drivers
v0000028b641aa590_0 .net *"_ivl_18", 19 0, L_0000028b641b2680;  1 drivers
v0000028b641a9910_0 .net *"_ivl_2", 0 0, L_0000028b641b1280;  1 drivers
v0000028b641a99b0_0 .net *"_ivl_21", 6 0, L_0000028b641b1a00;  1 drivers
v0000028b641a9c30_0 .net *"_ivl_23", 4 0, L_0000028b641b22c0;  1 drivers
v0000028b641aa6d0_0 .net *"_ivl_24", 31 0, L_0000028b641b2900;  1 drivers
L_0000028b641b3420 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000028b641aa090_0 .net/2u *"_ivl_26", 1 0, L_0000028b641b3420;  1 drivers
v0000028b641a9a50_0 .net *"_ivl_28", 0 0, L_0000028b641b1e60;  1 drivers
v0000028b641a9550_0 .net *"_ivl_31", 0 0, L_0000028b641b1b40;  1 drivers
v0000028b641a9d70_0 .net *"_ivl_32", 18 0, L_0000028b641b20e0;  1 drivers
v0000028b641a94b0_0 .net *"_ivl_35", 0 0, L_0000028b641b1c80;  1 drivers
v0000028b641aae50_0 .net *"_ivl_37", 5 0, L_0000028b641b1dc0;  1 drivers
v0000028b641a9cd0_0 .net *"_ivl_39", 3 0, L_0000028b641b2b80;  1 drivers
L_0000028b641b3468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028b641a92d0_0 .net/2u *"_ivl_40", 0 0, L_0000028b641b3468;  1 drivers
v0000028b641a9370_0 .net *"_ivl_42", 30 0, L_0000028b641b2360;  1 drivers
v0000028b641a9b90_0 .net *"_ivl_44", 31 0, L_0000028b641b2d60;  1 drivers
L_0000028b641b34b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028b641a95f0_0 .net *"_ivl_47", 0 0, L_0000028b641b34b0;  1 drivers
L_0000028b641b34f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000028b641aa270_0 .net/2u *"_ivl_48", 1 0, L_0000028b641b34f8;  1 drivers
v0000028b641aac70_0 .net *"_ivl_5", 0 0, L_0000028b641b27c0;  1 drivers
v0000028b641aa4f0_0 .net *"_ivl_50", 0 0, L_0000028b641b2400;  1 drivers
v0000028b641aaef0_0 .net *"_ivl_53", 0 0, L_0000028b641b2220;  1 drivers
v0000028b641a90f0_0 .net *"_ivl_54", 10 0, L_0000028b641b24a0;  1 drivers
v0000028b641a9e10_0 .net *"_ivl_57", 7 0, L_0000028b641b2e00;  1 drivers
v0000028b641a9190_0 .net *"_ivl_59", 0 0, L_0000028b641b2540;  1 drivers
v0000028b641a9410_0 .net *"_ivl_6", 19 0, L_0000028b641b1fa0;  1 drivers
v0000028b641aa630_0 .net *"_ivl_61", 9 0, L_0000028b641b25e0;  1 drivers
L_0000028b641b3540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028b641a9af0_0 .net/2u *"_ivl_62", 0 0, L_0000028b641b3540;  1 drivers
v0000028b641a9f50_0 .net *"_ivl_64", 30 0, L_0000028b641b2f40;  1 drivers
v0000028b641aad10_0 .net *"_ivl_66", 31 0, L_0000028b6420f4f0;  1 drivers
L_0000028b641b3588 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028b641a9ff0_0 .net *"_ivl_69", 0 0, L_0000028b641b3588;  1 drivers
L_0000028b641b35d0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000028b641aa8b0_0 .net *"_ivl_70", 31 0, L_0000028b641b35d0;  1 drivers
v0000028b641a9730_0 .net *"_ivl_72", 31 0, L_0000028b6420fb30;  1 drivers
v0000028b641a9690_0 .net *"_ivl_74", 31 0, L_0000028b6420e230;  1 drivers
v0000028b641aa130_0 .net *"_ivl_76", 31 0, L_0000028b6420f810;  1 drivers
v0000028b641aa310_0 .net *"_ivl_9", 11 0, L_0000028b641b2040;  1 drivers
v0000028b641aa3b0_0 .net "immext", 31 0, L_0000028b6420ff90;  alias, 1 drivers
v0000028b641aa770_0 .net "immsrc", 1 0, L_0000028b641b0cb0;  alias, 1 drivers
v0000028b641aa810_0 .net "instr", 31 7, L_0000028b6420e370;  1 drivers
L_0000028b641b1280 .cmp/eq 2, L_0000028b641b0cb0, L_0000028b641b3390;
L_0000028b641b27c0 .part L_0000028b6420e370, 24, 1;
LS_0000028b641b1fa0_0_0 .concat [ 1 1 1 1], L_0000028b641b27c0, L_0000028b641b27c0, L_0000028b641b27c0, L_0000028b641b27c0;
LS_0000028b641b1fa0_0_4 .concat [ 1 1 1 1], L_0000028b641b27c0, L_0000028b641b27c0, L_0000028b641b27c0, L_0000028b641b27c0;
LS_0000028b641b1fa0_0_8 .concat [ 1 1 1 1], L_0000028b641b27c0, L_0000028b641b27c0, L_0000028b641b27c0, L_0000028b641b27c0;
LS_0000028b641b1fa0_0_12 .concat [ 1 1 1 1], L_0000028b641b27c0, L_0000028b641b27c0, L_0000028b641b27c0, L_0000028b641b27c0;
LS_0000028b641b1fa0_0_16 .concat [ 1 1 1 1], L_0000028b641b27c0, L_0000028b641b27c0, L_0000028b641b27c0, L_0000028b641b27c0;
LS_0000028b641b1fa0_1_0 .concat [ 4 4 4 4], LS_0000028b641b1fa0_0_0, LS_0000028b641b1fa0_0_4, LS_0000028b641b1fa0_0_8, LS_0000028b641b1fa0_0_12;
LS_0000028b641b1fa0_1_4 .concat [ 4 0 0 0], LS_0000028b641b1fa0_0_16;
L_0000028b641b1fa0 .concat [ 16 4 0 0], LS_0000028b641b1fa0_1_0, LS_0000028b641b1fa0_1_4;
L_0000028b641b2040 .part L_0000028b6420e370, 13, 12;
L_0000028b641b1be0 .concat [ 12 20 0 0], L_0000028b641b2040, L_0000028b641b1fa0;
L_0000028b641b1960 .cmp/eq 2, L_0000028b641b0cb0, L_0000028b641b33d8;
L_0000028b641b13c0 .part L_0000028b6420e370, 24, 1;
LS_0000028b641b2680_0_0 .concat [ 1 1 1 1], L_0000028b641b13c0, L_0000028b641b13c0, L_0000028b641b13c0, L_0000028b641b13c0;
LS_0000028b641b2680_0_4 .concat [ 1 1 1 1], L_0000028b641b13c0, L_0000028b641b13c0, L_0000028b641b13c0, L_0000028b641b13c0;
LS_0000028b641b2680_0_8 .concat [ 1 1 1 1], L_0000028b641b13c0, L_0000028b641b13c0, L_0000028b641b13c0, L_0000028b641b13c0;
LS_0000028b641b2680_0_12 .concat [ 1 1 1 1], L_0000028b641b13c0, L_0000028b641b13c0, L_0000028b641b13c0, L_0000028b641b13c0;
LS_0000028b641b2680_0_16 .concat [ 1 1 1 1], L_0000028b641b13c0, L_0000028b641b13c0, L_0000028b641b13c0, L_0000028b641b13c0;
LS_0000028b641b2680_1_0 .concat [ 4 4 4 4], LS_0000028b641b2680_0_0, LS_0000028b641b2680_0_4, LS_0000028b641b2680_0_8, LS_0000028b641b2680_0_12;
LS_0000028b641b2680_1_4 .concat [ 4 0 0 0], LS_0000028b641b2680_0_16;
L_0000028b641b2680 .concat [ 16 4 0 0], LS_0000028b641b2680_1_0, LS_0000028b641b2680_1_4;
L_0000028b641b1a00 .part L_0000028b6420e370, 18, 7;
L_0000028b641b22c0 .part L_0000028b6420e370, 0, 5;
L_0000028b641b2900 .concat [ 5 7 20 0], L_0000028b641b22c0, L_0000028b641b1a00, L_0000028b641b2680;
L_0000028b641b1e60 .cmp/eq 2, L_0000028b641b0cb0, L_0000028b641b3420;
L_0000028b641b1b40 .part L_0000028b6420e370, 24, 1;
LS_0000028b641b20e0_0_0 .concat [ 1 1 1 1], L_0000028b641b1b40, L_0000028b641b1b40, L_0000028b641b1b40, L_0000028b641b1b40;
LS_0000028b641b20e0_0_4 .concat [ 1 1 1 1], L_0000028b641b1b40, L_0000028b641b1b40, L_0000028b641b1b40, L_0000028b641b1b40;
LS_0000028b641b20e0_0_8 .concat [ 1 1 1 1], L_0000028b641b1b40, L_0000028b641b1b40, L_0000028b641b1b40, L_0000028b641b1b40;
LS_0000028b641b20e0_0_12 .concat [ 1 1 1 1], L_0000028b641b1b40, L_0000028b641b1b40, L_0000028b641b1b40, L_0000028b641b1b40;
LS_0000028b641b20e0_0_16 .concat [ 1 1 1 0], L_0000028b641b1b40, L_0000028b641b1b40, L_0000028b641b1b40;
LS_0000028b641b20e0_1_0 .concat [ 4 4 4 4], LS_0000028b641b20e0_0_0, LS_0000028b641b20e0_0_4, LS_0000028b641b20e0_0_8, LS_0000028b641b20e0_0_12;
LS_0000028b641b20e0_1_4 .concat [ 3 0 0 0], LS_0000028b641b20e0_0_16;
L_0000028b641b20e0 .concat [ 16 3 0 0], LS_0000028b641b20e0_1_0, LS_0000028b641b20e0_1_4;
L_0000028b641b1c80 .part L_0000028b6420e370, 0, 1;
L_0000028b641b1dc0 .part L_0000028b6420e370, 18, 6;
L_0000028b641b2b80 .part L_0000028b6420e370, 1, 4;
LS_0000028b641b2360_0_0 .concat [ 1 4 6 1], L_0000028b641b3468, L_0000028b641b2b80, L_0000028b641b1dc0, L_0000028b641b1c80;
LS_0000028b641b2360_0_4 .concat [ 19 0 0 0], L_0000028b641b20e0;
L_0000028b641b2360 .concat [ 12 19 0 0], LS_0000028b641b2360_0_0, LS_0000028b641b2360_0_4;
L_0000028b641b2d60 .concat [ 31 1 0 0], L_0000028b641b2360, L_0000028b641b34b0;
L_0000028b641b2400 .cmp/eq 2, L_0000028b641b0cb0, L_0000028b641b34f8;
L_0000028b641b2220 .part L_0000028b6420e370, 24, 1;
LS_0000028b641b24a0_0_0 .concat [ 1 1 1 1], L_0000028b641b2220, L_0000028b641b2220, L_0000028b641b2220, L_0000028b641b2220;
LS_0000028b641b24a0_0_4 .concat [ 1 1 1 1], L_0000028b641b2220, L_0000028b641b2220, L_0000028b641b2220, L_0000028b641b2220;
LS_0000028b641b24a0_0_8 .concat [ 1 1 1 0], L_0000028b641b2220, L_0000028b641b2220, L_0000028b641b2220;
L_0000028b641b24a0 .concat [ 4 4 3 0], LS_0000028b641b24a0_0_0, LS_0000028b641b24a0_0_4, LS_0000028b641b24a0_0_8;
L_0000028b641b2e00 .part L_0000028b6420e370, 5, 8;
L_0000028b641b2540 .part L_0000028b6420e370, 13, 1;
L_0000028b641b25e0 .part L_0000028b6420e370, 14, 10;
LS_0000028b641b2f40_0_0 .concat [ 1 10 1 8], L_0000028b641b3540, L_0000028b641b25e0, L_0000028b641b2540, L_0000028b641b2e00;
LS_0000028b641b2f40_0_4 .concat [ 11 0 0 0], L_0000028b641b24a0;
L_0000028b641b2f40 .concat [ 20 11 0 0], LS_0000028b641b2f40_0_0, LS_0000028b641b2f40_0_4;
L_0000028b6420f4f0 .concat [ 31 1 0 0], L_0000028b641b2f40, L_0000028b641b3588;
L_0000028b6420fb30 .functor MUXZ 32, L_0000028b641b35d0, L_0000028b6420f4f0, L_0000028b641b2400, C4<>;
L_0000028b6420e230 .functor MUXZ 32, L_0000028b6420fb30, L_0000028b641b2d60, L_0000028b641b1e60, C4<>;
L_0000028b6420f810 .functor MUXZ 32, L_0000028b6420e230, L_0000028b641b2900, L_0000028b641b1960, C4<>;
L_0000028b6420ff90 .functor MUXZ 32, L_0000028b6420f810, L_0000028b641b1be0, L_0000028b641b1280, C4<>;
S_0000028b64042b60 .scope module, "pcadd4" "adder" 3 285, 3 319 0, S_0000028b640450e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000028b641aa950_0 .net "a", 31 0, v0000028b641abd80_0;  alias, 1 drivers
L_0000028b641b3108 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000028b641aadb0_0 .net "b", 31 0, L_0000028b641b3108;  1 drivers
v0000028b641aaa90_0 .net "y", 31 0, L_0000028b641b1640;  alias, 1 drivers
L_0000028b641b1640 .arith/sum 32, v0000028b641abd80_0, L_0000028b641b3108;
S_0000028b64025310 .scope module, "pcaddbranch" "adder" 3 286, 3 319 0, S_0000028b640450e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000028b641a97d0_0 .net "a", 31 0, v0000028b641abd80_0;  alias, 1 drivers
v0000028b641aab30_0 .net "b", 31 0, L_0000028b6420ff90;  alias, 1 drivers
v0000028b641aabd0_0 .net "y", 31 0, L_0000028b641b1500;  alias, 1 drivers
L_0000028b641b1500 .arith/sum 32, v0000028b641abd80_0, L_0000028b6420ff90;
S_0000028b64049360 .scope module, "pcmux" "mux2" 3 287, 3 344 0, S_0000028b640450e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000028b6405e620 .param/l "WIDTH" 0 3 344, +C4<00000000000000000000000000100000>;
v0000028b641ac140_0 .net "d0", 31 0, L_0000028b641b1640;  alias, 1 drivers
v0000028b641ac780_0 .net "d1", 31 0, L_0000028b641b1500;  alias, 1 drivers
v0000028b641ac1e0_0 .net "s", 0 0, L_0000028b6406a7d0;  alias, 1 drivers
v0000028b641acc80_0 .net "y", 31 0, L_0000028b641b15a0;  alias, 1 drivers
L_0000028b641b15a0 .functor MUXZ 32, L_0000028b641b1640, L_0000028b641b1500, L_0000028b6406a7d0, C4<>;
S_0000028b640494f0 .scope module, "pcreg" "flopr" 3 284, 3 335 0, S_0000028b640450e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000028b6405e760 .param/l "WIDTH" 0 3 335, +C4<00000000000000000000000000100000>;
v0000028b641aba60_0 .net "clk", 0 0, v0000028b641b0350_0;  alias, 1 drivers
v0000028b641abce0_0 .net "d", 31 0, L_0000028b641b15a0;  alias, 1 drivers
v0000028b641abd80_0 .var "q", 31 0;
v0000028b641acaa0_0 .net "reset", 0 0, v0000028b641b03f0_0;  alias, 1 drivers
E_0000028b6405eca0 .event posedge, v0000028b641acaa0_0, v0000028b640ce0b0_0;
S_0000028b641ad2a0 .scope module, "resultmux" "mux3" 3 297, 3 351 0, S_0000028b640450e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000028b6405eea0 .param/l "WIDTH" 0 3 351, +C4<00000000000000000000000000100000>;
v0000028b641ab240_0 .net *"_ivl_1", 0 0, L_0000028b64210030;  1 drivers
v0000028b641ab880_0 .net *"_ivl_3", 0 0, L_0000028b6420fbd0;  1 drivers
v0000028b641acb40_0 .net *"_ivl_4", 31 0, L_0000028b6420f130;  1 drivers
v0000028b641ac0a0_0 .net "d0", 31 0, v0000028b640ccfd0_0;  alias, 1 drivers
v0000028b641abe20_0 .net "d1", 31 0, L_0000028b6406a840;  alias, 1 drivers
v0000028b641abec0_0 .net "d2", 31 0, L_0000028b641b1640;  alias, 1 drivers
v0000028b641acfa0_0 .net "s", 1 0, L_0000028b641af310;  alias, 1 drivers
v0000028b641ab2e0_0 .net "y", 31 0, L_0000028b6420eaf0;  alias, 1 drivers
L_0000028b64210030 .part L_0000028b641af310, 1, 1;
L_0000028b6420fbd0 .part L_0000028b641af310, 0, 1;
L_0000028b6420f130 .functor MUXZ 32, v0000028b640ccfd0_0, L_0000028b6406a840, L_0000028b6420fbd0, C4<>;
L_0000028b6420eaf0 .functor MUXZ 32, L_0000028b6420f130, L_0000028b641b1640, L_0000028b64210030, C4<>;
S_0000028b641ad110 .scope module, "rf" "regfile" 3 290, 3 300 0, S_0000028b640450e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0000028b641acdc0_0 .net *"_ivl_0", 31 0, L_0000028b641b16e0;  1 drivers
v0000028b641ac280_0 .net *"_ivl_10", 6 0, L_0000028b641b1140;  1 drivers
L_0000028b641b31e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028b641ac640_0 .net *"_ivl_13", 1 0, L_0000028b641b31e0;  1 drivers
L_0000028b641b3228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b641ac820_0 .net/2u *"_ivl_14", 31 0, L_0000028b641b3228;  1 drivers
v0000028b641ab1a0_0 .net *"_ivl_18", 31 0, L_0000028b641b2180;  1 drivers
L_0000028b641b3270 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b641ac6e0_0 .net *"_ivl_21", 26 0, L_0000028b641b3270;  1 drivers
L_0000028b641b32b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b641ace60_0 .net/2u *"_ivl_22", 31 0, L_0000028b641b32b8;  1 drivers
v0000028b641abf60_0 .net *"_ivl_24", 0 0, L_0000028b641b1780;  1 drivers
v0000028b641ac500_0 .net *"_ivl_26", 31 0, L_0000028b641b11e0;  1 drivers
v0000028b641abc40_0 .net *"_ivl_28", 6 0, L_0000028b641b2ae0;  1 drivers
L_0000028b641b3150 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b641ab6a0_0 .net *"_ivl_3", 26 0, L_0000028b641b3150;  1 drivers
L_0000028b641b3300 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028b641ab7e0_0 .net *"_ivl_31", 1 0, L_0000028b641b3300;  1 drivers
L_0000028b641b3348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b641acf00_0 .net/2u *"_ivl_32", 31 0, L_0000028b641b3348;  1 drivers
L_0000028b641b3198 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028b641ab4c0_0 .net/2u *"_ivl_4", 31 0, L_0000028b641b3198;  1 drivers
v0000028b641abb00_0 .net *"_ivl_6", 0 0, L_0000028b641b2c20;  1 drivers
v0000028b641acbe0_0 .net *"_ivl_8", 31 0, L_0000028b641b2720;  1 drivers
v0000028b641ab420_0 .net "a1", 4 0, L_0000028b641b1320;  1 drivers
v0000028b641ac000_0 .net "a2", 4 0, L_0000028b641b2cc0;  1 drivers
v0000028b641ab100_0 .net "a3", 4 0, L_0000028b641b2860;  1 drivers
v0000028b641ab380_0 .net "clk", 0 0, v0000028b641b0350_0;  alias, 1 drivers
v0000028b641ac5a0_0 .net "rd1", 31 0, L_0000028b641b1f00;  alias, 1 drivers
v0000028b641ac320_0 .net "rd2", 31 0, L_0000028b641b1820;  alias, 1 drivers
v0000028b641ac3c0 .array "rf", 0 31, 31 0;
v0000028b641ac8c0_0 .net "wd3", 31 0, L_0000028b6420eaf0;  alias, 1 drivers
v0000028b641ab9c0_0 .net "we3", 0 0, L_0000028b641b0530;  alias, 1 drivers
L_0000028b641b16e0 .concat [ 5 27 0 0], L_0000028b641b1320, L_0000028b641b3150;
L_0000028b641b2c20 .cmp/ne 32, L_0000028b641b16e0, L_0000028b641b3198;
L_0000028b641b2720 .array/port v0000028b641ac3c0, L_0000028b641b1140;
L_0000028b641b1140 .concat [ 5 2 0 0], L_0000028b641b1320, L_0000028b641b31e0;
L_0000028b641b1f00 .functor MUXZ 32, L_0000028b641b3228, L_0000028b641b2720, L_0000028b641b2c20, C4<>;
L_0000028b641b2180 .concat [ 5 27 0 0], L_0000028b641b2cc0, L_0000028b641b3270;
L_0000028b641b1780 .cmp/ne 32, L_0000028b641b2180, L_0000028b641b32b8;
L_0000028b641b11e0 .array/port v0000028b641ac3c0, L_0000028b641b2ae0;
L_0000028b641b2ae0 .concat [ 5 2 0 0], L_0000028b641b2cc0, L_0000028b641b3300;
L_0000028b641b1820 .functor MUXZ 32, L_0000028b641b3348, L_0000028b641b11e0, L_0000028b641b1780, C4<>;
S_0000028b641ad430 .scope module, "srcbmux" "mux2" 3 295, 3 344 0, S_0000028b640450e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000028b6405f020 .param/l "WIDTH" 0 3 344, +C4<00000000000000000000000000100000>;
v0000028b641ab560_0 .net "d0", 31 0, L_0000028b641b1820;  alias, 1 drivers
v0000028b641ac460_0 .net "d1", 31 0, L_0000028b6420ff90;  alias, 1 drivers
v0000028b641ac960_0 .net "s", 0 0, L_0000028b641b0d50;  alias, 1 drivers
v0000028b641aca00_0 .net "y", 31 0, L_0000028b6420e910;  alias, 1 drivers
L_0000028b6420e910 .functor MUXZ 32, L_0000028b641b1820, L_0000028b6420ff90, L_0000028b641b0d50, C4<>;
    .scope S_0000028b64044f50;
T_0 ;
Ewait_0 .event/or E_0000028b64061da0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000028b640cc850_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v0000028b640cd4d0_0, 0, 11;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0000028b640cd4d0_0, 0, 11;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0000028b640cd4d0_0, 0, 11;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v0000028b640cd4d0_0, 0, 11;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0000028b640cd4d0_0, 0, 11;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0000028b640cd4d0_0, 0, 11;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v0000028b640cd4d0_0, 0, 11;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1798, 768, 11;
    %store/vec4 v0000028b640cd4d0_0, 0, 11;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028b64044dc0;
T_1 ;
Ewait_1 .event/or E_0000028b64061be0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000028b640cd2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0000028b640cc350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0000028b640cd750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
T_1.13 ;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0000028b640cd070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.19;
T_1.14 ;
    %load/vec4 v0000028b640cc350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.24;
T_1.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.24;
T_1.21 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.24;
T_1.22 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.24;
T_1.24 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.15 ;
    %load/vec4 v0000028b640cc350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.30;
T_1.25 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.30;
T_1.26 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.30;
T_1.27 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.30;
T_1.28 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.30;
T_1.30 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.16 ;
    %load/vec4 v0000028b640cc350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.34;
T_1.31 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.34;
T_1.32 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.34;
T_1.34 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.17 ;
    %load/vec4 v0000028b640cc350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.37;
T_1.35 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000028b640cded0_0, 0, 4;
    %jmp T_1.37;
T_1.37 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028b640494f0;
T_2 ;
    %wait E_0000028b6405eca0;
    %load/vec4 v0000028b641acaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028b641abd80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028b641abce0_0;
    %assign/vec4 v0000028b641abd80_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028b641ad110;
T_3 ;
    %wait E_0000028b640617e0;
    %load/vec4 v0000028b641ab9c0_0;
    %load/vec4 v0000028b641ab100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000028b641ac8c0_0;
    %load/vec4 v0000028b641ab100_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028b641ac3c0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028b64042840;
T_4 ;
    %load/vec4 v0000028b640ccf30_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000028b641aa450_0, 0, 5;
    %end;
    .thread T_4, $init;
    .scope S_0000028b64042840;
T_5 ;
Ewait_2 .event/or E_0000028b6405ed20, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000028b640cce90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000028b640ccfd0_0, 0, 32;
    %jmp T_5.16;
T_5.0 ;
    %load/vec4 v0000028b640ccdf0_0;
    %load/vec4 v0000028b640ccf30_0;
    %add;
    %store/vec4 v0000028b640ccfd0_0, 0, 32;
    %jmp T_5.16;
T_5.1 ;
    %load/vec4 v0000028b640ccdf0_0;
    %load/vec4 v0000028b640ccf30_0;
    %sub;
    %store/vec4 v0000028b640ccfd0_0, 0, 32;
    %jmp T_5.16;
T_5.2 ;
    %load/vec4 v0000028b640ccdf0_0;
    %load/vec4 v0000028b640ccf30_0;
    %and;
    %store/vec4 v0000028b640ccfd0_0, 0, 32;
    %jmp T_5.16;
T_5.3 ;
    %load/vec4 v0000028b640ccdf0_0;
    %load/vec4 v0000028b640ccf30_0;
    %or;
    %store/vec4 v0000028b640ccfd0_0, 0, 32;
    %jmp T_5.16;
T_5.4 ;
    %load/vec4 v0000028b640ccdf0_0;
    %load/vec4 v0000028b640ccf30_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000028b640ccfd0_0, 0, 32;
    %jmp T_5.16;
T_5.5 ;
    %load/vec4 v0000028b640ccdf0_0;
    %load/vec4 v0000028b640ccf30_0;
    %inv;
    %and;
    %store/vec4 v0000028b640ccfd0_0, 0, 32;
    %jmp T_5.16;
T_5.6 ;
    %load/vec4 v0000028b640ccdf0_0;
    %load/vec4 v0000028b640ccf30_0;
    %inv;
    %or;
    %store/vec4 v0000028b640ccfd0_0, 0, 32;
    %jmp T_5.16;
T_5.7 ;
    %load/vec4 v0000028b640ccdf0_0;
    %load/vec4 v0000028b640ccf30_0;
    %xor;
    %inv;
    %store/vec4 v0000028b640ccfd0_0, 0, 32;
    %jmp T_5.16;
T_5.8 ;
    %load/vec4 v0000028b640ccdf0_0;
    %load/vec4 v0000028b640ccf30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.17, 8;
    %load/vec4 v0000028b640ccdf0_0;
    %jmp/1 T_5.18, 8;
T_5.17 ; End of true expr.
    %load/vec4 v0000028b640ccf30_0;
    %jmp/0 T_5.18, 8;
 ; End of false expr.
    %blend;
T_5.18;
    %store/vec4 v0000028b640ccfd0_0, 0, 32;
    %jmp T_5.16;
T_5.9 ;
    %load/vec4 v0000028b640ccf30_0;
    %load/vec4 v0000028b640ccdf0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.19, 8;
    %load/vec4 v0000028b640ccdf0_0;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %load/vec4 v0000028b640ccf30_0;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %store/vec4 v0000028b640ccfd0_0, 0, 32;
    %jmp T_5.16;
T_5.10 ;
    %load/vec4 v0000028b640ccdf0_0;
    %load/vec4 v0000028b640ccf30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.21, 8;
    %load/vec4 v0000028b640ccdf0_0;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %load/vec4 v0000028b640ccf30_0;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %store/vec4 v0000028b640ccfd0_0, 0, 32;
    %jmp T_5.16;
T_5.11 ;
    %load/vec4 v0000028b640ccf30_0;
    %load/vec4 v0000028b640ccdf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.23, 8;
    %load/vec4 v0000028b640ccdf0_0;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %load/vec4 v0000028b640ccf30_0;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %store/vec4 v0000028b640ccfd0_0, 0, 32;
    %jmp T_5.16;
T_5.12 ;
    %load/vec4 v0000028b641aa450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.25, 8;
    %load/vec4 v0000028b640ccdf0_0;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %load/vec4 v0000028b640ccdf0_0;
    %ix/getv 4, v0000028b641aa450_0;
    %shiftl 4;
    %load/vec4 v0000028b640ccdf0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000028b641aa450_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %store/vec4 v0000028b640ccfd0_0, 0, 32;
    %jmp T_5.16;
T_5.13 ;
    %load/vec4 v0000028b641aa450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.27, 8;
    %load/vec4 v0000028b640ccdf0_0;
    %jmp/1 T_5.28, 8;
T_5.27 ; End of true expr.
    %load/vec4 v0000028b640ccdf0_0;
    %ix/getv 4, v0000028b641aa450_0;
    %shiftr 4;
    %load/vec4 v0000028b640ccdf0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000028b641aa450_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %jmp/0 T_5.28, 8;
 ; End of false expr.
    %blend;
T_5.28;
    %store/vec4 v0000028b640ccfd0_0, 0, 32;
    %jmp T_5.16;
T_5.14 ;
    %load/vec4 v0000028b640ccdf0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_5.29, 8;
    %load/vec4 v0000028b640ccdf0_0;
    %jmp/1 T_5.30, 8;
T_5.29 ; End of true expr.
    %load/vec4 v0000028b640ccdf0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/0 T_5.30, 8;
 ; End of false expr.
    %blend;
T_5.30;
    %store/vec4 v0000028b640ccfd0_0, 0, 32;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000028b64038900;
T_6 ;
    %vpi_call/w 3 363 "$readmemh", "rvx10.hex", v0000028b640cdd90, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011110 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000028b6419dc60;
T_7 ;
    %wait E_0000028b640617e0;
    %load/vec4 v0000028b640ce1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000028b640cde30_0;
    %load/vec4 v0000028b640cd9d0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028b64065c80, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028b6419d940;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b641b03f0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028b641b03f0_0, 0;
    %end;
    .thread T_8;
    .scope S_0000028b6419d940;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b641b0350_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028b641b0350_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0000028b6419d940;
T_10 ;
    %wait E_0000028b64061b20;
    %load/vec4 v0000028b641b08f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000028b641af130_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000028b641b0c10_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call/w 3 111 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 112 "$stop" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000028b641af130_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_10.4, 6;
    %vpi_call/w 3 114 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 115 "$stop" {0 0 0};
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "riscvsingle.sv";
