#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fc1dc0044f0 .scope module, "dummy_apb2_ram_tb" "dummy_apb2_ram_tb" 2 3;
 .timescale -9 -12;
P_0x7fc1dc004660 .param/l "addr_width" 1 2 5, +C4<00000000000000000000000000001000>;
P_0x7fc1dc0046a0 .param/l "data_width" 1 2 4, +C4<00000000000000000000000000100000>;
P_0x7fc1dc0046e0 .param/l "strobe_count" 1 2 6, +C4<00000000000000000000000000000100>;
P_0x7fc1dc004720 .param/l "tick" 1 2 7, +C4<00000000000000000000000000000010>;
v0x7fc1dc015b10_0 .var "addr", 7 0;
v0x7fc1dc015ba0_0 .var "clk", 0 0;
v0x7fc1dc015c30_0 .var "enable", 0 0;
v0x7fc1dc015cc0_0 .var "prot", 2 0;
v0x7fc1dc015d70_0 .net "rdata", 31 0, v0x7fc1dc0153b0_0;  1 drivers
v0x7fc1dc015e40_0 .net "ready", 0 0, v0x7fc1dc015460_0;  1 drivers
v0x7fc1dc015ef0_0 .var "rst_n", 0 0;
v0x7fc1dc015fa0_0 .var "sel", 0 0;
v0x7fc1dc016050_0 .net "slverr", 0 0, v0x7fc1dc0156b0_0;  1 drivers
v0x7fc1dc016180_0 .var "strb", 3 0;
v0x7fc1dc016210_0 .var "wdata", 31 0;
v0x7fc1dc0162a0_0 .var "write", 0 0;
S_0x7fc1dc004970 .scope module, "ram_" "dummy_apb2_ram" 2 24, 3 3 0, S_0x7fc1dc0044f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 8 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /INPUT 4 "strb";
    .port_info 7 /INPUT 3 "prot";
    .port_info 8 /INPUT 1 "sel";
    .port_info 9 /OUTPUT 32 "rdata";
    .port_info 10 /OUTPUT 1 "ready";
    .port_info 11 /OUTPUT 1 "slverr";
P_0x7fc1dc004ae0 .param/l "addr_width" 0 3 18, +C4<00000000000000000000000000001000>;
P_0x7fc1dc004b20 .param/l "data_width" 0 3 17, +C4<00000000000000000000000000100000>;
P_0x7fc1dc004b60 .param/l "idle_state" 1 3 33, C4<00>;
P_0x7fc1dc004ba0 .param/l "r_enable" 1 3 35, C4<10>;
P_0x7fc1dc004be0 .param/l "strobe_count" 1 3 20, +C4<00000000000000000000000000000100>;
P_0x7fc1dc004c20 .param/l "w_enable" 1 3 34, C4<01>;
v0x7fc1dc005020_0 .net "addr", 7 0, v0x7fc1dc015b10_0;  1 drivers
v0x7fc1dc0150d0_0 .net "clk", 0 0, v0x7fc1dc015ba0_0;  1 drivers
v0x7fc1dc015170_0 .net "enable", 0 0, v0x7fc1dc015c30_0;  1 drivers
v0x7fc1dc015220_0 .net "prot", 2 0, v0x7fc1dc015cc0_0;  1 drivers
v0x7fc1dc0152d0 .array "ram_", 255 0, 31 0;
v0x7fc1dc0153b0_0 .var "rdata", 31 0;
v0x7fc1dc015460_0 .var "ready", 0 0;
v0x7fc1dc015500_0 .net "rst_n", 0 0, v0x7fc1dc015ef0_0;  1 drivers
v0x7fc1dc0155a0_0 .net "sel", 0 0, v0x7fc1dc015fa0_0;  1 drivers
v0x7fc1dc0156b0_0 .var "slverr", 0 0;
v0x7fc1dc015740_0 .var "state_", 1 0;
v0x7fc1dc0157f0_0 .net "strb", 3 0, v0x7fc1dc016180_0;  1 drivers
v0x7fc1dc0158a0_0 .net "wdata", 31 0, v0x7fc1dc016210_0;  1 drivers
v0x7fc1dc015950_0 .net "write", 0 0, v0x7fc1dc0162a0_0;  1 drivers
E_0x7fc1dc004fe0/0 .event negedge, v0x7fc1dc015500_0;
E_0x7fc1dc004fe0/1 .event posedge, v0x7fc1dc0150d0_0;
E_0x7fc1dc004fe0 .event/or E_0x7fc1dc004fe0/0, E_0x7fc1dc004fe0/1;
    .scope S_0x7fc1dc004970;
T_0 ;
    %wait E_0x7fc1dc004fe0;
    %load/vec4 v0x7fc1dc015500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc1dc015740_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7fc1dc0153b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc1dc015460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc1dc0156b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fc1dc015740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc1dc015740_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7fc1dc0153b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc1dc015460_0, 0;
    %load/vec4 v0x7fc1dc0155a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v0x7fc1dc015950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc1dc015740_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc1dc015740_0, 0;
T_0.10 ;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x7fc1dc0155a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.13, 9;
    %load/vec4 v0x7fc1dc015950_0;
    %and;
T_0.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v0x7fc1dc0158a0_0;
    %load/vec4 v0x7fc1dc005020_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc1dc0152d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc1dc015460_0, 0;
T_0.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc1dc015740_0, 0, 2;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x7fc1dc0155a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.16, 9;
    %load/vec4 v0x7fc1dc015950_0;
    %nor/r;
    %and;
T_0.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x7fc1dc005020_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fc1dc0152d0, 4;
    %assign/vec4 v0x7fc1dc0153b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc1dc015460_0, 0;
T_0.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc1dc015740_0, 0, 2;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc1dc0044f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1dc015ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1dc015ef0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fc1dc016180_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc1dc015cc0_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x7fc1dc0044f0;
T_2 ;
    %delay 1000, 0;
    %load/vec4 v0x7fc1dc015ba0_0;
    %inv;
    %store/vec4 v0x7fc1dc015ba0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc1dc0044f0;
T_3 ;
    %vpi_call 2 40 "$dumpfile", "dummy_apb2_ram_tb" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc1dc0044f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1dc0162a0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1dc015ef0_0, 0, 1;
    %vpi_call 2 49 "$display", "Write value" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1dc0162a0_0, 0, 1;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x7fc1dc015b10_0, 0, 8;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x7fc1dc016210_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1dc015fa0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1dc015c30_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1dc015c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1dc0162a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1dc015fa0_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 68 "$display", "Read value" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1dc0162a0_0, 0, 1;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x7fc1dc015b10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1dc015fa0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1dc015c30_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1dc015c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1dc0162a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1dc015fa0_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "dummy_ram_tb.v";
    "./dummy-ram.v";
