<!DOCTYPE html>
<html data-bs-theme="light" lang="en">

<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0, shrink-to-fit=no">
    <title>About Us - Brand</title>
    <link rel="stylesheet" href="assets/bootstrap/css/bootstrap.min.css">
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Montserrat:400,400i,700,700i,600,600i&amp;display=swap">
    <link rel="stylesheet" href="assets/fonts/simple-line-icons.min.css">
    <link rel="stylesheet" href="assets/css/baguetteBox.min.css">
    <link rel="stylesheet" href="assets/css/vanilla-zoom.min.css">
</head>

<body>
    <nav class="navbar navbar-expand-lg fixed-top bg-body clean-navbar">
        <div class="container"><a class="navbar-brand logo" href="#">Sundaram S S</a><button data-bs-toggle="collapse" class="navbar-toggler" data-bs-target="#navcol-1"><span class="visually-hidden">Toggle navigation</span><span class="navbar-toggler-icon"></span></button>
            <div class="collapse navbar-collapse" id="navcol-1">
                <ul class="navbar-nav ms-auto">
                    <li class="nav-item"><a class="nav-link" href="index.html">Home</a></li>
                    <li class="nav-item"><a class="nav-link active" href="about.html">About</a></li>
                    <li class="nav-item"><a class="nav-link" href="skills.html">Skills</a></li>
                    <li class="nav-item"><a class="nav-link" href="projects.html">Projects</a></li>
                    <li class="nav-item"><a class="nav-link" href="academic.html">Academic</a></li>
                    <li class="nav-item"><a class="nav-link" href="publications.html">Publications</a></li>
                    <li class="nav-item"><a class="nav-link" href="research.html">Research</a></li>
                    <li class="nav-item"><a class="nav-link" href="contact.html">Contact</a></li>
                    <li class="nav-item"><a class="nav-link" href="resume.html">RÃ©sumÃ©</a></li>
                </ul>
            </div>
        </div>
    </nav>
    <main class="page">
        <section class="clean-block">
            <div class="container">
                <div class="block-heading"><img src="assets/img/avatars/avatar1.jpg" width="230" height="286">
                    <h2 class="text-info"><br>About</h2>
                    <p style="padding: 0;padding-right: 0px;width: 350px;" class="pe-xl-0">I am a hardware-focused engineer specializing in <strong>digital RTL design, FPGA prototyping, and hardware security-centric system architecture</strong>. My work emphasizes <strong>protocol-correct AXI interfaces</strong>, <strong>timing-clean implementations</strong>, and <strong>system-level validation on real hardware</strong>.</p>
                </div>
                <div class="row justify-content-center">
                    <div class="col-sm-6 col-lg-4">
                        <div class="card text-center clean-card"><img class="card-img-top w-100 d-block" src="assets/img/avatars/image23.jpg" width="414" height="315">
                            <div class="card-body info">
                                <h4 class="card-title"><br>Who I am as an engineer<br><br></h4>
                                <p class="text-start card-text">I am a <strong>hardware-focused VLSI / FPGA / SoC engineer</strong> specializing in <strong>protocol-correct RTL design</strong>, <strong>AXI-centric system integration</strong>, and <strong>secure Ethernet datapaths</strong>.<br><br>My work focuses on building <strong>robust, timing-clean, and debuggable hardware systems</strong> on <strong>Xilinx Zynq and Kria platforms</strong>, combining RTL, embedded software, and system-level validation.<br>I approach design with an <strong>industry mindset</strong>: correctness first, measurable performance, and validation on <strong>real hardware</strong>, not simulation alone.<br><br></p>
                                <div class="icons"><a href="#"><i class="icon-social-facebook"></i></a><a href="#"><i class="icon-social-instagram"></i></a><a href="#"><i class="icon-social-twitter"></i></a></div>
                            </div>
                        </div>
                    </div>
                    <div class="col-sm-6 col-lg-4">
                        <div class="card text-center clean-card"><img class="card-img-top w-100 d-block" src="assets/img/avatars/image22.jpg" width="414" height="306">
                            <div class="card-body info">
                                <h4 class="card-title"><br>How I work and what I build<br><br></h4>
                                <p class="text-start card-text">I work across the full <strong>hardware development lifecycle</strong>:<br><br><strong>RTL micro-architecture</strong> (FSMs, pipelines, AXI-Stream datapaths)<br><strong>SoC integration</strong> (AXI4-Lite control, DMA, interrupts, DDR)<br><strong>HW/SW co-design</strong> (bare-metal C for control and orchestration)<br><strong>Verification &amp; debug</strong> (simulation, UVM exposure, ILA, Wireshark)<br><br>I emphasize <strong>protocol discipline, timing awareness, and observability</strong>, ensuring designs are easy to validate, debug, and scale.<br><br></p>
                                <div class="icons"><a href="#"><i class="icon-social-facebook"></i></a><a href="#"><i class="icon-social-instagram"></i></a><a href="#"><i class="icon-social-twitter"></i></a></div>
                            </div>
                        </div>
                    </div>
                    <div class="col-sm-6 col-lg-4">
                        <div class="card text-center clean-card"><img class="card-img-top w-100 d-block" src="assets/img/avatars/image21.jpg" width="414" height="306">
                            <div class="card-body info">
                                <h4 class="card-title"><br>Where I am heading<br><br></h4>
                                <p class="text-start card-text">My long-term interests lie in <strong>hardware security and high-performance SoC architectures</strong>, particularly:<br><br>Secure network-centric FPGA datapaths<br>Hardware-based anomaly detection and monitoring<br>Side-channel-resistant micro-architectures<br>Power- and timing-driven digital design<br>Post-quantum cryptography (PQC) hardware acceleration<br><br>I actively align academic research with <strong>practical, deployable hardware systems</strong>, aiming to bridge the gap between theory and real-world silicon constraints.<br><br></p>
                                <div class="icons"><a href="#"><i class="icon-social-facebook"></i></a><a href="#"><i class="icon-social-instagram"></i></a><a href="#"><i class="icon-social-twitter"></i></a></div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>
    </main>
    <footer class="page-footer dark">
        <div class="container">
            <div class="row">
                <div class="col-sm-3">
                    <h5><strong>Professional Focus</strong><br><br><span style="font-weight: normal !important;">SoC Development&nbsp;</span><br><span style="font-weight: normal !important;">FPGA Prototyping</span><br><span style="font-weight: normal !important;">IC Design (RTL to GDS-ii)</span><br><span style="font-weight: normal !important;">Hardware Security</span><br><span style="font-weight: normal !important;">VLSI Design &amp; Verification</span><br><br></h5>
                    <ul></ul>
                </div>
                <div class="col-sm-3">
                    <h5>Professional Links<br><br><span style="font-weight: normal !important;">ðŸ”— LinkedIn â€“ Professional profile&nbsp;</span><br><span style="font-weight: normal !important;">ðŸ’» GitHub â€“ Projects Repo</span><br><span style="font-weight: normal !important;">ðŸ“„ RÃ©sumÃ© &nbsp;â€“ Download (PDF)</span><br><br></h5>
                    <ul></ul>
                </div>
                <div class="col-sm-3">
                    <h5><strong>Academic Profile</strong><br><br><span style="font-weight: normal !important;">M.E. VLSI Design â€“ PSG Tech</span><br><span style="font-weight: normal !important;">B.E. EEE - KCT</span><br><br></h5>
                    <ul></ul>
                </div>
                <div class="col-sm-3">
                    <h5>Contact<br><br><span style="font-weight: normal !important;">Email: 24mv05@psgtech.ac.in</span><br><span style="font-weight: normal !important;">Phone: +91 94866 47513</span><br><span style="font-weight: normal !important;">Location: Coimbatore, India</span><br><br></h5>
                    <ul></ul>
                </div>
            </div>
        </div>
        <div class="footer-copyright">
            <p>Â© 2026 Sundaram S S</p>
        </div>
    </footer>
    <script src="assets/bootstrap/js/bootstrap.min.js"></script>
    <script src="assets/js/bs-init.js"></script>
    <script src="assets/js/baguetteBox.min.js"></script>
    <script src="assets/js/vanilla-zoom.js"></script>
    <script src="assets/js/theme.js"></script>
</body>

</html>