The VHDL file gen_control_reg.vhd is reused from the SPDIF interface project.
Fetch the file spdif_interface/rtl/vhdl/gen_control_reg.vhd.