// Seed: 2789176630
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_4;
  ;
endmodule
module module_1 ();
  logic id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    output supply1 id_2
    , id_15,
    output tri id_3,
    input uwire id_4,
    output tri id_5,
    input tri1 id_6,
    output supply0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    input wand id_10,
    input tri id_11,
    input tri1 id_12,
    output uwire id_13
);
  assign id_13 = -1 ? id_1 : -1 != id_15;
endmodule
module module_3 #(
    parameter id_2 = 32'd31
) (
    output tri id_0,
    input tri id_1,
    input uwire _id_2,
    output supply0 id_3,
    input tri id_4,
    input tri0 id_5,
    output tri1 id_6,
    input uwire id_7,
    input tri1 id_8,
    output tri1 id_9,
    input wor id_10,
    output logic id_11,
    input wire id_12,
    input supply1 id_13,
    inout supply1 id_14,
    input supply1 id_15,
    input wor id_16,
    output tri id_17,
    input supply1 id_18,
    output uwire id_19
);
  assign id_6 = -1'b0;
  module_2 modCall_1 (
      id_4,
      id_10,
      id_6,
      id_9,
      id_1,
      id_3,
      id_4,
      id_9,
      id_19,
      id_8,
      id_14,
      id_15,
      id_13,
      id_6
  );
  assign modCall_1.id_10 = 0;
  tri0  [id_2 : 1 'h0] id_21 = -1'b0;
  logic [ 1 : (  1  )] id_22 = id_1 - id_12;
  always @(negedge id_18 or negedge 1 == 1)
    if (-1) id_11 <= id_16;
    else if (-1'b0) id_11 <= #1 id_5;
endmodule
