<!doctype html><html lang=en><head><meta charset=utf-8><meta name=description content="Von Neumann Architecture ![[sixth/CompSci/Theory/img/Pasted image 20221215104812.png]] ![[sixth/CompSci/Theory/img/Pasted image 20221215105033.png]]
ALU: Arithmetic Logic Unit Accumulator: Does addition
Buses Address Bus: Transmits the address from the processor to the memory or I/O controller."><title>Computer Architecture</title><meta name=viewport content="width=device-width,initial-scale=1"><link rel="shortcut icon" type=image/png href=https://sethmb.xyz//icon.png><link href=https://sethmb.xyz/styles.101b9064ad848de9f3238c1472f71bb9.min.css rel=stylesheet><link href=https://sethmb.xyz/styles/_light_syntax.86a48a52faebeaaf42158b72922b1c90.min.css rel=stylesheet id=theme-link><script src=https://sethmb.xyz/js/darkmode.8e128b01243e9055be65ae99a35d4408.min.js></script>
<script src=https://sethmb.xyz/js/util.6f22941e242efae60fd84e7c32e874fa.min.js></script>
<link rel=preload href=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.css as=style onload='this.onload=null,this.rel="stylesheet"' integrity=sha384-R4558gYOUz8mP9YWpZJjofhk+zx0AS11p36HnD2ZKj/6JR5z27gSSULCNHIRReVs crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.js integrity=sha384-z1fJDqw8ZApjGO3/unPWUPsIymfsJmyrDVWC8Tv/a1HeOtGmkwNd/7xUS0Xcnvsx crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/contrib/auto-render.min.js integrity=sha384-+XBljXPPiv+OzfbB3cVmLHf4hdUFHlWNZN5spNQ7rmHTXpd7WvJum6fIACpNNfIR crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.16.2/dist/contrib/copy-tex.min.js integrity=sha384-ww/583aHhxWkz5DEVn6OKtNiIaLi2iBRNZXfJRiY1Ai7tnJ9UXpEsyvOITVpTl4A crossorigin=anonymous></script>
<script async src=https://unpkg.com/@floating-ui/core@0.7.3></script>
<script async src=https://unpkg.com/@floating-ui/dom@0.5.4></script>
<script async src=https://sethmb.xyz/js/popover.f03552ccb84d99ca615d1cfb9abde59e.min.js></script>
<script defer src=https://sethmb.xyz/js/code-title.ce4a43f09239a9efb48fee342e8ef2df.min.js></script>
<script defer src=https://sethmb.xyz/js/clipboard.2913da76d3cb21c5deaa4bae7da38c9f.min.js></script>
<script defer src=https://sethmb.xyz/js/callouts.7723cac461d613d118ee8bb8216b9838.min.js></script>
<script>const SEARCH_ENABLED=null,LATEX_ENABLED=!0,PRODUCTION=!0,BASE_URL="https://sethmb.xyz/",fetchData=Promise.all([fetch("https://sethmb.xyz/indices/linkIndex.10860ee1e9c01daf62d6b16ccfc364fb.min.json").then(e=>e.json()).then(e=>({index:e.index,links:e.links})),fetch("https://sethmb.xyz/indices/contentIndex.e7b72831b4025d6aa621db209ea232f9.min.json").then(e=>e.json())]).then(([{index:e,links:t},n])=>({index:e,links:t,content:n})),render=()=>{const e=new URL(BASE_URL),t=e.pathname,n=window.location.pathname,s=t==n;addCopyButtons(),addTitleToCodeBlocks(),addCollapsibleCallouts(),initPopover("https://sethmb.xyz",!0);const o=document.getElementById("footer");if(o){const e=document.getElementById("graph-container");if(!e)return requestAnimationFrame(render);e.textContent="";const t=s&&!0;drawGraph("https://sethmb.xyz",t,[{"/moc":"#4388cc"}],t?{centerForce:1,depth:-1,enableDrag:!0,enableLegend:!0,enableZoom:!0,fontSize:.5,linkDistance:1,opacityScale:3,repelForce:1,scale:1.4}:{centerForce:1,depth:1,enableDrag:!0,enableLegend:!1,enableZoom:!0,fontSize:.6,linkDistance:1,opacityScale:3,repelForce:2,scale:1.2})}},init=(e=document)=>{addCopyButtons(),addTitleToCodeBlocks(),renderMathInElement(e.body,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"$",right:"$",display:!1}],macros:{'â€™':"'"},throwOnError:!1})}</script><script type=module>
    import { attachSPARouting } from "https:\/\/sethmb.xyz\/js\/router.9d4974281069e9ebb189f642ae1e3ca2.min.js"
    attachSPARouting(init, render)
  </script><script>var _paq=window._paq=window._paq||[];_paq.push(["setCookieDomain","*.sethmb.xyz"]),_paq.push(["trackPageView"]),_paq.push(["enableLinkTracking"]),function(){t="//analytics.sjc-digital.com/",_paq.push(["setTrackerUrl",t+"matomo.php"]),_paq.push(["setSiteId","3"]);var t,n=document,e=n.createElement("script"),s=n.getElementsByTagName("script")[0];e.async=!0,e.src=t+"matomo.js",s.parentNode.insertBefore(e,s)}()</script></head><body><div id=search-container><div id=search-space><input autocomplete=off id=search-bar name=search type=text aria-label=Search placeholder="Enter a keyword or page name..."><div id=results-container></div></div></div><script src=https://cdn.jsdelivr.net/npm/flexsearch@0.7.21/dist/flexsearch.bundle.js integrity="sha256-i3A0NZGkhsKjVMzFxv3ksk0DZh3aXqu0l49Bbh0MdjE=" crossorigin=anonymous defer></script>
<script defer src=https://sethmb.xyz/js/full-text-search.e6e2e0c213187ca0c703d6e2c7a77fcd.min.js></script><div class=singlePage><header><h1 id=page-title><a href=https://sethmb.xyz/>SethMB</a></h1><div class=spacer></div><div id=search-icon><p>Search</p><svg tabindex="0" aria-labelledby="title desc" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 19.9 19.7"><title id="title">Search Icon</title><desc id="desc">Icon to open search</desc><g class="search-path" fill="none"><path stroke-linecap="square" d="M18.5 18.3l-5.4-5.4"/><circle cx="8" cy="8" r="7"/></g></svg></div><div class=darkmode><input class=toggle id=darkmode-toggle type=checkbox tabindex=-1>
<label id=toggle-label-light for=darkmode-toggle tabindex=-1><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" id="dayIcon" viewBox="0 0 35 35" style="enable-background:new 0 0 35 35"><title>Light Mode</title><path d="M6 17.5C6 16.672 5.328 16 4.5 16h-3C.672 16 0 16.672.0 17.5S.672 19 1.5 19h3C5.328 19 6 18.328 6 17.5zM7.5 26c-.414.0-.789.168-1.061.439l-2 2C4.168 28.711 4 29.086 4 29.5 4 30.328 4.671 31 5.5 31c.414.0.789-.168 1.06-.44l2-2C8.832 28.289 9 27.914 9 27.5 9 26.672 8.329 26 7.5 26zm10-20C18.329 6 19 5.328 19 4.5v-3C19 .672 18.329.0 17.5.0S16 .672 16 1.5v3C16 5.328 16.671 6 17.5 6zm10 3c.414.0.789-.168 1.06-.439l2-2C30.832 6.289 31 5.914 31 5.5 31 4.672 30.329 4 29.5 4c-.414.0-.789.168-1.061.44l-2 2C26.168 6.711 26 7.086 26 7.5 26 8.328 26.671 9 27.5 9zM6.439 8.561C6.711 8.832 7.086 9 7.5 9 8.328 9 9 8.328 9 7.5c0-.414-.168-.789-.439-1.061l-2-2C6.289 4.168 5.914 4 5.5 4 4.672 4 4 4.672 4 5.5c0 .414.168.789.439 1.06l2 2.001zM33.5 16h-3c-.828.0-1.5.672-1.5 1.5s.672 1.5 1.5 1.5h3c.828.0 1.5-.672 1.5-1.5S34.328 16 33.5 16zM28.561 26.439C28.289 26.168 27.914 26 27.5 26c-.828.0-1.5.672-1.5 1.5.0.414.168.789.439 1.06l2 2C28.711 30.832 29.086 31 29.5 31c.828.0 1.5-.672 1.5-1.5.0-.414-.168-.789-.439-1.061l-2-2zM17.5 29c-.829.0-1.5.672-1.5 1.5v3c0 .828.671 1.5 1.5 1.5s1.5-.672 1.5-1.5v-3C19 29.672 18.329 29 17.5 29zm0-22C11.71 7 7 11.71 7 17.5S11.71 28 17.5 28 28 23.29 28 17.5 23.29 7 17.5 7zm0 18c-4.136.0-7.5-3.364-7.5-7.5s3.364-7.5 7.5-7.5 7.5 3.364 7.5 7.5S21.636 25 17.5 25z"/></svg></label><label id=toggle-label-dark for=darkmode-toggle tabindex=-1><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" id="nightIcon" viewBox="0 0 100 100" style="enable-background='new 0 0 100 100'"><title>Dark Mode</title><path d="M96.76 66.458c-.853-.852-2.15-1.064-3.23-.534-6.063 2.991-12.858 4.571-19.655 4.571C62.022 70.495 50.88 65.88 42.5 57.5 29.043 44.043 25.658 23.536 34.076 6.47c.532-1.08.318-2.379-.534-3.23-.851-.852-2.15-1.064-3.23-.534-4.918 2.427-9.375 5.619-13.246 9.491-9.447 9.447-14.65 22.008-14.65 35.369.0 13.36 5.203 25.921 14.65 35.368s22.008 14.65 35.368 14.65c13.361.0 25.921-5.203 35.369-14.65 3.872-3.871 7.064-8.328 9.491-13.246C97.826 68.608 97.611 67.309 96.76 66.458z"/></svg></label></div></header><article><h1>Computer Architecture</h1><p class=meta>Last updated
Jan 12, 2023
<a href=https://github.com/iSaluki/phhs6/tree/hugo/content//sixth/CompSci/Theory/ComputerArchitecture.md rel=noopener>Edit Source</a></p><ul class=tags><li><a href=https://sethmb.xyz/tags/compsci/>Compsci</a></li></ul><aside class=mainTOC><details open><summary>Table of Contents</summary><nav id=TableOfContents><ol><li><a href=#von-neumann-architecture>Von Neumann Architecture</a></li><li><a href=#buses>Buses</a><ol><li><a href=#address-bus>Address Bus</a></li><li><a href=#data-bus>Data Bus</a></li><li><a href=#control-bus>Control Bus</a></li></ol></li><li><a href=#registers>Registers</a></li><li><a href=#memory-unit>Memory Unit</a></li><li><a href=#read-operation>Read Operation</a></li><li><a href=#write-operation>Write Operation</a></li><li><a href=#processor-alu--cu>Processor ALU & CU</a></li><li><a href=#processor-cu>Processor: CU</a></li><li><a href=#io-controller>I/O Controller</a></li><li><a href=#assembly-language>Assembly Language</a><ol><li><a href=#assembly-language-addressing>Assembly Language Addressing</a></li></ol></li><li><a href=#risc-vs-cisc>RISC vs CISC</a></li><li><a href=#control-bus-signals>Control Bus Signals</a><ol><li><a href=#cbs-questions>CBS questions</a></li></ol></li><li><a href=#fetch-decode-execute-cycle>Fetch-Decode-Execute cycle</a><ol><li><a href=#fetch>Fetch</a></li><li><a href=#decode>Decode</a></li><li><a href=#execute>Execute</a></li></ol></li><li><a href=#registers-recap>Registers (RECAP)</a></li><li><a href=#interrupts>Interrupts</a><ol><li><a href=#vectored-interrupt-mechanism>Vectored Interrupt Mechanism</a></li><li><a href=#interrupted-interrupt>Interrupted Interrupt</a></li></ol></li><li><a href=#end-of-topic>End of Topic</a></li></ol></nav></details></aside><a href=#von-neumann-architecture><h2 id=von-neumann-architecture><span class=hanchor arialabel=Anchor># </span>Von Neumann Architecture</h2></a><p><img src="/sixth/CompSci/Theory/img/Pasted image 20221215104812.png" width=auto>
<img src="/sixth/CompSci/Theory/img/Pasted image 20221215105033.png" width=auto></p><p><strong>ALU:</strong> Arithmetic Logic Unit
<strong>Accumulator:</strong> Does addition</p><a href=#buses><h2 id=buses><span class=hanchor arialabel=Anchor># </span>Buses</h2></a><p><strong>Address Bus:</strong> Transmits the address from the processor to the memory or I/O controller. Unidirectional: from the processor to memory and input-output devices.</p><p><strong>Data Bus:</strong> Sends data between the processor, memory and input-output devices. It is bidirectional.</p><p><strong>Control bus:</strong> Signals sent by the processor to control the memory and peripheral devices. Bidirectional: From the processor to the memory and input-output devices.</p><p><img src="/sixth/CompSci/Theory/img/Pasted image 20221215105539.png" width=auto></p><a href=#address-bus><h3 id=address-bus><span class=hanchor arialabel=Anchor># </span>Address Bus</h3></a><ul><li>Memory is divided into several fixed segments called words.</li><li>The words may be sized at 16,32 or 64 bits, depending on the processor.</li><li>The addresses of operands are sent via the address bus.</li><li>The results are calculated by the processor and stored in a particular memory location, the address of this is transmitted via address bus.</li></ul><a href=#data-bus><h3 id=data-bus><span class=hanchor arialabel=Anchor># </span>Data Bus</h3></a><ul><li>A bidirectional bus consisting of 8,16,32,64 parallel lines.</li><li>Transmits instructions and data between the processor and the, memory and I/O devices.</li></ul><a href=#control-bus><h3 id=control-bus><span class=hanchor arialabel=Anchor># </span>Control Bus</h3></a><ul><li>A bidirectional bus that transmits timing, status signals and commands between the processor, memory and I/O devices.</li><li>Makes sure that data is travelling to the correct place at the correct time.</li><li>Different control signals are:<ul><li>Clock: Synchronise the operations of the computer.</li><li>Memory Read: The contents in the specified address are copied to the data bus.</li><li>Memory Write: The contents of the bus data bus are copied to the specified address.</li></ul></li></ul><a href=#registers><h2 id=registers><span class=hanchor arialabel=Anchor># </span>Registers</h2></a><ul><li>Program Counters: Holds the address of the next instruction to execute.</li><li>Current Instruction Register: Holds the current instruction being executed.</li><li>Memory Address Register: Holds the data address of the register from which data is read, or to which data is to be written.</li><li>Memory or Data Register: Temporarily stores the data being read from or written to the memory.</li><li>Status Register: Holds the bits that are set or cleared based on the results of an instruction.</li></ul><hr><p>Stored program concept: Machine code instructions stored in main memory are fetched and executed serially.</p><p>General purpose registers are named R0-R12</p><a href=#memory-unit><h2 id=memory-unit><span class=hanchor arialabel=Anchor># </span>Memory Unit</h2></a><ul><li>A memory unit consists of a number of partitions</li><li>Each partition consists of data and and address</li></ul><a href=#read-operation><h2 id=read-operation><span class=hanchor arialabel=Anchor># </span>Read Operation</h2></a><ul><li>To read the contents from any location, the registers MAR (memory address register) and MDR (memory data register) are used.</li><li>A read signal is sent by the processor to the memory. The contents are then copied to the MDR.</li></ul><a href=#write-operation><h2 id=write-operation><span class=hanchor arialabel=Anchor># </span>Write Operation</h2></a><ul><li>To write data into a particular address, the data is first written to the MDR.</li><li>The address is then written to the MAR.</li><li>A write signal is sent by the processor to the memory unit through the control bus and the location is written to with the data in the MDR.</li></ul><a href=#processor-alu--cu><h2 id=processor-alu--cu><span class=hanchor arialabel=Anchor># </span>Processor ALU & CU</h2></a><ul><li>The processor contains ALU (Arithmetic Logic Unit) and CU (Control Unit).</li><li>The ALU is responsible for arithmetic functions such as addition, subtraction, multiplication etc and logic operations such as AND, OR, NOT etc.</li><li>The Accumulator (ACC) is the register that stores the result of arithmetic and logical operations performed by a processor.</li></ul><a href=#processor-cu><h2 id=processor-cu><span class=hanchor arialabel=Anchor># </span>Processor: CU</h2></a><ul><li>The control unit (CU) is responsible for controlling the memory, processor and input-output devices.</li><li>It contains the CIR (Current Instruction Register) and PC (Program Counter).</li><li>The CIR contains the current instruction carried out by the processor.</li><li>The PC contains the location of the instruction that is to be executed next.</li><li>The control unit reads the instruction from the memory, decodes it and sends control signals to the memory and I/O devices.</li></ul><a href=#io-controller><h2 id=io-controller><span class=hanchor arialabel=Anchor># </span>I/O Controller</h2></a><ul><li><p>Each device has its own controller which is connected to a control bus. I/O controller is responsible for receiving the requests from the processor and sending control signals to the device specified for that operation.</p></li><li><p>it consists of:</p><ul><li>An interface to connect it to the system or I/O bus.</li><li>a set of data, command and status registers/</li><li>an interface</li></ul></li></ul><a href=#assembly-language><h2 id=assembly-language><span class=hanchor arialabel=Anchor># </span>Assembly Language</h2></a><ul><li><p>Assembly is a low level programming language equivalent to machine code or binary instructions on a 1:1 basis.</p></li><li><p>It uses some word like structures to represent the instructions given to the CPU.</p></li><li><p>Mainly used in embedded systems because it is time consuming specialist work.</p></li><li><p>Assemblers translate it into machine code.</p></li><li><p>Different CPUs have different different machine and assembly codes.</p></li><li><p>Assembly operations are split into an opcode and an operandâ€”LDR 2A</p></li><li><p>Opcodes are instructions. Ie, LDR = Load</p></li><li><p>Operands are locations or data values. Ie, 2A = 42 in Hexadecimal</p></li></ul><a href=#assembly-language-addressing><h3 id=assembly-language-addressing><span class=hanchor arialabel=Anchor># </span>Assembly Language Addressing</h3></a><p>Immediate addressing:</p><ul><li>The operand is the data</li><li>LDR R1, #42 = Load 42 into register 1</li><li>Hash specifies a decimal value</li></ul><p>Direct addressing:</p><ul><li>The operand is the address of the data</li><li>LDR R0, 103 = Load the data at memory address 103 to register 0</li><li>This can be a main memory address or one of the registers</li></ul><p>Other forms of addressing do exist, but are not relevant for A Level.</p><p>Assembly instructions are provided in an exam, you do not need to learn them.</p><a href=#risc-vs-cisc><h2 id=risc-vs-cisc><span class=hanchor arialabel=Anchor># </span>RISC vs CISC</h2></a><p>RISC:</p><ul><li>complex instruction set processors have more and more of the commands at assembly level</li><li>they can interpret high level languages more directly</li><li>they run complex algorithms more effectively</li><li>this leads to more complex chip designs and higher energy use but simpler code conversion</li></ul><p>CISC:</p><ul><li>reduced instruction set processors can&rsquo;t directly translate the high level instructions</li><li>this leads to more lines of code at the assembly level</li><li>they are more simply designed processors and run simple commands faster</li><li>RISC processors can use pipelining, simple commands can be run simultaneously</li></ul><hr><a href=#control-bus-signals><h2 id=control-bus-signals><span class=hanchor arialabel=Anchor># </span>Control Bus Signals</h2></a><ul><li>The different control signals transmitted by the control bus are:</li><li>Clock: Synchronise operations of the computer</li><li>Memory Read: The contents in the specified address is copied to the data bus</li><li>Memory Write: The contents of the data bus is copied to the specified address</li><li>Bus Request: A device requests to use the data bus, so it can perform a read/write operation</li><li>Bus Grant: Signal from the processor indicating that the device is granted access to use the data bus.</li><li>Interrupt Request: An interrupt is a signal sent by a device requesting access to the processor.</li></ul><a href=#cbs-questions><h3 id=cbs-questions><span class=hanchor arialabel=Anchor># </span>CBS questions</h3></a><p>a) 9D needs reading.</p><ul><li>Increment PC</li><li>MAR 9D</li><li>Bus request sent to request a read operation.</li><li>Control Unit approves read operation.</li><li>Bus Grant returned to authorize bus usage.</li><li>Memory Read performed to copy the contents of address 9D into the data bus.</li><li>Data saved to the MDR (memory data register)</li></ul><p>b) To write the data 76 to address 99, you would need to:</p><ul><li>Increment PC</li><li>Bus request for write operation</li><li>Control Unit approves write operation.</li><li>Bus Grant returned to approve write operation</li><li>Memory Write to store the literal #76 in the address 99</li><li>Data bus moves data to address and saves it</li></ul><a href=#fetch-decode-execute-cycle><h2 id=fetch-decode-execute-cycle><span class=hanchor arialabel=Anchor># </span>Fetch-Decode-Execute cycle</h2></a><a href=#fetch><h3 id=fetch><span class=hanchor arialabel=Anchor># </span>Fetch</h3></a><ul><li>The program counter contains the location of the instruction that is to be executed next. This address is copied to the MAR.</li><li>The instruction is fetched from the memory and copied to the MDR.</li><li>Then the contents of the MDR is copied into the CIR.</li><li>The value in the PC is incremented by 1 and the instruction in the next memory location is processed.</li></ul><a href=#decode><h3 id=decode><span class=hanchor arialabel=Anchor># </span>Decode</h3></a><ul><li>The instructions are decoded so that it can be executed.</li></ul><a href=#execute><h3 id=execute><span class=hanchor arialabel=Anchor># </span>Execute</h3></a><ul><li>The processor sends appropriate control signals to the memory unit and input-output devices in the computer system according to the decoded instruction.</li></ul><a href=#registers-recap><h2 id=registers-recap><span class=hanchor arialabel=Anchor># </span>Registers (RECAP)</h2></a><p><strong>PC:</strong> Program counter contains the allocation of the instruction which has to be fetched.
<strong>MAR:</strong> Using the address bus, the contents of the PC is copied to the MAR
<strong>MDR:</strong> The instruction at that particular location is copied to the MDR temporarily
<strong>CIR:</strong> Stores the currently processing instruction</p><a href=#interrupts><h2 id=interrupts><span class=hanchor arialabel=Anchor># </span>Interrupts</h2></a><ul><li>Interrupts allow the computer to carry out many tasks at the same time</li><li>When the interrupt is serviced, the status of the current job is saved. The contents of registers PC and CIR are saved onto the system stack.</li><li>Once the interrupt is serviced using the interrupt service routine, the current job is serviced according to its status when it was saved before the interrupt service.</li></ul><a href=#vectored-interrupt-mechanism><h3 id=vectored-interrupt-mechanism><span class=hanchor arialabel=Anchor># </span>Vectored Interrupt Mechanism</h3></a><ul><li>Each interrupt is associated with a vector, which points to the code associated with that interrupt</li><li>When an interrupt occurs, the current values of the registers are saved to a stack memory structure and the processor identifies the type of interrupt.</li><li>Then the processor points to the vector and processes the interrupt service routine. This technique is called vectored interrupt mechanism.</li></ul><a href=#interrupted-interrupt><h3 id=interrupted-interrupt><span class=hanchor arialabel=Anchor># </span>Interrupted Interrupt</h3></a><ul><li>Sometimes, when an interrupt is being serviced, another interrupt occurs.</li><li>The processor may save the status of the current interrupt processing and proceed to service the new interrupt.</li><li>Another methodology that can be used is priorities. In this methodology, we prioritise the most important interrupts first.</li></ul><hr><a href=#end-of-topic><h2 id=end-of-topic><span class=hanchor arialabel=Anchor># </span>End of Topic</h2></a><ol><li><p>What are the three types of bus and their functions?
Data bus -> Transports data between components
Control bus -> Carries control signals and instructions
Address bus -> Allows referencing of memory locations</p></li><li><p>How are memory locations addressed? Each memory location has a unique ID which allows for it to be referenced through a memory address bus.</p></li><li><p>The ALU is responsible for various arithmetic and logical functions within the processor.</p></li><li><p>The control unit controls the memory and peripheral devices through control signals sent over the control bus (lots of control). It also receives interrupts over the bus.</p></li><li><p>List different registers</p></li></ol><ul><li>CIR - Current Instruction Register</li><li>PC - Program Counter</li><li>MBR - Memory Buffer Register</li><li>MDR - Memory Data Register</li><li>MAR - Memory Address Register</li><li>SR - Status Register</li><li>ACC - Accumulator</li></ul><p><a href=/ComputerScience/ rel=noopener class=internal-link data-src=/ComputerScience/>Computer Science</a></p></article><hr><div class=page-end id=footer><div class=backlinks-container><h3>Backlinks</h3><ul class=backlinks><li>No backlinks found</li></ul></div><div><script async src=https://cdn.jsdelivr.net/npm/d3@6.7.0/dist/d3.min.js integrity="sha256-+7jaYCp29O1JusNWHaYtgUn6EhuP0VaFuswhNV06MyI=" crossorigin=anonymous></script><h3>Interactive Graph</h3><div id=graph-container></div><style>:root{--g-node:var(--secondary);--g-node-active:var(--primary);--g-node-inactive:var(--visited);--g-link:var(--outlinegray);--g-link-active:#5a7282}</style><script src=https://sethmb.xyz/js/graph.2d9e48dbe7ea47c0ef1c58296ce14448.js></script></div></div><div id=contact_buttons><footer><p>Made by Seth Maurice-Brant, Â© 2022-2023, using Quartz. Some content is provided by third-parties.</p><ul><li><a href=https://sethmb.xyz/>Home</a></li><li><a href=https://github.com/isaluki>Github</a></li></ul></footer></div></div></body></html>