attr __file__ str ./benchmarks/standard/mults1/mults1_DFG.1_0.txt
attr __name__ str ./benchmarks/standard/mults1/mults1_DFG.1_0.txt
vertex __inserted_inport_7
vertex __inserted_inport_6.out0
vertex __inserted_inport_6
vertex __inserted_inport_5.out0
vertex __inserted_inport_5.in0
vertex __inserted_inport_4.out0
vertex __inserted_inport_4.in0
vertex __inserted_inport_4
vertex __inserted_inport_2.in0
vertex __inserted_inport_1.in0
vertex __inserted_inport_1
vertex __inserted_inport_0.in0
vertex mul1
vertex __inserted_inport_2.out0
vertex mul1.in0
vertex __inserted_inport_0
vertex mul1.out0
vertex add6.out0
vertex add7.in0
vertex mul3.in0
vertex __inserted_inport_5
vertex mul0
vertex mul2.out0
vertex add6.in1
vertex add7.in1
vertex mul0.in0
vertex add7.out0
vertex mul3
vertex mul0.out0
vertex __inserted_inport_7.out0
vertex add4.in0
vertex add4.in1
vertex __inserted_inport_3.in0
vertex mul2.in1
vertex __inserted_inport_0.out0
vertex add6
vertex __inserted_inport_3
vertex add5.in1
vertex __inserted_inport_3.out0
vertex mul1.in1
vertex __inserted_inport_1.out0
vertex mul2.in0
vertex mul2
vertex add4
vertex mul3.in1
vertex mul3.out0
vertex __inserted_inport_2
vertex add6.in0
vertex __inserted_inport_7.in0
vertex __inserted_inport_6.in0
vertex add7
vertex add5.in0
vertex add5
vertex add4.out0
vertex mul0.in1
vertex add5.out0
net __inserted_inport_7 __inserted_inport_7.out0
net __inserted_inport_6.out0 mul3.in0
net __inserted_inport_6 __inserted_inport_6.out0
net __inserted_inport_5.out0 mul3.in1
net __inserted_inport_5.in0 __inserted_inport_5
net __inserted_inport_4.out0 mul0.in0
net __inserted_inport_4.in0 __inserted_inport_4
net __inserted_inport_4 __inserted_inport_4.out0
net __inserted_inport_2.in0 __inserted_inport_2
net __inserted_inport_1.in0 __inserted_inport_1
net __inserted_inport_1 __inserted_inport_1.out0
net __inserted_inport_0.in0 __inserted_inport_0
net mul1 mul1.out0
net __inserted_inport_2.out0 mul2.in1
net mul1.in0 mul1
net __inserted_inport_0 __inserted_inport_0.out0
net mul1.out0 add5.in1
net add6.out0 add7.in0
net add7.in0 add7
net mul3.in0 mul3
net __inserted_inport_5 __inserted_inport_5.out0
net mul0 mul0.out0
net mul2.out0 add6.in1
net add6.in1 add6
net add7.in1 add7
net mul0.in0 mul0
net add7.out0 add4.in1
net mul3 mul3.out0
net mul0.out0 add4.in0
net __inserted_inport_7.out0 mul1.in0
net add4.in0 add4
net add4.in1 add4
net __inserted_inport_3.in0 __inserted_inport_3
net mul2.in1 mul2
net __inserted_inport_0.out0 mul2.in0
net add6 add6.out0
net __inserted_inport_3 __inserted_inport_3.out0
net add5.in1 add5
net __inserted_inport_3.out0 mul1.in1
net mul1.in1 mul1
net __inserted_inport_1.out0 mul0.in1
net mul2.in0 mul2
net mul2 mul2.out0
net add4 add4.out0
net mul3.in1 mul3
net mul3.out0 add7.in1
net __inserted_inport_2 __inserted_inport_2.out0
net add6.in0 add6
net __inserted_inport_7.in0 __inserted_inport_7
net __inserted_inport_6.in0 __inserted_inport_6
net add7 add7.out0
net add5.in0 add5
net add5 add5.out0
net add4.out0 add5.in0
net mul0.in1 mul0
net add5.out0 add6.in0
