Analysis & Synthesis report for MAXII
Mon Nov 11 16:46:42 2024
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Parameter Settings for Inferred Entity Instance: decoder:decoder|lpm_divide:Mod0
 12. Parameter Settings for Inferred Entity Instance: decoder:decoder|lpm_divide:Div0
 13. Port Connectivity Checks: "counting_logic:counting_logic"
 14. Port Connectivity Checks: "debounce:debounce_reset"
 15. Analysis & Synthesis Messages
 16. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Nov 11 16:46:42 2024       ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; MAXII                                       ;
; Top-level Entity Name       ; counter_0_19                                ;
; Family                      ; MAX II                                      ;
; Total logic elements        ; 105                                         ;
; Total pins                  ; 18                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM1270T144C5      ;                    ;
; Top-level entity name                                                      ; counter_0_19       ; MAXII              ;
; Family name                                                                ; MAX II             ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 16                 ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation attempted to use more processors than were available, which may cause increased compilation time. For lowest compilation time, correct your settings.
+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; counter_0_19.v                   ; yes             ; User Verilog HDL File        ; D:/downloaded/Quartus/MAXII/counter_0_19.v                                ;         ;
; debounce.v                       ; yes             ; User Verilog HDL File        ; D:/downloaded/Quartus/MAXII/debounce.v                                    ;         ;
; counting_logic.v                 ; yes             ; User Verilog HDL File        ; D:/downloaded/Quartus/MAXII/counting_logic.v                              ;         ;
; decoder.v                        ; yes             ; User Verilog HDL File        ; D:/downloaded/Quartus/MAXII/decoder.v                                     ;         ;
; display.v                        ; yes             ; User Verilog HDL File        ; D:/downloaded/Quartus/MAXII/display.v                                     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/downloaded/quartus/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/downloaded/quartus/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/downloaded/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                 ; d:/downloaded/quartus/quartus/libraries/megafunctions/aglobal170.inc      ;         ;
; db/lpm_divide_qnl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/downloaded/Quartus/MAXII/db/lpm_divide_qnl.tdf                         ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/downloaded/Quartus/MAXII/db/sign_div_unsign_8kh.tdf                    ;         ;
; db/alt_u_div_bie.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/downloaded/Quartus/MAXII/db/alt_u_div_bie.tdf                          ;         ;
; db/add_sub_e7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/downloaded/Quartus/MAXII/db/add_sub_e7c.tdf                            ;         ;
; db/add_sub_f7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/downloaded/Quartus/MAXII/db/add_sub_f7c.tdf                            ;         ;
; db/add_sub_g7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/downloaded/Quartus/MAXII/db/add_sub_g7c.tdf                            ;         ;
; db/add_sub_h7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/downloaded/Quartus/MAXII/db/add_sub_h7c.tdf                            ;         ;
; db/add_sub_i7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/downloaded/Quartus/MAXII/db/add_sub_i7c.tdf                            ;         ;
; db/lpm_divide_nvl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/downloaded/Quartus/MAXII/db/lpm_divide_nvl.tdf                         ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 105   ;
;     -- Combinational with no register       ; 71    ;
;     -- Register only                        ; 10    ;
;     -- Combinational with a register        ; 24    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 21    ;
;     -- 3 input functions                    ; 17    ;
;     -- 2 input functions                    ; 42    ;
;     -- 1 input functions                    ; 15    ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 78    ;
;     -- arithmetic mode                      ; 27    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 1     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 34    ;
; Total logic cells in carry chains           ; 36    ;
; I/O pins                                    ; 18    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 34    ;
; Total fan-out                               ; 306   ;
; Average fan-out                             ; 2.49  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                 ; Entity Name         ; Library Name ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |counter_0_19                             ; 105 (0)     ; 34           ; 0          ; 18   ; 0            ; 71 (0)       ; 10 (0)            ; 24 (0)           ; 36 (0)          ; 0 (0)      ; |counter_0_19                                                                                                                                       ; counter_0_19        ; work         ;
;    |counting_logic:counting_logic|        ; 31 (31)     ; 12           ; 0          ; 0    ; 0            ; 19 (19)      ; 6 (6)             ; 6 (6)            ; 14 (14)         ; 0 (0)      ; |counter_0_19|counting_logic:counting_logic                                                                                                         ; counting_logic      ; work         ;
;    |debounce:debounce_pause|              ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |counter_0_19|debounce:debounce_pause                                                                                                               ; debounce            ; work         ;
;    |decoder:decoder|                      ; 44 (5)      ; 0            ; 0          ; 0    ; 0            ; 44 (5)       ; 0 (0)             ; 0 (0)            ; 22 (0)          ; 0 (0)      ; |counter_0_19|decoder:decoder                                                                                                                       ; decoder             ; work         ;
;       |lpm_divide:Div0|                   ; 19 (0)      ; 0            ; 0          ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |counter_0_19|decoder:decoder|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_nvl:auto_generated|  ; 19 (0)      ; 0            ; 0          ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |counter_0_19|decoder:decoder|lpm_divide:Div0|lpm_divide_nvl:auto_generated                                                                         ; lpm_divide_nvl      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 19 (0)      ; 0            ; 0          ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |counter_0_19|decoder:decoder|lpm_divide:Div0|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider                                             ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_bie:divider|    ; 19 (8)      ; 0            ; 0          ; 0    ; 0            ; 19 (8)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |counter_0_19|decoder:decoder|lpm_divide:Div0|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider                       ; alt_u_div_bie       ; work         ;
;                   |add_sub_h7c:add_sub_3| ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |counter_0_19|decoder:decoder|lpm_divide:Div0|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_h7c:add_sub_3 ; add_sub_h7c         ; work         ;
;                   |add_sub_i7c:add_sub_4| ; 5 (5)       ; 0            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |counter_0_19|decoder:decoder|lpm_divide:Div0|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_i7c:add_sub_4 ; add_sub_i7c         ; work         ;
;       |lpm_divide:Mod0|                   ; 20 (0)      ; 0            ; 0          ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |counter_0_19|decoder:decoder|lpm_divide:Mod0                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_qnl:auto_generated|  ; 20 (0)      ; 0            ; 0          ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |counter_0_19|decoder:decoder|lpm_divide:Mod0|lpm_divide_qnl:auto_generated                                                                         ; lpm_divide_qnl      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 20 (0)      ; 0            ; 0          ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |counter_0_19|decoder:decoder|lpm_divide:Mod0|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider                                             ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_bie:divider|    ; 20 (9)      ; 0            ; 0          ; 0    ; 0            ; 20 (9)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |counter_0_19|decoder:decoder|lpm_divide:Mod0|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider                       ; alt_u_div_bie       ; work         ;
;                   |add_sub_h7c:add_sub_3| ; 5 (5)       ; 0            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |counter_0_19|decoder:decoder|lpm_divide:Mod0|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_h7c:add_sub_3 ; add_sub_h7c         ; work         ;
;                   |add_sub_i7c:add_sub_4| ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |counter_0_19|decoder:decoder|lpm_divide:Mod0|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_i7c:add_sub_4 ; add_sub_i7c         ; work         ;
;    |display:display|                      ; 26 (26)     ; 18           ; 0          ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |counter_0_19|display:display                                                                                                                       ; display             ; work         ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+----------------------------------------------------+-----------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal               ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------------------+------------------------+
; counting_logic:counting_logic|running              ; debounce:debounce_pause|btn_clean ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                                   ;                        ;
+----------------------------------------------------+-----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 34    ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 12    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; display:display|anode_ctrl[1]          ; 1       ;
; display:display|anode_ctrl[2]          ; 1       ;
; display:display|anode_ctrl[3]          ; 1       ;
; display:display|anode_ctrl[4]          ; 1       ;
; display:display|anode_ctrl[5]          ; 1       ;
; display:display|anode_ctrl[6]          ; 1       ;
; display:display|anode_ctrl[7]          ; 1       ;
; Total number of inverted registers = 7 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decoder:decoder|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_qnl ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decoder:decoder|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_nvl ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counting_logic:counting_logic"                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; running ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debounce:debounce_reset"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; btn_clean ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Nov 11 16:45:18 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MAXII -c MAXII
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Warning (20031): Parallel compilation is enabled for 16 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file counter_0_19.v
    Info (12023): Found entity 1: counter_0_19 File: D:/downloaded/Quartus/MAXII/counter_0_19.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: debounce File: D:/downloaded/Quartus/MAXII/debounce.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file counting_logic.v
    Info (12023): Found entity 1: counting_logic File: D:/downloaded/Quartus/MAXII/counting_logic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: D:/downloaded/Quartus/MAXII/decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: display File: D:/downloaded/Quartus/MAXII/display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debounce_tb.v
    Info (12023): Found entity 1: debounce_tb File: D:/downloaded/Quartus/MAXII/debounce_tb.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at counter_0_19.v(45): created implicit net for "pause_reset" File: D:/downloaded/Quartus/MAXII/counter_0_19.v Line: 45
Info (12127): Elaborating entity "counter_0_19" for the top level hierarchy
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce_pause" File: D:/downloaded/Quartus/MAXII/counter_0_19.v Line: 41
Info (12128): Elaborating entity "counting_logic" for hierarchy "counting_logic:counting_logic" File: D:/downloaded/Quartus/MAXII/counter_0_19.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at counting_logic.v(19): inferring latch(es) for variable "running", which holds its previous value in one or more paths through the always construct File: D:/downloaded/Quartus/MAXII/counting_logic.v Line: 19
Info (10041): Inferred latch for "running" at counting_logic.v(19) File: D:/downloaded/Quartus/MAXII/counting_logic.v Line: 19
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:decoder" File: D:/downloaded/Quartus/MAXII/counter_0_19.v Line: 53
Info (12128): Elaborating entity "display" for hierarchy "display:display" File: D:/downloaded/Quartus/MAXII/counter_0_19.v Line: 55
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decoder:decoder|Mod0" File: D:/downloaded/Quartus/MAXII/decoder.v Line: 16
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decoder:decoder|Div0" File: D:/downloaded/Quartus/MAXII/decoder.v Line: 9
Info (12130): Elaborated megafunction instantiation "decoder:decoder|lpm_divide:Mod0" File: D:/downloaded/Quartus/MAXII/decoder.v Line: 16
Info (12133): Instantiated megafunction "decoder:decoder|lpm_divide:Mod0" with the following parameter: File: D:/downloaded/Quartus/MAXII/decoder.v Line: 16
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qnl.tdf
    Info (12023): Found entity 1: lpm_divide_qnl File: D:/downloaded/Quartus/MAXII/db/lpm_divide_qnl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: D:/downloaded/Quartus/MAXII/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_bie.tdf
    Info (12023): Found entity 1: alt_u_div_bie File: D:/downloaded/Quartus/MAXII/db/alt_u_div_bie.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf
    Info (12023): Found entity 1: add_sub_e7c File: D:/downloaded/Quartus/MAXII/db/add_sub_e7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf
    Info (12023): Found entity 1: add_sub_f7c File: D:/downloaded/Quartus/MAXII/db/add_sub_f7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf
    Info (12023): Found entity 1: add_sub_g7c File: D:/downloaded/Quartus/MAXII/db/add_sub_g7c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf
    Info (12023): Found entity 1: add_sub_h7c File: D:/downloaded/Quartus/MAXII/db/add_sub_h7c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf
    Info (12023): Found entity 1: add_sub_i7c File: D:/downloaded/Quartus/MAXII/db/add_sub_i7c.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "decoder:decoder|lpm_divide:Div0" File: D:/downloaded/Quartus/MAXII/decoder.v Line: 9
Info (12133): Instantiated megafunction "decoder:decoder|lpm_divide:Div0" with the following parameter: File: D:/downloaded/Quartus/MAXII/decoder.v Line: 9
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nvl.tdf
    Info (12023): Found entity 1: lpm_divide_nvl File: D:/downloaded/Quartus/MAXII/db/lpm_divide_nvl.tdf Line: 25
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset" File: D:/downloaded/Quartus/MAXII/counter_0_19.v Line: 28
Info (21057): Implemented 123 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 105 logic cells
Info (144001): Generated suppressed messages file D:/downloaded/Quartus/MAXII/output_files/MAXII.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4729 megabytes
    Info: Processing ended: Mon Nov 11 16:46:42 2024
    Info: Elapsed time: 00:01:24
    Info: Total CPU time (on all processors): 00:01:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/downloaded/Quartus/MAXII/output_files/MAXII.map.smsg.


