<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx92i/acr2/data/xmlReportxbr.dtd">
<document><ascFile>UP_Counter_4_bit.rpt</ascFile><devFile>C:/Xilinx92i/acr2/data/xa2c32a.chp</devFile><mfdFile>UP_Counter_4_bit.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date="11- 2-2021" design="UP_Counter_4_bit" device="XA2C32A" eqnType="1" pkg="VQ44" speed="-6" status="1" statusStr="Successful" swVersion="J.36" time="  4:11PM" version="1.0"/><inputs id="reset"/><global_inputs id="clk" use="GCK"/><pin id="FB1_MC1_PIN38" iostd="LVCMOS18" pinnum="38" signal="Q3" use="O"/><pin id="FB1_MC2_PIN37" iostd="LVCMOS18" pinnum="37" signal="Q2" use="O"/><pin id="FB1_MC3_PIN36" iostd="LVCMOS18" pinnum="36" signal="Q1" use="O"/><pin id="FB1_MC4_PIN34" iostd="LVCMOS18" pinnum="34" signal="Q0" use="O"/><pin id="FB1_MC5_PIN33" iostd="LVCMOS18" iostyle="KPR" pinnum="33" signal="reset" use="I"/><pin id="FB1_MC6_PIN32" pinnum="32"/><pin id="FB1_MC7_PIN31" pinnum="31"/><pin id="FB1_MC8_PIN30" pinnum="30"/><pin id="FB1_MC9_PIN29" pinnum="29"/><pin id="FB1_MC10_PIN28" pinnum="28"/><pin id="FB1_MC11_PIN27" pinnum="27"/><pin id="FB1_MC12_PIN23" pinnum="23"/><pin id="FB1_MC13_PIN22" pinnum="22"/><pin id="FB1_MC14_PIN21" pinnum="21"/><pin id="FB1_MC15_PIN20" pinnum="20"/><pin id="FB1_MC16_PIN19" pinnum="19"/><pin id="FB2_MC1_PIN39" pinnum="39"/><pin id="FB2_MC2_PIN40" pinnum="40"/><pin id="FB2_MC3_PIN41" pinnum="41"/><pin id="FB2_MC4_PIN42" pinnum="42"/><pin id="FB2_MC5_PIN43" iostd="LVCMOS18" iostyle="KPR" pinnum="43" signal="clk" use="GCK"/><pin id="FB2_MC6_PIN44" pinnum="44"/><pin id="FB2_MC7_PIN1" pinnum="1"/><pin id="FB2_MC8_PIN2" pinnum="2"/><pin id="FB2_MC9_PIN3" pinnum="3"/><pin id="FB2_MC10_PIN5" pinnum="5"/><pin id="FB2_MC11_PIN6" pinnum="6"/><pin id="FB2_MC12_PIN8" pinnum="8"/><pin id="FB2_MC13_PIN12" pinnum="12"/><pin id="FB2_MC14_PIN13" pinnum="13"/><pin id="FB2_MC15_PIN14" pinnum="14"/><pin id="FB2_MC16_PIN16" pinnum="16"/><pin id="FB_PIN35" pinnum="35" use="VCCAUX"/><pin id="FB_PIN7" pinnum="7" use="VCCIO-1.8"/><pin id="FB_PIN15" pinnum="15" use="VCC"/><pin id="FB_PIN26" pinnum="26" use="VCCIO-1.8"/><fblock id="FB1" pinUse="5"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN38" sigUse="5" signal="Q3"><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_4"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN37" sigUse="4" signal="Q2"><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_3"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN36" sigUse="3" signal="Q1"><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_0"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN34" sigUse="2" signal="Q0"><eq_pterm ptindx="FB1_19"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN33"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN32"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN31"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN30"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN29"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN28"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN27"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN23"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN22"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN21"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN20"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN19"/><fbinput id="FB1_I1" signal="Q0"/><fbinput id="FB1_I2" signal="Q1"/><fbinput id="FB1_I3" signal="Q2"/><fbinput id="FB1_I4" signal="Q3"/><fbinput id="FB1_I5" signal="reset"/><PAL><pterm id="FB1_0"><signal id="Q0" negated="ON"/><signal id="reset" negated="ON"/><signal id="Q1"/></pterm><pterm id="FB1_1"><signal id="Q0"/><signal id="reset" negated="ON"/><signal id="Q1" negated="ON"/></pterm><pterm id="FB1_2"><signal id="reset"/><signal id="Q2"/></pterm><pterm id="FB1_3"><signal id="Q0"/><signal id="reset" negated="ON"/><signal id="Q1"/></pterm><pterm id="FB1_4"><signal id="Q0"/><signal id="reset" negated="ON"/><signal id="Q1"/><signal id="Q2"/></pterm><pterm id="FB1_5"><signal id="reset"/><signal id="Q3"/></pterm><pterm id="FB1_19"><signal id="Q0" negated="ON"/><signal id="reset" negated="ON"/></pterm></PAL><equation id="Q3" regUse="TFF"><d2><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_4"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="Q2" regUse="TFF"><d2><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_3"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="Q1" regUse="DFF"><d2><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_0"/></d2><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation><equation id="Q0" regUse="DFF"><d1><eq_pterm ptindx="FB1_19"/></d1><clk><fastsig signal="clk"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" pinUse="0"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN40"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN41"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN42"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN43"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN44"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN1"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN2"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN3"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN5"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN6"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN8"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN12"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN13"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN14"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN16"/><PAL/></fblock><vcc/><gnd/><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xa2c*-*-*" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/></document>
