{
  "experiment_id": "unified_tdd_alu_1754296630",
  "design_type": "alu",
  "config_profile": "standard",
  "success": true,
  "total_duration": 47.44658708572388,
  "timestamp": 1754296677.7685745,
  "detailed_result": {
    "success": true,
    "session_id": "tdd_session_tdd_1754296630_1754296630",
    "total_iterations": 1,
    "final_design": [
      {
        "file_id": "70502857",
        "file_path": "C:\\Users\\84672\\Documents\\Research\\V-Agent\\tdd_experiments\\unified_tdd_alu_1754296630\\artifacts\\designs\\alu_32bit.v",
        "file_type": "verilog",
        "created_by": "enhanced_real_verilog_agent",
        "created_at": "2025-08-04T16:37:17.064898",
        "description": "由enhanced_real_verilog_agent创建的verilog文件"
      }
    ],
    "test_results": {},
    "completion_reason": "tests_passed",
    "conversation_history": [],
    "experiment_id": "tdd_1754296630_1754296630",
    "experiment_workspace": "tdd_experiments\\tdd_1754296630_1754296630"
  },
  "context_state": {
    "generated_files": [],
    "current_design": null,
    "file_mapping": {},
    "iteration_history": [],
    "session_info": {}
  },
  "summary": {
    "iterations_used": 1,
    "efficiency": "成功率: 100%",
    "files_generated": 1,
    "context_files": 0,
    "completion_reason": "tests_passed",
    "average_iteration_time": 47.44658708572388,
    "conversation_rounds": 0
  }
}