# Week 4: CMOS Circuit Design (sky130-style)
 
The focus of this week is to 

---

## üìë Objectives
- Day 1: Introduction to SPICE Simulation & MOSFET I‚ÄìV Characteristics
- Day 2: Velocity Saturation and Basics of CMOS Inverter VTC
- Day 3: CMOS Switching Threshold and Dynamic Simulations
- Day 4: CMOS Noise Margin Robustness Evaluation
- Day 5: CMOS Power Supply and Device Variation Robustness Evaluation

---

## üìã Prerequisites
- Basic understanding of Verilog codes.
- Basic understanding of Linux commands.

---

## üìà Proceedings
- Proceed to [Day 1](https://github.com/BitopanBaishya/RISC-V-SoC-Tapeout-Program-2025---Week-4/blob/5968666badcb69379e1ee14ae30ce358bea6c659/Day%201/README.md)
- Proceed to [Day 2](https://github.com/BitopanBaishya/RISC-V-SoC-Tapeout-Program-2025---Week-4/blob/f75245c8bf12362e4901b68cf5526ef4924ecf60/Day%202/README.md)
- Proceed to [Day 3](https://github.com/BitopanBaishya/VSD-Tapeout-Program-2025---Week-1/blob/490086415cc2debc8c392e9c1e41805c871aac59/Day%203/README.md)
- Proceed to [Day 4](https://github.com/BitopanBaishya/VSD-Tapeout-Program-2025---Week-1/blob/375e2128e691f2ef6fc6c438972b87ab7c131df6/Day%204/README.md)
- Proceed to [Day 5](https://github.com/BitopanBaishya/VSD-Tapeout-Program-2025---Week-1/blob/main/Day%205/README.md)

---

## ‚ö†Ô∏è Challenges

---

## üèÅ Final Remarks










