// Seed: 1605057468
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  inout id_1;
  wand id_3;
  always @(posedge 1 or posedge 1) begin
    id_3 = id_2;
  end
  assign id_3[1] = 1;
endmodule
