INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Personal Projects/RISC-V 32bit pipeline/RISC-V 32bit pipeline.srcs/sim_1/new/tb_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
