#Build: Synplify Pro I-2014.03M-SP1, Build 097R, Oct  9 2014
#install: D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1
#OS: Windows 7 6.1
#Hostname: 111-PC

#Implementation: synthesis

Synopsys Verilog Compiler, version comp201403sp1p1, Build 095R, built Oct  9 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v"
@I::"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\vlog\umr_capim.v"
@I::"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\vlog\scemi_objects.v"
@I::"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\vlog\scemi_pipes.svh"
@I::"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\vlog\hypermods.v"
@I::"D:\Practice\FIC\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v"
@I::"D:\Practice\FIC\component\work\FIC\FCCC_0\FIC_FCCC_0_FCCC.v"
@I::"D:\Practice\FIC\component\work\FIC_MSS\FIC_MSS_syn.v"
@I::"D:\Practice\FIC\component\work\FIC_MSS\FIC_MSS.v"
@I::"D:\Practice\FIC\component\Actel\SgCore\OSC\1.0.103\osc_comps.v"
@I::"D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v"
@I::"D:\Practice\FIC\hdl\reg16x8.v"
@I::"D:\Practice\FIC\hdl\reg_apb_wrp.v"
@I::"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v"
@I::"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v"
@I::"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v"
@I::"D:\Practice\FIC\component\work\FIC\FIC.v"
@W: CG775 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Found Component CoreAPB3 in library COREAPB3_LIB
Verilog syntax check successful!
Selecting top level module FIC
@W: CG775 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Found Component CoreAPB3 in library COREAPB3_LIB
@W: CG775 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Found Component CoreAPB3 in library COREAPB3_LIB
@N: CG364 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3

@N: CG364 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b0
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b1
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b100000
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000000
	SL1=16'b0000000000000000
	SL2=16'b0000000000000000
	SL3=16'b0000000000001000
	SL4=16'b0000000000000000
	SL5=16'b0000000000100000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1

@W: CG360 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":244:12:244:20|No assignment to wire IA_PRDATA

@N: CG364 :"D:\Practice\FIC\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":23:7:23:14|Synthesizing module CoreGPIO

	FAMILY=32'b00000000000000000000000000001111
	IO_NUM=32'b00000000000000000000000000100000
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b0
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b0
	FIXED_CONFIG_1=1'b0
	FIXED_CONFIG_2=1'b0
	FIXED_CONFIG_3=1'b0
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b00
	IO_TYPE_1=2'b00
	IO_TYPE_2=2'b00
	IO_TYPE_3=2'b00
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b00000000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0000000000000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_Z2

@N: CG179 :"D:\Practice\FIC\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":428:15:428:26|Removing redundant assignment
@N: CG179 :"D:\Practice\FIC\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":448:15:448:26|Removing redundant assignment
@N: CG179 :"D:\Practice\FIC\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":468:16:468:28|Removing redundant assignment
@N: CG179 :"D:\Practice\FIC\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":504:16:504:28|Removing redundant assignment
@N: CG179 :"D:\Practice\FIC\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":507:16:507:28|Removing redundant assignment
@N: CG364 :"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v":362:7:362:12|Synthesizing module CLKINT

@N: CG364 :"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v":371:7:371:9|Synthesizing module VCC

@N: CG364 :"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v":367:7:367:9|Synthesizing module GND

@N: CG364 :"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v":722:7:722:9|Synthesizing module CCC

@N: CG364 :"D:\Practice\FIC\component\work\FIC\FCCC_0\FIC_FCCC_0_FCCC.v":5:7:5:21|Synthesizing module FIC_FCCC_0_FCCC

@N: CG364 :"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v":274:7:274:12|Synthesizing module OUTBUF

@N: CG364 :"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v":326:7:326:17|Synthesizing module OUTBUF_DIFF

@N: CG364 :"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v":286:7:286:11|Synthesizing module BIBUF

@N: CG364 :"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v":338:7:338:16|Synthesizing module BIBUF_DIFF

@N: CG364 :"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v":268:7:268:11|Synthesizing module INBUF

@N: CG364 :"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v":280:7:280:13|Synthesizing module TRIBUFF

@N: CG364 :"D:\Practice\FIC\component\work\FIC_MSS\FIC_MSS_syn.v":5:7:5:13|Synthesizing module MSS_010

@N: CG364 :"D:\Practice\FIC\component\work\FIC_MSS\FIC_MSS.v":9:7:9:13|Synthesizing module FIC_MSS

@N: CG364 :"D:\Practice\FIC\component\Actel\SgCore\OSC\1.0.103\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ

@N: CG364 :"D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v":5:7:5:19|Synthesizing module FIC_OSC_0_OSC

@N: CG364 :"D:\Practice\FIC\hdl\reg16x8.v":4:7:4:13|Synthesizing module reg16x8

@A: CL291 :"D:\Practice\FIC\hdl\reg16x8.v":26:0:26:5|Register mem_0_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\Practice\FIC\hdl\reg16x8.v":26:0:26:5|Register mem_1_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\Practice\FIC\hdl\reg16x8.v":26:0:26:5|Register mem_2_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\Practice\FIC\hdl\reg16x8.v":26:0:26:5|Register mem_3_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\Practice\FIC\hdl\reg16x8.v":26:0:26:5|Register mem_4_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\Practice\FIC\hdl\reg16x8.v":26:0:26:5|Register mem_5_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\Practice\FIC\hdl\reg16x8.v":26:0:26:5|Register mem_6_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\Practice\FIC\hdl\reg16x8.v":26:0:26:5|Register mem_7_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\Practice\FIC\hdl\reg16x8.v":26:0:26:5|Register mem_8_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\Practice\FIC\hdl\reg16x8.v":26:0:26:5|Register mem_9_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\Practice\FIC\hdl\reg16x8.v":26:0:26:5|Register mem_10_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\Practice\FIC\hdl\reg16x8.v":26:0:26:5|Register mem_11_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\Practice\FIC\hdl\reg16x8.v":26:0:26:5|Register mem_12_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\Practice\FIC\hdl\reg16x8.v":26:0:26:5|Register mem_13_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\Practice\FIC\hdl\reg16x8.v":26:0:26:5|Register mem_14_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\Practice\FIC\hdl\reg16x8.v":26:0:26:5|Register mem_15_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@N: CG364 :"D:\Practice\FIC\hdl\reg_apb_wrp.v":20:7:20:17|Synthesizing module reg_apb_wrp

@W: CS263 :"D:\Practice\FIC\hdl\reg_apb_wrp.v":112:33:112:37|Port-width mismatch for port addr. Formal has width 4, Actual 8
@N: CG364 :"D:\Practice\FIC\component\work\FIC\FIC.v":9:7:9:9|Synthesizing module FIC

@N: CL201 :"D:\Practice\FIC\hdl\reg_apb_wrp.v":46:0:46:5|Trying to extract state machine for register fsm
Extracted state machine for register fsm
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"D:\Practice\FIC\hdl\reg_apb_wrp.v":34:21:34:25|Input port bits 7 to 4 of PADDR[7:0] are unused

@W: CL159 :"D:\Practice\FIC\hdl\reg_apb_wrp.v":33:11:33:17|Input PENABLE is unused
@W: CL157 :"D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v":16:7:16:24|*Output RCOSC_25_50MHZ_O2F has undriven bits -- simulation mismatch possible.
@W: CL157 :"D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits -- simulation mismatch possible.
@W: CL157 :"D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits -- simulation mismatch possible.
@W: CL157 :"D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits -- simulation mismatch possible.
@W: CL157 :"D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits -- simulation mismatch possible.
@W: CL159 :"D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v":14:7:14:9|Input XTL is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":104:18:104:25|Input PRDATAS0 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":105:18:105:25|Input PRDATAS1 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":106:18:106:25|Input PRDATAS2 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":108:18:108:25|Input PRDATAS4 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":121:13:121:20|Input PREADYS0 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":122:13:122:20|Input PREADYS1 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":123:13:123:20|Input PREADYS2 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":125:13:125:20|Input PREADYS4 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":138:13:138:21|Input PSLVERRS0 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":139:13:139:21|Input PSLVERRS1 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":140:13:140:21|Input PSLVERRS2 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":142:13:142:21|Input PSLVERRS4 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused
@W: CL159 :"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused
@END

At c_ver Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 84MB peak: 86MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Tue Aug 25 16:46:12 2015

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 095R, built Oct  9 2014
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 25 16:46:15 2015

###########################################################]
Pre-mapping Report

Synopsys Generic Technology Pre-mapping, Version mapact, Build 1350R, Built Oct 16 2014 10:02:37
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version I-2014.03M-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: D:\Practice\FIC\synthesis\FIC_scck.rpt 
Printing clock  summary report in "D:\Practice\FIC\synthesis\FIC_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 112MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 112MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 112MB)

syn_allowed_resources : blockrams=21  set on top level netlist FIC


@S |Clock Summary
****************

Start                                      Requested     Requested     Clock        Clock              
Clock                                      Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------
FIC_FCCC_0_FCCC|GL1_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0
System                                     1.0 MHz       1000.000      system       system_clkgroup    
=======================================================================================================

@W: MT530 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":476:0:476:5|Found inferred clock FIC_FCCC_0_FCCC|GL1_net_inferred_clock which controls 663 sequential elements including CoreGPIO_0.xhdl1\.GEN_BITS\[31\]\.APB_32\.INTR_reg[31]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\Practice\FIC\synthesis\FIC.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 73MB peak: 138MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Aug 25 16:46:20 2015

###########################################################]
Map & Optimize Report

Synopsys Generic Technology Mapper, Version mapact, Build 1350R, Built Oct 16 2014 10:02:37
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version I-2014.03M-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@W: MO111 :"d:\practice\fic\component\work\fic\osc_0\fic_osc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F on net XTLOSC_O2F has its enable tied to GND (module FIC_OSC_0_OSC) 
@W: MO111 :"d:\practice\fic\component\work\fic\osc_0\fic_osc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC on net XTLOSC_CCC has its enable tied to GND (module FIC_OSC_0_OSC) 
@W: MO111 :"d:\practice\fic\component\work\fic\osc_0\fic_osc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F on net RCOSC_1MHZ_O2F has its enable tied to GND (module FIC_OSC_0_OSC) 
@W: MO111 :"d:\practice\fic\component\work\fic\osc_0\fic_osc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC on net RCOSC_1MHZ_CCC has its enable tied to GND (module FIC_OSC_0_OSC) 
@W: MO111 :"d:\practice\fic\component\work\fic\osc_0\fic_osc_0_osc.v":16:7:16:24|Tristate driver RCOSC_25_50MHZ_O2F on net RCOSC_25_50MHZ_O2F has its enable tied to GND (module FIC_OSC_0_OSC) 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[7\]\.gpin1[7] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[8\]\.gpin1[8] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[9\]\.gpin1[9] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[10\]\.gpin1[10] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[11\]\.gpin1[11] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[12\]\.gpin1[12] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[13\]\.gpin1[13] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[14\]\.gpin1[14] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[15\]\.gpin1[15] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[16\]\.gpin1[16] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[17\]\.gpin1[17] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[18\]\.gpin1[18] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[19\]\.gpin1[19] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[20\]\.gpin1[20] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[21\]\.gpin1[21] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[22\]\.gpin1[22] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[23\]\.gpin1[23] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[24\]\.gpin1[24] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[25\]\.gpin1[25] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[26\]\.gpin1[26] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[27\]\.gpin1[27] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[28\]\.gpin1[28] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[29\]\.gpin1[29] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[30\]\.gpin1[30] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[31\]\.gpin1[31] reduced to a combinational gate by constant propagation 

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_both_213[15],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_neg_213[15]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_both_381[27],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_neg_381[27]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_neg_219[15],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_pos_219[15]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_both_283[20],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_neg_283[20]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_both_297[21],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_neg_297[21]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_both_325[23],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_neg_325[23]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_neg_303[21],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_pos_303[21]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_both_227[16],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_neg_227[16]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_neg_429[30],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_pos_429[30]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_neg_415[29],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_pos_415[29]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_both_129[9],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_neg_129[9]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_neg_149[10],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_pos_149[10]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_neg_107[7],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_pos_107[7]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_both_367[26],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_neg_367[26]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_both_241[17],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_neg_241[17]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_both_409[29],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_pos_409[29]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_both_311[22],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_neg_311[22]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_both_143[10],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_pos_143[10]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_both_339[24],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_neg_339[24]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_neg_121[8],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_pos_121[8]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_both_199[14],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_neg_199[14]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_both_185[13],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_neg_185[13]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_both_115[8],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_pos_115[8]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_both_269[19],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_neg_269[19]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_neg_247[17],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_pos_247[17]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_both_353[25],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_neg_353[25]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_both_171[12],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_neg_171[12]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_both_157[11],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_neg_157[11]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_both_423[30],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_pos_423[30]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_neg_289[20],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_pos_289[20]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_neg_233[16],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_pos_233[16]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_neg_359[25],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_pos_359[25]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_neg_191[13],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_pos_191[13]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_neg_275[19],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_pos_275[19]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_neg_331[23],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_pos_331[23]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_neg_401[28],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_pos_401[28]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_neg_443[31],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_pos_443[31]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_both_395[28],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_pos_395[28]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_neg_317[22],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_pos_317[22]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_neg_163[11],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_pos_163[11]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_both_437[31],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_pos_437[31]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_both_101[7],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_pos_101[7]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_both_255[18],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_neg_255[18]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_neg[17],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_pos[17]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_both_345[24],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_neg_345[24]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_neg[22],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_pos[22]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_both_373[26],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_neg_373[26]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_neg[25],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_pos[25]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_both_401[28],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_pos_401[28]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_neg_205[14],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_pos_205[14]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_neg_373[26],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_pos_373[26]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_neg_135[9],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_pos_135[9]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_neg_387[27],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_pos_387[27]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_neg_177[12],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_pos_177[12]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_neg_345[24],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_pos_345[24]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_neg_261[18],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_pos_261[18]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_both_415[29],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_pos_415[29]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_neg[15],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_pos[15]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_both_429[30],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_pos_429[30]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_neg[12],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_pos[12]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_neg[23],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_pos[23]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_neg[11],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_pos[11]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_neg[9],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_pos[9]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_both_443[31],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_pos_443[31]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_both_149[10],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_pos_149[10]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_both_107[7],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_pos_107[7]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_neg[20],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_pos[20]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_neg[14],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_pos[14]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_both_121[8],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_pos_121[8]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_neg[16],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_pos[16]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_neg[19],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_pos[19]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_neg[18],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_pos[18]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_neg[13],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_pos[13]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_neg[21],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_pos[21]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_neg[27],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_pos[27]
@A: BN291 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Boundary register xhdl1\.GEN_BITS\[9\]\.APB_32\.edge_neg[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Boundary register xhdl1\.GEN_BITS\[11\]\.APB_32\.edge_neg[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Boundary register xhdl1\.GEN_BITS\[12\]\.APB_32\.edge_neg[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Boundary register xhdl1\.GEN_BITS\[13\]\.APB_32\.edge_neg[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Boundary register xhdl1\.GEN_BITS\[14\]\.APB_32\.edge_neg[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Boundary register xhdl1\.GEN_BITS\[15\]\.APB_32\.edge_neg[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Boundary register xhdl1\.GEN_BITS\[16\]\.APB_32\.edge_neg[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Boundary register xhdl1\.GEN_BITS\[17\]\.APB_32\.edge_neg[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Boundary register xhdl1\.GEN_BITS\[18\]\.APB_32\.edge_neg[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Boundary register xhdl1\.GEN_BITS\[19\]\.APB_32\.edge_neg[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Boundary register xhdl1\.GEN_BITS\[20\]\.APB_32\.edge_neg[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Boundary register xhdl1\.GEN_BITS\[21\]\.APB_32\.edge_neg[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Boundary register xhdl1\.GEN_BITS\[22\]\.APB_32\.edge_neg[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Boundary register xhdl1\.GEN_BITS\[23\]\.APB_32\.edge_neg[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Boundary register xhdl1\.GEN_BITS\[25\]\.APB_32\.edge_neg[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Boundary register xhdl1\.GEN_BITS\[27\]\.APB_32\.edge_neg[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_neg[31],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_both[31]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_pos[31],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_both[31]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_pos[11],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_both[11]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_neg[24],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_both[24]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_pos[24],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_both[24]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_neg[30],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_both[30]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_pos[30],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_both[30]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_pos[18],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_both[18]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_neg[29],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_both[29]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_pos[29],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_both[29]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_neg[28],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_both[28]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_pos[28],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_both[28]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_pos[27],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_both[27]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_neg[26],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_both[26]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_pos[26],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_both[26]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_pos[15],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_both[15]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_pos[17],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_both[17]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_pos[16],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_both[16]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_pos[14],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_both[14]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_pos[13],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_both[13]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_pos[12],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_both[12]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_neg[10],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_both[10]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_pos[10],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_both[10]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_neg[8],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_both[8]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_pos[8],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_both[8]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_neg[7],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_both[7]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_pos[7],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_both[7]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_pos[9],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_both[9]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_pos[19],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_both[19]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_pos[25],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_both[25]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_pos[23],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_both[23]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_pos[22],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_both[22]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_pos[21],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_both[21]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_pos[20],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_both[20]
@W: MO228 :"d:\practice\fic\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":116:1:116:4|Optimizing internal tristate to a wire based on don't care (X) analysis
@W: MO228 :"d:\practice\fic\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":116:1:116:4|Optimizing internal tristate to a wire based on don't care (X) analysis
@W: MO228 :"d:\practice\fic\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":116:1:116:4|Optimizing internal tristate to a wire based on don't care (X) analysis

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)

Encoding state machine fsm[3:0] (view:work.reg_apb_wrp(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\practice\fic\hdl\reg_apb_wrp.v":46:0:46:5|No possible illegal states for state machine fsm[3:0],safe FSM implementation is disabled

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 148MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 142MB peak: 148MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 143MB peak: 148MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 143MB peak: 148MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 143MB peak: 148MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 142MB peak: 148MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 143MB peak: 148MB)


Finished technology mapping (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 147MB peak: 149MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:08s		    -1.46ns		 945 /       536
   2		0h:00m:08s		    -1.46ns		 945 /       536
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -1.18ns		 945 /       536
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:12s		    -1.18ns		 945 /       536
------------------------------------------------------------

@N: FP130 |Promoting Net MSS_RESET_N_F2M_c on CLKINT  I_56 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 148MB peak: 159MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 148MB peak: 159MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 665 clock pin(s) of sequential element(s)
128 gated/generated clock tree(s) driving 128 clock pin(s) of sequential element(s)
0 instances converted, 128 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     
--------------------------------------------------------------------------------------------
@K:CKID0129       FCCC_0.GL1_INST     CLKINT                 665        reg_apb_wrp_0.fsm[1]
============================================================================================
======================================================================================= Gated/Generated Clocks =======================================================================================
Clock Tree ID     Driving Element                             Drive Element Type     Fanout     Sample Instance                                Explanation                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_23      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_231_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0002       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_111     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_239_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0003       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_119     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_247_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0004       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_60      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_252_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0005       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_110     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_238_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0006       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_118     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_246_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0007       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_63      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_255_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0008       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_8       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_135_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0009       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_24      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_143_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0010       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_120     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_151_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0011       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_55      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_160_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0012       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_11      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_170_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0013       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_27      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_186_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0014       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_123     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_202_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0015       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_1       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_217_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0016       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_71      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_173_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0017       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_79      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_189_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0018       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_100     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_205_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0019       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_95      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_220_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0020       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_117     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_245_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0021       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_62      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_254_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0022       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_87      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_134_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0023       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_45      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_142_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0024       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_38      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_150_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0025       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_83      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_159_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0026       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_9       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_168_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0027       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_25      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_184_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0028       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_121     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_200_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0029       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_3       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_215_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0030       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_70      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_171_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0031       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_78      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_187_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0032       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_103     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_203_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0033       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_94      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_218_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0034       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_22      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_230_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0035       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_58      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_253_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0036       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_86      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_133_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0037       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_47      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_141_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0038       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_36      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_149_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0039       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_52      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_157_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0040       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_67      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_166_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0041       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_46      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_182_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0042       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_39      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_198_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0043       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_54      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_213_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0044       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_69      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_169_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0045       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_77      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_185_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0046       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_102     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_201_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0047       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_93      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_216_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0048       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_21      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_229_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0049       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_109     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_237_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0050       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_85      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_132_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0051       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_41      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_140_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0052       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_34      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_148_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0053       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_50      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_156_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0054       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_65      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_165_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0055       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_44      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_180_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0056       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_37      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_196_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0057       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_53      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_158_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0058       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_68      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_167_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0059       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_76      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_183_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0060       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_101     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_199_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0061       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_92      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_214_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0062       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_20      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_228_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0063       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_108     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_236_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0064       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_116     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_244_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0065       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_43      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_139_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0066       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_32      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_147_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0067       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_48      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_155_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0068       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_6       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_164_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0069       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_42      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_178_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0070       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_35      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_194_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0071       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_51      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_210_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0072       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_66      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_225_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0073       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_75      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_181_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0074       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_96      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_197_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0075       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_91      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_212_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0076       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_19      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_227_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0077       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_107     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_235_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0078       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_115     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_243_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0079       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_61      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_251_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0080       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_30      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_146_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0081       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_126     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_154_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0082       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_4       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_163_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0083       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_40      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_176_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0084       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_33      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_192_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0085       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_49      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_208_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0086       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_64      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_223_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0087       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_74      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_179_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0088       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_99      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_195_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0089       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_90      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_211_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0090       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_18      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_226_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0091       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_106     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_234_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0092       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_114     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_242_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0093       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_56      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_250_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0094       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_84      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_130_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0095       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_124     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_153_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0096       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_2       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_162_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0097       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_15      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_174_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0098       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_31      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_190_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0099       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_127     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_206_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0100       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_5       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_221_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0101       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_73      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_177_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0102       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_98      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_193_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0103       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_89      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_209_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0104       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_17      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_224_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0105       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_105     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_233_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0106       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_113     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_241_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0107       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_59      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_249_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0108       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_82      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_129_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0109       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_14      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_138_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0110       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5         CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_161_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0111       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_13      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_172_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0112       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_29      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_188_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0113       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_125     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_204_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0114       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_7       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_219_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0115       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_72      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_175_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0116       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_97      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_191_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0117       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_88      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_207_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0118       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_16      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_222_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0119       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_104     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_232_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0120       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_112     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_240_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0121       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_57      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_248_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0122       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_81      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_128_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0123       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_12      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_137_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0124       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_28      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_145_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0125       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_80      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_131_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0126       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_10      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_136_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0127       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_26      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_144_rs     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0128       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_122     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_152_rs     No gated clock conversion method for cell cell:ACG4.SLE
======================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base D:\Practice\FIC\synthesis\FIC.srm
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_23 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_111 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_119 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_60 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_110 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_118 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_63 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_8 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_24 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_120 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_55 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_11 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_27 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_123 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_1 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_71 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_79 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_100 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_95 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_117 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_62 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_87 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_45 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_38 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_83 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_9 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_25 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_121 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_70 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_78 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_103 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_94 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_22 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_58 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_86 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_47 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_36 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_52 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_67 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_46 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_39 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_54 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_69 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_77 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_102 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_93 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_21 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_109 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_85 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_41 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_34 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_50 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_65 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_44 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_37 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_53 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_68 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_76 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_101 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_92 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_20 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_108 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_116 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_43 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_32 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_48 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_6 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_42 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_35 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_51 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_66 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_75 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_96 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_91 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_19 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_107 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_115 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_61 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_30 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_126 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_4 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_40 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_33 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_49 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_64 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_74 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_99 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_90 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_18 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_106 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_114 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_56 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_84 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_124 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_15 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_31 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_127 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_73 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_98 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_89 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_17 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_105 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_113 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_59 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_82 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_14 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_13 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_29 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_125 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_7 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_72 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_97 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_88 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_16 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_104 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_112 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_57 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_81 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_12 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_28 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_80 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_10 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_26 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_122 appears to be an unidentified clock source. Assuming default frequency. 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 145MB peak: 159MB)

Writing Analyst data base D:\Practice\FIC\synthesis\synwork\FIC_m.srm
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_23 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_111 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_119 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_60 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_110 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_118 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_63 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_8 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_24 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_120 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_55 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_11 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_27 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_123 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_1 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_71 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_79 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_100 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_95 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_117 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_62 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_87 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_45 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_38 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_83 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_9 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_25 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_121 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_70 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_78 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_103 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_94 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_22 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_58 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_86 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_47 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_36 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_52 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_67 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_46 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_39 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_54 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_69 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_77 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_102 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_93 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_21 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_109 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_85 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_41 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_34 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_50 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_65 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_44 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_37 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_53 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_68 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_76 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_101 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_92 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_20 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_108 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_116 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_43 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_32 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_48 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_6 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_42 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_35 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_51 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_66 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_75 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_96 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_91 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_19 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_107 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_115 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_61 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_30 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_126 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_4 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_40 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_33 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_49 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_64 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_74 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_99 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_90 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_18 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_106 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_114 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_56 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_84 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_124 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_15 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_31 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_127 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_73 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_98 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_89 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_17 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_105 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_113 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_59 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_82 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_14 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_13 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_29 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_125 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_7 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_72 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_97 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_88 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_16 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_104 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_112 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_57 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_81 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_12 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_28 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_80 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_10 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_26 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_122 appears to be an unidentified clock source. Assuming default frequency. 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:15s; Memory used current: 145MB peak: 159MB)

Writing EDIF Netlist and constraint files
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_23 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_111 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_119 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_60 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_110 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_118 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_63 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_8 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_24 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_120 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_55 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_11 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_27 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_123 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_1 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_71 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_79 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_100 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_95 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_117 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_62 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_87 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_45 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_38 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_83 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_9 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_25 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_121 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_70 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_78 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_103 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_94 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_22 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_58 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_86 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_47 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_36 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_52 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_67 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_46 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_39 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_54 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_69 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_77 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_102 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_93 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_21 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_109 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_85 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_41 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_34 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_50 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_65 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_44 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_37 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_53 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_68 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_76 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_101 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_92 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_20 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_108 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_116 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_43 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_32 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_48 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_6 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_42 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_35 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_51 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_66 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_75 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_96 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_91 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_19 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_107 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_115 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_61 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_30 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_126 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_4 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_40 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_33 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_49 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_64 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_74 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_99 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_90 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_18 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_106 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_114 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_56 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_84 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_124 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_15 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_31 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_127 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_73 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_98 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_89 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_17 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_105 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_113 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_59 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_82 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_14 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_13 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_29 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_125 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_7 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_72 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_97 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_88 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_16 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_104 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_112 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_57 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_81 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_12 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_28 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_80 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_10 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_26 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_122 appears to be an unidentified clock source. Assuming default frequency. 
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
I-2014.03M-SP1

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 147MB peak: 159MB)

@W: MT246 :"d:\practice\fic\component\work\fic\fccc_0\fic_fccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock FIC_FCCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL1_net"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 25 16:46:39 2015
#


Top view:               FIC
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.118

                                           Requested     Estimated      Requested     Estimated                Clock        Clock              
Starting Clock                             Frequency     Frequency      Period        Period        Slack      Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------
FIC_FCCC_0_FCCC|GL1_net_inferred_clock     100.0 MHz     98.8 MHz       10.000        10.118        -0.118     inferred     Inferred_clkgroup_0
System                                     100.0 MHz     1029.4 MHz     10.000        0.971         9.029      system       system_clkgroup    
===============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                Ending                                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                  System                                  |  10.000      9.029   |  No paths    -      |  No paths    -      |  No paths    -    
System                                  FIC_FCCC_0_FCCC|GL1_net_inferred_clock  |  10.000      6.439   |  No paths    -      |  No paths    -      |  No paths    -    
FIC_FCCC_0_FCCC|GL1_net_inferred_clock  FIC_FCCC_0_FCCC|GL1_net_inferred_clock  |  10.000      -0.118  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FIC_FCCC_0_FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                                           Arrival           
Instance                     Reference                                  Type        Pin                Net                                      Time        Slack 
                             Clock                                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[5]      CoreAPB3_0_APBmslave3_PADDR[5]           2.504       -0.118
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[6]      CoreAPB3_0_APBmslave3_PADDR[6]           2.583       0.021 
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[3]      CoreAPB3_0_APBmslave3_PADDR[3]           2.438       0.400 
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[2]      CoreAPB3_0_APBmslave3_PADDR[2]           2.438       0.470 
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[31]     FIC_MSS_0_FIC_0_APB_MASTER_PADDR[31]     2.704       0.656 
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[29]     FIC_MSS_0_FIC_0_APB_MASTER_PADDR[29]     2.397       0.926 
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[1]      CoreAPB3_0_APBmslave3_PADDR[1]           2.456       0.940 
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[7]      CoreAPB3_0_APBmslave3_PADDR[7]           2.453       1.156 
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[0]      CoreAPB3_0_APBmslave3_PADDR[0]           2.509       1.219 
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[28]     FIC_MSS_0_FIC_0_APB_MASTER_PADDR[28]     2.880       1.277 
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                                             Required           
Instance                     Reference                                  Type        Pin                 Net                                       Time         Slack 
                             Clock                                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[7]      FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[7]      9.157        -0.118
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[3]      FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[3]      8.877        -0.062
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[4]      FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[4]      8.933        0.216 
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[0]      FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[0]      9.011        0.294 
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[6]      FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[6]      9.045        0.328 
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[5]      FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[5]      9.065        0.348 
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[1]      FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[1]      9.078        0.361 
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[2]      FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[2]      9.100        0.383 
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[9]      FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[9]      8.987        1.030 
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[16]     FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[16]     9.041        1.084 
=====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.843
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.157

    - Propagation time:                      9.275
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.118

    Number of logic level(s):                7
    Starting point:                          FIC_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[5]
    Ending point:                            FIC_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[7]
    The start point is clocked by            FIC_FCCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            FIC_FCCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                             Pin                Pin               Arrival     No. of    
Name                                           Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
FIC_MSS_0.MSS_ADLIB_INST                       MSS_010     F_HM0_ADDR[5]      Out     2.504     2.504       -         
CoreAPB3_0_APBmslave3_PADDR[5]                 Net         -                  -       1.009     -           172       
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_RNO_2[7]     CFG4        D                  In      -         3.513       -         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_RNO_2[7]     CFG4        Y                  Out     0.411     3.924       -         
CONFIG_reg_o_2_18_1[7]                         Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_RNO_0[7]     CFG4        C                  In      -         4.407       -         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_RNO_0[7]     CFG4        Y                  Out     0.200     4.607       -         
N_3702                                         Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_1[7]         CFG4        D                  In      -         5.090       -         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_1[7]         CFG4        Y                  Out     0.411     5.501       -         
CONFIG_reg_o_2_31_bm_1[7]                      Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_bm[7]             CFG4        B                  In      -         5.984       -         
CoreGPIO_0.CONFIG_reg_o_2_31_bm[7]             CFG4        Y                  Out     0.143     6.128       -         
CONFIG_reg_o_2_31_bm[7]                        Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_ns[7]             CFG3        C                  In      -         6.611       -         
CoreGPIO_0.CONFIG_reg_o_2_31_ns[7]             CFG3        Y                  Out     0.182     6.793       -         
CONFIG_reg_o_2[7]                              Net         -                  -       0.483     -           1         
CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_1[7]      CFG4        D                  In      -         7.276       -         
CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_1[7]      CFG4        Y                  Out     0.411     7.687       -         
PRDATA_0_iv_1[7]                               Net         -                  -       0.483     -           1         
CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[7]        CFG4        B                  In      -         8.170       -         
CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[7]        CFG4        Y                  Out     0.133     8.303       -         
FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[7]           Net         -                  -       0.971     -           1         
FIC_MSS_0.MSS_ADLIB_INST                       MSS_010     F_HM0_RDATA[7]     In      -         9.275       -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.118 is 5.238(51.8%) logic and 4.880(48.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            1.123
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.877

    - Propagation time:                      8.939
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.062

    Number of logic level(s):                6
    Starting point:                          FIC_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[5]
    Ending point:                            FIC_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[3]
    The start point is clocked by            FIC_FCCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            FIC_FCCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                             Pin                Pin               Arrival     No. of    
Name                                           Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
FIC_MSS_0.MSS_ADLIB_INST                       MSS_010     F_HM0_ADDR[5]      Out     2.504     2.504       -         
CoreAPB3_0_APBmslave3_PADDR[5]                 Net         -                  -       1.009     -           172       
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_RNO_1[3]     CFG4        D                  In      -         3.513       -         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_RNO_1[3]     CFG4        Y                  Out     0.411     3.924       -         
CONFIG_reg_o_2_18_1[3]                         Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_RNO_0[3]     CFG4        C                  In      -         4.407       -         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_RNO_0[3]     CFG4        Y                  Out     0.200     4.607       -         
N_3698                                         Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_1[3]         CFG4        D                  In      -         5.090       -         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_1[3]         CFG4        Y                  Out     0.411     5.501       -         
CONFIG_reg_o_2_31_bm_1[3]                      Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_bm[3]             CFG4        C                  In      -         5.984       -         
CoreGPIO_0.CONFIG_reg_o_2_31_bm[3]             CFG4        Y                  Out     0.200     6.184       -         
CONFIG_reg_o_2_31_bm[3]                        Net         -                  -       0.483     -           1         
FIC_MSS_0.MSS_ADLIB_INST_RNO_21                CFG4        D                  In      -         6.668       -         
FIC_MSS_0.MSS_ADLIB_INST_RNO_21                CFG4        Y                  Out     0.408     7.076       -         
N_10                                           Net         -                  -       0.483     -           1         
FIC_MSS_0.MSS_ADLIB_INST_RNO_2                 CFG4        D                  In      -         7.559       -         
FIC_MSS_0.MSS_ADLIB_INST_RNO_2                 CFG4        Y                  Out     0.408     7.968       -         
FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[3]           Net         -                  -       0.971     -           1         
FIC_MSS_0.MSS_ADLIB_INST                       MSS_010     F_HM0_RDATA[3]     In      -         8.939       -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.062 is 5.665(56.3%) logic and 4.397(43.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            1.123
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.877

    - Propagation time:                      8.939
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.062

    Number of logic level(s):                6
    Starting point:                          FIC_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[5]
    Ending point:                            FIC_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[3]
    The start point is clocked by            FIC_FCCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            FIC_FCCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                             Pin                Pin               Arrival     No. of    
Name                                           Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
FIC_MSS_0.MSS_ADLIB_INST                       MSS_010     F_HM0_ADDR[5]      Out     2.504     2.504       -         
CoreAPB3_0_APBmslave3_PADDR[5]                 Net         -                  -       1.009     -           172       
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_RNO_2[3]     CFG4        D                  In      -         3.513       -         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_RNO_2[3]     CFG4        Y                  Out     0.411     3.924       -         
CONFIG_reg_o_2_21_1[3]                         Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_1_RNO[3]     CFG4        D                  In      -         4.407       -         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_1_RNO[3]     CFG4        Y                  Out     0.411     4.818       -         
N_3722                                         Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_1[3]         CFG4        C                  In      -         5.301       -         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_1[3]         CFG4        Y                  Out     0.200     5.501       -         
CONFIG_reg_o_2_31_bm_1[3]                      Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_bm[3]             CFG4        C                  In      -         5.984       -         
CoreGPIO_0.CONFIG_reg_o_2_31_bm[3]             CFG4        Y                  Out     0.200     6.184       -         
CONFIG_reg_o_2_31_bm[3]                        Net         -                  -       0.483     -           1         
FIC_MSS_0.MSS_ADLIB_INST_RNO_21                CFG4        D                  In      -         6.668       -         
FIC_MSS_0.MSS_ADLIB_INST_RNO_21                CFG4        Y                  Out     0.408     7.076       -         
N_10                                           Net         -                  -       0.483     -           1         
FIC_MSS_0.MSS_ADLIB_INST_RNO_2                 CFG4        D                  In      -         7.559       -         
FIC_MSS_0.MSS_ADLIB_INST_RNO_2                 CFG4        Y                  Out     0.408     7.968       -         
FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[3]           Net         -                  -       0.971     -           1         
FIC_MSS_0.MSS_ADLIB_INST                       MSS_010     F_HM0_RDATA[3]     In      -         8.939       -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.062 is 5.665(56.3%) logic and 4.397(43.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.843
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.157

    - Propagation time:                      9.160
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.003

    Number of logic level(s):                7
    Starting point:                          FIC_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[5]
    Ending point:                            FIC_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[7]
    The start point is clocked by            FIC_FCCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            FIC_FCCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                             Pin                Pin               Arrival     No. of    
Name                                           Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
FIC_MSS_0.MSS_ADLIB_INST                       MSS_010     F_HM0_ADDR[5]      Out     2.504     2.504       -         
CoreAPB3_0_APBmslave3_PADDR[5]                 Net         -                  -       1.009     -           172       
CoreGPIO_0.CONFIG_reg_o_2_31_am_1_RNO_2[7]     CFG4        D                  In      -         3.513       -         
CoreGPIO_0.CONFIG_reg_o_2_31_am_1_RNO_2[7]     CFG4        Y                  Out     0.411     3.924       -         
CONFIG_reg_o_2_3_1[7]                          Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_am_1_RNO_0[7]     CFG4        C                  In      -         4.407       -         
CoreGPIO_0.CONFIG_reg_o_2_31_am_1_RNO_0[7]     CFG4        Y                  Out     0.200     4.607       -         
N_3582                                         Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_am_1_1[7]         CFG4        D                  In      -         5.090       -         
CoreGPIO_0.CONFIG_reg_o_2_31_am_1_1[7]         CFG4        Y                  Out     0.411     5.501       -         
CONFIG_reg_o_2_31_am_1[7]                      Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_am[7]             CFG4        B                  In      -         5.984       -         
CoreGPIO_0.CONFIG_reg_o_2_31_am[7]             CFG4        Y                  Out     0.143     6.128       -         
CONFIG_reg_o_2_31_am[7]                        Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_ns[7]             CFG3        A                  In      -         6.611       -         
CoreGPIO_0.CONFIG_reg_o_2_31_ns[7]             CFG3        Y                  Out     0.067     6.678       -         
CONFIG_reg_o_2[7]                              Net         -                  -       0.483     -           1         
CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_1[7]      CFG4        D                  In      -         7.161       -         
CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_1[7]      CFG4        Y                  Out     0.411     7.572       -         
PRDATA_0_iv_1[7]                               Net         -                  -       0.483     -           1         
CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[7]        CFG4        B                  In      -         8.055       -         
CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[7]        CFG4        Y                  Out     0.133     8.188       -         
FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[7]           Net         -                  -       0.971     -           1         
FIC_MSS_0.MSS_ADLIB_INST                       MSS_010     F_HM0_RDATA[7]     In      -         9.160       -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.003 is 5.123(51.2%) logic and 4.880(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.843
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.157

    - Propagation time:                      9.136
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.021

    Number of logic level(s):                7
    Starting point:                          FIC_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[6]
    Ending point:                            FIC_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[7]
    The start point is clocked by            FIC_FCCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            FIC_FCCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                             Pin                Pin               Arrival     No. of    
Name                                           Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
FIC_MSS_0.MSS_ADLIB_INST                       MSS_010     F_HM0_ADDR[6]      Out     2.583     2.583       -         
CoreAPB3_0_APBmslave3_PADDR[6]                 Net         -                  -       1.003     -           74        
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_RNO_2[7]     CFG4        C                  In      -         3.586       -         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_RNO_2[7]     CFG4        Y                  Out     0.200     3.786       -         
CONFIG_reg_o_2_18_1[7]                         Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_RNO_0[7]     CFG4        C                  In      -         4.269       -         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_RNO_0[7]     CFG4        Y                  Out     0.200     4.469       -         
N_3702                                         Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_1[7]         CFG4        D                  In      -         4.952       -         
CoreGPIO_0.CONFIG_reg_o_2_31_bm_1_1[7]         CFG4        Y                  Out     0.411     5.363       -         
CONFIG_reg_o_2_31_bm_1[7]                      Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_bm[7]             CFG4        B                  In      -         5.846       -         
CoreGPIO_0.CONFIG_reg_o_2_31_bm[7]             CFG4        Y                  Out     0.143     5.989       -         
CONFIG_reg_o_2_31_bm[7]                        Net         -                  -       0.483     -           1         
CoreGPIO_0.CONFIG_reg_o_2_31_ns[7]             CFG3        C                  In      -         6.473       -         
CoreGPIO_0.CONFIG_reg_o_2_31_ns[7]             CFG3        Y                  Out     0.182     6.655       -         
CONFIG_reg_o_2[7]                              Net         -                  -       0.483     -           1         
CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_1[7]      CFG4        D                  In      -         7.138       -         
CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_1[7]      CFG4        Y                  Out     0.411     7.549       -         
PRDATA_0_iv_1[7]                               Net         -                  -       0.483     -           1         
CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[7]        CFG4        B                  In      -         8.032       -         
CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[7]        CFG4        Y                  Out     0.133     8.165       -         
FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[7]           Net         -                  -       0.971     -           1         
FIC_MSS_0.MSS_ADLIB_INST                       MSS_010     F_HM0_RDATA[7]     In      -         9.136       -         
======================================================================================================================
Total path delay (propagation time + setup) of 9.979 is 5.106(51.2%) logic and 4.874(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                              Arrival          
Instance                                       Reference     Type     Pin     Net                    Time        Slack
                                               Clock                                                                  
----------------------------------------------------------------------------------------------------------------------
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_136_rs     System        SLE      Q       un1_mem_0_5_136_rs     0.076       6.439
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_137_rs     System        SLE      Q       un1_mem_0_5_137_rs     0.076       6.439
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_138_rs     System        SLE      Q       un1_mem_0_5_138_rs     0.076       6.439
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_139_rs     System        SLE      Q       un1_mem_0_5_139_rs     0.076       6.439
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_140_rs     System        SLE      Q       un1_mem_0_5_140_rs     0.076       6.439
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_141_rs     System        SLE      Q       un1_mem_0_5_141_rs     0.076       6.439
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_142_rs     System        SLE      Q       un1_mem_0_5_142_rs     0.076       6.439
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_143_rs     System        SLE      Q       un1_mem_0_5_143_rs     0.076       6.439
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_175_rs     System        SLE      Q       un1_mem_0_5_175_rs     0.076       6.476
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_177_rs     System        SLE      Q       un1_mem_0_5_177_rs     0.076       6.476
======================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                      Required          
Instance                                 Reference     Type     Pin                Net                                                 Time         Slack
                                         Clock                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------
reg_apb_wrp_0.reg16x8_0.temp_data[0]     System        SLE      D                  N_5_i_0                                             9.778        6.439
reg_apb_wrp_0.reg16x8_0.temp_data[1]     System        SLE      D                  N_7_i_0                                             9.778        6.439
reg_apb_wrp_0.reg16x8_0.temp_data[2]     System        SLE      D                  N_9_i_0                                             9.778        6.439
reg_apb_wrp_0.reg16x8_0.temp_data[3]     System        SLE      D                  N_11_i_0                                            9.778        6.439
reg_apb_wrp_0.reg16x8_0.temp_data[4]     System        SLE      D                  N_19_i_0                                            9.778        6.439
reg_apb_wrp_0.reg16x8_0.temp_data[5]     System        SLE      D                  N_25_i_0                                            9.778        6.439
reg_apb_wrp_0.reg16x8_0.temp_data[6]     System        SLE      D                  N_52_i_0                                            9.778        6.439
reg_apb_wrp_0.reg16x8_0.temp_data[7]     System        SLE      D                  N_86_i_0                                            9.778        6.439
FCCC_0.CCC_INST                          System        CCC      RCOSC_25_50MHZ     OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     10.000       9.029
=========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      3.339
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.439

    Number of logic level(s):                4
    Starting point:                          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_136_rs / Q
    Ending point:                            reg_apb_wrp_0.reg16x8_0.temp_data[0] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            FIC_FCCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_136_rs             SLE      Q        Out     0.076     0.076       -         
un1_mem_0_5_136_rs                                     Net      -        -       0.509     -           1         
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_136_rs_RNID1TQ     CFG3     B        In      -         0.585       -         
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_136_rs_RNID1TQ     CFG3     Y        Out     0.143     0.728       -         
mem_1_[0]                                              Net      -        -       0.590     -           3         
reg_apb_wrp_0.reg16x8_0.temp_data_2_15_i_1[0]          CFG4     B        In      -         1.318       -         
reg_apb_wrp_0.reg16x8_0.temp_data_2_15_i_1[0]          CFG4     Y        Out     0.125     1.442       -         
temp_data_2_15_i_1[0]                                  Net      -        -       0.483     -           1         
reg_apb_wrp_0.reg16x8_0.temp_data_2_15_i_12[0]         CFG4     D        In      -         1.926       -         
reg_apb_wrp_0.reg16x8_0.temp_data_2_15_i_12[0]         CFG4     Y        Out     0.408     2.334       -         
temp_data_2_15_i_12[0]                                 Net      -        -       0.483     -           1         
reg_apb_wrp_0.reg16x8_0.temp_data_RNO[0]               CFG4     D        In      -         2.817       -         
reg_apb_wrp_0.reg16x8_0.temp_data_RNO[0]               CFG4     Y        Out     0.384     3.201       -         
N_5_i_0                                                Net      -        -       0.138     -           1         
reg_apb_wrp_0.reg16x8_0.temp_data[0]                   SLE      D        In      -         3.339       -         
=================================================================================================================
Total path delay (propagation time + setup) of 3.561 is 1.358(38.1%) logic and 2.203(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for FIC 

Mapping to part: m2s010fbga484-1
Cell usage:
CCC             1 use
CLKINT          2 uses
MSS_010         1 use
RCOSC_25_50MHZ  1 use
CFG1           128 uses
CFG2           94 uses
CFG3           463 uses
CFG4           496 uses


Sequential Cells: 
SLE            792 uses

DSP Blocks:    0

I/O ports: 94
I/O primitives: 91
BIBUF          18 uses
BIBUF_DIFF     2 uses
INBUF          10 uses
OUTBUF         59 uses
OUTBUF_DIFF    1 use
TRIBUFF        1 use


Global Clock Buffers: 2


Total LUTs:    1181

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  792 + 0 + 0 + 0 = 792;
Total number of LUTs after P&R:  1181 + 0 + 0 + 0 = 1181;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:17s; Memory used current: 55MB peak: 159MB)

Process took 0h:00m:19s realtime, 0h:00m:17s cputime
# Tue Aug 25 16:46:40 2015

###########################################################]
