

================================================================
== Vitis HLS Report for 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4'
================================================================
* Date:           Fri Mar  7 18:05:16 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       convn_valid_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.692 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_3_VITIS_LOOP_86_4  |        ?|        ?|        23|          7|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 7, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [../source/hls.cpp:78]   --->   Operation 26 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [../source/hls.cpp:86]   --->   Operation 27 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [../source/hls.cpp:84]   --->   Operation 28 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty"   --->   Operation 32 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %empty_10"   --->   Operation 33 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty_9"   --->   Operation 34 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty_8"   --->   Operation 35 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mul_ln74_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln74"   --->   Operation 36 'read' 'mul_ln74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_w"   --->   Operation 37 'read' 'kernel_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln84 = store i31 0, i31 %n" [../source/hls.cpp:84]   --->   Operation 39 'store' 'store_ln84' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln86 = store i31 0, i31 %m" [../source/hls.cpp:86]   --->   Operation 40 'store' 'store_ln86' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln78 = store i64 0, i64 %sum" [../source/hls.cpp:78]   --->   Operation 41 'store' 'store_ln78' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%m_1 = load i31 %m" [../source/hls.cpp:86]   --->   Operation 43 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i62 %indvar_flatten" [../source/hls.cpp:84]   --->   Operation 44 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i31 %m_1" [../source/hls.cpp:86]   --->   Operation 45 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.88ns)   --->   "%icmp_ln86 = icmp_slt  i32 %zext_ln86, i32 %kernel_w_read" [../source/hls.cpp:86]   --->   Operation 46 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.12ns)   --->   "%icmp_ln84 = icmp_eq  i62 %indvar_flatten_load, i62 %mul_ln74_read" [../source/hls.cpp:84]   --->   Operation 47 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.12ns)   --->   "%add_ln84 = add i62 %indvar_flatten_load, i62 1" [../source/hls.cpp:84]   --->   Operation 48 'add' 'add_ln84' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.inc21.loopexit, void %for.inc29.loopexit.exitStub" [../source/hls.cpp:84]   --->   Operation 49 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%n_load = load i31 %n" [../source/hls.cpp:84]   --->   Operation 50 'load' 'n_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.87ns)   --->   "%add_ln84_1 = add i31 %n_load, i31 1" [../source/hls.cpp:84]   --->   Operation 51 'add' 'add_ln84_1' <Predicate = (!icmp_ln84)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.25ns)   --->   "%select_ln84_1 = select i1 %icmp_ln86, i31 %n_load, i31 %add_ln84_1" [../source/hls.cpp:84]   --->   Operation 52 'select' 'select_ln84_1' <Predicate = (!icmp_ln84)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i31 %select_ln84_1" [../source/hls.cpp:84]   --->   Operation 53 'trunc' 'trunc_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = trunc i31 %select_ln84_1" [../source/hls.cpp:84]   --->   Operation 54 'trunc' 'trunc_ln84_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln84 = store i62 %add_ln84, i62 %indvar_flatten" [../source/hls.cpp:84]   --->   Operation 55 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.38>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln84 = store i31 %select_ln84_1, i31 %n" [../source/hls.cpp:84]   --->   Operation 56 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 57 [1/1] (0.25ns)   --->   "%select_ln84 = select i1 %icmp_ln86, i31 %m_1, i31 0" [../source/hls.cpp:84]   --->   Operation 57 'select' 'select_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.69ns) (grouped into DSP with root node add_ln88)   --->   "%empty_11 = add i10 %trunc_ln84_1, i10 %tmp_3" [../source/hls.cpp:84]   --->   Operation 58 'add' 'empty_11' <Predicate = (!icmp_ln84)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [3/3] (0.99ns) (grouped into DSP with root node add_ln88)   --->   "%empty_12 = mul i10 %empty_11, i10 %tmp_2" [../source/hls.cpp:84]   --->   Operation 59 'mul' 'empty_12' <Predicate = (!icmp_ln84)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i31 %select_ln84" [../source/hls.cpp:86]   --->   Operation 60 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i31 %select_ln84" [../source/hls.cpp:86]   --->   Operation 61 'trunc' 'trunc_ln86_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.72ns)   --->   "%add_ln88_2 = add i10 %tmp, i10 %trunc_ln86_1" [../source/hls.cpp:88]   --->   Operation 62 'add' 'add_ln88_2' <Predicate = (!icmp_ln84)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.87ns)   --->   "%add_ln86 = add i31 %select_ln84, i31 1" [../source/hls.cpp:86]   --->   Operation 63 'add' 'add_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln86 = store i31 %add_ln86, i31 %m" [../source/hls.cpp:86]   --->   Operation 64 'store' 'store_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 65 [2/3] (0.99ns) (grouped into DSP with root node add_ln88)   --->   "%empty_12 = mul i10 %empty_11, i10 %tmp_2" [../source/hls.cpp:84]   --->   Operation 65 'mul' 'empty_12' <Predicate = (!icmp_ln84)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [3/3] (0.99ns) (grouped into DSP with root node add_ln88_1)   --->   "%empty_13 = mul i5 %trunc_ln84, i5 %tmp_1" [../source/hls.cpp:84]   --->   Operation 66 'mul' 'empty_13' <Predicate = (!icmp_ln84)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 67 [1/3] (0.00ns) (grouped into DSP with root node add_ln88)   --->   "%empty_12 = mul i10 %empty_11, i10 %tmp_2" [../source/hls.cpp:84]   --->   Operation 67 'mul' 'empty_12' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [2/3] (0.99ns) (grouped into DSP with root node add_ln88_1)   --->   "%empty_13 = mul i5 %trunc_ln84, i5 %tmp_1" [../source/hls.cpp:84]   --->   Operation 68 'mul' 'empty_13' <Predicate = (!icmp_ln84)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln88 = add i10 %add_ln88_2, i10 %empty_12" [../source/hls.cpp:88]   --->   Operation 69 'add' 'add_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.84>
ST_6 : Operation 70 [1/3] (0.00ns) (grouped into DSP with root node add_ln88_1)   --->   "%empty_13 = mul i5 %trunc_ln84, i5 %tmp_1" [../source/hls.cpp:84]   --->   Operation 70 'mul' 'empty_13' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 71 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln88 = add i10 %add_ln88_2, i10 %empty_12" [../source/hls.cpp:88]   --->   Operation 71 'add' 'add_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i10 %add_ln88" [../source/hls.cpp:88]   --->   Operation 72 'zext' 'zext_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%in_data_addr = getelementptr i64 %in_data, i64 0, i64 %zext_ln88" [../source/hls.cpp:88]   --->   Operation 73 'getelementptr' 'in_data_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (1.20ns)   --->   "%in_data_load = load i10 %in_data_addr" [../source/hls.cpp:88]   --->   Operation 74 'load' 'in_data_load' <Predicate = (!icmp_ln84)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 75 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln88_1 = add i5 %trunc_ln86, i5 %empty_13" [../source/hls.cpp:88]   --->   Operation 75 'add' 'add_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.35>
ST_7 : Operation 76 [1/2] ( I:1.20ns O:1.20ns )   --->   "%in_data_load = load i10 %in_data_addr" [../source/hls.cpp:88]   --->   Operation 76 'load' 'in_data_load' <Predicate = (!icmp_ln84)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_7 : Operation 77 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln88_1 = add i5 %trunc_ln86, i5 %empty_13" [../source/hls.cpp:88]   --->   Operation 77 'add' 'add_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i5 %add_ln88_1" [../source/hls.cpp:88]   --->   Operation 78 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i64 %kernel, i64 0, i64 %zext_ln88_1" [../source/hls.cpp:88]   --->   Operation 79 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 80 [2/2] (0.71ns)   --->   "%kernel_load = load i5 %kernel_addr" [../source/hls.cpp:88]   --->   Operation 80 'load' 'kernel_load' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 0.71>
ST_8 : Operation 81 [1/2] ( I:0.71ns O:0.71ns )   --->   "%kernel_load = load i5 %kernel_addr" [../source/hls.cpp:88]   --->   Operation 81 'load' 'kernel_load' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln88 = bitcast i64 %in_data_load" [../source/hls.cpp:88]   --->   Operation 82 'bitcast' 'bitcast_ln88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln88_1 = bitcast i64 %kernel_load" [../source/hls.cpp:88]   --->   Operation 83 'bitcast' 'bitcast_ln88_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [8/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88]   --->   Operation 84 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 85 [7/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88]   --->   Operation 85 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 86 [6/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88]   --->   Operation 86 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 87 [5/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88]   --->   Operation 87 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 88 [4/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88]   --->   Operation 88 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 89 [3/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88]   --->   Operation 89 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 90 [2/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88]   --->   Operation 90 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 91 [1/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88]   --->   Operation 91 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.90>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [../source/hls.cpp:88]   --->   Operation 92 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 93 [8/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:88]   --->   Operation 93 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 105 'load' 'sum_load_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_out, i64 %sum_load_1"   --->   Operation 106 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_17 : Operation 107 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 0.38>

State 18 <SV = 17> <Delay = 1.90>
ST_18 : Operation 94 [7/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:88]   --->   Operation 94 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.90>
ST_19 : Operation 95 [6/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:88]   --->   Operation 95 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.90>
ST_20 : Operation 96 [5/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:88]   --->   Operation 96 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.90>
ST_21 : Operation 97 [4/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:88]   --->   Operation 97 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.90>
ST_22 : Operation 98 [3/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:88]   --->   Operation 98 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.90>
ST_23 : Operation 99 [2/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:88]   --->   Operation 99 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.29>
ST_24 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_84_3_VITIS_LOOP_86_4_str"   --->   Operation 100 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../source/hls.cpp:78]   --->   Operation 101 'specpipeline' 'specpipeline_ln78' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 102 [1/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:88]   --->   Operation 102 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 103 [1/1] (0.38ns)   --->   "%store_ln78 = store i64 %sum_1, i64 %sum" [../source/hls.cpp:78]   --->   Operation 103 'store' 'store_ln78' <Predicate = true> <Delay = 0.38>
ST_24 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc" [../source/hls.cpp:86]   --->   Operation 104 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln74]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                 (alloca       ) [ 0111111111111111111111111]
m                   (alloca       ) [ 0111000000000000000000000]
n                   (alloca       ) [ 0110000000000000000000000]
indvar_flatten      (alloca       ) [ 0110000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
tmp                 (read         ) [ 0011000000000000000000000]
tmp_1               (read         ) [ 0011111000000000000000000]
tmp_2               (read         ) [ 0011110000000000000000000]
tmp_3               (read         ) [ 0011000000000000000000000]
mul_ln74_read       (read         ) [ 0010000000000000000000000]
kernel_w_read       (read         ) [ 0010000000000000000000000]
store_ln0           (store        ) [ 0000000000000000000000000]
store_ln84          (store        ) [ 0000000000000000000000000]
store_ln86          (store        ) [ 0000000000000000000000000]
store_ln78          (store        ) [ 0000000000000000000000000]
br_ln0              (br           ) [ 0000000000000000000000000]
m_1                 (load         ) [ 0001000000000000000000000]
indvar_flatten_load (load         ) [ 0000000000000000000000000]
zext_ln86           (zext         ) [ 0000000000000000000000000]
icmp_ln86           (icmp         ) [ 0001000000000000000000000]
icmp_ln84           (icmp         ) [ 0111111111111111110000000]
add_ln84            (add          ) [ 0000000000000000000000000]
br_ln84             (br           ) [ 0000000000000000000000000]
n_load              (load         ) [ 0000000000000000000000000]
add_ln84_1          (add          ) [ 0000000000000000000000000]
select_ln84_1       (select       ) [ 0000000000000000000000000]
trunc_ln84          (trunc        ) [ 0001111000000000000000000]
trunc_ln84_1        (trunc        ) [ 0001000000000000000000000]
store_ln84          (store        ) [ 0000000000000000000000000]
store_ln84          (store        ) [ 0000000000000000000000000]
select_ln84         (select       ) [ 0000000000000000000000000]
empty_11            (add          ) [ 0000110000000000000000000]
trunc_ln86          (trunc        ) [ 0000111100000000000000000]
trunc_ln86_1        (trunc        ) [ 0000000000000000000000000]
add_ln88_2          (add          ) [ 0000111000000000000000000]
add_ln86            (add          ) [ 0000000000000000000000000]
store_ln86          (store        ) [ 0000000000000000000000000]
empty_12            (mul          ) [ 0000001000000000000000000]
empty_13            (mul          ) [ 0000000100000000000000000]
add_ln88            (add          ) [ 0000000000000000000000000]
zext_ln88           (zext         ) [ 0000000000000000000000000]
in_data_addr        (getelementptr) [ 0000000100000000000000000]
in_data_load        (load         ) [ 0110000011000000000000000]
add_ln88_1          (add          ) [ 0000000000000000000000000]
zext_ln88_1         (zext         ) [ 0000000000000000000000000]
kernel_addr         (getelementptr) [ 0100000010000000000000000]
kernel_load         (load         ) [ 0010000001000000000000000]
bitcast_ln88        (bitcast      ) [ 0111111100111111100000000]
bitcast_ln88_1      (bitcast      ) [ 0111111100111111100000000]
mul                 (dmul         ) [ 0111111100000000011111111]
sum_load            (load         ) [ 0111111100000000001111111]
specloopname_ln0    (specloopname ) [ 0000000000000000000000000]
specpipeline_ln78   (specpipeline ) [ 0000000000000000000000000]
sum_1               (dadd         ) [ 0000000000000000000000000]
store_ln78          (store        ) [ 0000000000000000000000000]
br_ln86             (br           ) [ 0000000000000000000000000]
sum_load_1          (load         ) [ 0000000000000000000000000]
write_ln0           (write        ) [ 0000000000000000000000000]
ret_ln0             (ret          ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel_w">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_w"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln74">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln74"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty_10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_data">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sum_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_84_3_VITIS_LOOP_86_4_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="sum_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="m_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="n_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="10" slack="0"/>
<pin id="77" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="5" slack="0"/>
<pin id="83" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_2_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="0"/>
<pin id="88" dir="0" index="1" bw="10" slack="0"/>
<pin id="89" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_3_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="10" slack="0"/>
<pin id="95" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mul_ln74_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="62" slack="0"/>
<pin id="100" dir="0" index="1" bw="62" slack="0"/>
<pin id="101" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln74_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="kernel_w_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_w_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln0_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="64" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/17 "/>
</bind>
</comp>

<comp id="117" class="1004" name="in_data_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="10" slack="0"/>
<pin id="121" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_addr/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data_load/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="kernel_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="1"/>
<pin id="146" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum_1/17 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/9 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="62" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln84_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="31" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln86_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="31" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln78_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="m_1_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="31" slack="1"/>
<pin id="173" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="indvar_flatten_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="62" slack="1"/>
<pin id="176" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln86_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="31" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln86_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="31" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln84_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="62" slack="0"/>
<pin id="188" dir="0" index="1" bw="62" slack="1"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln84_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="62" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="n_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="31" slack="1"/>
<pin id="199" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln84_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="31" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="select_ln84_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="31" slack="0"/>
<pin id="209" dir="0" index="2" bw="31" slack="0"/>
<pin id="210" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln84_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="31" slack="0"/>
<pin id="216" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln84_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="31" slack="0"/>
<pin id="220" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln84_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="62" slack="0"/>
<pin id="224" dir="0" index="1" bw="62" slack="1"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln84_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="0"/>
<pin id="229" dir="0" index="1" bw="31" slack="1"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="select_ln84_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="31" slack="1"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln86_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="31" slack="0"/>
<pin id="240" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln86_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="0"/>
<pin id="244" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln88_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="2"/>
<pin id="248" dir="0" index="1" bw="10" slack="0"/>
<pin id="249" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_2/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln86_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="31" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln86_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="31" slack="0"/>
<pin id="259" dir="0" index="1" bw="31" slack="2"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln88_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln88_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_1/7 "/>
</bind>
</comp>

<comp id="270" class="1004" name="bitcast_ln88_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="2"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln88/9 "/>
</bind>
</comp>

<comp id="274" class="1004" name="bitcast_ln88_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln88_1/9 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sum_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="16"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/17 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln78_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="23"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/24 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sum_load_1_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="16"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/17 "/>
</bind>
</comp>

<comp id="291" class="1007" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="1"/>
<pin id="293" dir="0" index="1" bw="10" slack="2"/>
<pin id="294" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="295" dir="0" index="3" bw="10" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="empty_11/3 empty_12/3 add_ln88/5 "/>
</bind>
</comp>

<comp id="298" class="1007" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="2"/>
<pin id="300" dir="0" index="1" bw="5" slack="3"/>
<pin id="301" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty_13/4 add_ln88_1/6 "/>
</bind>
</comp>

<comp id="304" class="1005" name="sum_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="312" class="1005" name="m_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="31" slack="0"/>
<pin id="314" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="319" class="1005" name="n_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="31" slack="0"/>
<pin id="321" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="326" class="1005" name="indvar_flatten_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="62" slack="0"/>
<pin id="328" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="2"/>
<pin id="335" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="3"/>
<pin id="340" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_2_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="2"/>
<pin id="345" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="348" class="1005" name="tmp_3_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="2"/>
<pin id="350" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="353" class="1005" name="mul_ln74_read_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="62" slack="1"/>
<pin id="355" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln74_read "/>
</bind>
</comp>

<comp id="358" class="1005" name="kernel_w_read_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_w_read "/>
</bind>
</comp>

<comp id="363" class="1005" name="m_1_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="31" slack="1"/>
<pin id="365" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="icmp_ln86_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="373" class="1005" name="icmp_ln84_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="377" class="1005" name="trunc_ln84_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="2"/>
<pin id="379" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln84 "/>
</bind>
</comp>

<comp id="382" class="1005" name="trunc_ln84_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="1"/>
<pin id="384" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84_1 "/>
</bind>
</comp>

<comp id="387" class="1005" name="trunc_ln86_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="3"/>
<pin id="389" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln86 "/>
</bind>
</comp>

<comp id="392" class="1005" name="add_ln88_2_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="2"/>
<pin id="394" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln88_2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="in_data_addr_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="1"/>
<pin id="399" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_data_addr "/>
</bind>
</comp>

<comp id="402" class="1005" name="in_data_load_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="2"/>
<pin id="404" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="in_data_load "/>
</bind>
</comp>

<comp id="407" class="1005" name="kernel_addr_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="1"/>
<pin id="409" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="412" class="1005" name="kernel_load_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="1"/>
<pin id="414" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="417" class="1005" name="bitcast_ln88_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="1"/>
<pin id="419" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln88 "/>
</bind>
</comp>

<comp id="422" class="1005" name="bitcast_ln88_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="1"/>
<pin id="424" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln88_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="mul_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="1"/>
<pin id="429" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="432" class="1005" name="sum_load_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="1"/>
<pin id="434" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="56" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="180"><net_src comp="171" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="174" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="174" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="181" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="197" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="200" pin="2"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="206" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="191" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="206" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="232" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="232" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="232" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="262" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="281"><net_src comp="278" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="286"><net_src comp="143" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="297"><net_src comp="291" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="303"><net_src comp="298" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="307"><net_src comp="58" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="311"><net_src comp="304" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="315"><net_src comp="62" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="322"><net_src comp="66" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="329"><net_src comp="70" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="336"><net_src comp="74" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="341"><net_src comp="80" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="346"><net_src comp="86" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="351"><net_src comp="92" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="356"><net_src comp="98" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="361"><net_src comp="104" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="366"><net_src comp="171" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="371"><net_src comp="181" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="376"><net_src comp="186" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="214" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="385"><net_src comp="218" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="390"><net_src comp="238" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="395"><net_src comp="246" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="400"><net_src comp="117" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="405"><net_src comp="124" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="410"><net_src comp="130" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="415"><net_src comp="137" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="420"><net_src comp="270" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="425"><net_src comp="274" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="430"><net_src comp="147" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="435"><net_src comp="278" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="143" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_out | {17 }
 - Input state : 
	Port: convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 : kernel_w | {1 }
	Port: convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 : mul_ln74 | {1 }
	Port: convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 : empty_8 | {1 }
	Port: convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 : empty_9 | {1 }
	Port: convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 : empty_10 | {1 }
	Port: convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 : empty | {1 }
	Port: convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 : in_data | {6 7 }
	Port: convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 : kernel | {7 8 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln84 : 1
		store_ln86 : 1
		store_ln78 : 1
	State 2
		zext_ln86 : 1
		icmp_ln86 : 2
		icmp_ln84 : 1
		add_ln84 : 1
		br_ln84 : 2
		add_ln84_1 : 1
		select_ln84_1 : 3
		trunc_ln84 : 4
		trunc_ln84_1 : 4
		store_ln84 : 2
		store_ln84 : 4
	State 3
		empty_12 : 1
		trunc_ln86 : 1
		trunc_ln86_1 : 1
		add_ln88_2 : 2
		add_ln86 : 1
		store_ln86 : 2
	State 4
	State 5
		add_ln88 : 1
	State 6
		zext_ln88 : 1
		in_data_addr : 2
		in_data_load : 3
		add_ln88_1 : 1
	State 7
		zext_ln88_1 : 1
		kernel_addr : 2
		kernel_load : 3
	State 8
	State 9
		mul : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		sum_1 : 1
		write_ln0 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		store_ln78 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   dadd   |         grp_fu_143        |    3    |   685   |   635   |
|----------|---------------------------|---------|---------|---------|
|   dmul   |         grp_fu_147        |    8    |   388   |   127   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln84_fu_191      |    0    |    0    |    69   |
|    add   |     add_ln84_1_fu_200     |    0    |    0    |    38   |
|          |     add_ln88_2_fu_246     |    0    |    0    |    17   |
|          |      add_ln86_fu_251      |    0    |    0    |    38   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln86_fu_181     |    0    |    0    |    39   |
|          |      icmp_ln84_fu_186     |    0    |    0    |    69   |
|----------|---------------------------|---------|---------|---------|
|  select  |    select_ln84_1_fu_206   |    0    |    0    |    31   |
|          |     select_ln84_fu_232    |    0    |    0    |    31   |
|----------|---------------------------|---------|---------|---------|
| addmuladd|         grp_fu_291        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_298        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_read_fu_74      |    0    |    0    |    0    |
|          |      tmp_1_read_fu_80     |    0    |    0    |    0    |
|   read   |      tmp_2_read_fu_86     |    0    |    0    |    0    |
|          |      tmp_3_read_fu_92     |    0    |    0    |    0    |
|          |  mul_ln74_read_read_fu_98 |    0    |    0    |    0    |
|          | kernel_w_read_read_fu_104 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_110  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln86_fu_177     |    0    |    0    |    0    |
|   zext   |      zext_ln88_fu_262     |    0    |    0    |    0    |
|          |     zext_ln88_1_fu_266    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     trunc_ln84_fu_214     |    0    |    0    |    0    |
|   trunc  |    trunc_ln84_1_fu_218    |    0    |    0    |    0    |
|          |     trunc_ln86_fu_238     |    0    |    0    |    0    |
|          |    trunc_ln86_1_fu_242    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    13   |   1073  |   1094  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln88_2_reg_392  |   10   |
|bitcast_ln88_1_reg_422|   64   |
| bitcast_ln88_reg_417 |   64   |
|   icmp_ln84_reg_373  |    1   |
|   icmp_ln86_reg_368  |    1   |
| in_data_addr_reg_397 |   10   |
| in_data_load_reg_402 |   64   |
|indvar_flatten_reg_326|   62   |
|  kernel_addr_reg_407 |    5   |
|  kernel_load_reg_412 |   64   |
| kernel_w_read_reg_358|   32   |
|      m_1_reg_363     |   31   |
|       m_reg_312      |   31   |
| mul_ln74_read_reg_353|   62   |
|      mul_reg_427     |   64   |
|       n_reg_319      |   31   |
|   sum_load_reg_432   |   64   |
|      sum_reg_304     |   64   |
|     tmp_1_reg_338    |    5   |
|     tmp_2_reg_343    |   10   |
|     tmp_3_reg_348    |   10   |
|      tmp_reg_333     |   10   |
| trunc_ln84_1_reg_382 |   10   |
|  trunc_ln84_reg_377  |    5   |
|  trunc_ln86_reg_387  |    5   |
+----------------------+--------+
|         Total        |   779  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_124 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_137 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|     grp_fu_143    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_147    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_147    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_291    |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|     grp_fu_291    |  p1  |   2  |  10  |   20   ||    0    ||    9    |
|     grp_fu_298    |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   464  ||  3.096  ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |    -   |  1073  |  1094  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   72   |
|  Register |    -   |    -   |   779  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |    3   |  1852  |  1166  |
+-----------+--------+--------+--------+--------+
