<module name="COMPUTE_CLUSTER0_GIC500SS_GIC_REDISTRIBUTOR_CONTROL_LPI_2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__2_GICR_CTLR" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__2_GICR_CTLR" offset="0x0" width="32" description="Re-Distributor Control Register">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__2_GICR_CTLR__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__2_GICR_CTLR__3_1" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__2_GICR_CTLR__0_1" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__3_GICR_IIDR" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__3_GICR_IIDR" offset="0x4" width="32" description="Re-Distributor Implementer Identification Register">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__3_GICR_IIDR__24_8" width="8" begin="31" end="24" resetval="0x0" description="" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__3_GICR_IIDR__16_4" width="4" begin="19" end="16" resetval="0x1" description="" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__3_GICR_IIDR__12_4" width="4" begin="15" end="12" resetval="0x1" description="" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__3_GICR_IIDR__0_12" width="12" begin="11" end="0" resetval="0x1083" description="" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__4_GICR_TYPER_lower" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__4_GICR_TYPER_lower" offset="0x8" width="32" description="Re-Distributor Type Register (lower)">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__4_GICR_TYPER_LOWER__8_16" width="16" begin="23" end="8" resetval="0x0" description="" range="23 - 8" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__4_GICR_TYPER_LOWER__4_1" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__4_GICR_TYPER_LOWER__3_1" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__4_GICR_TYPER_LOWER__1_1" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__4_GICR_TYPER_LOWER__0_1" width="1" begin="0" end="0" resetval="0x1" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__5_GICR_TYPER_upper" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__5_GICR_TYPER_upper" offset="0xC" width="32" description="Re-Distributor Type Register (upper)">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__5_GICR_TYPER_UPPER__24_8" width="8" begin="31" end="24" resetval="0x0" description="" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__5_GICR_TYPER_UPPER__16_8" width="8" begin="23" end="16" resetval="0x0" description="" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__5_GICR_TYPER_UPPER__8_8" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__5_GICR_TYPER_UPPER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__6_GICR_WAKER" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__6_GICR_WAKER" offset="0x14" width="32" description="Power Management Control Register">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__6_GICR_WAKER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__6_GICR_WAKER__2_1" width="1" begin="2" end="2" resetval="0x1" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__6_GICR_WAKER__1_1" width="1" begin="1" end="1" resetval="0x1" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__6_GICR_WAKER__0_1" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__7_GICR_PROPBASER_lower" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__7_GICR_PROPBASER_lower" offset="0x70" width="32" description="LPI Configuration Table Control Register (lower)">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__7_GICR_PROPBASER_LOWER__12_20" width="20" begin="31" end="12" resetval="0x0" description="" range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__7_GICR_PROPBASER_LOWER__7_3" width="3" begin="9" end="7" resetval="0x0" description="" range="9 - 7" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__7_GICR_PROPBASER_LOWER__0_5" width="5" begin="4" end="0" resetval="0x0" description="" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__8_GICR_PROPBASER_upper" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__8_GICR_PROPBASER_upper" offset="0x74" width="32" description="LPI Configuration Table Control Register (upper)">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__8_GICR_PROPBASER_UPPER__0_16" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__9_GICR_PENDBASER_lower" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__9_GICR_PENDBASER_lower" offset="0x78" width="32" description="LPI Pending Table Control Register (lower)">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__9_GICR_PENDBASER_LOWER__16_16" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__9_GICR_PENDBASER_LOWER__7_3" width="3" begin="9" end="7" resetval="0x0" description="" range="9 - 7" rwaccess="R/W"/>
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__10_GICR_PENDBASER_upper" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__10_GICR_PENDBASER_upper" offset="0x7C" width="32" description="LPI Pending Table Control Register (upper)">
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__10_GICR_PENDBASER_UPPER__30_1" width="1" begin="30" end="30" resetval="0x0" description="" range="30" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_CONTROL_LPI_2__10_GICR_PENDBASER_UPPER__0_16" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__11_GICR_PIDR4" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__11_GICR_PIDR4" offset="0xFFD0" width="32" description="Peripheral ID4 Register">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__12_GICR_PIDR5" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__12_GICR_PIDR5" offset="0xFFD4" width="32" description="Peripheral ID5 Register">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__13_GICR_PIDR6" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__13_GICR_PIDR6" offset="0xFFD8" width="32" description="Peripheral ID6 Register">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__14_GICR_PIDR7" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__14_GICR_PIDR7" offset="0xFFDC" width="32" description="Peripheral ID7 Register">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__15_GICR_PIDR0" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__15_GICR_PIDR0" offset="0xFFE0" width="32" description="Peripheral ID0 Register">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__16_GICR_PIDR1" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__16_GICR_PIDR1" offset="0xFFE4" width="32" description="Peripheral ID1 Register">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__17_GICR_PIDR2" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__17_GICR_PIDR2" offset="0xFFE8" width="32" description="Peripheral ID2 Register">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__18_GICR_PIDR3" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__18_GICR_PIDR3" offset="0xFFEC" width="32" description="Peripheral ID3 Register">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__19_GICR_CIDR0" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__19_GICR_CIDR0" offset="0xFFF0" width="32" description="Component ID0 Register">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__20_GICR_CIDR1" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__20_GICR_CIDR1" offset="0xFFF4" width="32" description="Component ID1 Register">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__21_GICR_CIDR2" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__21_GICR_CIDR2" offset="0xFFF8" width="32" description="Component ID2 Register">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__22_GICR_CIDR3" acronym="GIC_REDISTRIBUTOR_CONTROL_LPI_2_Redistributor_control_LPI_2__22_GICR_CIDR3" offset="0xFFFC" width="32" description="Component ID3 Register">
		
	</register>
</module>