read -sv run_verilog_mid/adder_32b_7_81_339c5b15c4c4691b77dc4ced6c5b4f4a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_7_81_339c5b15c4c4691b77dc4ced6c5b4f4a_yosys.v
