# pipeline api
```scala
import spinal.lib.misc.pipeline._
```

## Payload
```scala
    val payload1 = Payload(SInt(16 bits))
```
`payload1` represent (the name of) an `SInt(16 bits)` data in some pipeline `Node`. The data can be either a wire or a register, depending on the setup.

## Node
```scala
    val node0, node1 = Node()
```
- `Node`s are like namespace of payload
- `node0(payload1)` is an `SInt(16 bits)` wire by default
- the generated verilog of `node0(payload1)` and `node1(payload2)` are
```verilog
  wire       [15:0]   node0_payload1;
  wire       [15:0]   node1_payload1;
```

## Link
### StageLink
```scala
    val node0, node1, node2 = Node()
    val links = List(StageLink(node0, node1), StageLink(node1, node2))
    val payload1 = Payload(SInt(16 bits))

    val node0Logic = new node0.Area {
      payload1 := i
    }

    val node2Logic = new node2.Area {
      o := payload1
    }

    Builder(links)
```
- `Link` build connection between payloads in different nodes
- `StageLink(upNode, downNode)` will set the payload in downNode to `Reg` if the payload is assigned in `upNode` or any upstream of `upNode`
```scala
    // if payload is assigned in some upstream of downNode
    // StageLink will do these two things
    downNode(payload).setAsReg() 
    downNode(payload) := upNode(payload)
```
- remember to call `Builder` after implementing all the logic

#### exercise: implement complex multiplier using StageLink with the following algorithm
- common = (xr-xi)*yi
- multr = (yr-yi)*xr
- multi = (yr+yi)*xi
- zr = multr+common
- zi = multi+common

### valid and ready
- `Node` can has `ready` and `valid` signal
- `valid` propagates downwards and `ready` propagetes upwards automatically
```scala
    val i = slave Stream(SInt(16 bits))
    val o = master Stream(SInt(16 bits))
    val node0, node1, node2 = Node()
    val links = List(StageLink(node0, node1), StageLink(node1, node2))
    val payload = Payload(SInt(16 bits))
    val node0Logic = new node0.Area{
        valid := i.valid // or node0.valid := flow.valid
        i.ready := ready
        payload := i.payload
    }
    val node2Logic = new node2.Area{
        o.valid := valid
        ready := o.ready
        o.payload := payload
    }
    Builder(links)
```

### CtrlLink
- in `StageLink`, `valid` and `ready` are set downwards and upwards automatically, we can not stop some payload (set the valid to false) in the middle of the pipeline
- `CtrlLink` provides some method to halt or forget a data, but do not set the payload in the downNode as reg.
- however, in common practise, `CtrlLink` is more like a node that can control valid and ready
- for example
```scala
    val node = CtrlLink()
```
this create two node `node.up` and `node.down` which are connected by a `CtrlLink`
- `node(payload)` = `node.down(payload)`
- in our processor, we use the below pipeline
```scala
    val node0, node1, node2 = CtrlLink() 
    val links = List(StageLink(node0.down, node1.up), StageLink(node1.down, node2.up))
```

#### exercise: implement a
