
---------- Begin Simulation Statistics ----------
final_tick                                49942075500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 129249                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738052                       # Number of bytes of host memory used
host_op_rate                                   129249                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   654.60                       # Real time elapsed on the host
host_tick_rate                               76293861                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    84606970                       # Number of instructions simulated
sim_ops                                      84607133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049942                       # Number of seconds simulated
sim_ticks                                 49942075500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.517129                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               17083067                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            20212550                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4598557                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18436074                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1500183                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1503137                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            2954                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22989974                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1770                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           142                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2366919                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12575002                       # Number of branches committed
system.cpu0.commit.bw_lim_events               438785                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls            714                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       27164141                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84588009                       # Number of instructions committed
system.cpu0.commit.committedOps              84588147                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     95585211                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.884950                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.179094                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     47277452     49.46%     49.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25520681     26.69%     76.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     14726302     15.40%     91.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5792846      6.06%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       818580      0.85%     98.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       787570      0.82%     99.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        47091      0.04%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       175904      0.18%     99.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       438785      0.45%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     95585211                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   9712157                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2725220                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80486505                       # Number of committed integer instructions.
system.cpu0.commit.loads                      7224472                       # Number of loads committed
system.cpu0.commit.membars                        411                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          414      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        64812431     76.62%     76.62% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1285      0.00%     76.62% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              18      0.00%     76.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       2719392      3.21%     79.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       4079090      4.82%     84.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1456822      1.72%     86.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      1359696      1.60%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            2      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     87.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        7127484      8.42%     96.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2934358      3.46%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        97130      0.11%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           25      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::total         84588147                       # Class of committed instruction
system.cpu0.commit.refs                      10158997                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84588009                       # Number of Instructions Simulated
system.cpu0.committedOps                     84588147                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.180824                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.180824                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles              1812160                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2231839                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            15241044                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             121069206                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                24631123                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 69941729                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2366986                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4307377                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               991658                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22989974                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 17066377                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     75064142                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               101149                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     136152429                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           95                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                9197278                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.230167                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          20080698                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          18583250                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.363110                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          99743656                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.365025                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.355822                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                24691486     24.75%     24.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                43743616     43.85%     68.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                16641364     16.68%     85.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 7269818      7.28%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2449554      2.45%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2170231      2.17%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2776419      2.78%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     391      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                     777      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            99743656                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 18388750                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 5687100                       # number of floating regfile writes
system.cpu0.idleCycles                         139951                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2522398                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                16669518                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    1.059247                       # Inst execution rate
system.cpu0.iew.exec_refs                    14552782                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3709325                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                1793238                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10962340                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               366                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           538862                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4418958                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          111752322                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10843457                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2320281                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            105801508                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                    20                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                  569                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2366986                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                  613                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          611                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          145232                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3737862                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1484430                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            44                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         5779                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2516619                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 82665135                       # num instructions consuming a value
system.cpu0.iew.wb_count                    104953122                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826485                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 68321544                       # num instructions producing a value
system.cpu0.iew.wb_rate                      1.050754                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     105026586                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               121349187                       # number of integer regfile reads
system.cpu0.int_regfile_writes               80555382                       # number of integer regfile writes
system.cpu0.ipc                              0.846865                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.846865                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass              460      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             82565343     76.36%     76.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1290      0.00%     76.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   20      0.00%     76.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            2727551      2.52%     78.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            5113795      4.72%     83.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1616485      1.49%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           1360183      1.25%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 2      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10813969     10.00%     96.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3802706      3.51%     99.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         119966      0.11%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            25      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::total             108121795                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               10938021                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           21876028                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     10800921                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          12221039                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     271417                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002510                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 270475     99.65%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   10      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   481      0.17%     99.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  447      0.16%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              97454731                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         294491860                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     94152201                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        126695461                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 111751490                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                108121795                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                832                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       27164134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           109231                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           118                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6832490                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     99743656                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.083996                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.186737                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           36186923     36.27%     36.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           35880297     35.97%     72.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           19243284     19.29%     91.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3518194      3.52%     95.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2268299      2.27%     97.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2106011      2.11%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             268423      0.26%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             191241      0.19%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              80984      0.08%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       99743656                       # Number of insts issued each cycle
system.cpu0.iq.rate                          1.082477                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads              958                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             780                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10962340                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4418958                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               16129710                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               9615002                       # number of misc regfile writes
system.cpu0.numCycles                        99883607                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                         545                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                1794919                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             70441121                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                  5058                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                28944049                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                   527                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups            154455964                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             117378691                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           96086867                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 66479007                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                  3783                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2366986                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles               150951                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                25645713                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         19250638                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       135205326                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles          7744                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               212                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                   366465                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           212                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   206898324                       # The number of ROB reads
system.cpu0.rob.rob_writes                  227663071                       # The number of ROB writes
system.cpu0.timesIdled                           4911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            77.156177                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                    662                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                 858                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              102                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              756                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 2                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             49                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              47                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    903                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                             8                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts               61                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                       764                       # Number of branches committed
system.cpu1.commit.bw_lim_events                    8                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls             32                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts            192                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts                6320                       # Number of instructions committed
system.cpu1.commit.committedOps                  6330                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples         7821                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.809359                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.204358                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4298     54.95%     54.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2133     27.27%     82.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          692      8.84%     91.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3           43      0.54%     91.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          627      8.01%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5            9      0.11%     99.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           10      0.12%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7            1      0.01%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8            8      0.10%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total         7821                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        18                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                  53                       # Number of function calls committed.
system.cpu1.commit.int_insts                     6303                       # Number of committed integer instructions.
system.cpu1.commit.loads                          114                       # Number of loads committed
system.cpu1.commit.membars                         13                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass           13      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu            4788     75.63%     75.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            624      9.85%     85.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               2      0.03%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead            122      1.92%     87.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           763     12.05%     99.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%     99.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.28%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::total             6330                       # Class of committed instruction
system.cpu1.commit.refs                           903                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                       6320                       # Number of Instructions Simulated
system.cpu1.committedOps                         6330                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.060917                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.060917                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                 3821                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                   41                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved                 690                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                  6722                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                    1997                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                     1566                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                    67                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                   60                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                  438                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                        903                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                      197                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                         5587                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                   52                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                          6994                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                    216                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.069328                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles              2193                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches               664                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.536967                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples              7889                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.889593                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.048206                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    3779     47.90%     47.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    1995     25.28%     73.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    1433     18.16%     91.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     639      8.09%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                      11      0.13%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                      17      0.21%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                       3      0.03%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       3      0.03%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       9      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                7889                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.idleCycles                           5136                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                  62                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                     778                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.494664                       # Inst execution rate
system.cpu1.iew.exec_refs                         933                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                       789                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                      1                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                  149                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                24                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts               58                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                 802                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts               6523                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                  144                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               45                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                 6443                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                    67                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads           35                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores           13                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect           61                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                     5744                       # num instructions consuming a value
system.cpu1.iew.wb_count                         6416                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.737639                       # average fanout of values written-back
system.cpu1.iew.wb_producers                     4237                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.492591                       # insts written-back per cycle
system.cpu1.iew.wb_sent                          6421                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                   10294                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   4933                       # number of integer regfile writes
system.cpu1.ipc                              0.485220                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.485220                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass               18      0.27%      0.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                 4899     75.50%     75.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 624      9.61%     85.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    2      0.03%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     85.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                 151      2.32%     87.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                769     11.85%     99.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              7      0.10%     99.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.27%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::total                  6488                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     29                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 54                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                22                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                         12                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001849                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     3     25.00%     25.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    5     41.66%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4     33.33%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                  6453                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads             20823                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses         6398                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes             6694                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                      6486                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                     6488                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                 37                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined            192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined           93                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples         7889                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.822410                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.950352                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3684     46.69%     46.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               2502     31.71%     78.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               1228     15.56%     93.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                388      4.91%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                 69      0.87%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                 18      0.22%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total           7889                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.498119                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads               21                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               2                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                 149                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                802                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                      5                       # number of misc regfile reads
system.cpu1.numCycles                           13025                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                      394851                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                    291                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps                 4809                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                  1598                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                    2234                       # Number of cycles rename is idle
system.cpu1.rename.RenameLookups                10467                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                  6630                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands               5031                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                     1767                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                  1323                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                    67                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                 2825                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                     222                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups           10449                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles           705                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                     2537                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts            16                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                       14309                       # The number of ROB reads
system.cpu1.rob.rob_writes                      13112                       # The number of ROB writes
system.cpu1.timesIdled                             67                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            75.719217                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                    658                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                 869                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              102                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted              763                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 2                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups             50                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses              48                       # Number of indirect misses.
system.cpu2.branchPred.lookups                    919                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             8                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts               61                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                       764                       # Number of branches committed
system.cpu2.commit.bw_lim_events                   12                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls             32                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts            209                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts                6320                       # Number of instructions committed
system.cpu2.commit.committedOps                  6330                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples         8481                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.746374                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.185080                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         4971     58.61%     58.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         2122     25.02%     83.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          691      8.14%     91.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3           41      0.48%     92.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          625      7.36%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            9      0.10%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            8      0.09%     99.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            2      0.02%     99.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8           12      0.14%     99.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total         8481                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        18                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                  53                       # Number of function calls committed.
system.cpu2.commit.int_insts                     6303                       # Number of committed integer instructions.
system.cpu2.commit.loads                          114                       # Number of loads committed
system.cpu2.commit.membars                         13                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass           13      0.20%      0.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu            4788     75.63%     75.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            624      9.85%     85.70% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               2      0.03%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead            122      1.92%     87.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           763     12.05%     99.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%     99.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.28%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::total             6330                       # Class of committed instruction
system.cpu2.commit.refs                           903                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                       6320                       # Number of Instructions Simulated
system.cpu2.committedOps                         6330                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.509968                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.509968                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                 4980                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                   41                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved                 689                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                  6727                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                    1498                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                     1562                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                    67                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                   73                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                  444                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                        919                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                      202                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                         6722                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                   50                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                          7069                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                    216                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.096300                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles              1720                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches               660                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.740752                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples              8551                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.829844                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.043802                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    4399     51.44%     51.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    2029     23.72%     75.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    1432     16.74%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     641      7.49%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                      13      0.15%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                      19      0.22%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       4      0.04%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       3      0.03%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      11      0.12%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                8551                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                       1                       # number of floating regfile writes
system.cpu2.idleCycles                            992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                  62                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                     778                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.675783                       # Inst execution rate
system.cpu2.iew.exec_refs                         931                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                       789                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      3                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                  151                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                24                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts               59                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                 801                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts               6540                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                  142                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts               51                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                 6449                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                    67                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads           37                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores           12                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect           61                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                     5724                       # num instructions consuming a value
system.cpu2.iew.wb_count                         6426                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.738993                       # average fanout of values written-back
system.cpu2.iew.wb_producers                     4230                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.673373                       # insts written-back per cycle
system.cpu2.iew.wb_sent                          6431                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                   10295                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   4942                       # number of integer regfile writes
system.cpu2.ipc                              0.662265                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.662265                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass               18      0.27%      0.27% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                 4912     75.56%     75.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 624      9.59%     85.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    2      0.03%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     85.47% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                 154      2.36%     87.84% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                769     11.83%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              3      0.04%     99.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.27%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::total                  6500                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     25                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 46                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           19                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                24                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                         13                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001999                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      1      7.69%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     3     23.07%     30.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    5     38.46%     69.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%     69.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4     30.76%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                  6470                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads             21518                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses         6407                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes             6726                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                      6503                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                     6500                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                 37                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined            209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined           95                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples         8551                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.760145                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.938647                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               4327     50.60%     50.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               2535     29.64%     80.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               1204     14.08%     94.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                403      4.71%     99.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                 64      0.74%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                 16      0.18%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  2      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total           8551                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.681127                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads               24                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               2                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                 151                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                801                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                      5                       # number of misc regfile reads
system.cpu2.numCycles                            9543                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                      398665                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                    248                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps                 4809                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                  1612                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                    1737                       # Number of cycles rename is idle
system.cpu2.rename.RenameLookups                10480                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                  6646                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands               5045                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                     1767                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                  2325                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                    67                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                 3798                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                     236                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups           10462                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles           934                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                     2550                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts            16                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                       14982                       # The number of ROB reads
system.cpu2.rob.rob_writes                      13148                       # The number of ROB writes
system.cpu2.timesIdled                             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            81.011097                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                    657                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                 811                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect               91                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted              760                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 2                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups             49                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses              47                       # Number of indirect misses.
system.cpu3.branchPred.lookups                    906                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             5                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts               53                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                       765                       # Number of branches committed
system.cpu3.commit.bw_lim_events                   10                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls             25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts            211                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts                6321                       # Number of instructions committed
system.cpu3.commit.committedOps                  6326                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples         8015                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.789270                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.204924                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         4513     56.30%     56.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2120     26.45%     82.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          674      8.40%     91.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3           47      0.58%     91.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          632      7.88%     99.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            9      0.11%     99.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            6      0.07%     99.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            4      0.04%     99.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8           10      0.12%     99.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total         8015                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        18                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                  50                       # Number of function calls committed.
system.cpu3.commit.int_insts                     6307                       # Number of committed integer instructions.
system.cpu3.commit.loads                          113                       # Number of loads committed
system.cpu3.commit.membars                          7                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            7      0.11%      0.11% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu            4795     75.79%     75.90% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            624      9.86%     85.77% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               2      0.03%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead            118      1.86%     87.66% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           762     12.04%     99.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%     99.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.28%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::total             6326                       # Class of committed instruction
system.cpu3.commit.refs                           898                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                       6321                       # Number of Instructions Simulated
system.cpu3.committedOps                         6326                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.496440                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.496440                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                 4845                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                   38                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved                 688                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                  6718                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                    1409                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                     1231                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                    60                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                   57                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                  536                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                        906                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                      192                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                         6321                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                   34                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                          7029                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                    196                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.095781                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles              1661                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches               659                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.743101                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples              8081                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.871798                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.042487                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    3946     48.83%     48.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    2019     24.98%     73.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    1436     17.77%     91.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     632      7.82%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                      13      0.16%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                      21      0.25%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       4      0.04%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       3      0.03%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       7      0.08%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                8081                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.idleCycles                           1378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                  55                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                     777                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.679775                       # Inst execution rate
system.cpu3.iew.exec_refs                         920                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                       788                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      6                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                  137                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                21                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts               47                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                 812                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts               6538                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                  132                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts               57                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                 6430                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                    60                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads           24                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores           27                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect           54                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                     5673                       # num instructions consuming a value
system.cpu3.iew.wb_count                         6407                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.751983                       # average fanout of values written-back
system.cpu3.iew.wb_producers                     4266                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.677344                       # insts written-back per cycle
system.cpu3.iew.wb_sent                          6413                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                   10316                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   4929                       # number of integer regfile writes
system.cpu3.ipc                              0.668252                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.668252                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass               13      0.20%      0.20% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                 4913     75.73%     75.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 624      9.61%     85.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    2      0.03%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     85.58% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                 139      2.14%     87.72% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                775     11.94%     99.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              3      0.04%     99.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.27%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::total                  6487                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     25                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 46                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                24                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                         13                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.002004                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     3     23.07%     23.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    6     46.15%     69.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     69.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4     30.76%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                  6462                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads             21028                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses         6389                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes             6726                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                      6510                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                     6487                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                 28                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined            211                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          130                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples         8081                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.802747                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.946043                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3904     48.31%     48.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               2438     30.16%     78.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               1247     15.43%     93.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                426      5.27%     99.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                 55      0.68%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                 10      0.12%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  1      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total           8081                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.685801                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                7                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                 137                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                812                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                      6                       # number of misc regfile reads
system.cpu3.numCycles                            9459                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                      398069                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                    378                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps                 4811                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                  1981                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                    1664                       # Number of cycles rename is idle
system.cpu3.rename.RenameLookups                10511                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                  6634                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands               5034                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                     1511                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                  1560                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                    60                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                 3450                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                     223                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups           10493                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          1018                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                16                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                     3130                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts            16                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                       14477                       # The number of ROB reads
system.cpu3.rob.rob_writes                      13140                       # The number of ROB writes
system.cpu3.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13325                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27797                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         6697                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           35                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       530455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          107                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1067640                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            142                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1611                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11807                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1499                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              7                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12852                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12851                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1611                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            10                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        42259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  42259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1681216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1681216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               19                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14491                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14491    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14491                       # Request fanout histogram
system.membus.respLayer1.occupancy           77596750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            78613500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                  5                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    16579994166.666666                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   28715650714.805633                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value       417000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  49737971500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      202093000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  49739982500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           94                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total              94                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           94                       # number of overall hits
system.cpu2.icache.overall_hits::total             94                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          108                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           108                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          108                       # number of overall misses
system.cpu2.icache.overall_misses::total          108                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst      2597000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2597000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst      2597000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2597000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst          202                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          202                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst          202                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          202                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.534653                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.534653                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.534653                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.534653                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 24046.296296                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 24046.296296                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 24046.296296                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 24046.296296                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           57                       # number of writebacks
system.cpu2.icache.writebacks::total               57                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           20                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst           88                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst           88                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst      1885000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1885000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst      1885000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1885000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.435643                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.435643                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.435643                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.435643                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 21420.454545                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 21420.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 21420.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 21420.454545                       # average overall mshr miss latency
system.cpu2.icache.replacements                    57                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           94                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total             94                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          108                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          108                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst      2597000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2597000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst          202                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          202                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.534653                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.534653                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 24046.296296                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 24046.296296                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           20                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst           88                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst      1885000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1885000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.435643                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.435643                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 21420.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21420.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.877095                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                182                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               88                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             2.068181                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        197337000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.877095                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.964909                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.964909                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              492                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             492                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data          153                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             153                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data          153                       # number of overall hits
system.cpu2.dcache.overall_hits::total            153                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data          745                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           745                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data          745                       # number of overall misses
system.cpu2.dcache.overall_misses::total          745                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data     62829475                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     62829475                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data     62829475                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     62829475                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data          898                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          898                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data          898                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          898                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.829621                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.829621                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.829621                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.829621                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 84334.865771                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 84334.865771                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 84334.865771                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 84334.865771                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         2023                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    50.574999                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks           80                       # number of writebacks
system.cpu2.dcache.writebacks::total               80                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data          614                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          614                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data          614                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          614                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data          131                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          131                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data          131                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          131                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data      9963000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      9963000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data      9963000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      9963000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.145879                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.145879                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.145879                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.145879                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 76053.435114                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76053.435114                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 76053.435114                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76053.435114                       # average overall mshr miss latency
system.cpu2.dcache.replacements                    92                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data           79                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             79                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data           44                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data       421000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       421000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data          123                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total          123                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.357723                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.357723                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data  9568.181818                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9568.181818                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data           15                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data           29                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data       242500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       242500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.235772                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.235772                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data  8362.068965                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  8362.068965                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data           74                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            74                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data          701                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          701                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     62408475                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     62408475                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data          775                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          775                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.904516                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.904516                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 89027.781740                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89027.781740                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          599                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          599                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data          102                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data      9720500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9720500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.131612                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.131612                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 95299.019607                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 95299.019607                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data            7                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data            2                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data         6000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total         6000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data         3000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         3000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data            1                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data         3500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total         3500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         3500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data            3                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.399999                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.399999                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.399999                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.399999                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         3000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data            3                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total              3                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data            5                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total            5                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data        22000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total        22000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data            8                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total            8                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.625000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.625000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data         4400                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total         4400                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data            5                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total            5                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data        17000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total        17000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.625000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data         3400                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total         3400                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.872917                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                306                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              134                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.283582                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        197348500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.872917                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996028                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996028                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             1974                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            1974                       # Number of data accesses
system.cpu3.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     49738311500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  49738311500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  49738311500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      203764000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  49738311500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst          101                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             101                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst          101                       # number of overall hits
system.cpu3.icache.overall_hits::total            101                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst           91                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            91                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst           91                       # number of overall misses
system.cpu3.icache.overall_misses::total           91                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst      2314000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2314000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst      2314000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2314000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst          192                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          192                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst          192                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          192                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.473958                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.473958                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.473958                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.473958                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 25428.571428                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 25428.571428                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 25428.571428                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 25428.571428                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           54                       # number of writebacks
system.cpu3.icache.writebacks::total               54                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst           85                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           85                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst           85                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst      2146000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2146000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst      2146000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2146000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.442708                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.442708                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.442708                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.442708                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 25247.058823                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25247.058823                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 25247.058823                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25247.058823                       # average overall mshr miss latency
system.cpu3.icache.replacements                    54                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst          101                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            101                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst           91                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           91                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst      2314000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2314000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst          192                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          192                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.473958                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.473958                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 25428.571428                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 25428.571428                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst           85                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           85                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst      2146000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2146000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.442708                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.442708                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 25247.058823                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25247.058823                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           30.876145                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                186                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               85                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             2.188235                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        199049000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    30.876145                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.964879                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.964879                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              469                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             469                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data          141                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             141                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data          141                       # number of overall hits
system.cpu3.dcache.overall_hits::total            141                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data          748                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           748                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data          748                       # number of overall misses
system.cpu3.dcache.overall_misses::total          748                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data     56326986                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     56326986                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data     56326986                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     56326986                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data          889                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          889                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data          889                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          889                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.841394                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.841394                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.841394                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.841394                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 75303.457219                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 75303.457219                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 75303.457219                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 75303.457219                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1264                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    45.142857                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks           84                       # number of writebacks
system.cpu3.dcache.writebacks::total               84                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data          612                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          612                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data          612                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          612                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          136                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          136                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          136                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          136                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data      8955000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      8955000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data      8955000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      8955000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.152980                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.152980                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.152980                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.152980                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 65845.588235                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 65845.588235                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 65845.588235                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 65845.588235                       # average overall mshr miss latency
system.cpu3.dcache.replacements                    96                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data           69                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             69                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data           47                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data       445000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total       445000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data          116                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total          116                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.405172                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.405172                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data  9468.085106                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  9468.085106                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data           15                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data           32                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data       255000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       255000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.275862                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.275862                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data  7968.750000                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7968.750000                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data           72                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            72                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data          701                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          701                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     55881986                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     55881986                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data          773                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          773                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.906856                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.906856                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 79717.526390                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 79717.526390                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data          597                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          597                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data          104                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          104                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data      8700000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      8700000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.134540                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.134540                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 83653.846153                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 83653.846153                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data            7                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data        10500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        10500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.299999                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.299999                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data         3500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         3500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data            1                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.199999                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.199999                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data            4                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data        22000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        22000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7333.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7333.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6333.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6333.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data            3                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total              3                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data            2                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data         8000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total         8000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data            5                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total            5                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399999                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399999                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data         4000                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total         4000                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data            2                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data         6000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total         6000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399999                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399999                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data         3000                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total         3000                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.880278                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                301                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.213235                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        199060500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.880278                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.933758                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.933758                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             1958                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            1958                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean          273000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       273000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       273000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    49941802500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED       273000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     17059402                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        17059402                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     17059402                       # number of overall hits
system.cpu0.icache.overall_hits::total       17059402                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         6974                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6974                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         6974                       # number of overall misses
system.cpu0.icache.overall_misses::total         6974                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    186929998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    186929998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    186929998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    186929998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     17066376                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     17066376                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     17066376                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     17066376                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000408                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000408                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000408                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000408                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26803.842558                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26803.842558                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26803.842558                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26803.842558                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          932                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.279999                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         6379                       # number of writebacks
system.cpu0.icache.writebacks::total             6379                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          563                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          563                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          563                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          563                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         6411                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6411                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         6411                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6411                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    165209499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    165209499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    165209499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    165209499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000375                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000375                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000375                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000375                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25769.692559                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25769.692559                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25769.692559                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25769.692559                       # average overall mshr miss latency
system.cpu0.icache.replacements                  6379                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     17059402                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       17059402                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         6974                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6974                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    186929998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    186929998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     17066376                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     17066376                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000408                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000408                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26803.842558                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26803.842558                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          563                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          563                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         6411                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6411                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    165209499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    165209499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25769.692559                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25769.692559                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998767                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           17065813                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6411                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2661.958040                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998767                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999961                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999961                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         34139163                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        34139163                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     12311538                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        12311538                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     12311538                       # number of overall hits
system.cpu0.dcache.overall_hits::total       12311538                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1318555                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1318555                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1318555                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1318555                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14758989387                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14758989387                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14758989387                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14758989387                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13630093                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13630093                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13630093                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13630093                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.096738                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.096738                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.096738                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.096738                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 11193.305843                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 11193.305843                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 11193.305843                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 11193.305843                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        14439                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              660                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    21.877272                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       513878                       # number of writebacks
system.cpu0.dcache.writebacks::total           513878                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       791690                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       791690                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       791690                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       791690                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       526865                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       526865                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       526865                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       526865                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   7287076988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7287076988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   7287076988                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7287076988                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.038654                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038654                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.038654                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038654                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 13831.013614                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13831.013614                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 13831.013614                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13831.013614                       # average overall mshr miss latency
system.cpu0.dcache.replacements                526836                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9415301                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9415301                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1280537                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1280537                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  12358424000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12358424000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10695838                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10695838                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.119722                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.119722                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data  9650.969866                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9650.969866                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       771844                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       771844                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       508693                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       508693                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6149227500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6149227500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.047559                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.047559                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 12088.288024                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12088.288024                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2896237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2896237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        38018                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        38018                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   2400565387                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2400565387                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2934255                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2934255                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.012956                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.012956                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63142.863564                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63142.863564                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        19846                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        19846                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        18172                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        18172                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1137849488                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1137849488                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.006193                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006193                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 62615.534228                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 62615.534228                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           18                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       415500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       415500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.132352                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.132352                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23083.333333                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23083.333333                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       375500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       375500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.117647                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23468.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23468.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          125                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          125                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data        22500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        22500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.023437                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023437                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data        19500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        19500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.023437                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.023437                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         6500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         6500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data            5                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total            5                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data        57000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total        57000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.035211                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.035211                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data        11400                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total        11400                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data            5                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total            5                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data        52000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total        52000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.035211                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.035211                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data        10400                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total        10400                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998590                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12838809                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           526883                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.367476                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998590                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999955                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999955                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27787881                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27787881                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              513947                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  41                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  23                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                  76                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                  20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                  70                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                  22                       # number of demand (read+write) hits
system.l2.demand_hits::total                   519385                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5186                       # number of overall hits
system.l2.overall_hits::.cpu0.data             513947                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 41                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 23                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                 76                       # number of overall hits
system.l2.overall_hits::.cpu2.data                 20                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                 70                       # number of overall hits
system.l2.overall_hits::.cpu3.data                 22                       # number of overall hits
system.l2.overall_hits::total                  519385                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1225                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             12917                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                46                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst                15                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14482                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1225                       # number of overall misses
system.l2.overall_misses::.cpu0.data            12917                       # number of overall misses
system.l2.overall_misses::.cpu1.inst               46                       # number of overall misses
system.l2.overall_misses::.cpu1.data               91                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               12                       # number of overall misses
system.l2.overall_misses::.cpu2.data               88                       # number of overall misses
system.l2.overall_misses::.cpu3.inst               15                       # number of overall misses
system.l2.overall_misses::.cpu3.data               88                       # number of overall misses
system.l2.overall_misses::total                 14482                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    100249500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1063383000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst      4232000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data      8101500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst       860000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data      9406500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst      1212500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data      8381500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1195826500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    100249500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1063383000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst      4232000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data      8101500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst       860000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data      9406500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst      1212500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data      8381500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1195826500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            6411                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          526864                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst              87                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             114                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst              88                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data             108                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst              85                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data             110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               533867                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           6411                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         526864                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst             87                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            114                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst             88                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data            108                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst             85                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data            110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              533867                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.191077                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.024516                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.528735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.798245                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.136363                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.814814                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.176470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.799999                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.027126                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.191077                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.024516                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.528735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.798245                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.136363                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.814814                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.176470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.799999                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.027126                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81836.326530                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82324.301308                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst        92000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 89027.472527                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 71666.666666                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 106892.045454                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 80833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 95244.318181                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82573.297887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81836.326530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82324.301308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst        92000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 89027.472527                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 71666.666666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 106892.045454                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 80833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 95244.318181                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82573.297887                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               11807                       # number of writebacks
system.l2.writebacks::total                     11807                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  20                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 20                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         1224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        12917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14462                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        12917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14462                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     87943500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    934213000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      3379000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data      7136000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst       119000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data      8526500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst       958500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data      7501500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1049777000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     87943500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    934213000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      3379000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data      7136000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst       119000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data      8526500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst       958500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data      7501500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1049777000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.190921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.024516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.459770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.789473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.022727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.814814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.152941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.799999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.027089                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.190921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.024516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.459770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.789473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.022727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.814814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.152941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.799999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.027089                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71849.264705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72324.301308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst        84475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79288.888888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst        59500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 96892.045454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 73730.769230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 85244.318181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72588.646107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71849.264705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72324.301308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst        84475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79288.888888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst        59500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 96892.045454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 73730.769230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 85244.318181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72588.646107                       # average overall mshr miss latency
system.l2.replacements                          13448                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       514126                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           514126                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       514126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       514126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6433                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6433                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6433                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6433                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data             5576                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data                8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data                6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5597                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          12587                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             88                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data             88                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data             88                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12851                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1034892000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      7863500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data      9406500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data      8381500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1060543500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        18163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data           95                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data           94                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18448                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.693002                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.916666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.926315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.936170                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.696606                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82219.114959                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89357.954545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106892.045454                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 95244.318181                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82526.145825                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        12587                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           88                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data           88                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           88                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12851                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    909022000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      6983500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data      8526500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data      7501500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    932033500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.693002                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.916666                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.926315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.936170                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.696606                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 72219.114959                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79357.954545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96892.045454                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 85244.318181                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72526.145825                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst            41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst            76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst            70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1225                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    100249500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst      4232000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst       860000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst      1212500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    106554000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         6411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst           87                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst           88                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst           85                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6671                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.191077                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.528735                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.136363                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.176470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.194573                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81836.326530                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst        92000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 71666.666666                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 80833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82090.909090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1224                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst           40                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1279                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     87943500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      3379000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst       119000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst       958500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     92400000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.190921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.459770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.022727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.152941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.191725                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71849.264705                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst        84475                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst        59500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 73730.769230                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72243.940578                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       508371                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data           13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data           16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            508415                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             333                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     28491000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data       238000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     28729000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       508701                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data           18                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data           16                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        508748                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.000648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.166666                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000654                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86336.363636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 79333.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86273.273273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          330                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          332                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     25191000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data       152500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     25343500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.000648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.111111                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000652                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76336.363636                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data        76250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76335.843373                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              10                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.444444                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.666666                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        77000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       191000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.444444                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.666666                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19100                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.200734                       # Cycle average of tags in use
system.l2.tags.total_refs                     1064184                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     14477                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     73.508599                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.340101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       14.086063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      989.358961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.980450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.046633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.150293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.673945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.857653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.706631                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.013755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.966170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.005540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999219                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          697                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8528189                       # Number of tag accesses
system.l2.tags.data_accesses                  8528189                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         78336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        826688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst           832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             925568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        78336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         81856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       755648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          755648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          12917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst             40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst             13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        11807                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11807                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1568537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         16552936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            51259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data           115333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst             2562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data           112770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            16659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data           112770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              18532830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1568537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        51259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst         2562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        16659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1639018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       15130488                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15130488                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       15130488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1568537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        16552936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           51259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data          115333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst            2562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data          112770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           16659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data          112770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             33663318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     11807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     12913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples        90.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples        88.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples        13.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples        88.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018749                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001598228499                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          656                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          656                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               53345                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              11144                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       14462                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11807                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14462                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11807                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              768                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    183711750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   72290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               454799250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12706.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31456.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7499                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10385                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14462                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11807                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.943766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.215039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.003062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2152     25.74%     25.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5149     61.60%     87.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          166      1.98%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           99      1.18%     90.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           95      1.13%     91.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           86      1.02%     92.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           65      0.77%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           98      1.17%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          448      5.36%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8358                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.027439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.238727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.796637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            628     95.73%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            12      1.82%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            10      1.52%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      0.45%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.15%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.15%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.15%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           656                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.963414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.961259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.268219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               12      1.82%      1.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              644     98.17%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           656                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 925312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  754176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  925568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               755648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        18.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     18.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49939240500                       # Total gap between requests
system.mem_ctrls.avgGap                    1901071.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        78336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       826432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data         5760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data         5632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst          832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         5632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       754176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1568537.134585045510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 16547810.472954813390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 51259.383483171419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 115333.612837135689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2562.969174158571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 112770.643662977119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 16659.299632030710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 112770.643662977119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15101014.374142300337                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        12917                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data           90                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data           88                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst           13                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data           88                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        11807                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     37558500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    402898750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      1733750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      3404250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst        37500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data      4883000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst       425750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data      3857750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1171856473250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30685.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31191.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43343.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37825.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     18750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     55488.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     32750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     43838.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  99250992.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             29059800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             15445650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            48994680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           31179060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       3942300960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9056220420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11551466400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        24674666970                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        494.065709                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29943405500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1667640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18331030000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             30616320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             16272960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            54235440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           30333420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       3942300960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9202262400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11428483680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        24704505180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        494.663165                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29622219250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1667640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18652216250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                  5                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    16580296833.333332                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28715532374.026954                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       251000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  49738137500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      201185000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  49740890500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           90                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total              90                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           90                       # number of overall hits
system.cpu1.icache.overall_hits::total             90                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          107                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           107                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          107                       # number of overall misses
system.cpu1.icache.overall_misses::total          107                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst      5830500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5830500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst      5830500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5830500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst          197                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          197                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst          197                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          197                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.543147                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.543147                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.543147                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.543147                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 54490.654205                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54490.654205                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 54490.654205                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54490.654205                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           56                       # number of writebacks
system.cpu1.icache.writebacks::total               56                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           20                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst           87                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst           87                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           87                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst      4851500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4851500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst      4851500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4851500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.441624                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.441624                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.441624                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.441624                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 55764.367816                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55764.367816                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 55764.367816                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55764.367816                       # average overall mshr miss latency
system.cpu1.icache.replacements                    56                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           90                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total             90                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          107                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          107                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst      5830500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5830500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst          197                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          197                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.543147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.543147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 54490.654205                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54490.654205                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           20                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst           87                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           87                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst      4851500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4851500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.441624                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.441624                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 55764.367816                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55764.367816                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.878073                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                177                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               87                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.034482                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        194688000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.878073                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.964939                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.964939                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              481                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             481                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data          159                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             159                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data          159                       # number of overall hits
system.cpu1.dcache.overall_hits::total            159                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data          739                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           739                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data          739                       # number of overall misses
system.cpu1.dcache.overall_misses::total          739                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     52989469                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     52989469                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     52989469                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     52989469                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data          898                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          898                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data          898                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          898                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.822939                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.822939                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.822939                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.822939                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 71704.288227                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71704.288227                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 71704.288227                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71704.288227                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1083                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    27.769230                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks           84                       # number of writebacks
system.cpu1.dcache.writebacks::total               84                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data          609                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          609                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data          609                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          609                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          130                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          130                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          130                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          130                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data      8652499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      8652499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data      8652499                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      8652499                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.144766                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.144766                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.144766                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.144766                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 66557.684615                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 66557.684615                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 66557.684615                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 66557.684615                       # average overall mshr miss latency
system.cpu1.dcache.replacements                    91                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data           86                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             86                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data           37                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data       701500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total       701500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data          123                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          123                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.300813                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.300813                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 18959.459459                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18959.459459                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data            8                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data           29                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data       473000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       473000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.235772                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.235772                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 16310.344827                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16310.344827                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data           73                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            73                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          702                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          702                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     52287969                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     52287969                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data          775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.905806                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.905806                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74484.286324                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74484.286324                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          601                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          601                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          101                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      8179499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8179499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.130322                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.130322                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 80985.138613                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 80985.138613                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data            9                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data         5000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total         5000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.099999                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.099999                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data         5000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         5000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         4000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         4000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099999                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099999                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         4000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data            4                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.199999                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.199999                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.199999                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.199999                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data            3                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total              3                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data            5                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total            5                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data        20000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total        20000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data            8                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total            8                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.625000                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.625000                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data         4000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total         4000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data            5                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total            5                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data        15000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total        15000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.625000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total         3000                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.881869                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                312                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              133                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.345864                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        194699500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.881869                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.933808                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.933808                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             1975                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            1975                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  49942075500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            515474                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       525933                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6546                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14630                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             22                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18468                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18468                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6671                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       508803                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        19201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1580600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1601526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       818560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     66607488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         9152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        12672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         9280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        12032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         8896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        12416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               67490496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           13541                       # Total snoops (count)
system.tol2bus.snoopTraffic                    760448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           547427                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018756                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.233752                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 543795     99.33%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    269      0.04%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     99      0.01%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3255      0.59%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      9      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             547427                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1054492000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            203496                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            137985                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            206498                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            129496                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         790322991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9629972                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            201496                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            134491                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
