-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "05/31/2023 07:20:20"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ControloRadiador IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(1 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX4 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX5 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX6 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX7 : BUFFER std_logic_vector(6 DOWNTO 0);
	LEDG : BUFFER std_logic_vector(8 DOWNTO 0);
	LEDR : BUFFER std_logic_vector(17 DOWNTO 0)
	);
END ControloRadiador;

-- Design Ports Information
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ControloRadiador IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clockDivider|clkOut~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \selectTemp_Lights|Mux11~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \setTemps|Equal2~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \LEDG[0]~output_o\ : std_logic;
SIGNAL \LEDG[1]~output_o\ : std_logic;
SIGNAL \LEDG[2]~output_o\ : std_logic;
SIGNAL \LEDG[3]~output_o\ : std_logic;
SIGNAL \LEDG[4]~output_o\ : std_logic;
SIGNAL \LEDG[5]~output_o\ : std_logic;
SIGNAL \LEDG[6]~output_o\ : std_logic;
SIGNAL \LEDG[7]~output_o\ : std_logic;
SIGNAL \LEDG[8]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \LEDR[10]~output_o\ : std_logic;
SIGNAL \LEDR[11]~output_o\ : std_logic;
SIGNAL \LEDR[12]~output_o\ : std_logic;
SIGNAL \LEDR[13]~output_o\ : std_logic;
SIGNAL \LEDR[14]~output_o\ : std_logic;
SIGNAL \LEDR[15]~output_o\ : std_logic;
SIGNAL \LEDR[16]~output_o\ : std_logic;
SIGNAL \LEDR[17]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \digitalClock|setClock|current_state.normal~0_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~0_combout\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_dirtyIn~q\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_previousIn~feeder_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_previousIn~q\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~3\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~4_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~5\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~6_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~7\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~8_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~9\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~10_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~11\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~12_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~13\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~14_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt[9]~0_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~1_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~15\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~16_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~17\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~18_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~19\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~20_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~21\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~22_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~23\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~24_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~25\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~26_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~10_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~27\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~28_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~29\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~30_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~31\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~32_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~5_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~33\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~34_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~35\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~36_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~37\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~38_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt[19]~18_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~39\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~41\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~42_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt[21]~8_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~43\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~44_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt[22]~9_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_pulsedOut~1_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_pulsedOut~0_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|LessThan0~0_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt[9]~2_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~40_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt[20]~19_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|LessThan0~1_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|LessThan0~2_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|LessThan0~3_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|LessThan0~4_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|LessThan0~5_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|LessThan0~6_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~45\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~46_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt[23]~27_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt[23]~28_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~1\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|Add0~2_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt~20_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \digitalClock|debouncerKey2|s_pulsedOut~q\ : std_logic;
SIGNAL \digitalClock|setClock|button_prev~q\ : std_logic;
SIGNAL \digitalClock|setClock|process_0~0_combout\ : std_logic;
SIGNAL \digitalClock|setClock|current_state.normal~q\ : std_logic;
SIGNAL \digitalClock|setClock|current_state.set_h~0_combout\ : std_logic;
SIGNAL \digitalClock|setClock|current_state.set_h~q\ : std_logic;
SIGNAL \digitalClock|setClock|current_state.set_m~feeder_combout\ : std_logic;
SIGNAL \digitalClock|setClock|current_state.set_m~q\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds~0_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~0_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[0]~31_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|process_0~10_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~1\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~2_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[1]~13_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~3\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~4_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[2]~12_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~5\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~6_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[3]~11_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~7\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~8_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[4]~10_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~9\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~10_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[5]~9_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~11\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~12_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[6]~8_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~13\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~14_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[7]~7_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~15\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~16_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[8]~6_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~17\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~18_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[9]~5_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|process_0~1_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~19\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~20_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[10]~4_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~21\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~22_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[11]~3_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~23\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~24_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[12]~2_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~25\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~26_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[13]~1_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~27\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~28_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[14]~14_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~29\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~30_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[15]~15_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~31\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~32_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[16]~16_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|process_0~3_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|process_0~2_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|process_0~0_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|process_0~4_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~33\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~34_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[17]~17_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~35\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~36_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[18]~18_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~37\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~38_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[19]~19_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~39\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~40_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[20]~20_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|process_0~5_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~41\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~42_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[21]~21_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~43\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~44_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[22]~22_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~45\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~46_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[23]~23_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~47\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~48_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[24]~24_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~49\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~50_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[25]~25_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~51\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~52_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[26]~26_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~53\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~54_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[27]~27_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~55\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~56_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[28]~28_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~57\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~58_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[29]~29_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~59\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add2~60_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|seconds[30]~30_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|process_0~7_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|process_0~8_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|process_0~6_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|process_0~9_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|process_0~11_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[0]~34_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|mode_prev~q\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[18]~99_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[15]~66\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[16]~67_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[16]~68\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[17]~69_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[17]~70\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[18]~71_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[18]~72\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[19]~73_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[19]~74\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[20]~75_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[20]~76\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[21]~77_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[21]~78\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[22]~79_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[22]~80\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[23]~81_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[23]~82\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[24]~83_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[24]~84\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[25]~85_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[25]~86\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[26]~87_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[26]~88\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[27]~89_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[27]~90\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[28]~91_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[28]~92\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[29]~93_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[29]~94\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[30]~95_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[30]~96\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[31]~97_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \digitalClock|clkEnable|speed~11_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|speed~7_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|speed~4_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|speed~6_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|speed~10_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|speed~13_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|speed~9_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|speed~8_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|speed~12_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|speed~5_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~1_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~3_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~5_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~7_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~9\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~11\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~13\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~15\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~17\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~19\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~21\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~23\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~25\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~27\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~29\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~31\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~33\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~35\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~37\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~39\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~41\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~43\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~45\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~47\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~49\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~51\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~53\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~55\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~57\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~58_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~56_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~54_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~52_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~50_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~48_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~46_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~44_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~42_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~40_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~38_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~36_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~34_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~32_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~30_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~28_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~26_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~24_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~22_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~20_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~18_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~16_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~14_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~12_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~10_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Add1~8_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~0_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~1_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~3_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~5_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~7_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~9_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~11_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~13_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~15_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~17_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~19_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~21_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~23_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~25_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~27_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~29_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~31_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~33_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~35_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~37_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~39_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~41_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~43_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~45_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~47_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~49_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~51_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~53_cout\ : std_logic;
SIGNAL \digitalClock|clkEnable|LessThan1~54_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~18_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~16_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~11_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~14_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~12_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~13_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~15_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~17_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~19_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[18]~42_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[0]~35\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[1]~36_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[1]~37\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[2]~38_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[2]~39\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[3]~40_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[3]~41\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[4]~43_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[4]~44\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[5]~45_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[5]~46\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[6]~47_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[6]~48\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[7]~49_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[7]~50\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[8]~51_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[8]~52\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[9]~53_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[9]~54\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[10]~55_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[10]~56\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[11]~57_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[11]~58\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[12]~59_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[12]~60\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[13]~61_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[13]~62\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[14]~63_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[14]~64\ : std_logic;
SIGNAL \digitalClock|clkEnable|s_count[15]~65_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~6_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~5_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~7_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~2_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~3_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~0_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~1_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~4_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~9_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~8_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Equal0~10_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|process_0~12_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|enable~q\ : std_logic;
SIGNAL \digitalClock|minUnit|process_0~0_combout\ : std_logic;
SIGNAL \digitalClock|s_minUnitEnable~combout\ : std_logic;
SIGNAL \digitalClock|minUnit|s_value[0]~3_combout\ : std_logic;
SIGNAL \digitalClock|minUnit|s_value[0]~4_combout\ : std_logic;
SIGNAL \digitalClock|minUnit|s_value[1]~6_cout\ : std_logic;
SIGNAL \digitalClock|minUnit|s_value[1]~7_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \digitalClock|minUnit|tensEnable~0_combout\ : std_logic;
SIGNAL \digitalClock|minUnit|s_value[0]~9_combout\ : std_logic;
SIGNAL \digitalClock|minUnit|s_value[1]~8\ : std_logic;
SIGNAL \digitalClock|minUnit|s_value[2]~10_combout\ : std_logic;
SIGNAL \digitalClock|minUnit|s_value[2]~11\ : std_logic;
SIGNAL \digitalClock|minUnit|s_value[3]~12_combout\ : std_logic;
SIGNAL \digitalClock|minUnit|process_0~0_wirecell_combout\ : std_logic;
SIGNAL \digitalClock|minUnitDecod|Mux6~0_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[0]~26_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[24]~75\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[25]~76_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|process_0~0_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|LessThan1~1_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|process_0~1_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|process_0~2_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|process_0~3_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|process_0~4_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|process_0~5_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|process_0~6_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|process_0~7_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[0]~27\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[1]~28_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[1]~29\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[2]~30_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[2]~31\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[3]~32_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[3]~33\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[4]~34_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[4]~35\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[5]~36_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[5]~37\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[6]~38_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[6]~39\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[7]~40_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[7]~41\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[8]~42_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[8]~43\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[9]~44_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[9]~45\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[10]~46_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[10]~47\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[11]~48_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[11]~49\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[12]~50_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[12]~51\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[13]~52_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[13]~53\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[14]~54_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[14]~55\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[15]~56_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[15]~57\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[16]~58_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[16]~59\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[17]~60_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[17]~61\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[18]~62_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[18]~63\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[19]~64_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[19]~65\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[20]~66_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[20]~67\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[21]~68_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[21]~69\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[22]~70_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[22]~71\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[23]~72_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[23]~73\ : std_logic;
SIGNAL \digitalClock|hexEnable|s_count[24]~74_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|LessThan1~0_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|LessThan1~2_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|LessThan1~3_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|minEnable~0_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|minEnable~1_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|minEnable~q\ : std_logic;
SIGNAL \digitalClock|minUnitDecod|decOut_n[0]~0_combout\ : std_logic;
SIGNAL \digitalClock|minUnitDecod|Mux5~0_combout\ : std_logic;
SIGNAL \digitalClock|minUnitDecod|decOut_n[1]~1_combout\ : std_logic;
SIGNAL \digitalClock|minUnitDecod|Mux4~0_combout\ : std_logic;
SIGNAL \digitalClock|minUnitDecod|decOut_n[2]~2_combout\ : std_logic;
SIGNAL \digitalClock|minUnitDecod|Mux3~0_combout\ : std_logic;
SIGNAL \digitalClock|minUnitDecod|decOut_n[3]~3_combout\ : std_logic;
SIGNAL \digitalClock|minUnitDecod|Mux2~0_combout\ : std_logic;
SIGNAL \digitalClock|minUnitDecod|decOut_n[4]~4_combout\ : std_logic;
SIGNAL \digitalClock|minUnitDecod|Mux1~0_combout\ : std_logic;
SIGNAL \digitalClock|minUnitDecod|decOut_n[5]~5_combout\ : std_logic;
SIGNAL \digitalClock|minUnitDecod|Mux0~0_combout\ : std_logic;
SIGNAL \digitalClock|minUnitDecod|decOut_n[6]~6_combout\ : std_logic;
SIGNAL \digitalClock|minUnit|tensEnable~1_combout\ : std_logic;
SIGNAL \digitalClock|minUnit|tensEnable~2_combout\ : std_logic;
SIGNAL \digitalClock|minUnit|tensEnable~3_combout\ : std_logic;
SIGNAL \digitalClock|minUnit|tensEnable~q\ : std_logic;
SIGNAL \digitalClock|minTen|process_0~1_combout\ : std_logic;
SIGNAL \digitalClock|minTen|process_0~0_combout\ : std_logic;
SIGNAL \digitalClock|minTen|s_value[0]~3_combout\ : std_logic;
SIGNAL \digitalClock|minTen|s_value[1]~5_cout\ : std_logic;
SIGNAL \digitalClock|minTen|s_value[1]~6_combout\ : std_logic;
SIGNAL \digitalClock|minTen|tensEnable~0_combout\ : std_logic;
SIGNAL \digitalClock|minTen|s_value[0]~8_combout\ : std_logic;
SIGNAL \digitalClock|minTen|s_value[0]~9_combout\ : std_logic;
SIGNAL \digitalClock|minTen|s_value[1]~7\ : std_logic;
SIGNAL \digitalClock|minTen|s_value[2]~10_combout\ : std_logic;
SIGNAL \digitalClock|minTen|s_value[2]~11\ : std_logic;
SIGNAL \digitalClock|minTen|s_value[3]~12_combout\ : std_logic;
SIGNAL \digitalClock|minTenDecod|Mux6~0_combout\ : std_logic;
SIGNAL \digitalClock|minTenDecod|decOut_n[0]~0_combout\ : std_logic;
SIGNAL \digitalClock|minTenDecod|Mux5~0_combout\ : std_logic;
SIGNAL \digitalClock|minTenDecod|decOut_n[1]~1_combout\ : std_logic;
SIGNAL \digitalClock|minTenDecod|Mux4~0_combout\ : std_logic;
SIGNAL \digitalClock|minTenDecod|decOut_n[2]~2_combout\ : std_logic;
SIGNAL \digitalClock|minTenDecod|Mux3~0_combout\ : std_logic;
SIGNAL \digitalClock|minTenDecod|decOut_n[3]~3_combout\ : std_logic;
SIGNAL \digitalClock|minTenDecod|Mux2~0_combout\ : std_logic;
SIGNAL \digitalClock|minTenDecod|decOut_n[4]~4_combout\ : std_logic;
SIGNAL \digitalClock|minTenDecod|Mux1~0_combout\ : std_logic;
SIGNAL \digitalClock|minTenDecod|decOut_n[5]~5_combout\ : std_logic;
SIGNAL \digitalClock|minTenDecod|Mux0~0_combout\ : std_logic;
SIGNAL \digitalClock|minTenDecod|decOut_n[6]~6_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|hourEnable~0_combout\ : std_logic;
SIGNAL \digitalClock|hexEnable|hourEnable~q\ : std_logic;
SIGNAL \digitalClock|minTen|tensEnable~1_combout\ : std_logic;
SIGNAL \digitalClock|minTen|tensEnable~2_combout\ : std_logic;
SIGNAL \digitalClock|minTen|tensEnable~q\ : std_logic;
SIGNAL \digitalClock|s_hourUnitEnable~0_combout\ : std_logic;
SIGNAL \digitalClock|s_hourUnitEnable~combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|process_0~0_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|s_value[0]~17_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|s_value~13_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|Add2~1_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|Equal2~0_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|s_value[3]~1_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|Equal0~1_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|Add0~0_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|s_value~12_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|tensEnable~0_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|tensEnable~1_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|tensEnable~q\ : std_logic;
SIGNAL \digitalClock|hourTen|process_0~0_combout\ : std_logic;
SIGNAL \digitalClock|hourTen|s_value[1]~4_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|s_value~10_combout\ : std_logic;
SIGNAL \digitalClock|hourTen|s_value[1]~3_combout\ : std_logic;
SIGNAL \digitalClock|hourTen|s_value[0]~5_combout\ : std_logic;
SIGNAL \digitalClock|hourTen|s_value[1]~7_cout\ : std_logic;
SIGNAL \digitalClock|hourTen|s_value[1]~8_combout\ : std_logic;
SIGNAL \digitalClock|hourTen|s_value[1]~9\ : std_logic;
SIGNAL \digitalClock|hourTen|s_value[2]~10_combout\ : std_logic;
SIGNAL \digitalClock|hourTen|s_value[2]~11\ : std_logic;
SIGNAL \digitalClock|hourTen|s_value[3]~12_combout\ : std_logic;
SIGNAL \digitalClock|s_hourUnitMax[3]~0_combout\ : std_logic;
SIGNAL \digitalClock|s_hourUnitMax[3]~1_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|Add2~0_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|s_value[1]~0_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|s_value~14_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|Equal0~0_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|s_value~15_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|s_value~16_combout\ : std_logic;
SIGNAL \digitalClock|hourUnit|s_value~11_combout\ : std_logic;
SIGNAL \digitalClock|hourUnitDecod|Mux6~0_combout\ : std_logic;
SIGNAL \digitalClock|hourUnitDecod|decOut_n[0]~0_combout\ : std_logic;
SIGNAL \digitalClock|hourUnitDecod|Mux5~0_combout\ : std_logic;
SIGNAL \digitalClock|hourUnitDecod|decOut_n[1]~1_combout\ : std_logic;
SIGNAL \digitalClock|hourUnitDecod|Mux4~0_combout\ : std_logic;
SIGNAL \digitalClock|hourUnitDecod|decOut_n[2]~2_combout\ : std_logic;
SIGNAL \digitalClock|hourUnitDecod|Mux3~0_combout\ : std_logic;
SIGNAL \digitalClock|hourUnitDecod|decOut_n[3]~3_combout\ : std_logic;
SIGNAL \digitalClock|hourUnitDecod|Mux2~0_combout\ : std_logic;
SIGNAL \digitalClock|hourUnitDecod|decOut_n[4]~4_combout\ : std_logic;
SIGNAL \digitalClock|hourUnitDecod|Mux1~0_combout\ : std_logic;
SIGNAL \digitalClock|hourUnitDecod|decOut_n[5]~5_combout\ : std_logic;
SIGNAL \digitalClock|hourUnitDecod|Mux0~0_combout\ : std_logic;
SIGNAL \digitalClock|hourUnitDecod|decOut_n[6]~6_combout\ : std_logic;
SIGNAL \digitalClock|hourTenDecod|Mux6~0_combout\ : std_logic;
SIGNAL \digitalClock|hourTenDecod|decOut_n[0]~0_combout\ : std_logic;
SIGNAL \digitalClock|hourTenDecod|Mux5~0_combout\ : std_logic;
SIGNAL \digitalClock|hourTenDecod|decOut_n[1]~1_combout\ : std_logic;
SIGNAL \digitalClock|hourTenDecod|Mux4~0_combout\ : std_logic;
SIGNAL \digitalClock|hourTenDecod|decOut_n[2]~2_combout\ : std_logic;
SIGNAL \digitalClock|hourTenDecod|Mux3~0_combout\ : std_logic;
SIGNAL \digitalClock|hourTenDecod|decOut_n[3]~3_combout\ : std_logic;
SIGNAL \digitalClock|hourTenDecod|Mux2~0_combout\ : std_logic;
SIGNAL \digitalClock|hourTenDecod|decOut_n[4]~4_combout\ : std_logic;
SIGNAL \digitalClock|hourTenDecod|Mux1~0_combout\ : std_logic;
SIGNAL \digitalClock|hourTenDecod|decOut_n[5]~5_combout\ : std_logic;
SIGNAL \digitalClock|hourTenDecod|Mux0~0_combout\ : std_logic;
SIGNAL \digitalClock|hourTenDecod|decOut_n[6]~6_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[0]~31_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Mux0~0_combout\ : std_logic;
SIGNAL \setTempFSM|current_state.set_tsol~0_combout\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \debouncerKey3|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \debouncerKey3|s_dirtyIn~q\ : std_logic;
SIGNAL \debouncerKey3|s_previousIn~q\ : std_logic;
SIGNAL \debouncerKey3|Add0~35\ : std_logic;
SIGNAL \debouncerKey3|Add0~36_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~37\ : std_logic;
SIGNAL \debouncerKey3|Add0~38_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt[19]~18_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~39\ : std_logic;
SIGNAL \debouncerKey3|Add0~40_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt[20]~19_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~0_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~1\ : std_logic;
SIGNAL \debouncerKey3|Add0~2_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~20_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~3\ : std_logic;
SIGNAL \debouncerKey3|Add0~4_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~5\ : std_logic;
SIGNAL \debouncerKey3|Add0~6_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~7\ : std_logic;
SIGNAL \debouncerKey3|Add0~9\ : std_logic;
SIGNAL \debouncerKey3|Add0~10_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~11\ : std_logic;
SIGNAL \debouncerKey3|Add0~12_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~13\ : std_logic;
SIGNAL \debouncerKey3|Add0~14_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~1_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~15\ : std_logic;
SIGNAL \debouncerKey3|Add0~16_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~17\ : std_logic;
SIGNAL \debouncerKey3|Add0~18_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~19\ : std_logic;
SIGNAL \debouncerKey3|Add0~20_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~21\ : std_logic;
SIGNAL \debouncerKey3|Add0~22_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~23\ : std_logic;
SIGNAL \debouncerKey3|Add0~24_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~25\ : std_logic;
SIGNAL \debouncerKey3|Add0~26_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~10_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~27\ : std_logic;
SIGNAL \debouncerKey3|Add0~28_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \debouncerKey3|LessThan0~0_combout\ : std_logic;
SIGNAL \debouncerKey3|LessThan0~1_combout\ : std_logic;
SIGNAL \debouncerKey3|LessThan0~2_combout\ : std_logic;
SIGNAL \debouncerKey3|LessThan0~3_combout\ : std_logic;
SIGNAL \debouncerKey3|LessThan0~4_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~41\ : std_logic;
SIGNAL \debouncerKey3|Add0~42_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt[21]~8_combout\ : std_logic;
SIGNAL \debouncerKey3|LessThan0~5_combout\ : std_logic;
SIGNAL \debouncerKey3|LessThan0~6_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt[11]~0_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~29\ : std_logic;
SIGNAL \debouncerKey3|Add0~30_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~31\ : std_logic;
SIGNAL \debouncerKey3|Add0~32_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~5_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~33\ : std_logic;
SIGNAL \debouncerKey3|Add0~34_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \debouncerKey3|s_pulsedOut~0_combout\ : std_logic;
SIGNAL \debouncerKey3|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \debouncerKey3|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \debouncerKey3|s_pulsedOut~1_combout\ : std_logic;
SIGNAL \debouncerKey3|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt[11]~2_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt[11]~3_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~43\ : std_logic;
SIGNAL \debouncerKey3|Add0~44_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt[22]~9_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~45\ : std_logic;
SIGNAL \debouncerKey3|Add0~46_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt[23]~27_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt[23]~28_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt[11]~4_combout\ : std_logic;
SIGNAL \debouncerKey3|Add0~8_combout\ : std_logic;
SIGNAL \debouncerKey3|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \debouncerKey3|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \debouncerKey3|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \debouncerKey3|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \debouncerKey3|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \debouncerKey3|s_pulsedOut~q\ : std_logic;
SIGNAL \setTempFSM|button_prev~q\ : std_logic;
SIGNAL \setTempFSM|process_0~0_combout\ : std_logic;
SIGNAL \setTempFSM|current_state.set_tsol~q\ : std_logic;
SIGNAL \setTempFSM|current_state.set_tlua~q\ : std_logic;
SIGNAL \setTempFSM|current_state.set_tgel~q\ : std_logic;
SIGNAL \setTempFSM|current_state.normal~0_combout\ : std_logic;
SIGNAL \setTempFSM|current_state.normal~q\ : std_logic;
SIGNAL \setTemps|Equal2~0_combout\ : std_logic;
SIGNAL \setTemps|Equal2~0clkctrl_outclk\ : std_logic;
SIGNAL \clockDivider|s_divCounter[22]~77\ : std_logic;
SIGNAL \clockDivider|s_divCounter[23]~78_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[23]~79\ : std_logic;
SIGNAL \clockDivider|s_divCounter[24]~80_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[24]~81\ : std_logic;
SIGNAL \clockDivider|s_divCounter[25]~82_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[25]~83\ : std_logic;
SIGNAL \clockDivider|s_divCounter[26]~84_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[26]~85\ : std_logic;
SIGNAL \clockDivider|s_divCounter[27]~86_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[27]~87\ : std_logic;
SIGNAL \clockDivider|s_divCounter[28]~88_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[28]~89\ : std_logic;
SIGNAL \clockDivider|s_divCounter[29]~90_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[29]~91\ : std_logic;
SIGNAL \clockDivider|s_divCounter[30]~92_combout\ : std_logic;
SIGNAL \clockDivider|Mux5~1_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Mux4~0_combout\ : std_logic;
SIGNAL \clockDivider|Mux5~2_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Mux5~0_combout\ : std_logic;
SIGNAL \digitalClock|clkEnable|Mux3~0_combout\ : std_logic;
SIGNAL \clockDivider|Mux5~0_combout\ : std_logic;
SIGNAL \clockDivider|Add0~1\ : std_logic;
SIGNAL \clockDivider|Add0~3\ : std_logic;
SIGNAL \clockDivider|Add0~5\ : std_logic;
SIGNAL \clockDivider|Add0~7\ : std_logic;
SIGNAL \clockDivider|Add0~9\ : std_logic;
SIGNAL \clockDivider|Add0~11\ : std_logic;
SIGNAL \clockDivider|Add0~13\ : std_logic;
SIGNAL \clockDivider|Add0~15\ : std_logic;
SIGNAL \clockDivider|Add0~17\ : std_logic;
SIGNAL \clockDivider|Add0~19\ : std_logic;
SIGNAL \clockDivider|Add0~21\ : std_logic;
SIGNAL \clockDivider|Add0~23\ : std_logic;
SIGNAL \clockDivider|Add0~25\ : std_logic;
SIGNAL \clockDivider|Add0~27\ : std_logic;
SIGNAL \clockDivider|Add0~28_combout\ : std_logic;
SIGNAL \clockDivider|Add0~26_combout\ : std_logic;
SIGNAL \clockDivider|Add0~24_combout\ : std_logic;
SIGNAL \clockDivider|Add0~22_combout\ : std_logic;
SIGNAL \clockDivider|Add0~20_combout\ : std_logic;
SIGNAL \clockDivider|Add0~18_combout\ : std_logic;
SIGNAL \clockDivider|Add0~16_combout\ : std_logic;
SIGNAL \clockDivider|Add0~14_combout\ : std_logic;
SIGNAL \clockDivider|Add0~12_combout\ : std_logic;
SIGNAL \clockDivider|Add0~10_combout\ : std_logic;
SIGNAL \clockDivider|Add0~8_combout\ : std_logic;
SIGNAL \clockDivider|Add0~6_combout\ : std_logic;
SIGNAL \clockDivider|Add0~4_combout\ : std_logic;
SIGNAL \clockDivider|Add0~2_combout\ : std_logic;
SIGNAL \clockDivider|Add0~0_combout\ : std_logic;
SIGNAL \clockDivider|LessThan0~1_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~3_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~5_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~7_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~9_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~11_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~13_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~15_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~17_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~19_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~21_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~23_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~25_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~27_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~29_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~31_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~33_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~35_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~37_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~39_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~41_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~43_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~45_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~47_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~49_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~51_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~53_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~55_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~57_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~59_cout\ : std_logic;
SIGNAL \clockDivider|LessThan0~60_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[29]~35_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[0]~32\ : std_logic;
SIGNAL \clockDivider|s_divCounter[1]~33_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[1]~34\ : std_logic;
SIGNAL \clockDivider|s_divCounter[2]~36_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[2]~37\ : std_logic;
SIGNAL \clockDivider|s_divCounter[3]~38_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[3]~39\ : std_logic;
SIGNAL \clockDivider|s_divCounter[4]~40_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[4]~41\ : std_logic;
SIGNAL \clockDivider|s_divCounter[5]~42_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[5]~43\ : std_logic;
SIGNAL \clockDivider|s_divCounter[6]~44_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[6]~45\ : std_logic;
SIGNAL \clockDivider|s_divCounter[7]~46_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[7]~47\ : std_logic;
SIGNAL \clockDivider|s_divCounter[8]~48_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[8]~49\ : std_logic;
SIGNAL \clockDivider|s_divCounter[9]~50_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[9]~51\ : std_logic;
SIGNAL \clockDivider|s_divCounter[10]~52_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[10]~53\ : std_logic;
SIGNAL \clockDivider|s_divCounter[11]~54_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[11]~55\ : std_logic;
SIGNAL \clockDivider|s_divCounter[12]~56_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[12]~57\ : std_logic;
SIGNAL \clockDivider|s_divCounter[13]~58_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[13]~59\ : std_logic;
SIGNAL \clockDivider|s_divCounter[14]~60_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[14]~61\ : std_logic;
SIGNAL \clockDivider|s_divCounter[15]~62_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[15]~63\ : std_logic;
SIGNAL \clockDivider|s_divCounter[16]~64_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[16]~65\ : std_logic;
SIGNAL \clockDivider|s_divCounter[17]~66_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[17]~67\ : std_logic;
SIGNAL \clockDivider|s_divCounter[18]~68_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[18]~69\ : std_logic;
SIGNAL \clockDivider|s_divCounter[19]~70_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[19]~71\ : std_logic;
SIGNAL \clockDivider|s_divCounter[20]~72_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[20]~73\ : std_logic;
SIGNAL \clockDivider|s_divCounter[21]~74_combout\ : std_logic;
SIGNAL \clockDivider|s_divCounter[21]~75\ : std_logic;
SIGNAL \clockDivider|s_divCounter[22]~76_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~15_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~16_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~12_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~13_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~11_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~10_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~14_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~0_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~3_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~2_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~1_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~4_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~7_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~5_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~8_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~6_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~9_combout\ : std_logic;
SIGNAL \clockDivider|Equal1~17_combout\ : std_logic;
SIGNAL \clockDivider|Add1~1\ : std_logic;
SIGNAL \clockDivider|Add1~3\ : std_logic;
SIGNAL \clockDivider|Add1~5\ : std_logic;
SIGNAL \clockDivider|Add1~7\ : std_logic;
SIGNAL \clockDivider|Add1~9\ : std_logic;
SIGNAL \clockDivider|Add1~11\ : std_logic;
SIGNAL \clockDivider|Add1~13\ : std_logic;
SIGNAL \clockDivider|Add1~15\ : std_logic;
SIGNAL \clockDivider|Add1~16_combout\ : std_logic;
SIGNAL \clockDivider|Add1~17\ : std_logic;
SIGNAL \clockDivider|Add1~18_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~5_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~7_combout\ : std_logic;
SIGNAL \clockDivider|Add1~19\ : std_logic;
SIGNAL \clockDivider|Add1~21\ : std_logic;
SIGNAL \clockDivider|Add1~23\ : std_logic;
SIGNAL \clockDivider|Add1~25\ : std_logic;
SIGNAL \clockDivider|Add1~26_combout\ : std_logic;
SIGNAL \clockDivider|Add1~24_combout\ : std_logic;
SIGNAL \clockDivider|Equal2~0_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~8_combout\ : std_logic;
SIGNAL \clockDivider|Add1~4_combout\ : std_logic;
SIGNAL \clockDivider|Add1~6_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~1_combout\ : std_logic;
SIGNAL \clockDivider|Add1~0_combout\ : std_logic;
SIGNAL \clockDivider|Add1~2_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~0_combout\ : std_logic;
SIGNAL \clockDivider|Add1~12_combout\ : std_logic;
SIGNAL \clockDivider|Add1~14_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~3_combout\ : std_logic;
SIGNAL \clockDivider|Add1~8_combout\ : std_logic;
SIGNAL \clockDivider|Add1~10_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~2_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~4_combout\ : std_logic;
SIGNAL \clockDivider|Add1~22_combout\ : std_logic;
SIGNAL \clockDivider|Add1~20_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~6_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~9_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~13_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~10_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~11_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~12_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~14_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~15_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~16_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~17_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~feeder_combout\ : std_logic;
SIGNAL \clockDivider|clkOut~q\ : std_logic;
SIGNAL \clockDivider|clkOut~clkctrl_outclk\ : std_logic;
SIGNAL \ambientSimulator|divFactor[0]~1_combout\ : std_logic;
SIGNAL \digitalClock|hourJoin|Add1~0_combout\ : std_logic;
SIGNAL \romSchedule|Mux0~0_combout\ : std_logic;
SIGNAL \digitalClock|hourJoin|Add1~1\ : std_logic;
SIGNAL \digitalClock|hourJoin|Add1~2_combout\ : std_logic;
SIGNAL \digitalClock|hourJoin|Add0~1_combout\ : std_logic;
SIGNAL \digitalClock|hourJoin|Add0~0_combout\ : std_logic;
SIGNAL \digitalClock|hourJoin|Add1~3\ : std_logic;
SIGNAL \digitalClock|hourJoin|Add1~5\ : std_logic;
SIGNAL \digitalClock|hourJoin|Add1~6_combout\ : std_logic;
SIGNAL \digitalClock|hourJoin|Add1~4_combout\ : std_logic;
SIGNAL \romSchedule|Mux0~1_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_dirtyIn~q\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_previousIn~q\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~0_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~1\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~2_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~20_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~3\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~4_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~5\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~6_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~7\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~8_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~9\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~11\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~12_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~13\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~14_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~1_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~15\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~16_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~17\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~18_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~19\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~20_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~21\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~22_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~23\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~24_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~25\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~26_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~10_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~27\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~28_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~29\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~30_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~31\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~32_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~5_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~33\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~34_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~35\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~36_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|LessThan0~0_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|LessThan0~1_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|LessThan0~2_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|LessThan0~3_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|LessThan0~4_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|LessThan0~5_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~37\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~38_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt[19]~18_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|LessThan0~6_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt[4]~0_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~39\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~40_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt[20]~19_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~41\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~42_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt[21]~8_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~43\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~44_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt[22]~9_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_pulsedOut~1_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_pulsedOut~0_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt[4]~2_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~45\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~46_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt[23]~27_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt[23]~28_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|Add0~10_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey1|s_pulsedOut~q\ : std_logic;
SIGNAL \setTemps|Add2~0_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_dirtyIn~q\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_previousIn~q\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~0_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~1\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~2_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~20_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~3\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~4_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~5\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~6_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~7\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~8_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~9\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~10_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~11\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~12_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|LessThan0~0_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt[2]~2_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~13\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~14_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~1_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~15\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~16_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~17\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~19\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~20_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~21\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~22_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~23\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~24_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~25\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~26_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~10_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~27\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~28_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~29\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~30_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~31\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~32_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~5_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~33\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~34_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~35\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~36_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~37\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~38_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt[19]~18_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~39\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~40_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt[20]~19_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~41\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~42_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt[21]~8_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~43\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~45\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~46_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt[23]~27_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt[23]~28_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~44_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt[22]~9_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|LessThan0~1_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|LessThan0~2_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|LessThan0~3_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|LessThan0~4_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|LessThan0~5_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|LessThan0~6_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt[2]~0_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|Add0~18_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_pulsedOut~0_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_pulsedOut~1_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \setTemps|debouncedKey0|s_pulsedOut~q\ : std_logic;
SIGNAL \setTemps|s_Tlua[8]~0_combout\ : std_logic;
SIGNAL \setTemps|Add2~1\ : std_logic;
SIGNAL \setTemps|Add2~2_combout\ : std_logic;
SIGNAL \setTemps|Add2~3\ : std_logic;
SIGNAL \setTemps|Add2~4_combout\ : std_logic;
SIGNAL \setTemps|Add2~5\ : std_logic;
SIGNAL \setTemps|Add2~6_combout\ : std_logic;
SIGNAL \setTemps|Add2~7\ : std_logic;
SIGNAL \setTemps|Add2~8_combout\ : std_logic;
SIGNAL \setTemps|Add2~9\ : std_logic;
SIGNAL \setTemps|Add2~10_combout\ : std_logic;
SIGNAL \setTemps|s_Tlua[5]~2_combout\ : std_logic;
SIGNAL \setTemps|Add2~11\ : std_logic;
SIGNAL \setTemps|Add2~12_combout\ : std_logic;
SIGNAL \setTemps|Add2~13\ : std_logic;
SIGNAL \setTemps|Add2~14_combout\ : std_logic;
SIGNAL \setTemps|s_Tlua[7]~1_combout\ : std_logic;
SIGNAL \setTemps|Add2~15\ : std_logic;
SIGNAL \setTemps|Add2~16_combout\ : std_logic;
SIGNAL \romSchedule|Mux1~1_combout\ : std_logic;
SIGNAL \romSchedule|Mux1~2_combout\ : std_logic;
SIGNAL \setTemps|Add0~0_combout\ : std_logic;
SIGNAL \setTemps|Equal2~3_combout\ : std_logic;
SIGNAL \setTemps|s_Tsol[8]~0_combout\ : std_logic;
SIGNAL \setTemps|Add0~1\ : std_logic;
SIGNAL \setTemps|Add0~2_combout\ : std_logic;
SIGNAL \setTemps|Add0~3\ : std_logic;
SIGNAL \setTemps|Add0~4_combout\ : std_logic;
SIGNAL \setTemps|Add0~5\ : std_logic;
SIGNAL \setTemps|Add0~6_combout\ : std_logic;
SIGNAL \setTemps|s_Tsol[3]~3_combout\ : std_logic;
SIGNAL \setTemps|Add0~7\ : std_logic;
SIGNAL \setTemps|Add0~8_combout\ : std_logic;
SIGNAL \setTemps|Add0~9\ : std_logic;
SIGNAL \setTemps|Add0~10_combout\ : std_logic;
SIGNAL \setTemps|Add0~11\ : std_logic;
SIGNAL \setTemps|Add0~12_combout\ : std_logic;
SIGNAL \setTemps|s_Tsol[6]~2_combout\ : std_logic;
SIGNAL \setTemps|Add0~13\ : std_logic;
SIGNAL \setTemps|Add0~14_combout\ : std_logic;
SIGNAL \setTemps|s_Tsol[7]~1_combout\ : std_logic;
SIGNAL \setTemps|Add0~15\ : std_logic;
SIGNAL \setTemps|Add0~16_combout\ : std_logic;
SIGNAL \setTemps|Add4~0_combout\ : std_logic;
SIGNAL \setTemps|s_Tgel[8]~0_combout\ : std_logic;
SIGNAL \setTemps|s_Tgel[8]~1_combout\ : std_logic;
SIGNAL \setTemps|Add4~1\ : std_logic;
SIGNAL \setTemps|Add4~2_combout\ : std_logic;
SIGNAL \setTemps|Add4~3\ : std_logic;
SIGNAL \setTemps|Add4~4_combout\ : std_logic;
SIGNAL \setTemps|Add4~5\ : std_logic;
SIGNAL \setTemps|Add4~6_combout\ : std_logic;
SIGNAL \setTemps|s_Tgel[3]~3_combout\ : std_logic;
SIGNAL \setTemps|Add4~7\ : std_logic;
SIGNAL \setTemps|Add4~8_combout\ : std_logic;
SIGNAL \setTemps|Add4~9\ : std_logic;
SIGNAL \setTemps|Add4~10_combout\ : std_logic;
SIGNAL \setTemps|s_Tgel[5]~2_combout\ : std_logic;
SIGNAL \setTemps|Add4~11\ : std_logic;
SIGNAL \setTemps|Add4~12_combout\ : std_logic;
SIGNAL \setTemps|Add4~13\ : std_logic;
SIGNAL \setTemps|Add4~14_combout\ : std_logic;
SIGNAL \setTemps|Add4~15\ : std_logic;
SIGNAL \setTemps|Add4~16_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux0~0_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux0~1_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux1~0_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux1~1_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux2~0_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux2~1_combout\ : std_logic;
SIGNAL \romSchedule|Mux0~2_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux3~0_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux3~1_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux4~0_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux4~1_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux5~0_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux5~1_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux6~0_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux6~1_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux7~0_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux7~1_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux8~0_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux8~1_combout\ : std_logic;
SIGNAL \remoteOnOff|Add1~1\ : std_logic;
SIGNAL \remoteOnOff|Add1~3\ : std_logic;
SIGNAL \remoteOnOff|Add1~5\ : std_logic;
SIGNAL \remoteOnOff|Add1~7\ : std_logic;
SIGNAL \remoteOnOff|Add1~9\ : std_logic;
SIGNAL \remoteOnOff|Add1~11\ : std_logic;
SIGNAL \remoteOnOff|Add1~13\ : std_logic;
SIGNAL \remoteOnOff|Add1~15\ : std_logic;
SIGNAL \remoteOnOff|Add1~16_combout\ : std_logic;
SIGNAL \ambientSimulator|Add1~0_combout\ : std_logic;
SIGNAL \ambientSimulator|divFactor[1]~0_combout\ : std_logic;
SIGNAL \ambientSimulator|s_count~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Add1~1\ : std_logic;
SIGNAL \ambientSimulator|Add1~2_combout\ : std_logic;
SIGNAL \ambientSimulator|s_count[1]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Add1~3\ : std_logic;
SIGNAL \ambientSimulator|Add1~4_combout\ : std_logic;
SIGNAL \ambientSimulator|s_count[2]~3_combout\ : std_logic;
SIGNAL \ambientSimulator|Add1~5\ : std_logic;
SIGNAL \ambientSimulator|Add1~6_combout\ : std_logic;
SIGNAL \ambientSimulator|Add1~7\ : std_logic;
SIGNAL \ambientSimulator|Add1~8_combout\ : std_logic;
SIGNAL \ambientSimulator|s_count[4]~2_combout\ : std_logic;
SIGNAL \ambientSimulator|Add1~9\ : std_logic;
SIGNAL \ambientSimulator|Add1~10_combout\ : std_logic;
SIGNAL \ambientSimulator|Add1~11\ : std_logic;
SIGNAL \ambientSimulator|Add1~12_combout\ : std_logic;
SIGNAL \ambientSimulator|Add1~13\ : std_logic;
SIGNAL \ambientSimulator|Add1~14_combout\ : std_logic;
SIGNAL \ambientSimulator|s_count[7]~1_combout\ : std_logic;
SIGNAL \remoteOnOff|Add1~14_combout\ : std_logic;
SIGNAL \remoteOnOff|Add1~12_combout\ : std_logic;
SIGNAL \remoteOnOff|Add1~10_combout\ : std_logic;
SIGNAL \remoteOnOff|Add1~8_combout\ : std_logic;
SIGNAL \remoteOnOff|Add1~6_combout\ : std_logic;
SIGNAL \remoteOnOff|Add1~4_combout\ : std_logic;
SIGNAL \remoteOnOff|Add1~2_combout\ : std_logic;
SIGNAL \remoteOnOff|Add1~0_combout\ : std_logic;
SIGNAL \remoteOnOff|LessThan0~1_cout\ : std_logic;
SIGNAL \remoteOnOff|LessThan0~3_cout\ : std_logic;
SIGNAL \remoteOnOff|LessThan0~5_cout\ : std_logic;
SIGNAL \remoteOnOff|LessThan0~7_cout\ : std_logic;
SIGNAL \remoteOnOff|LessThan0~9_cout\ : std_logic;
SIGNAL \remoteOnOff|LessThan0~11_cout\ : std_logic;
SIGNAL \remoteOnOff|LessThan0~13_cout\ : std_logic;
SIGNAL \remoteOnOff|LessThan0~15_cout\ : std_logic;
SIGNAL \remoteOnOff|LessThan0~16_combout\ : std_logic;
SIGNAL \remoteOnOff|Equal1~2_combout\ : std_logic;
SIGNAL \remoteOnOff|Equal1~3_combout\ : std_logic;
SIGNAL \remoteOnOff|Equal1~4_combout\ : std_logic;
SIGNAL \remoteOnOff|Equal1~0_combout\ : std_logic;
SIGNAL \remoteOnOff|Equal1~1_combout\ : std_logic;
SIGNAL \remoteOnOff|Equal1~5_combout\ : std_logic;
SIGNAL \remoteOnOff|Add0~1\ : std_logic;
SIGNAL \remoteOnOff|Add0~3\ : std_logic;
SIGNAL \remoteOnOff|Add0~5\ : std_logic;
SIGNAL \remoteOnOff|Add0~7\ : std_logic;
SIGNAL \remoteOnOff|Add0~9\ : std_logic;
SIGNAL \remoteOnOff|Add0~11\ : std_logic;
SIGNAL \remoteOnOff|Add0~13\ : std_logic;
SIGNAL \remoteOnOff|Add0~14_combout\ : std_logic;
SIGNAL \remoteOnOff|Add0~0_combout\ : std_logic;
SIGNAL \remoteOnOff|Add0~2_combout\ : std_logic;
SIGNAL \remoteOnOff|rad~8_combout\ : std_logic;
SIGNAL \remoteOnOff|Add0~4_combout\ : std_logic;
SIGNAL \remoteOnOff|Add0~6_combout\ : std_logic;
SIGNAL \remoteOnOff|rad~9_combout\ : std_logic;
SIGNAL \remoteOnOff|Add0~12_combout\ : std_logic;
SIGNAL \remoteOnOff|rad~10_combout\ : std_logic;
SIGNAL \remoteOnOff|Add0~10_combout\ : std_logic;
SIGNAL \remoteOnOff|Add0~8_combout\ : std_logic;
SIGNAL \remoteOnOff|rad~7_combout\ : std_logic;
SIGNAL \remoteOnOff|rad~11_combout\ : std_logic;
SIGNAL \remoteOnOff|Add0~15\ : std_logic;
SIGNAL \remoteOnOff|Add0~16_combout\ : std_logic;
SIGNAL \remoteOnOff|rad~12_combout\ : std_logic;
SIGNAL \remoteOnOff|rad~2_combout\ : std_logic;
SIGNAL \remoteOnOff|rad~3_combout\ : std_logic;
SIGNAL \remoteOnOff|rad~1_combout\ : std_logic;
SIGNAL \remoteOnOff|rad~4_combout\ : std_logic;
SIGNAL \remoteOnOff|rad~0_combout\ : std_logic;
SIGNAL \remoteOnOff|rad~5_combout\ : std_logic;
SIGNAL \remoteOnOff|LessThan1~1_cout\ : std_logic;
SIGNAL \remoteOnOff|LessThan1~3_cout\ : std_logic;
SIGNAL \remoteOnOff|LessThan1~5_cout\ : std_logic;
SIGNAL \remoteOnOff|LessThan1~7_cout\ : std_logic;
SIGNAL \remoteOnOff|LessThan1~9_cout\ : std_logic;
SIGNAL \remoteOnOff|LessThan1~11_cout\ : std_logic;
SIGNAL \remoteOnOff|LessThan1~13_cout\ : std_logic;
SIGNAL \remoteOnOff|LessThan1~15_cout\ : std_logic;
SIGNAL \remoteOnOff|LessThan1~16_combout\ : std_logic;
SIGNAL \remoteOnOff|rad~6_combout\ : std_logic;
SIGNAL \remoteOnOff|rad~13_combout\ : std_logic;
SIGNAL \remoteOnOff|rad~q\ : std_logic;
SIGNAL \ambientSimulator|process_0~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Add1~15\ : std_logic;
SIGNAL \ambientSimulator|Add1~16_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[30]~73_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[30]~72_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[29]~74_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[29]~75_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[28]~77_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[28]~76_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[27]~78_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[27]~79_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~80_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~81_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[37]~84_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[36]~86_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~87_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~88_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~89_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~90_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[46]~92_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[46]~91_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[45]~93_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[45]~94_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~95_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~96_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~97_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~98_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~99_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[55]~100_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[55]~101_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[54]~102_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[54]~103_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[70]~106_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[70]~124_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[69]~125_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[69]~107_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[68]~126_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[68]~108_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[67]~127_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[67]~109_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[66]~128_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[66]~110_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[63]~104_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[63]~105_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\ : std_logic;
SIGNAL \tAmb_Tenths|Mux6~0_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[30]~73_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[30]~72_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[29]~74_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[29]~75_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[28]~76_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[28]~77_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[27]~78_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[27]~79_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~129_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~80_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~130_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~81_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~131_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~82_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[37]~83_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[37]~84_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[36]~86_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[36]~85_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~87_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~117_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~118_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~88_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~119_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~89_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~132_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~90_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[46]~92_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[46]~91_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[45]~94_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[45]~93_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~95_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~120_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~96_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~121_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~97_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~122_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~98_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~123_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~99_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~133_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[55]~100_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[55]~101_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[54]~103_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[54]~102_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[63]~104_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[63]~105_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[70]~106_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[70]~124_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[69]~107_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[69]~125_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[68]~126_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[68]~108_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[67]~109_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[67]~127_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[66]~128_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[66]~110_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~111_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~134_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~113_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~112_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[73]~114_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[30]~72_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[30]~73_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[29]~74_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[29]~75_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[28]~76_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[28]~77_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[27]~79_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[27]~78_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~80_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~129_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~81_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~130_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~82_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~131_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[37]~84_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[37]~83_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[36]~86_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[36]~85_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~87_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~117_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~118_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~88_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~119_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~89_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~132_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~90_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[46]~92_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[46]~91_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[45]~94_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[45]~93_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~95_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~120_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~121_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~96_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~97_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~122_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~123_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~98_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~133_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~99_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[55]~100_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[55]~101_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[54]~103_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[54]~102_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[63]~105_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[63]~104_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[70]~124_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[70]~106_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[69]~125_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[69]~107_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[68]~108_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[68]~126_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[67]~109_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[67]~127_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[66]~110_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[66]~128_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~111_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~134_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~112_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~113_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[73]~114_combout\ : std_logic;
SIGNAL \setTemps|Equal2~2_combout\ : std_logic;
SIGNAL \setTemps|s_decimas[1]~1_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[30]~73_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[30]~72_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[29]~75_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[29]~74_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[28]~76_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[28]~77_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[27]~78_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[27]~79_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~80_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~81_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[37]~84_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[36]~86_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~87_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~88_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~89_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~90_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[46]~91_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[46]~92_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[45]~93_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[45]~94_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~95_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~96_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~97_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~98_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~99_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[55]~101_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[55]~100_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[54]~102_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[54]~103_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[63]~104_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[63]~105_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[70]~124_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[70]~106_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[69]~107_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[69]~125_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[68]~126_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[68]~108_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[67]~127_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[67]~109_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[66]~110_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[66]~128_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\ : std_logic;
SIGNAL \setTemps|decimas[1]~feeder_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[74]~115_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[74]~115_combout\ : std_logic;
SIGNAL \setTemps|s_decimas[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\ : std_logic;
SIGNAL \setTemps|decimas[2]~feeder_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod3|auto_generated|divider|divider|StageOut[75]~116_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod5|auto_generated|divider|divider|StageOut[75]~116_combout\ : std_logic;
SIGNAL \setTemps|s_decimas[3]~3_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\ : std_logic;
SIGNAL \setTemps|s_decimas[0]~0_combout\ : std_logic;
SIGNAL \setTemps|s_decimas[0]~feeder_combout\ : std_logic;
SIGNAL \setTemp_Tenths|Mux6~0_combout\ : std_logic;
SIGNAL \setTempTenthsHex|HexOut[0]~0_combout\ : std_logic;
SIGNAL \tAmb_Tenths|Mux5~0_combout\ : std_logic;
SIGNAL \setTemp_Tenths|Mux5~0_combout\ : std_logic;
SIGNAL \setTempTenthsHex|HexOut[1]~1_combout\ : std_logic;
SIGNAL \tAmb_Tenths|Mux4~0_combout\ : std_logic;
SIGNAL \setTemp_Tenths|Mux4~0_combout\ : std_logic;
SIGNAL \setTempTenthsHex|HexOut[2]~2_combout\ : std_logic;
SIGNAL \tAmb_Tenths|Mux3~0_combout\ : std_logic;
SIGNAL \setTemp_Tenths|Mux3~0_combout\ : std_logic;
SIGNAL \setTempTenthsHex|HexOut[3]~3_combout\ : std_logic;
SIGNAL \setTemp_Tenths|Mux2~0_combout\ : std_logic;
SIGNAL \tAmb_Tenths|Mux2~0_combout\ : std_logic;
SIGNAL \setTempTenthsHex|HexOut[4]~4_combout\ : std_logic;
SIGNAL \tAmb_Tenths|Mux1~0_combout\ : std_logic;
SIGNAL \setTemp_Tenths|Mux1~0_combout\ : std_logic;
SIGNAL \setTempTenthsHex|HexOut[5]~5_combout\ : std_logic;
SIGNAL \tAmb_Tenths|Mux0~0_combout\ : std_logic;
SIGNAL \setTemp_Tenths|Mux0~0_combout\ : std_logic;
SIGNAL \setTempTenthsHex|HexOut[6]~6_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[60]~67_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[59]~68_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[59]~69_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[58]~71_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[57]~72_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[57]~73_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[56]~75_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[56]~74_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[55]~76_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[55]~77_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~81_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~108_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~109_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~82_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[65]~83_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[65]~84_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[54]~86_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[54]~87_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[64]~88_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[64]~85_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~78_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~105_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~106_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~79_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~80_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~107_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[77]~92_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[77]~103_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~89_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~100_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~90_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~101_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[78]~102_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[78]~91_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[18]~46_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[18]~66_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~67_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~47_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~68_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~48_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[15]~49_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[15]~69_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~72_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~52_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[76]~93_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[76]~104_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[20]~53_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[20]~73_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[23]~50_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[23]~70_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~51_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~71_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~75_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[28]~54_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[28]~74_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~55_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~76_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~56_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[75]~110_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[25]~77_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[75]~94_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[25]~57_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[33]~78_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[33]~58_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~59_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~79_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~80_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~60_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[74]~111_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[30]~81_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[74]~95_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[38]~62_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[38]~82_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[37]~83_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[37]~63_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[36]~64_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[36]~84_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[63]~98_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[63]~97_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[35]~85_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[73]~99_combout\ : std_logic;
SIGNAL \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[73]~96_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[35]~65_combout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \tAmb_Units|Mux6~0_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[56]~74_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[56]~75_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[55]~77_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[55]~76_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[60]~67_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[60]~66_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[59]~68_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[59]~69_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[58]~71_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[58]~70_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[57]~72_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[57]~73_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~101_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~97_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~78_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~98_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~79_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~99_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~80_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~81_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~100_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~82_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[65]~84_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[65]~83_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[64]~86_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[64]~85_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[76]~96_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~92_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~87_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~93_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~88_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[78]~94_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[78]~89_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[18]~58_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[18]~77_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[17]~78_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[17]~59_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[16]~60_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[16]~79_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[77]~95_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[15]~80_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[15]~81_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[20]~85_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[23]~82_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[23]~61_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[22]~62_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[22]~83_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[21]~63_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[21]~64_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[20]~84_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[26]~67_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[28]~65_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[28]~86_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[27]~87_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[26]~68_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[75]~102_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[25]~89_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[25]~88_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[32]~91_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[33]~90_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[33]~69_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[32]~70_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[31]~72_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[31]~71_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[30]~96_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[30]~97_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[38]~92_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[38]~73_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[37]~93_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[37]~74_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[36]~75_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[36]~76_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[63]~90_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|StageOut[63]~91_combout\ : std_logic;
SIGNAL \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[35]~95_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|StageOut[35]~94_combout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[60]~66_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[60]~67_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[59]~68_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[59]~69_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[58]~71_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[58]~70_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[57]~72_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[57]~73_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[56]~74_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[56]~75_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[55]~77_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[55]~76_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~78_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~97_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~98_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~79_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~80_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~99_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~81_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~100_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~82_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~101_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[65]~84_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[65]~83_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[64]~85_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[64]~86_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~92_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~87_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~93_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~88_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[78]~94_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[78]~89_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[18]~77_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[18]~58_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[17]~59_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[17]~78_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[16]~79_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[16]~60_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[77]~95_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[15]~80_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[15]~81_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[22]~83_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[23]~82_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[23]~61_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[22]~62_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[21]~64_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[21]~63_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[76]~96_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[20]~85_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[20]~84_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[28]~86_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[28]~65_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[27]~87_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[26]~67_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[26]~68_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[25]~89_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[25]~88_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[32]~91_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[33]~69_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[33]~90_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[32]~70_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[31]~71_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[31]~72_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[30]~97_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[30]~96_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[38]~92_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[38]~73_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[37]~74_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[37]~93_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[36]~76_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[36]~75_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[63]~90_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|StageOut[63]~91_combout\ : std_logic;
SIGNAL \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[35]~94_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|StageOut[35]~95_combout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|s_unidades[0]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[60]~67_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[59]~68_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[59]~69_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[58]~71_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[57]~72_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[57]~73_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[56]~75_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[56]~74_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[55]~77_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[55]~76_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~97_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~78_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~98_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~79_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~99_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~80_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~81_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~100_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~82_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~101_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[65]~83_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[65]~84_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[64]~86_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[64]~85_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~92_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~87_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~88_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~93_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[78]~94_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[78]~89_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[18]~58_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[18]~77_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[17]~78_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[17]~59_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[16]~79_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[16]~60_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[77]~95_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[15]~80_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[15]~81_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[23]~82_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[23]~61_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[22]~83_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[22]~62_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[21]~64_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[21]~63_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[76]~96_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[20]~85_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[20]~84_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[26]~68_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[26]~67_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[75]~102_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[25]~89_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[25]~88_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[28]~86_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[28]~65_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[27]~87_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[32]~70_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[32]~91_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[31]~71_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[31]~72_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[30]~97_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[30]~96_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[33]~69_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[33]~90_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[38]~73_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[38]~92_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[37]~74_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[37]~93_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[36]~76_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[36]~75_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[63]~91_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|StageOut[63]~90_combout\ : std_logic;
SIGNAL \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[35]~94_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|StageOut[35]~95_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_wirecell_combout\ : std_logic;
SIGNAL \setTemps|s_unidades[1]~1_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_wirecell_combout\ : std_logic;
SIGNAL \setTemps|s_unidades[3]~3_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_wirecell_combout\ : std_logic;
SIGNAL \setTemps|s_unidades[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_wirecell_combout\ : std_logic;
SIGNAL \setTemps|unidades[2]~feeder_combout\ : std_logic;
SIGNAL \setTemp_Units|Mux6~0_combout\ : std_logic;
SIGNAL \setTempUnitsHex|HexOut[0]~0_combout\ : std_logic;
SIGNAL \tAmb_Units|Mux5~0_combout\ : std_logic;
SIGNAL \setTemp_Units|Mux5~0_combout\ : std_logic;
SIGNAL \setTempUnitsHex|HexOut[1]~1_combout\ : std_logic;
SIGNAL \tAmb_Units|Mux4~0_combout\ : std_logic;
SIGNAL \setTemp_Units|Mux4~0_combout\ : std_logic;
SIGNAL \setTempUnitsHex|HexOut[2]~2_combout\ : std_logic;
SIGNAL \tAmb_Units|Mux3~0_combout\ : std_logic;
SIGNAL \setTemp_Units|Mux3~0_combout\ : std_logic;
SIGNAL \setTempUnitsHex|HexOut[3]~3_combout\ : std_logic;
SIGNAL \tAmb_Units|Mux2~0_combout\ : std_logic;
SIGNAL \setTemp_Units|Mux2~0_combout\ : std_logic;
SIGNAL \setTempUnitsHex|HexOut[4]~4_combout\ : std_logic;
SIGNAL \tAmb_Units|Mux1~0_combout\ : std_logic;
SIGNAL \setTemp_Units|Mux1~0_combout\ : std_logic;
SIGNAL \setTempUnitsHex|HexOut[5]~5_combout\ : std_logic;
SIGNAL \tAmb_Units|Mux0~0_combout\ : std_logic;
SIGNAL \setTemp_Units|Mux0~0_combout\ : std_logic;
SIGNAL \setTempUnitsHex|HexOut[6]~6_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[54]~33_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[54]~32_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[53]~34_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[53]~35_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[52]~37_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[52]~36_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[51]~38_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[51]~39_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[50]~41_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[50]~40_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[49]~43_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[49]~42_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[0]~23_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \setTemps|s_dezenas[2]~2_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[54]~32_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[54]~33_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[53]~35_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[53]~34_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[52]~37_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[52]~36_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[51]~38_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[51]~39_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[50]~41_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[50]~40_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[49]~42_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[49]~43_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[54]~32_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[54]~33_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[53]~35_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[53]~34_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[52]~36_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[52]~37_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[51]~38_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[51]~39_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[50]~40_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[50]~41_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[49]~42_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[49]~43_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \setTemps|s_dezenas[1]~1_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[54]~33_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[54]~32_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[53]~34_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[53]~35_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[52]~37_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[52]~36_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[51]~38_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[51]~39_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[50]~41_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[50]~40_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[49]~42_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[49]~43_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[62]~44_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[62]~54_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[61]~55_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[61]~45_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[60]~56_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[60]~46_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[59]~47_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[59]~57_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[58]~49_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[58]~48_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[57]~50_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[48]~52_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[48]~51_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|StageOut[57]~53_combout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[62]~54_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[62]~44_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[61]~55_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[61]~45_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[60]~46_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[60]~56_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[59]~57_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[59]~47_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[58]~48_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[58]~49_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[57]~50_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[48]~51_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[48]~52_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|StageOut[57]~53_combout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \setTemps|s_dezenas[0]~0_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[62]~44_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[62]~54_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[61]~45_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[61]~55_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[60]~56_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[60]~46_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[59]~57_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[59]~47_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[58]~49_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[58]~48_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[57]~50_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[48]~52_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[48]~51_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|StageOut[57]~53_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[0]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[62]~44_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[62]~54_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[61]~55_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[61]~45_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[60]~46_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[60]~56_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[59]~47_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[59]~57_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[58]~48_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[58]~49_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[57]~50_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[48]~51_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[48]~52_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[57]~53_combout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[0]~5_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[1]~6_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[1]~24_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[1]~7_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[2]~8_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[2]~9_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[2]~10_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[3]~12_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[3]~11_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[3]~13_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[5]~15_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[4]~14_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[4]~16_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[5]~17_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[5]~18_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[5]~19_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[6]~20_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[6]~21_combout\ : std_logic;
SIGNAL \setTempTenHex|HexOut[6]~22_combout\ : std_logic;
SIGNAL \romSchedule|Mux1~0_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux11~0_combout\ : std_logic;
SIGNAL \selectTemp_Lights|Mux11~0clkctrl_outclk\ : std_logic;
SIGNAL \selectTemp_Lights|Mux12~0_combout\ : std_logic;
SIGNAL \setTemps|Equal2~1_combout\ : std_logic;
SIGNAL \setTemps|light[14]~1_combout\ : std_logic;
SIGNAL \setTemps|light[14]~feeder_combout\ : std_logic;
SIGNAL \setTemps|light[17]~feeder_combout\ : std_logic;
SIGNAL \digitalClock|hourTen|s_value\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \digitalClock|minUnit|s_value\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \setTemps|s_decimas\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \digitalClock|minTen|s_value\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \setTemps|s_Tgel\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \digitalClock|hourUnit|s_value\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \digitalClock|clkEnable|s_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \digitalClock|hexEnable|s_count\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \setTemps|s_unidades\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \setTemps|s_dezenas\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \clockDivider|s_divCounter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \setTemps|decimas\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ambientSimulator|s_count\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \setTemps|unidades\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \setTemps|dezenas\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \setTemps|secondlight\ : std_logic_vector(8 DOWNTO 7);
SIGNAL \setTemps|light\ : std_logic_vector(17 DOWNTO 1);
SIGNAL \ambientSimulator|divFactor\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \setTemps|s_Tsol\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \setTemps|s_Tlua\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \digitalClock|clkEnable|speed\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \digitalClock|clkEnable|seconds\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \setTemps|debouncedKey1|s_debounceCnt\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \debouncerKey3|s_debounceCnt\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \digitalClock|debouncerKey2|s_debounceCnt\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \setTemps|debouncedKey0|s_debounceCnt\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \selectTemp_Lights|light\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \clockDivider|s_divFactor\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \setTempTenHex|ALT_INV_HexOut[6]~22_combout\ : std_logic;
SIGNAL \setTempUnitsHex|ALT_INV_HexOut[6]~6_combout\ : std_logic;
SIGNAL \setTempTenthsHex|ALT_INV_HexOut[6]~6_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
LEDG <= ww_LEDG;
LEDR <= ww_LEDR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\clockDivider|clkOut~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clockDivider|clkOut~q\);

\selectTemp_Lights|Mux11~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \selectTemp_Lights|Mux11~0_combout\);

\setTemps|Equal2~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \setTemps|Equal2~0_combout\);
\setTempTenHex|ALT_INV_HexOut[6]~22_combout\ <= NOT \setTempTenHex|HexOut[6]~22_combout\;
\setTempUnitsHex|ALT_INV_HexOut[6]~6_combout\ <= NOT \setTempUnitsHex|HexOut[6]~6_combout\;
\setTempTenthsHex|ALT_INV_HexOut[6]~6_combout\ <= NOT \setTempTenthsHex|HexOut[6]~6_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|minUnitDecod|decOut_n[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|minUnitDecod|decOut_n[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|minUnitDecod|decOut_n[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|minUnitDecod|decOut_n[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|minUnitDecod|decOut_n[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|minUnitDecod|decOut_n[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|minUnitDecod|decOut_n[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|minTenDecod|decOut_n[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|minTenDecod|decOut_n[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|minTenDecod|decOut_n[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|minTenDecod|decOut_n[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|minTenDecod|decOut_n[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|minTenDecod|decOut_n[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|minTenDecod|decOut_n[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|hourUnitDecod|decOut_n[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|hourUnitDecod|decOut_n[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|hourUnitDecod|decOut_n[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|hourUnitDecod|decOut_n[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|hourUnitDecod|decOut_n[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|hourUnitDecod|decOut_n[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|hourUnitDecod|decOut_n[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|hourTenDecod|decOut_n[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|hourTenDecod|decOut_n[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|hourTenDecod|decOut_n[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|hourTenDecod|decOut_n[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|hourTenDecod|decOut_n[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|hourTenDecod|decOut_n[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \digitalClock|hourTenDecod|decOut_n[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempTenthsHex|HexOut[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempTenthsHex|HexOut[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempTenthsHex|HexOut[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempTenthsHex|HexOut[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempTenthsHex|HexOut[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempTenthsHex|HexOut[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempTenthsHex|ALT_INV_HexOut[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempUnitsHex|HexOut[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempUnitsHex|HexOut[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempUnitsHex|HexOut[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempUnitsHex|HexOut[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempUnitsHex|HexOut[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempUnitsHex|HexOut[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempUnitsHex|ALT_INV_HexOut[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempTenHex|HexOut[0]~5_combout\,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempTenHex|HexOut[1]~7_combout\,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempTenHex|HexOut[2]~10_combout\,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempTenHex|HexOut[3]~13_combout\,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempTenHex|HexOut[4]~16_combout\,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempTenHex|HexOut[5]~19_combout\,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTempTenHex|ALT_INV_HexOut[6]~22_combout\,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \selectTemp_Lights|light\(0),
	devoe => ww_devoe,
	o => \LEDG[0]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[1]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[2]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \selectTemp_Lights|light\(3),
	devoe => ww_devoe,
	o => \LEDG[3]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[4]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \selectTemp_Lights|light\(6),
	devoe => ww_devoe,
	o => \LEDG[6]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\LEDG[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[7]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\LEDG[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTemps|secondlight\(8),
	devoe => ww_devoe,
	o => \LEDG[8]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \remoteOnOff|rad~q\,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTemps|light\(11),
	devoe => ww_devoe,
	o => \LEDR[11]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTemps|light\(14),
	devoe => ww_devoe,
	o => \LEDR[14]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[15]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\LEDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[16]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\LEDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \setTemps|light\(17),
	devoe => ww_devoe,
	o => \LEDR[17]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X92_Y36_N30
\digitalClock|setClock|current_state.normal~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|setClock|current_state.normal~0_combout\ = !\digitalClock|setClock|current_state.set_m~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \digitalClock|setClock|current_state.set_m~q\,
	combout => \digitalClock|setClock|current_state.normal~0_combout\);

-- Location: LCCOMB_X98_Y34_N8
\digitalClock|debouncerKey2|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~0_combout\ = \digitalClock|debouncerKey2|s_debounceCnt\(0) $ (VCC)
-- \digitalClock|debouncerKey2|Add0~1\ = CARRY(\digitalClock|debouncerKey2|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(0),
	datad => VCC,
	combout => \digitalClock|debouncerKey2|Add0~0_combout\,
	cout => \digitalClock|debouncerKey2|Add0~1\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: LCCOMB_X101_Y34_N18
\digitalClock|debouncerKey2|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_dirtyIn~0_combout\ = !\KEY[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[2]~input_o\,
	combout => \digitalClock|debouncerKey2|s_dirtyIn~0_combout\);

-- Location: FF_X101_Y34_N19
\digitalClock|debouncerKey2|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_dirtyIn~q\);

-- Location: LCCOMB_X101_Y34_N24
\digitalClock|debouncerKey2|s_previousIn~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_previousIn~feeder_combout\ = \digitalClock|debouncerKey2|s_dirtyIn~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \digitalClock|debouncerKey2|s_dirtyIn~q\,
	combout => \digitalClock|debouncerKey2|s_previousIn~feeder_combout\);

-- Location: FF_X101_Y34_N25
\digitalClock|debouncerKey2|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_previousIn~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_previousIn~q\);

-- Location: LCCOMB_X98_Y34_N10
\digitalClock|debouncerKey2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~2_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(1) & (\digitalClock|debouncerKey2|Add0~1\ & VCC)) # (!\digitalClock|debouncerKey2|s_debounceCnt\(1) & (!\digitalClock|debouncerKey2|Add0~1\))
-- \digitalClock|debouncerKey2|Add0~3\ = CARRY((!\digitalClock|debouncerKey2|s_debounceCnt\(1) & !\digitalClock|debouncerKey2|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(1),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~1\,
	combout => \digitalClock|debouncerKey2|Add0~2_combout\,
	cout => \digitalClock|debouncerKey2|Add0~3\);

-- Location: LCCOMB_X98_Y34_N12
\digitalClock|debouncerKey2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~4_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(2) & ((GND) # (!\digitalClock|debouncerKey2|Add0~3\))) # (!\digitalClock|debouncerKey2|s_debounceCnt\(2) & (\digitalClock|debouncerKey2|Add0~3\ $ (GND)))
-- \digitalClock|debouncerKey2|Add0~5\ = CARRY((\digitalClock|debouncerKey2|s_debounceCnt\(2)) # (!\digitalClock|debouncerKey2|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(2),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~3\,
	combout => \digitalClock|debouncerKey2|Add0~4_combout\,
	cout => \digitalClock|debouncerKey2|Add0~5\);

-- Location: LCCOMB_X99_Y34_N0
\digitalClock|debouncerKey2|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~21_combout\ = (\digitalClock|debouncerKey2|Add0~4_combout\ & \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|Add0~4_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~21_combout\);

-- Location: FF_X99_Y34_N1
\digitalClock|debouncerKey2|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~21_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(2));

-- Location: LCCOMB_X98_Y34_N14
\digitalClock|debouncerKey2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~6_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(3) & (\digitalClock|debouncerKey2|Add0~5\ & VCC)) # (!\digitalClock|debouncerKey2|s_debounceCnt\(3) & (!\digitalClock|debouncerKey2|Add0~5\))
-- \digitalClock|debouncerKey2|Add0~7\ = CARRY((!\digitalClock|debouncerKey2|s_debounceCnt\(3) & !\digitalClock|debouncerKey2|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(3),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~5\,
	combout => \digitalClock|debouncerKey2|Add0~6_combout\,
	cout => \digitalClock|debouncerKey2|Add0~7\);

-- Location: LCCOMB_X99_Y34_N2
\digitalClock|debouncerKey2|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~22_combout\ = (\digitalClock|debouncerKey2|Add0~6_combout\ & \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|Add0~6_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~22_combout\);

-- Location: FF_X99_Y34_N3
\digitalClock|debouncerKey2|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~22_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(3));

-- Location: LCCOMB_X98_Y34_N16
\digitalClock|debouncerKey2|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~8_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(4) & ((GND) # (!\digitalClock|debouncerKey2|Add0~7\))) # (!\digitalClock|debouncerKey2|s_debounceCnt\(4) & (\digitalClock|debouncerKey2|Add0~7\ $ (GND)))
-- \digitalClock|debouncerKey2|Add0~9\ = CARRY((\digitalClock|debouncerKey2|s_debounceCnt\(4)) # (!\digitalClock|debouncerKey2|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(4),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~7\,
	combout => \digitalClock|debouncerKey2|Add0~8_combout\,
	cout => \digitalClock|debouncerKey2|Add0~9\);

-- Location: LCCOMB_X99_Y34_N20
\digitalClock|debouncerKey2|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~23_combout\ = (\digitalClock|debouncerKey2|Add0~8_combout\ & \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|debouncerKey2|Add0~8_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~23_combout\);

-- Location: FF_X99_Y34_N21
\digitalClock|debouncerKey2|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~23_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(4));

-- Location: LCCOMB_X98_Y34_N18
\digitalClock|debouncerKey2|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~10_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(5) & (\digitalClock|debouncerKey2|Add0~9\ & VCC)) # (!\digitalClock|debouncerKey2|s_debounceCnt\(5) & (!\digitalClock|debouncerKey2|Add0~9\))
-- \digitalClock|debouncerKey2|Add0~11\ = CARRY((!\digitalClock|debouncerKey2|s_debounceCnt\(5) & !\digitalClock|debouncerKey2|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(5),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~9\,
	combout => \digitalClock|debouncerKey2|Add0~10_combout\,
	cout => \digitalClock|debouncerKey2|Add0~11\);

-- Location: LCCOMB_X100_Y34_N14
\digitalClock|debouncerKey2|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~24_combout\ = (\digitalClock|debouncerKey2|Add0~10_combout\ & \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|debouncerKey2|Add0~10_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~24_combout\);

-- Location: FF_X100_Y34_N15
\digitalClock|debouncerKey2|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~24_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(5));

-- Location: LCCOMB_X98_Y34_N20
\digitalClock|debouncerKey2|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~12_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(6) & ((GND) # (!\digitalClock|debouncerKey2|Add0~11\))) # (!\digitalClock|debouncerKey2|s_debounceCnt\(6) & (\digitalClock|debouncerKey2|Add0~11\ $ (GND)))
-- \digitalClock|debouncerKey2|Add0~13\ = CARRY((\digitalClock|debouncerKey2|s_debounceCnt\(6)) # (!\digitalClock|debouncerKey2|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(6),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~11\,
	combout => \digitalClock|debouncerKey2|Add0~12_combout\,
	cout => \digitalClock|debouncerKey2|Add0~13\);

-- Location: LCCOMB_X100_Y34_N0
\digitalClock|debouncerKey2|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~25_combout\ = (\digitalClock|debouncerKey2|Add0~12_combout\ & \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|debouncerKey2|Add0~12_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~25_combout\);

-- Location: FF_X100_Y34_N1
\digitalClock|debouncerKey2|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~25_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(6));

-- Location: LCCOMB_X98_Y34_N22
\digitalClock|debouncerKey2|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~14_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(7) & (\digitalClock|debouncerKey2|Add0~13\ & VCC)) # (!\digitalClock|debouncerKey2|s_debounceCnt\(7) & (!\digitalClock|debouncerKey2|Add0~13\))
-- \digitalClock|debouncerKey2|Add0~15\ = CARRY((!\digitalClock|debouncerKey2|s_debounceCnt\(7) & !\digitalClock|debouncerKey2|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(7),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~13\,
	combout => \digitalClock|debouncerKey2|Add0~14_combout\,
	cout => \digitalClock|debouncerKey2|Add0~15\);

-- Location: LCCOMB_X101_Y34_N16
\digitalClock|debouncerKey2|s_debounceCnt[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt[9]~0_combout\ = (\digitalClock|debouncerKey2|s_dirtyIn~q\ & ((!\digitalClock|debouncerKey2|LessThan0~6_combout\) # (!\digitalClock|debouncerKey2|s_debounceCnt\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(23),
	datac => \digitalClock|debouncerKey2|LessThan0~6_combout\,
	datad => \digitalClock|debouncerKey2|s_dirtyIn~q\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt[9]~0_combout\);

-- Location: LCCOMB_X101_Y34_N20
\digitalClock|debouncerKey2|s_debounceCnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~1_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt[9]~0_combout\ & ((\digitalClock|debouncerKey2|Add0~14_combout\) # (!\digitalClock|debouncerKey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_previousIn~q\,
	datac => \digitalClock|debouncerKey2|Add0~14_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~0_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~1_combout\);

-- Location: FF_X101_Y34_N21
\digitalClock|debouncerKey2|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~1_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(7));

-- Location: LCCOMB_X98_Y34_N24
\digitalClock|debouncerKey2|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~16_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(8) & ((GND) # (!\digitalClock|debouncerKey2|Add0~15\))) # (!\digitalClock|debouncerKey2|s_debounceCnt\(8) & (\digitalClock|debouncerKey2|Add0~15\ $ (GND)))
-- \digitalClock|debouncerKey2|Add0~17\ = CARRY((\digitalClock|debouncerKey2|s_debounceCnt\(8)) # (!\digitalClock|debouncerKey2|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(8),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~15\,
	combout => \digitalClock|debouncerKey2|Add0~16_combout\,
	cout => \digitalClock|debouncerKey2|Add0~17\);

-- Location: LCCOMB_X99_Y34_N6
\digitalClock|debouncerKey2|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~12_combout\ = (\digitalClock|debouncerKey2|Add0~16_combout\ & \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|Add0~16_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~12_combout\);

-- Location: FF_X99_Y34_N7
\digitalClock|debouncerKey2|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~12_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(8));

-- Location: LCCOMB_X98_Y34_N26
\digitalClock|debouncerKey2|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~18_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(9) & (\digitalClock|debouncerKey2|Add0~17\ & VCC)) # (!\digitalClock|debouncerKey2|s_debounceCnt\(9) & (!\digitalClock|debouncerKey2|Add0~17\))
-- \digitalClock|debouncerKey2|Add0~19\ = CARRY((!\digitalClock|debouncerKey2|s_debounceCnt\(9) & !\digitalClock|debouncerKey2|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(9),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~17\,
	combout => \digitalClock|debouncerKey2|Add0~18_combout\,
	cout => \digitalClock|debouncerKey2|Add0~19\);

-- Location: LCCOMB_X101_Y34_N22
\digitalClock|debouncerKey2|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~13_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt[9]~0_combout\ & ((\digitalClock|debouncerKey2|Add0~18_combout\) # (!\digitalClock|debouncerKey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_previousIn~q\,
	datac => \digitalClock|debouncerKey2|Add0~18_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~0_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~13_combout\);

-- Location: FF_X101_Y34_N23
\digitalClock|debouncerKey2|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~13_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(9));

-- Location: LCCOMB_X98_Y34_N28
\digitalClock|debouncerKey2|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~20_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(10) & ((GND) # (!\digitalClock|debouncerKey2|Add0~19\))) # (!\digitalClock|debouncerKey2|s_debounceCnt\(10) & (\digitalClock|debouncerKey2|Add0~19\ $ (GND)))
-- \digitalClock|debouncerKey2|Add0~21\ = CARRY((\digitalClock|debouncerKey2|s_debounceCnt\(10)) # (!\digitalClock|debouncerKey2|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(10),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~19\,
	combout => \digitalClock|debouncerKey2|Add0~20_combout\,
	cout => \digitalClock|debouncerKey2|Add0~21\);

-- Location: LCCOMB_X101_Y34_N12
\digitalClock|debouncerKey2|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~14_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt[9]~0_combout\ & ((\digitalClock|debouncerKey2|Add0~20_combout\) # (!\digitalClock|debouncerKey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_previousIn~q\,
	datac => \digitalClock|debouncerKey2|Add0~20_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~0_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~14_combout\);

-- Location: FF_X101_Y34_N13
\digitalClock|debouncerKey2|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~14_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(10));

-- Location: LCCOMB_X98_Y34_N30
\digitalClock|debouncerKey2|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~22_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(11) & (\digitalClock|debouncerKey2|Add0~21\ & VCC)) # (!\digitalClock|debouncerKey2|s_debounceCnt\(11) & (!\digitalClock|debouncerKey2|Add0~21\))
-- \digitalClock|debouncerKey2|Add0~23\ = CARRY((!\digitalClock|debouncerKey2|s_debounceCnt\(11) & !\digitalClock|debouncerKey2|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(11),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~21\,
	combout => \digitalClock|debouncerKey2|Add0~22_combout\,
	cout => \digitalClock|debouncerKey2|Add0~23\);

-- Location: LCCOMB_X99_Y34_N12
\digitalClock|debouncerKey2|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~15_combout\ = (\digitalClock|debouncerKey2|Add0~22_combout\ & \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|Add0~22_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~15_combout\);

-- Location: FF_X99_Y34_N13
\digitalClock|debouncerKey2|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~15_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(11));

-- Location: LCCOMB_X98_Y33_N0
\digitalClock|debouncerKey2|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~24_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(12) & ((GND) # (!\digitalClock|debouncerKey2|Add0~23\))) # (!\digitalClock|debouncerKey2|s_debounceCnt\(12) & (\digitalClock|debouncerKey2|Add0~23\ $ (GND)))
-- \digitalClock|debouncerKey2|Add0~25\ = CARRY((\digitalClock|debouncerKey2|s_debounceCnt\(12)) # (!\digitalClock|debouncerKey2|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(12),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~23\,
	combout => \digitalClock|debouncerKey2|Add0~24_combout\,
	cout => \digitalClock|debouncerKey2|Add0~25\);

-- Location: LCCOMB_X101_Y34_N30
\digitalClock|debouncerKey2|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~16_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt[9]~0_combout\ & ((\digitalClock|debouncerKey2|Add0~24_combout\) # (!\digitalClock|debouncerKey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_previousIn~q\,
	datac => \digitalClock|debouncerKey2|Add0~24_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~0_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~16_combout\);

-- Location: FF_X101_Y34_N31
\digitalClock|debouncerKey2|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~16_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(12));

-- Location: LCCOMB_X98_Y33_N2
\digitalClock|debouncerKey2|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~26_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(13) & (\digitalClock|debouncerKey2|Add0~25\ & VCC)) # (!\digitalClock|debouncerKey2|s_debounceCnt\(13) & (!\digitalClock|debouncerKey2|Add0~25\))
-- \digitalClock|debouncerKey2|Add0~27\ = CARRY((!\digitalClock|debouncerKey2|s_debounceCnt\(13) & !\digitalClock|debouncerKey2|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(13),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~25\,
	combout => \digitalClock|debouncerKey2|Add0~26_combout\,
	cout => \digitalClock|debouncerKey2|Add0~27\);

-- Location: LCCOMB_X99_Y34_N24
\digitalClock|debouncerKey2|s_debounceCnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~10_combout\ = (\digitalClock|debouncerKey2|Add0~26_combout\ & \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|debouncerKey2|Add0~26_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~10_combout\);

-- Location: FF_X99_Y34_N25
\digitalClock|debouncerKey2|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~10_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(13));

-- Location: LCCOMB_X98_Y33_N4
\digitalClock|debouncerKey2|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~28_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(14) & ((GND) # (!\digitalClock|debouncerKey2|Add0~27\))) # (!\digitalClock|debouncerKey2|s_debounceCnt\(14) & (\digitalClock|debouncerKey2|Add0~27\ $ (GND)))
-- \digitalClock|debouncerKey2|Add0~29\ = CARRY((\digitalClock|debouncerKey2|s_debounceCnt\(14)) # (!\digitalClock|debouncerKey2|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(14),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~27\,
	combout => \digitalClock|debouncerKey2|Add0~28_combout\,
	cout => \digitalClock|debouncerKey2|Add0~29\);

-- Location: LCCOMB_X99_Y34_N30
\digitalClock|debouncerKey2|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~11_combout\ = (\digitalClock|debouncerKey2|Add0~28_combout\ & \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|Add0~28_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~11_combout\);

-- Location: FF_X99_Y34_N31
\digitalClock|debouncerKey2|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~11_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(14));

-- Location: LCCOMB_X98_Y33_N6
\digitalClock|debouncerKey2|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~30_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(15) & (\digitalClock|debouncerKey2|Add0~29\ & VCC)) # (!\digitalClock|debouncerKey2|s_debounceCnt\(15) & (!\digitalClock|debouncerKey2|Add0~29\))
-- \digitalClock|debouncerKey2|Add0~31\ = CARRY((!\digitalClock|debouncerKey2|s_debounceCnt\(15) & !\digitalClock|debouncerKey2|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(15),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~29\,
	combout => \digitalClock|debouncerKey2|Add0~30_combout\,
	cout => \digitalClock|debouncerKey2|Add0~31\);

-- Location: LCCOMB_X101_Y34_N0
\digitalClock|debouncerKey2|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~17_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt[9]~0_combout\ & ((\digitalClock|debouncerKey2|Add0~30_combout\) # (!\digitalClock|debouncerKey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_previousIn~q\,
	datac => \digitalClock|debouncerKey2|Add0~30_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~0_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~17_combout\);

-- Location: FF_X101_Y34_N1
\digitalClock|debouncerKey2|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~17_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(15));

-- Location: LCCOMB_X98_Y33_N8
\digitalClock|debouncerKey2|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~32_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(16) & ((GND) # (!\digitalClock|debouncerKey2|Add0~31\))) # (!\digitalClock|debouncerKey2|s_debounceCnt\(16) & (\digitalClock|debouncerKey2|Add0~31\ $ (GND)))
-- \digitalClock|debouncerKey2|Add0~33\ = CARRY((\digitalClock|debouncerKey2|s_debounceCnt\(16)) # (!\digitalClock|debouncerKey2|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(16),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~31\,
	combout => \digitalClock|debouncerKey2|Add0~32_combout\,
	cout => \digitalClock|debouncerKey2|Add0~33\);

-- Location: LCCOMB_X99_Y34_N8
\digitalClock|debouncerKey2|s_debounceCnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~5_combout\ = (\digitalClock|debouncerKey2|Add0~32_combout\ & \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|Add0~32_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~5_combout\);

-- Location: FF_X99_Y34_N9
\digitalClock|debouncerKey2|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~5_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(16));

-- Location: LCCOMB_X98_Y33_N10
\digitalClock|debouncerKey2|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~34_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(17) & (\digitalClock|debouncerKey2|Add0~33\ & VCC)) # (!\digitalClock|debouncerKey2|s_debounceCnt\(17) & (!\digitalClock|debouncerKey2|Add0~33\))
-- \digitalClock|debouncerKey2|Add0~35\ = CARRY((!\digitalClock|debouncerKey2|s_debounceCnt\(17) & !\digitalClock|debouncerKey2|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(17),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~33\,
	combout => \digitalClock|debouncerKey2|Add0~34_combout\,
	cout => \digitalClock|debouncerKey2|Add0~35\);

-- Location: LCCOMB_X99_Y34_N18
\digitalClock|debouncerKey2|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~6_combout\ = (\digitalClock|debouncerKey2|Add0~34_combout\ & \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|debouncerKey2|Add0~34_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~6_combout\);

-- Location: FF_X99_Y34_N19
\digitalClock|debouncerKey2|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~6_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(17));

-- Location: LCCOMB_X98_Y33_N12
\digitalClock|debouncerKey2|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~36_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(18) & ((GND) # (!\digitalClock|debouncerKey2|Add0~35\))) # (!\digitalClock|debouncerKey2|s_debounceCnt\(18) & (\digitalClock|debouncerKey2|Add0~35\ $ (GND)))
-- \digitalClock|debouncerKey2|Add0~37\ = CARRY((\digitalClock|debouncerKey2|s_debounceCnt\(18)) # (!\digitalClock|debouncerKey2|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(18),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~35\,
	combout => \digitalClock|debouncerKey2|Add0~36_combout\,
	cout => \digitalClock|debouncerKey2|Add0~37\);

-- Location: LCCOMB_X99_Y34_N28
\digitalClock|debouncerKey2|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~7_combout\ = (\digitalClock|debouncerKey2|Add0~36_combout\ & \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|Add0~36_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~7_combout\);

-- Location: FF_X99_Y34_N29
\digitalClock|debouncerKey2|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~7_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(18));

-- Location: LCCOMB_X98_Y33_N14
\digitalClock|debouncerKey2|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~38_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(19) & (\digitalClock|debouncerKey2|Add0~37\ & VCC)) # (!\digitalClock|debouncerKey2|s_debounceCnt\(19) & (!\digitalClock|debouncerKey2|Add0~37\))
-- \digitalClock|debouncerKey2|Add0~39\ = CARRY((!\digitalClock|debouncerKey2|s_debounceCnt\(19) & !\digitalClock|debouncerKey2|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(19),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~37\,
	combout => \digitalClock|debouncerKey2|Add0~38_combout\,
	cout => \digitalClock|debouncerKey2|Add0~39\);

-- Location: LCCOMB_X101_Y34_N26
\digitalClock|debouncerKey2|s_debounceCnt[19]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt[19]~18_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\ & (\digitalClock|debouncerKey2|s_debounceCnt[9]~0_combout\ & ((\digitalClock|debouncerKey2|Add0~38_combout\) # 
-- (!\digitalClock|debouncerKey2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_previousIn~q\,
	datab => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	datac => \digitalClock|debouncerKey2|Add0~38_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~0_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt[19]~18_combout\);

-- Location: FF_X101_Y34_N27
\digitalClock|debouncerKey2|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt[19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(19));

-- Location: LCCOMB_X101_Y34_N6
\digitalClock|debouncerKey2|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_pulsedOut~3_combout\ = (!\digitalClock|debouncerKey2|s_debounceCnt\(12) & (!\digitalClock|debouncerKey2|s_debounceCnt\(20) & (!\digitalClock|debouncerKey2|s_debounceCnt\(19) & 
-- !\digitalClock|debouncerKey2|s_debounceCnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(12),
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(20),
	datac => \digitalClock|debouncerKey2|s_debounceCnt\(19),
	datad => \digitalClock|debouncerKey2|s_debounceCnt\(15),
	combout => \digitalClock|debouncerKey2|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X98_Y33_N16
\digitalClock|debouncerKey2|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~40_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(20) & ((GND) # (!\digitalClock|debouncerKey2|Add0~39\))) # (!\digitalClock|debouncerKey2|s_debounceCnt\(20) & (\digitalClock|debouncerKey2|Add0~39\ $ (GND)))
-- \digitalClock|debouncerKey2|Add0~41\ = CARRY((\digitalClock|debouncerKey2|s_debounceCnt\(20)) # (!\digitalClock|debouncerKey2|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(20),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~39\,
	combout => \digitalClock|debouncerKey2|Add0~40_combout\,
	cout => \digitalClock|debouncerKey2|Add0~41\);

-- Location: LCCOMB_X98_Y33_N18
\digitalClock|debouncerKey2|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~42_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(21) & (\digitalClock|debouncerKey2|Add0~41\ & VCC)) # (!\digitalClock|debouncerKey2|s_debounceCnt\(21) & (!\digitalClock|debouncerKey2|Add0~41\))
-- \digitalClock|debouncerKey2|Add0~43\ = CARRY((!\digitalClock|debouncerKey2|s_debounceCnt\(21) & !\digitalClock|debouncerKey2|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(21),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~41\,
	combout => \digitalClock|debouncerKey2|Add0~42_combout\,
	cout => \digitalClock|debouncerKey2|Add0~43\);

-- Location: LCCOMB_X99_Y34_N16
\digitalClock|debouncerKey2|s_debounceCnt[21]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt[21]~8_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\ & (\digitalClock|debouncerKey2|Add0~42_combout\ & \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	datac => \digitalClock|debouncerKey2|Add0~42_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt[21]~8_combout\);

-- Location: FF_X99_Y34_N17
\digitalClock|debouncerKey2|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt[21]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(21));

-- Location: LCCOMB_X98_Y33_N20
\digitalClock|debouncerKey2|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~44_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(22) & ((GND) # (!\digitalClock|debouncerKey2|Add0~43\))) # (!\digitalClock|debouncerKey2|s_debounceCnt\(22) & (\digitalClock|debouncerKey2|Add0~43\ $ (GND)))
-- \digitalClock|debouncerKey2|Add0~45\ = CARRY((\digitalClock|debouncerKey2|s_debounceCnt\(22)) # (!\digitalClock|debouncerKey2|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(22),
	datad => VCC,
	cin => \digitalClock|debouncerKey2|Add0~43\,
	combout => \digitalClock|debouncerKey2|Add0~44_combout\,
	cout => \digitalClock|debouncerKey2|Add0~45\);

-- Location: LCCOMB_X99_Y34_N14
\digitalClock|debouncerKey2|s_debounceCnt[22]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt[22]~9_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\ & (\digitalClock|debouncerKey2|Add0~44_combout\ & \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	datac => \digitalClock|debouncerKey2|Add0~44_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt[22]~9_combout\);

-- Location: FF_X99_Y34_N15
\digitalClock|debouncerKey2|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(22));

-- Location: LCCOMB_X99_Y34_N4
\digitalClock|debouncerKey2|s_pulsedOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_pulsedOut~1_combout\ = (!\digitalClock|debouncerKey2|s_debounceCnt\(14) & (!\digitalClock|debouncerKey2|s_debounceCnt\(13) & (!\digitalClock|debouncerKey2|s_debounceCnt\(22) & 
-- !\digitalClock|debouncerKey2|s_debounceCnt\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(14),
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(13),
	datac => \digitalClock|debouncerKey2|s_debounceCnt\(22),
	datad => \digitalClock|debouncerKey2|s_debounceCnt\(21),
	combout => \digitalClock|debouncerKey2|s_pulsedOut~1_combout\);

-- Location: LCCOMB_X100_Y34_N22
\digitalClock|debouncerKey2|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_pulsedOut~2_combout\ = (!\digitalClock|debouncerKey2|s_debounceCnt\(9) & (!\digitalClock|debouncerKey2|s_debounceCnt\(10) & (!\digitalClock|debouncerKey2|s_debounceCnt\(8) & !\digitalClock|debouncerKey2|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(9),
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(10),
	datac => \digitalClock|debouncerKey2|s_debounceCnt\(8),
	datad => \digitalClock|debouncerKey2|s_debounceCnt\(11),
	combout => \digitalClock|debouncerKey2|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X99_Y34_N22
\digitalClock|debouncerKey2|s_pulsedOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_pulsedOut~0_combout\ = (!\digitalClock|debouncerKey2|s_debounceCnt\(7) & (!\digitalClock|debouncerKey2|s_debounceCnt\(18) & (!\digitalClock|debouncerKey2|s_debounceCnt\(16) & !\digitalClock|debouncerKey2|s_debounceCnt\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(7),
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(18),
	datac => \digitalClock|debouncerKey2|s_debounceCnt\(16),
	datad => \digitalClock|debouncerKey2|s_debounceCnt\(17),
	combout => \digitalClock|debouncerKey2|s_pulsedOut~0_combout\);

-- Location: LCCOMB_X100_Y34_N8
\digitalClock|debouncerKey2|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_pulsedOut~4_combout\ = (\digitalClock|debouncerKey2|s_pulsedOut~3_combout\ & (\digitalClock|debouncerKey2|s_pulsedOut~1_combout\ & (\digitalClock|debouncerKey2|s_pulsedOut~2_combout\ & 
-- \digitalClock|debouncerKey2|s_pulsedOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_pulsedOut~3_combout\,
	datab => \digitalClock|debouncerKey2|s_pulsedOut~1_combout\,
	datac => \digitalClock|debouncerKey2|s_pulsedOut~2_combout\,
	datad => \digitalClock|debouncerKey2|s_pulsedOut~0_combout\,
	combout => \digitalClock|debouncerKey2|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X100_Y34_N10
\digitalClock|debouncerKey2|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|LessThan0~0_combout\ = ((\digitalClock|debouncerKey2|s_debounceCnt\(6)) # ((\digitalClock|debouncerKey2|s_debounceCnt\(5)) # (\digitalClock|debouncerKey2|s_debounceCnt\(0)))) # 
-- (!\digitalClock|debouncerKey2|s_pulsedOut~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_pulsedOut~5_combout\,
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(6),
	datac => \digitalClock|debouncerKey2|s_debounceCnt\(5),
	datad => \digitalClock|debouncerKey2|s_debounceCnt\(0),
	combout => \digitalClock|debouncerKey2|LessThan0~0_combout\);

-- Location: LCCOMB_X100_Y34_N4
\digitalClock|debouncerKey2|s_debounceCnt[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt[9]~2_combout\ = (\digitalClock|debouncerKey2|LessThan0~0_combout\) # (!\digitalClock|debouncerKey2|s_pulsedOut~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|debouncerKey2|s_pulsedOut~4_combout\,
	datad => \digitalClock|debouncerKey2|LessThan0~0_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt[9]~2_combout\);

-- Location: LCCOMB_X100_Y34_N30
\digitalClock|debouncerKey2|s_debounceCnt[9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(23)) # (((\digitalClock|debouncerKey2|s_debounceCnt[9]~2_combout\) # (!\digitalClock|debouncerKey2|s_previousIn~q\)) # 
-- (!\digitalClock|debouncerKey2|s_dirtyIn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(23),
	datab => \digitalClock|debouncerKey2|s_dirtyIn~q\,
	datac => \digitalClock|debouncerKey2|s_debounceCnt[9]~2_combout\,
	datad => \digitalClock|debouncerKey2|s_previousIn~q\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\);

-- Location: LCCOMB_X101_Y34_N28
\digitalClock|debouncerKey2|s_debounceCnt[20]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt[20]~19_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\ & (\digitalClock|debouncerKey2|s_debounceCnt[9]~0_combout\ & ((\digitalClock|debouncerKey2|Add0~40_combout\) # 
-- (!\digitalClock|debouncerKey2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_previousIn~q\,
	datab => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	datac => \digitalClock|debouncerKey2|Add0~40_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~0_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt[20]~19_combout\);

-- Location: FF_X101_Y34_N29
\digitalClock|debouncerKey2|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt[20]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(20));

-- Location: LCCOMB_X100_Y34_N16
\digitalClock|debouncerKey2|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|LessThan0~1_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(8)) # ((\digitalClock|debouncerKey2|s_debounceCnt\(7) & \digitalClock|debouncerKey2|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(8),
	datac => \digitalClock|debouncerKey2|s_debounceCnt\(7),
	datad => \digitalClock|debouncerKey2|LessThan0~0_combout\,
	combout => \digitalClock|debouncerKey2|LessThan0~1_combout\);

-- Location: LCCOMB_X100_Y34_N6
\digitalClock|debouncerKey2|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|LessThan0~2_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(11)) # ((\digitalClock|debouncerKey2|s_debounceCnt\(10) & (\digitalClock|debouncerKey2|s_debounceCnt\(9) & \digitalClock|debouncerKey2|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(11),
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(10),
	datac => \digitalClock|debouncerKey2|s_debounceCnt\(9),
	datad => \digitalClock|debouncerKey2|LessThan0~1_combout\,
	combout => \digitalClock|debouncerKey2|LessThan0~2_combout\);

-- Location: LCCOMB_X98_Y34_N4
\digitalClock|debouncerKey2|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|LessThan0~3_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(14)) # ((\digitalClock|debouncerKey2|s_debounceCnt\(13)) # ((\digitalClock|debouncerKey2|LessThan0~2_combout\ & 
-- \digitalClock|debouncerKey2|s_debounceCnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(14),
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(13),
	datac => \digitalClock|debouncerKey2|LessThan0~2_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt\(12),
	combout => \digitalClock|debouncerKey2|LessThan0~3_combout\);

-- Location: LCCOMB_X98_Y33_N28
\digitalClock|debouncerKey2|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|LessThan0~4_combout\ = (!\digitalClock|debouncerKey2|s_debounceCnt\(17) & (!\digitalClock|debouncerKey2|s_debounceCnt\(16) & !\digitalClock|debouncerKey2|s_debounceCnt\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(17),
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(16),
	datad => \digitalClock|debouncerKey2|s_debounceCnt\(18),
	combout => \digitalClock|debouncerKey2|LessThan0~4_combout\);

-- Location: LCCOMB_X98_Y34_N6
\digitalClock|debouncerKey2|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|LessThan0~5_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(19) & (((\digitalClock|debouncerKey2|s_debounceCnt\(15) & \digitalClock|debouncerKey2|LessThan0~3_combout\)) # 
-- (!\digitalClock|debouncerKey2|LessThan0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(15),
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(19),
	datac => \digitalClock|debouncerKey2|LessThan0~3_combout\,
	datad => \digitalClock|debouncerKey2|LessThan0~4_combout\,
	combout => \digitalClock|debouncerKey2|LessThan0~5_combout\);

-- Location: LCCOMB_X98_Y34_N0
\digitalClock|debouncerKey2|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|LessThan0~6_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(21)) # ((\digitalClock|debouncerKey2|s_debounceCnt\(22)) # ((\digitalClock|debouncerKey2|s_debounceCnt\(20) & 
-- \digitalClock|debouncerKey2|LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(20),
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(21),
	datac => \digitalClock|debouncerKey2|s_debounceCnt\(22),
	datad => \digitalClock|debouncerKey2|LessThan0~5_combout\,
	combout => \digitalClock|debouncerKey2|LessThan0~6_combout\);

-- Location: LCCOMB_X98_Y33_N22
\digitalClock|debouncerKey2|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|Add0~46_combout\ = \digitalClock|debouncerKey2|Add0~45\ $ (!\digitalClock|debouncerKey2|s_debounceCnt\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \digitalClock|debouncerKey2|s_debounceCnt\(23),
	cin => \digitalClock|debouncerKey2|Add0~45\,
	combout => \digitalClock|debouncerKey2|Add0~46_combout\);

-- Location: LCCOMB_X100_Y34_N18
\digitalClock|debouncerKey2|s_debounceCnt[23]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt[23]~27_combout\ = (\digitalClock|debouncerKey2|s_previousIn~q\ & (((!\digitalClock|debouncerKey2|s_debounceCnt\(23) & !\digitalClock|debouncerKey2|s_debounceCnt[9]~2_combout\)) # 
-- (!\digitalClock|debouncerKey2|Add0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(23),
	datab => \digitalClock|debouncerKey2|s_debounceCnt[9]~2_combout\,
	datac => \digitalClock|debouncerKey2|Add0~46_combout\,
	datad => \digitalClock|debouncerKey2|s_previousIn~q\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt[23]~27_combout\);

-- Location: LCCOMB_X100_Y34_N26
\digitalClock|debouncerKey2|s_debounceCnt[23]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt[23]~28_combout\ = (\digitalClock|debouncerKey2|s_dirtyIn~q\ & (!\digitalClock|debouncerKey2|s_debounceCnt[23]~27_combout\ & ((!\digitalClock|debouncerKey2|s_debounceCnt\(23)) # 
-- (!\digitalClock|debouncerKey2|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|LessThan0~6_combout\,
	datab => \digitalClock|debouncerKey2|s_dirtyIn~q\,
	datac => \digitalClock|debouncerKey2|s_debounceCnt\(23),
	datad => \digitalClock|debouncerKey2|s_debounceCnt[23]~27_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt[23]~28_combout\);

-- Location: FF_X100_Y34_N27
\digitalClock|debouncerKey2|s_debounceCnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt[23]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(23));

-- Location: LCCOMB_X100_Y34_N28
\digitalClock|debouncerKey2|s_debounceCnt[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\ = (\digitalClock|debouncerKey2|s_dirtyIn~q\ & (\digitalClock|debouncerKey2|s_previousIn~q\ & ((!\digitalClock|debouncerKey2|LessThan0~6_combout\) # 
-- (!\digitalClock|debouncerKey2|s_debounceCnt\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(23),
	datab => \digitalClock|debouncerKey2|s_dirtyIn~q\,
	datac => \digitalClock|debouncerKey2|LessThan0~6_combout\,
	datad => \digitalClock|debouncerKey2|s_previousIn~q\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\);

-- Location: LCCOMB_X100_Y34_N24
\digitalClock|debouncerKey2|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~26_combout\ = (\digitalClock|debouncerKey2|Add0~0_combout\ & \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|debouncerKey2|Add0~0_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~26_combout\);

-- Location: FF_X100_Y34_N25
\digitalClock|debouncerKey2|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~26_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(0));

-- Location: LCCOMB_X99_Y34_N26
\digitalClock|debouncerKey2|s_debounceCnt~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_debounceCnt~20_combout\ = (\digitalClock|debouncerKey2|Add0~2_combout\ & \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|Add0~2_combout\,
	datad => \digitalClock|debouncerKey2|s_debounceCnt[9]~4_combout\,
	combout => \digitalClock|debouncerKey2|s_debounceCnt~20_combout\);

-- Location: FF_X99_Y34_N27
\digitalClock|debouncerKey2|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_debounceCnt~20_combout\,
	ena => \digitalClock|debouncerKey2|s_debounceCnt[9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_debounceCnt\(1));

-- Location: LCCOMB_X99_Y34_N10
\digitalClock|debouncerKey2|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_pulsedOut~5_combout\ = (!\digitalClock|debouncerKey2|s_debounceCnt\(1) & (!\digitalClock|debouncerKey2|s_debounceCnt\(3) & (!\digitalClock|debouncerKey2|s_debounceCnt\(4) & !\digitalClock|debouncerKey2|s_debounceCnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(1),
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(3),
	datac => \digitalClock|debouncerKey2|s_debounceCnt\(4),
	datad => \digitalClock|debouncerKey2|s_debounceCnt\(2),
	combout => \digitalClock|debouncerKey2|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X100_Y34_N12
\digitalClock|debouncerKey2|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_pulsedOut~7_combout\ = (\digitalClock|debouncerKey2|s_debounceCnt\(0) & (\digitalClock|debouncerKey2|s_dirtyIn~q\ & (!\digitalClock|debouncerKey2|s_debounceCnt\(23) & \digitalClock|debouncerKey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_debounceCnt\(0),
	datab => \digitalClock|debouncerKey2|s_dirtyIn~q\,
	datac => \digitalClock|debouncerKey2|s_debounceCnt\(23),
	datad => \digitalClock|debouncerKey2|s_previousIn~q\,
	combout => \digitalClock|debouncerKey2|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X100_Y34_N2
\digitalClock|debouncerKey2|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_pulsedOut~6_combout\ = (!\digitalClock|debouncerKey2|s_debounceCnt\(6) & !\digitalClock|debouncerKey2|s_debounceCnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_debounceCnt\(6),
	datac => \digitalClock|debouncerKey2|s_debounceCnt\(5),
	combout => \digitalClock|debouncerKey2|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X100_Y34_N20
\digitalClock|debouncerKey2|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|debouncerKey2|s_pulsedOut~8_combout\ = (\digitalClock|debouncerKey2|s_pulsedOut~5_combout\ & (\digitalClock|debouncerKey2|s_pulsedOut~4_combout\ & (\digitalClock|debouncerKey2|s_pulsedOut~7_combout\ & 
-- \digitalClock|debouncerKey2|s_pulsedOut~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|debouncerKey2|s_pulsedOut~5_combout\,
	datab => \digitalClock|debouncerKey2|s_pulsedOut~4_combout\,
	datac => \digitalClock|debouncerKey2|s_pulsedOut~7_combout\,
	datad => \digitalClock|debouncerKey2|s_pulsedOut~6_combout\,
	combout => \digitalClock|debouncerKey2|s_pulsedOut~8_combout\);

-- Location: FF_X100_Y34_N21
\digitalClock|debouncerKey2|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|debouncerKey2|s_pulsedOut~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|debouncerKey2|s_pulsedOut~q\);

-- Location: FF_X92_Y36_N15
\digitalClock|setClock|button_prev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \digitalClock|debouncerKey2|s_pulsedOut~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|setClock|button_prev~q\);

-- Location: LCCOMB_X92_Y36_N14
\digitalClock|setClock|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|setClock|process_0~0_combout\ = (\digitalClock|debouncerKey2|s_pulsedOut~q\ & !\digitalClock|setClock|button_prev~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|debouncerKey2|s_pulsedOut~q\,
	datac => \digitalClock|setClock|button_prev~q\,
	combout => \digitalClock|setClock|process_0~0_combout\);

-- Location: FF_X92_Y36_N31
\digitalClock|setClock|current_state.normal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|setClock|current_state.normal~0_combout\,
	ena => \digitalClock|setClock|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|setClock|current_state.normal~q\);

-- Location: LCCOMB_X92_Y36_N18
\digitalClock|setClock|current_state.set_h~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|setClock|current_state.set_h~0_combout\ = !\digitalClock|setClock|current_state.normal~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|setClock|current_state.normal~q\,
	combout => \digitalClock|setClock|current_state.set_h~0_combout\);

-- Location: FF_X92_Y36_N19
\digitalClock|setClock|current_state.set_h\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|setClock|current_state.set_h~0_combout\,
	ena => \digitalClock|setClock|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|setClock|current_state.set_h~q\);

-- Location: LCCOMB_X92_Y36_N28
\digitalClock|setClock|current_state.set_m~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|setClock|current_state.set_m~feeder_combout\ = \digitalClock|setClock|current_state.set_h~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \digitalClock|setClock|current_state.set_h~q\,
	combout => \digitalClock|setClock|current_state.set_m~feeder_combout\);

-- Location: FF_X92_Y36_N29
\digitalClock|setClock|current_state.set_m\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|setClock|current_state.set_m~feeder_combout\,
	ena => \digitalClock|setClock|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|setClock|current_state.set_m~q\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X95_Y27_N10
\digitalClock|clkEnable|seconds~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds~0_combout\ = ((!\KEY[1]~input_o\) # (!\digitalClock|setClock|current_state.normal~q\)) # (!\KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \digitalClock|setClock|current_state.normal~q\,
	datad => \KEY[1]~input_o\,
	combout => \digitalClock|clkEnable|seconds~0_combout\);

-- Location: LCCOMB_X91_Y28_N2
\digitalClock|clkEnable|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~0_combout\ = \digitalClock|clkEnable|seconds\(0) $ (VCC)
-- \digitalClock|clkEnable|Add2~1\ = CARRY(\digitalClock|clkEnable|seconds\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(0),
	datad => VCC,
	combout => \digitalClock|clkEnable|Add2~0_combout\,
	cout => \digitalClock|clkEnable|Add2~1\);

-- Location: LCCOMB_X95_Y27_N26
\digitalClock|clkEnable|seconds[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[0]~31_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~0_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~0_combout\,
	datac => \digitalClock|clkEnable|seconds\(0),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[0]~31_combout\);

-- Location: FF_X95_Y27_N27
\digitalClock|clkEnable|seconds[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(0));

-- Location: LCCOMB_X95_Y27_N0
\digitalClock|clkEnable|process_0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|process_0~10_combout\ = (!\digitalClock|clkEnable|seconds\(0) & ((!\KEY[0]~input_o\) # (!\KEY[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \KEY[0]~input_o\,
	datac => \digitalClock|clkEnable|seconds\(0),
	combout => \digitalClock|clkEnable|process_0~10_combout\);

-- Location: LCCOMB_X91_Y28_N4
\digitalClock|clkEnable|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~2_combout\ = (\digitalClock|clkEnable|seconds\(1) & (!\digitalClock|clkEnable|Add2~1\)) # (!\digitalClock|clkEnable|seconds\(1) & ((\digitalClock|clkEnable|Add2~1\) # (GND)))
-- \digitalClock|clkEnable|Add2~3\ = CARRY((!\digitalClock|clkEnable|Add2~1\) # (!\digitalClock|clkEnable|seconds\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(1),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~1\,
	combout => \digitalClock|clkEnable|Add2~2_combout\,
	cout => \digitalClock|clkEnable|Add2~3\);

-- Location: LCCOMB_X94_Y28_N12
\digitalClock|clkEnable|seconds[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[1]~13_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~2_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~2_combout\,
	datac => \digitalClock|clkEnable|seconds\(1),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[1]~13_combout\);

-- Location: FF_X94_Y28_N13
\digitalClock|clkEnable|seconds[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(1));

-- Location: LCCOMB_X91_Y28_N6
\digitalClock|clkEnable|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~4_combout\ = (\digitalClock|clkEnable|seconds\(2) & (\digitalClock|clkEnable|Add2~3\ $ (GND))) # (!\digitalClock|clkEnable|seconds\(2) & (!\digitalClock|clkEnable|Add2~3\ & VCC))
-- \digitalClock|clkEnable|Add2~5\ = CARRY((\digitalClock|clkEnable|seconds\(2) & !\digitalClock|clkEnable|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(2),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~3\,
	combout => \digitalClock|clkEnable|Add2~4_combout\,
	cout => \digitalClock|clkEnable|Add2~5\);

-- Location: LCCOMB_X94_Y28_N28
\digitalClock|clkEnable|seconds[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[2]~12_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~4_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~4_combout\,
	datac => \digitalClock|clkEnable|seconds\(2),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[2]~12_combout\);

-- Location: FF_X94_Y28_N29
\digitalClock|clkEnable|seconds[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(2));

-- Location: LCCOMB_X91_Y28_N8
\digitalClock|clkEnable|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~6_combout\ = (\digitalClock|clkEnable|seconds\(3) & (!\digitalClock|clkEnable|Add2~5\)) # (!\digitalClock|clkEnable|seconds\(3) & ((\digitalClock|clkEnable|Add2~5\) # (GND)))
-- \digitalClock|clkEnable|Add2~7\ = CARRY((!\digitalClock|clkEnable|Add2~5\) # (!\digitalClock|clkEnable|seconds\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(3),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~5\,
	combout => \digitalClock|clkEnable|Add2~6_combout\,
	cout => \digitalClock|clkEnable|Add2~7\);

-- Location: LCCOMB_X94_Y28_N10
\digitalClock|clkEnable|seconds[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[3]~11_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~6_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~6_combout\,
	datac => \digitalClock|clkEnable|seconds\(3),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[3]~11_combout\);

-- Location: FF_X94_Y28_N11
\digitalClock|clkEnable|seconds[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(3));

-- Location: LCCOMB_X91_Y28_N10
\digitalClock|clkEnable|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~8_combout\ = (\digitalClock|clkEnable|seconds\(4) & (\digitalClock|clkEnable|Add2~7\ $ (GND))) # (!\digitalClock|clkEnable|seconds\(4) & (!\digitalClock|clkEnable|Add2~7\ & VCC))
-- \digitalClock|clkEnable|Add2~9\ = CARRY((\digitalClock|clkEnable|seconds\(4) & !\digitalClock|clkEnable|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(4),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~7\,
	combout => \digitalClock|clkEnable|Add2~8_combout\,
	cout => \digitalClock|clkEnable|Add2~9\);

-- Location: LCCOMB_X94_Y28_N8
\digitalClock|clkEnable|seconds[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[4]~10_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~8_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~8_combout\,
	datac => \digitalClock|clkEnable|seconds\(4),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[4]~10_combout\);

-- Location: FF_X94_Y28_N9
\digitalClock|clkEnable|seconds[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(4));

-- Location: LCCOMB_X91_Y28_N12
\digitalClock|clkEnable|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~10_combout\ = (\digitalClock|clkEnable|seconds\(5) & (!\digitalClock|clkEnable|Add2~9\)) # (!\digitalClock|clkEnable|seconds\(5) & ((\digitalClock|clkEnable|Add2~9\) # (GND)))
-- \digitalClock|clkEnable|Add2~11\ = CARRY((!\digitalClock|clkEnable|Add2~9\) # (!\digitalClock|clkEnable|seconds\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|seconds\(5),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~9\,
	combout => \digitalClock|clkEnable|Add2~10_combout\,
	cout => \digitalClock|clkEnable|Add2~11\);

-- Location: LCCOMB_X94_Y28_N14
\digitalClock|clkEnable|seconds[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[5]~9_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~10_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~10_combout\,
	datac => \digitalClock|clkEnable|seconds\(5),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[5]~9_combout\);

-- Location: FF_X94_Y28_N15
\digitalClock|clkEnable|seconds[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[5]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(5));

-- Location: LCCOMB_X91_Y28_N14
\digitalClock|clkEnable|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~12_combout\ = (\digitalClock|clkEnable|seconds\(6) & (\digitalClock|clkEnable|Add2~11\ $ (GND))) # (!\digitalClock|clkEnable|seconds\(6) & (!\digitalClock|clkEnable|Add2~11\ & VCC))
-- \digitalClock|clkEnable|Add2~13\ = CARRY((\digitalClock|clkEnable|seconds\(6) & !\digitalClock|clkEnable|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|seconds\(6),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~11\,
	combout => \digitalClock|clkEnable|Add2~12_combout\,
	cout => \digitalClock|clkEnable|Add2~13\);

-- Location: LCCOMB_X92_Y28_N14
\digitalClock|clkEnable|seconds[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[6]~8_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~12_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~12_combout\,
	datac => \digitalClock|clkEnable|seconds\(6),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[6]~8_combout\);

-- Location: FF_X92_Y28_N15
\digitalClock|clkEnable|seconds[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(6));

-- Location: LCCOMB_X91_Y28_N16
\digitalClock|clkEnable|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~14_combout\ = (\digitalClock|clkEnable|seconds\(7) & (!\digitalClock|clkEnable|Add2~13\)) # (!\digitalClock|clkEnable|seconds\(7) & ((\digitalClock|clkEnable|Add2~13\) # (GND)))
-- \digitalClock|clkEnable|Add2~15\ = CARRY((!\digitalClock|clkEnable|Add2~13\) # (!\digitalClock|clkEnable|seconds\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(7),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~13\,
	combout => \digitalClock|clkEnable|Add2~14_combout\,
	cout => \digitalClock|clkEnable|Add2~15\);

-- Location: LCCOMB_X92_Y28_N4
\digitalClock|clkEnable|seconds[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[7]~7_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~14_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~14_combout\,
	datac => \digitalClock|clkEnable|seconds\(7),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[7]~7_combout\);

-- Location: FF_X92_Y28_N5
\digitalClock|clkEnable|seconds[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(7));

-- Location: LCCOMB_X91_Y28_N18
\digitalClock|clkEnable|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~16_combout\ = (\digitalClock|clkEnable|seconds\(8) & (\digitalClock|clkEnable|Add2~15\ $ (GND))) # (!\digitalClock|clkEnable|seconds\(8) & (!\digitalClock|clkEnable|Add2~15\ & VCC))
-- \digitalClock|clkEnable|Add2~17\ = CARRY((\digitalClock|clkEnable|seconds\(8) & !\digitalClock|clkEnable|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(8),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~15\,
	combout => \digitalClock|clkEnable|Add2~16_combout\,
	cout => \digitalClock|clkEnable|Add2~17\);

-- Location: LCCOMB_X92_Y28_N2
\digitalClock|clkEnable|seconds[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[8]~6_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~16_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~16_combout\,
	datac => \digitalClock|clkEnable|seconds\(8),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[8]~6_combout\);

-- Location: FF_X92_Y28_N3
\digitalClock|clkEnable|seconds[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(8));

-- Location: LCCOMB_X91_Y28_N20
\digitalClock|clkEnable|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~18_combout\ = (\digitalClock|clkEnable|seconds\(9) & (!\digitalClock|clkEnable|Add2~17\)) # (!\digitalClock|clkEnable|seconds\(9) & ((\digitalClock|clkEnable|Add2~17\) # (GND)))
-- \digitalClock|clkEnable|Add2~19\ = CARRY((!\digitalClock|clkEnable|Add2~17\) # (!\digitalClock|clkEnable|seconds\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|seconds\(9),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~17\,
	combout => \digitalClock|clkEnable|Add2~18_combout\,
	cout => \digitalClock|clkEnable|Add2~19\);

-- Location: LCCOMB_X92_Y28_N0
\digitalClock|clkEnable|seconds[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[9]~5_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~18_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~18_combout\,
	datac => \digitalClock|clkEnable|seconds\(9),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[9]~5_combout\);

-- Location: FF_X92_Y28_N1
\digitalClock|clkEnable|seconds[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[9]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(9));

-- Location: LCCOMB_X92_Y28_N20
\digitalClock|clkEnable|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|process_0~1_combout\ = (!\digitalClock|clkEnable|seconds\(8) & (!\digitalClock|clkEnable|seconds\(7) & (!\digitalClock|clkEnable|seconds\(6) & !\digitalClock|clkEnable|seconds\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(8),
	datab => \digitalClock|clkEnable|seconds\(7),
	datac => \digitalClock|clkEnable|seconds\(6),
	datad => \digitalClock|clkEnable|seconds\(9),
	combout => \digitalClock|clkEnable|process_0~1_combout\);

-- Location: LCCOMB_X91_Y28_N22
\digitalClock|clkEnable|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~20_combout\ = (\digitalClock|clkEnable|seconds\(10) & (\digitalClock|clkEnable|Add2~19\ $ (GND))) # (!\digitalClock|clkEnable|seconds\(10) & (!\digitalClock|clkEnable|Add2~19\ & VCC))
-- \digitalClock|clkEnable|Add2~21\ = CARRY((\digitalClock|clkEnable|seconds\(10) & !\digitalClock|clkEnable|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|seconds\(10),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~19\,
	combout => \digitalClock|clkEnable|Add2~20_combout\,
	cout => \digitalClock|clkEnable|Add2~21\);

-- Location: LCCOMB_X94_Y28_N26
\digitalClock|clkEnable|seconds[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[10]~4_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~20_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~20_combout\,
	datac => \digitalClock|clkEnable|seconds\(10),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[10]~4_combout\);

-- Location: FF_X94_Y28_N27
\digitalClock|clkEnable|seconds[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[10]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(10));

-- Location: LCCOMB_X91_Y28_N24
\digitalClock|clkEnable|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~22_combout\ = (\digitalClock|clkEnable|seconds\(11) & (!\digitalClock|clkEnable|Add2~21\)) # (!\digitalClock|clkEnable|seconds\(11) & ((\digitalClock|clkEnable|Add2~21\) # (GND)))
-- \digitalClock|clkEnable|Add2~23\ = CARRY((!\digitalClock|clkEnable|Add2~21\) # (!\digitalClock|clkEnable|seconds\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|seconds\(11),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~21\,
	combout => \digitalClock|clkEnable|Add2~22_combout\,
	cout => \digitalClock|clkEnable|Add2~23\);

-- Location: LCCOMB_X94_Y28_N24
\digitalClock|clkEnable|seconds[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[11]~3_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~22_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~22_combout\,
	datac => \digitalClock|clkEnable|seconds\(11),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[11]~3_combout\);

-- Location: FF_X94_Y28_N25
\digitalClock|clkEnable|seconds[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(11));

-- Location: LCCOMB_X91_Y28_N26
\digitalClock|clkEnable|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~24_combout\ = (\digitalClock|clkEnable|seconds\(12) & (\digitalClock|clkEnable|Add2~23\ $ (GND))) # (!\digitalClock|clkEnable|seconds\(12) & (!\digitalClock|clkEnable|Add2~23\ & VCC))
-- \digitalClock|clkEnable|Add2~25\ = CARRY((\digitalClock|clkEnable|seconds\(12) & !\digitalClock|clkEnable|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(12),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~23\,
	combout => \digitalClock|clkEnable|Add2~24_combout\,
	cout => \digitalClock|clkEnable|Add2~25\);

-- Location: LCCOMB_X94_Y28_N18
\digitalClock|clkEnable|seconds[12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[12]~2_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~24_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~24_combout\,
	datac => \digitalClock|clkEnable|seconds\(12),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[12]~2_combout\);

-- Location: FF_X94_Y28_N19
\digitalClock|clkEnable|seconds[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[12]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(12));

-- Location: LCCOMB_X91_Y28_N28
\digitalClock|clkEnable|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~26_combout\ = (\digitalClock|clkEnable|seconds\(13) & (!\digitalClock|clkEnable|Add2~25\)) # (!\digitalClock|clkEnable|seconds\(13) & ((\digitalClock|clkEnable|Add2~25\) # (GND)))
-- \digitalClock|clkEnable|Add2~27\ = CARRY((!\digitalClock|clkEnable|Add2~25\) # (!\digitalClock|clkEnable|seconds\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(13),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~25\,
	combout => \digitalClock|clkEnable|Add2~26_combout\,
	cout => \digitalClock|clkEnable|Add2~27\);

-- Location: LCCOMB_X94_Y28_N16
\digitalClock|clkEnable|seconds[13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[13]~1_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~26_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~26_combout\,
	datac => \digitalClock|clkEnable|seconds\(13),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[13]~1_combout\);

-- Location: FF_X94_Y28_N17
\digitalClock|clkEnable|seconds[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(13));

-- Location: LCCOMB_X91_Y28_N30
\digitalClock|clkEnable|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~28_combout\ = (\digitalClock|clkEnable|seconds\(14) & (\digitalClock|clkEnable|Add2~27\ $ (GND))) # (!\digitalClock|clkEnable|seconds\(14) & (!\digitalClock|clkEnable|Add2~27\ & VCC))
-- \digitalClock|clkEnable|Add2~29\ = CARRY((\digitalClock|clkEnable|seconds\(14) & !\digitalClock|clkEnable|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|seconds\(14),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~27\,
	combout => \digitalClock|clkEnable|Add2~28_combout\,
	cout => \digitalClock|clkEnable|Add2~29\);

-- Location: LCCOMB_X94_Y28_N2
\digitalClock|clkEnable|seconds[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[14]~14_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|Add2~28_combout\)) # (!\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|seconds~0_combout\ & 
-- \digitalClock|clkEnable|seconds\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Add2~28_combout\,
	datab => \digitalClock|clkEnable|seconds~0_combout\,
	datac => \digitalClock|clkEnable|seconds\(14),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[14]~14_combout\);

-- Location: FF_X94_Y28_N3
\digitalClock|clkEnable|seconds[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(14));

-- Location: LCCOMB_X91_Y27_N0
\digitalClock|clkEnable|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~30_combout\ = (\digitalClock|clkEnable|seconds\(15) & (!\digitalClock|clkEnable|Add2~29\)) # (!\digitalClock|clkEnable|seconds\(15) & ((\digitalClock|clkEnable|Add2~29\) # (GND)))
-- \digitalClock|clkEnable|Add2~31\ = CARRY((!\digitalClock|clkEnable|Add2~29\) # (!\digitalClock|clkEnable|seconds\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(15),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~29\,
	combout => \digitalClock|clkEnable|Add2~30_combout\,
	cout => \digitalClock|clkEnable|Add2~31\);

-- Location: LCCOMB_X94_Y28_N4
\digitalClock|clkEnable|seconds[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[15]~15_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|Add2~30_combout\)) # (!\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|seconds~0_combout\ & 
-- \digitalClock|clkEnable|seconds\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Add2~30_combout\,
	datab => \digitalClock|clkEnable|seconds~0_combout\,
	datac => \digitalClock|clkEnable|seconds\(15),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[15]~15_combout\);

-- Location: FF_X94_Y28_N5
\digitalClock|clkEnable|seconds[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(15));

-- Location: LCCOMB_X91_Y27_N2
\digitalClock|clkEnable|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~32_combout\ = (\digitalClock|clkEnable|seconds\(16) & (\digitalClock|clkEnable|Add2~31\ $ (GND))) # (!\digitalClock|clkEnable|seconds\(16) & (!\digitalClock|clkEnable|Add2~31\ & VCC))
-- \digitalClock|clkEnable|Add2~33\ = CARRY((\digitalClock|clkEnable|seconds\(16) & !\digitalClock|clkEnable|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(16),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~31\,
	combout => \digitalClock|clkEnable|Add2~32_combout\,
	cout => \digitalClock|clkEnable|Add2~33\);

-- Location: LCCOMB_X94_Y28_N30
\digitalClock|clkEnable|seconds[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[16]~16_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~32_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~32_combout\,
	datac => \digitalClock|clkEnable|seconds\(16),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[16]~16_combout\);

-- Location: FF_X94_Y28_N31
\digitalClock|clkEnable|seconds[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(16));

-- Location: LCCOMB_X94_Y28_N20
\digitalClock|clkEnable|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|process_0~3_combout\ = (!\digitalClock|clkEnable|seconds\(16) & (!\digitalClock|clkEnable|seconds\(14) & (!\digitalClock|clkEnable|seconds\(15) & !\digitalClock|clkEnable|seconds\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(16),
	datab => \digitalClock|clkEnable|seconds\(14),
	datac => \digitalClock|clkEnable|seconds\(15),
	datad => \digitalClock|clkEnable|seconds\(1),
	combout => \digitalClock|clkEnable|process_0~3_combout\);

-- Location: LCCOMB_X94_Y28_N22
\digitalClock|clkEnable|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|process_0~2_combout\ = (!\digitalClock|clkEnable|seconds\(3) & (!\digitalClock|clkEnable|seconds\(5) & (!\digitalClock|clkEnable|seconds\(4) & !\digitalClock|clkEnable|seconds\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(3),
	datab => \digitalClock|clkEnable|seconds\(5),
	datac => \digitalClock|clkEnable|seconds\(4),
	datad => \digitalClock|clkEnable|seconds\(2),
	combout => \digitalClock|clkEnable|process_0~2_combout\);

-- Location: LCCOMB_X94_Y28_N0
\digitalClock|clkEnable|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|process_0~0_combout\ = (!\digitalClock|clkEnable|seconds\(12) & (!\digitalClock|clkEnable|seconds\(13) & (!\digitalClock|clkEnable|seconds\(10) & !\digitalClock|clkEnable|seconds\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(12),
	datab => \digitalClock|clkEnable|seconds\(13),
	datac => \digitalClock|clkEnable|seconds\(10),
	datad => \digitalClock|clkEnable|seconds\(11),
	combout => \digitalClock|clkEnable|process_0~0_combout\);

-- Location: LCCOMB_X94_Y28_N6
\digitalClock|clkEnable|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|process_0~4_combout\ = (\digitalClock|clkEnable|process_0~1_combout\ & (\digitalClock|clkEnable|process_0~3_combout\ & (\digitalClock|clkEnable|process_0~2_combout\ & \digitalClock|clkEnable|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|process_0~1_combout\,
	datab => \digitalClock|clkEnable|process_0~3_combout\,
	datac => \digitalClock|clkEnable|process_0~2_combout\,
	datad => \digitalClock|clkEnable|process_0~0_combout\,
	combout => \digitalClock|clkEnable|process_0~4_combout\);

-- Location: LCCOMB_X91_Y27_N4
\digitalClock|clkEnable|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~34_combout\ = (\digitalClock|clkEnable|seconds\(17) & (!\digitalClock|clkEnable|Add2~33\)) # (!\digitalClock|clkEnable|seconds\(17) & ((\digitalClock|clkEnable|Add2~33\) # (GND)))
-- \digitalClock|clkEnable|Add2~35\ = CARRY((!\digitalClock|clkEnable|Add2~33\) # (!\digitalClock|clkEnable|seconds\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(17),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~33\,
	combout => \digitalClock|clkEnable|Add2~34_combout\,
	cout => \digitalClock|clkEnable|Add2~35\);

-- Location: LCCOMB_X92_Y28_N18
\digitalClock|clkEnable|seconds[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[17]~17_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~34_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~34_combout\,
	datac => \digitalClock|clkEnable|seconds\(17),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[17]~17_combout\);

-- Location: FF_X92_Y28_N19
\digitalClock|clkEnable|seconds[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(17));

-- Location: LCCOMB_X91_Y27_N6
\digitalClock|clkEnable|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~36_combout\ = (\digitalClock|clkEnable|seconds\(18) & (\digitalClock|clkEnable|Add2~35\ $ (GND))) # (!\digitalClock|clkEnable|seconds\(18) & (!\digitalClock|clkEnable|Add2~35\ & VCC))
-- \digitalClock|clkEnable|Add2~37\ = CARRY((\digitalClock|clkEnable|seconds\(18) & !\digitalClock|clkEnable|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(18),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~35\,
	combout => \digitalClock|clkEnable|Add2~36_combout\,
	cout => \digitalClock|clkEnable|Add2~37\);

-- Location: LCCOMB_X92_Y28_N12
\digitalClock|clkEnable|seconds[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[18]~18_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~36_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~36_combout\,
	datac => \digitalClock|clkEnable|seconds\(18),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[18]~18_combout\);

-- Location: FF_X92_Y28_N13
\digitalClock|clkEnable|seconds[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(18));

-- Location: LCCOMB_X91_Y27_N8
\digitalClock|clkEnable|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~38_combout\ = (\digitalClock|clkEnable|seconds\(19) & (!\digitalClock|clkEnable|Add2~37\)) # (!\digitalClock|clkEnable|seconds\(19) & ((\digitalClock|clkEnable|Add2~37\) # (GND)))
-- \digitalClock|clkEnable|Add2~39\ = CARRY((!\digitalClock|clkEnable|Add2~37\) # (!\digitalClock|clkEnable|seconds\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(19),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~37\,
	combout => \digitalClock|clkEnable|Add2~38_combout\,
	cout => \digitalClock|clkEnable|Add2~39\);

-- Location: LCCOMB_X92_Y28_N22
\digitalClock|clkEnable|seconds[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[19]~19_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~38_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~38_combout\,
	datac => \digitalClock|clkEnable|seconds\(19),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[19]~19_combout\);

-- Location: FF_X92_Y28_N23
\digitalClock|clkEnable|seconds[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(19));

-- Location: LCCOMB_X91_Y27_N10
\digitalClock|clkEnable|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~40_combout\ = (\digitalClock|clkEnable|seconds\(20) & (\digitalClock|clkEnable|Add2~39\ $ (GND))) # (!\digitalClock|clkEnable|seconds\(20) & (!\digitalClock|clkEnable|Add2~39\ & VCC))
-- \digitalClock|clkEnable|Add2~41\ = CARRY((\digitalClock|clkEnable|seconds\(20) & !\digitalClock|clkEnable|Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|seconds\(20),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~39\,
	combout => \digitalClock|clkEnable|Add2~40_combout\,
	cout => \digitalClock|clkEnable|Add2~41\);

-- Location: LCCOMB_X92_Y28_N8
\digitalClock|clkEnable|seconds[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[20]~20_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~40_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~40_combout\,
	datac => \digitalClock|clkEnable|seconds\(20),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[20]~20_combout\);

-- Location: FF_X92_Y28_N9
\digitalClock|clkEnable|seconds[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(20));

-- Location: LCCOMB_X92_Y28_N30
\digitalClock|clkEnable|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|process_0~5_combout\ = (!\digitalClock|clkEnable|seconds\(18) & (!\digitalClock|clkEnable|seconds\(20) & (!\digitalClock|clkEnable|seconds\(19) & !\digitalClock|clkEnable|seconds\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(18),
	datab => \digitalClock|clkEnable|seconds\(20),
	datac => \digitalClock|clkEnable|seconds\(19),
	datad => \digitalClock|clkEnable|seconds\(17),
	combout => \digitalClock|clkEnable|process_0~5_combout\);

-- Location: LCCOMB_X91_Y27_N12
\digitalClock|clkEnable|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~42_combout\ = (\digitalClock|clkEnable|seconds\(21) & (!\digitalClock|clkEnable|Add2~41\)) # (!\digitalClock|clkEnable|seconds\(21) & ((\digitalClock|clkEnable|Add2~41\) # (GND)))
-- \digitalClock|clkEnable|Add2~43\ = CARRY((!\digitalClock|clkEnable|Add2~41\) # (!\digitalClock|clkEnable|seconds\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(21),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~41\,
	combout => \digitalClock|clkEnable|Add2~42_combout\,
	cout => \digitalClock|clkEnable|Add2~43\);

-- Location: LCCOMB_X95_Y27_N4
\digitalClock|clkEnable|seconds[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[21]~21_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|Add2~42_combout\)) # (!\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|seconds~0_combout\ & 
-- \digitalClock|clkEnable|seconds\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Add2~42_combout\,
	datab => \digitalClock|clkEnable|seconds~0_combout\,
	datac => \digitalClock|clkEnable|seconds\(21),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[21]~21_combout\);

-- Location: FF_X95_Y27_N5
\digitalClock|clkEnable|seconds[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(21));

-- Location: LCCOMB_X91_Y27_N14
\digitalClock|clkEnable|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~44_combout\ = (\digitalClock|clkEnable|seconds\(22) & (\digitalClock|clkEnable|Add2~43\ $ (GND))) # (!\digitalClock|clkEnable|seconds\(22) & (!\digitalClock|clkEnable|Add2~43\ & VCC))
-- \digitalClock|clkEnable|Add2~45\ = CARRY((\digitalClock|clkEnable|seconds\(22) & !\digitalClock|clkEnable|Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|seconds\(22),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~43\,
	combout => \digitalClock|clkEnable|Add2~44_combout\,
	cout => \digitalClock|clkEnable|Add2~45\);

-- Location: LCCOMB_X95_Y27_N18
\digitalClock|clkEnable|seconds[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[22]~22_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~44_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~44_combout\,
	datac => \digitalClock|clkEnable|seconds\(22),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[22]~22_combout\);

-- Location: FF_X95_Y27_N19
\digitalClock|clkEnable|seconds[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(22));

-- Location: LCCOMB_X91_Y27_N16
\digitalClock|clkEnable|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~46_combout\ = (\digitalClock|clkEnable|seconds\(23) & (!\digitalClock|clkEnable|Add2~45\)) # (!\digitalClock|clkEnable|seconds\(23) & ((\digitalClock|clkEnable|Add2~45\) # (GND)))
-- \digitalClock|clkEnable|Add2~47\ = CARRY((!\digitalClock|clkEnable|Add2~45\) # (!\digitalClock|clkEnable|seconds\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(23),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~45\,
	combout => \digitalClock|clkEnable|Add2~46_combout\,
	cout => \digitalClock|clkEnable|Add2~47\);

-- Location: LCCOMB_X95_Y27_N28
\digitalClock|clkEnable|seconds[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[23]~23_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~46_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~46_combout\,
	datac => \digitalClock|clkEnable|seconds\(23),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[23]~23_combout\);

-- Location: FF_X95_Y27_N29
\digitalClock|clkEnable|seconds[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(23));

-- Location: LCCOMB_X91_Y27_N18
\digitalClock|clkEnable|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~48_combout\ = (\digitalClock|clkEnable|seconds\(24) & (\digitalClock|clkEnable|Add2~47\ $ (GND))) # (!\digitalClock|clkEnable|seconds\(24) & (!\digitalClock|clkEnable|Add2~47\ & VCC))
-- \digitalClock|clkEnable|Add2~49\ = CARRY((\digitalClock|clkEnable|seconds\(24) & !\digitalClock|clkEnable|Add2~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(24),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~47\,
	combout => \digitalClock|clkEnable|Add2~48_combout\,
	cout => \digitalClock|clkEnable|Add2~49\);

-- Location: LCCOMB_X95_Y27_N30
\digitalClock|clkEnable|seconds[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[24]~24_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~48_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~48_combout\,
	datac => \digitalClock|clkEnable|seconds\(24),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[24]~24_combout\);

-- Location: FF_X95_Y27_N31
\digitalClock|clkEnable|seconds[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(24));

-- Location: LCCOMB_X91_Y27_N20
\digitalClock|clkEnable|Add2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~50_combout\ = (\digitalClock|clkEnable|seconds\(25) & (!\digitalClock|clkEnable|Add2~49\)) # (!\digitalClock|clkEnable|seconds\(25) & ((\digitalClock|clkEnable|Add2~49\) # (GND)))
-- \digitalClock|clkEnable|Add2~51\ = CARRY((!\digitalClock|clkEnable|Add2~49\) # (!\digitalClock|clkEnable|seconds\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|seconds\(25),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~49\,
	combout => \digitalClock|clkEnable|Add2~50_combout\,
	cout => \digitalClock|clkEnable|Add2~51\);

-- Location: LCCOMB_X92_Y28_N24
\digitalClock|clkEnable|seconds[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[25]~25_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~50_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~50_combout\,
	datac => \digitalClock|clkEnable|seconds\(25),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[25]~25_combout\);

-- Location: FF_X92_Y28_N25
\digitalClock|clkEnable|seconds[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(25));

-- Location: LCCOMB_X91_Y27_N22
\digitalClock|clkEnable|Add2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~52_combout\ = (\digitalClock|clkEnable|seconds\(26) & (\digitalClock|clkEnable|Add2~51\ $ (GND))) # (!\digitalClock|clkEnable|seconds\(26) & (!\digitalClock|clkEnable|Add2~51\ & VCC))
-- \digitalClock|clkEnable|Add2~53\ = CARRY((\digitalClock|clkEnable|seconds\(26) & !\digitalClock|clkEnable|Add2~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|seconds\(26),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~51\,
	combout => \digitalClock|clkEnable|Add2~52_combout\,
	cout => \digitalClock|clkEnable|Add2~53\);

-- Location: LCCOMB_X92_Y28_N10
\digitalClock|clkEnable|seconds[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[26]~26_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~52_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~52_combout\,
	datac => \digitalClock|clkEnable|seconds\(26),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[26]~26_combout\);

-- Location: FF_X92_Y28_N11
\digitalClock|clkEnable|seconds[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(26));

-- Location: LCCOMB_X91_Y27_N24
\digitalClock|clkEnable|Add2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~54_combout\ = (\digitalClock|clkEnable|seconds\(27) & (!\digitalClock|clkEnable|Add2~53\)) # (!\digitalClock|clkEnable|seconds\(27) & ((\digitalClock|clkEnable|Add2~53\) # (GND)))
-- \digitalClock|clkEnable|Add2~55\ = CARRY((!\digitalClock|clkEnable|Add2~53\) # (!\digitalClock|clkEnable|seconds\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(27),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~53\,
	combout => \digitalClock|clkEnable|Add2~54_combout\,
	cout => \digitalClock|clkEnable|Add2~55\);

-- Location: LCCOMB_X92_Y28_N16
\digitalClock|clkEnable|seconds[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[27]~27_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|Add2~54_combout\)) # (!\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|seconds~0_combout\ & 
-- \digitalClock|clkEnable|seconds\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Add2~54_combout\,
	datab => \digitalClock|clkEnable|seconds~0_combout\,
	datac => \digitalClock|clkEnable|seconds\(27),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[27]~27_combout\);

-- Location: FF_X92_Y28_N17
\digitalClock|clkEnable|seconds[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(27));

-- Location: LCCOMB_X91_Y27_N26
\digitalClock|clkEnable|Add2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~56_combout\ = (\digitalClock|clkEnable|seconds\(28) & (\digitalClock|clkEnable|Add2~55\ $ (GND))) # (!\digitalClock|clkEnable|seconds\(28) & (!\digitalClock|clkEnable|Add2~55\ & VCC))
-- \digitalClock|clkEnable|Add2~57\ = CARRY((\digitalClock|clkEnable|seconds\(28) & !\digitalClock|clkEnable|Add2~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|seconds\(28),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~55\,
	combout => \digitalClock|clkEnable|Add2~56_combout\,
	cout => \digitalClock|clkEnable|Add2~57\);

-- Location: LCCOMB_X92_Y28_N26
\digitalClock|clkEnable|seconds[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[28]~28_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|Add2~56_combout\)) # (!\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|seconds~0_combout\ & 
-- \digitalClock|clkEnable|seconds\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Add2~56_combout\,
	datab => \digitalClock|clkEnable|seconds~0_combout\,
	datac => \digitalClock|clkEnable|seconds\(28),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[28]~28_combout\);

-- Location: FF_X92_Y28_N27
\digitalClock|clkEnable|seconds[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(28));

-- Location: LCCOMB_X91_Y27_N28
\digitalClock|clkEnable|Add2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~58_combout\ = (\digitalClock|clkEnable|seconds\(29) & (!\digitalClock|clkEnable|Add2~57\)) # (!\digitalClock|clkEnable|seconds\(29) & ((\digitalClock|clkEnable|Add2~57\) # (GND)))
-- \digitalClock|clkEnable|Add2~59\ = CARRY((!\digitalClock|clkEnable|Add2~57\) # (!\digitalClock|clkEnable|seconds\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(29),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add2~57\,
	combout => \digitalClock|clkEnable|Add2~58_combout\,
	cout => \digitalClock|clkEnable|Add2~59\);

-- Location: LCCOMB_X95_Y27_N22
\digitalClock|clkEnable|seconds[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[29]~29_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|Add2~58_combout\)))) # (!\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|seconds~0_combout\ & 
-- ((\digitalClock|clkEnable|seconds\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds~0_combout\,
	datab => \digitalClock|clkEnable|Add2~58_combout\,
	datac => \digitalClock|clkEnable|seconds\(29),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[29]~29_combout\);

-- Location: FF_X95_Y27_N23
\digitalClock|clkEnable|seconds[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(29));

-- Location: LCCOMB_X91_Y27_N30
\digitalClock|clkEnable|Add2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add2~60_combout\ = \digitalClock|clkEnable|Add2~59\ $ (!\digitalClock|clkEnable|seconds\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \digitalClock|clkEnable|seconds\(30),
	cin => \digitalClock|clkEnable|Add2~59\,
	combout => \digitalClock|clkEnable|Add2~60_combout\);

-- Location: LCCOMB_X95_Y27_N24
\digitalClock|clkEnable|seconds[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|seconds[30]~30_combout\ = (\digitalClock|clkEnable|process_0~12_combout\ & (\digitalClock|clkEnable|Add2~60_combout\)) # (!\digitalClock|clkEnable|process_0~12_combout\ & (((\digitalClock|clkEnable|seconds~0_combout\ & 
-- \digitalClock|clkEnable|seconds\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Add2~60_combout\,
	datab => \digitalClock|clkEnable|seconds~0_combout\,
	datac => \digitalClock|clkEnable|seconds\(30),
	datad => \digitalClock|clkEnable|process_0~12_combout\,
	combout => \digitalClock|clkEnable|seconds[30]~30_combout\);

-- Location: FF_X95_Y27_N25
\digitalClock|clkEnable|seconds[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|seconds[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|seconds\(30));

-- Location: LCCOMB_X92_Y28_N28
\digitalClock|clkEnable|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|process_0~7_combout\ = (!\digitalClock|clkEnable|seconds\(26) & (!\digitalClock|clkEnable|seconds\(27) & (!\digitalClock|clkEnable|seconds\(28) & !\digitalClock|clkEnable|seconds\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(26),
	datab => \digitalClock|clkEnable|seconds\(27),
	datac => \digitalClock|clkEnable|seconds\(28),
	datad => \digitalClock|clkEnable|seconds\(25),
	combout => \digitalClock|clkEnable|process_0~7_combout\);

-- Location: LCCOMB_X95_Y27_N14
\digitalClock|clkEnable|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|process_0~8_combout\ = (!\digitalClock|clkEnable|seconds\(30) & (!\digitalClock|clkEnable|seconds\(29) & \digitalClock|clkEnable|process_0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|seconds\(30),
	datac => \digitalClock|clkEnable|seconds\(29),
	datad => \digitalClock|clkEnable|process_0~7_combout\,
	combout => \digitalClock|clkEnable|process_0~8_combout\);

-- Location: LCCOMB_X95_Y27_N20
\digitalClock|clkEnable|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|process_0~6_combout\ = (!\digitalClock|clkEnable|seconds\(24) & (!\digitalClock|clkEnable|seconds\(23) & (!\digitalClock|clkEnable|seconds\(21) & !\digitalClock|clkEnable|seconds\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|seconds\(24),
	datab => \digitalClock|clkEnable|seconds\(23),
	datac => \digitalClock|clkEnable|seconds\(21),
	datad => \digitalClock|clkEnable|seconds\(22),
	combout => \digitalClock|clkEnable|process_0~6_combout\);

-- Location: LCCOMB_X95_Y27_N12
\digitalClock|clkEnable|process_0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|process_0~9_combout\ = (\digitalClock|clkEnable|process_0~4_combout\ & (\digitalClock|clkEnable|process_0~5_combout\ & (\digitalClock|clkEnable|process_0~8_combout\ & \digitalClock|clkEnable|process_0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|process_0~4_combout\,
	datab => \digitalClock|clkEnable|process_0~5_combout\,
	datac => \digitalClock|clkEnable|process_0~8_combout\,
	datad => \digitalClock|clkEnable|process_0~6_combout\,
	combout => \digitalClock|clkEnable|process_0~9_combout\);

-- Location: LCCOMB_X95_Y27_N2
\digitalClock|clkEnable|process_0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|process_0~11_combout\ = (\digitalClock|clkEnable|process_0~10_combout\ & (\digitalClock|setClock|current_state.normal~q\ & \digitalClock|clkEnable|process_0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|process_0~10_combout\,
	datac => \digitalClock|setClock|current_state.normal~q\,
	datad => \digitalClock|clkEnable|process_0~9_combout\,
	combout => \digitalClock|clkEnable|process_0~11_combout\);

-- Location: LCCOMB_X95_Y29_N0
\digitalClock|clkEnable|s_count[0]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[0]~34_combout\ = \digitalClock|clkEnable|s_count\(0) $ (VCC)
-- \digitalClock|clkEnable|s_count[0]~35\ = CARRY(\digitalClock|clkEnable|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(0),
	datad => VCC,
	combout => \digitalClock|clkEnable|s_count[0]~34_combout\,
	cout => \digitalClock|clkEnable|s_count[0]~35\);

-- Location: FF_X95_Y27_N17
\digitalClock|clkEnable|mode_prev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \digitalClock|setClock|current_state.normal~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|mode_prev~q\);

-- Location: LCCOMB_X95_Y27_N16
\digitalClock|clkEnable|s_count[18]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[18]~99_combout\ = ((\digitalClock|clkEnable|mode_prev~q\ & ((!\digitalClock|clkEnable|process_0~10_combout\) # (!\digitalClock|clkEnable|process_0~9_combout\)))) # (!\digitalClock|setClock|current_state.normal~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|process_0~9_combout\,
	datab => \digitalClock|setClock|current_state.normal~q\,
	datac => \digitalClock|clkEnable|mode_prev~q\,
	datad => \digitalClock|clkEnable|process_0~10_combout\,
	combout => \digitalClock|clkEnable|s_count[18]~99_combout\);

-- Location: LCCOMB_X95_Y29_N30
\digitalClock|clkEnable|s_count[15]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[15]~65_combout\ = (\digitalClock|clkEnable|s_count\(15) & (!\digitalClock|clkEnable|s_count[14]~64\)) # (!\digitalClock|clkEnable|s_count\(15) & ((\digitalClock|clkEnable|s_count[14]~64\) # (GND)))
-- \digitalClock|clkEnable|s_count[15]~66\ = CARRY((!\digitalClock|clkEnable|s_count[14]~64\) # (!\digitalClock|clkEnable|s_count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(15),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[14]~64\,
	combout => \digitalClock|clkEnable|s_count[15]~65_combout\,
	cout => \digitalClock|clkEnable|s_count[15]~66\);

-- Location: LCCOMB_X95_Y28_N0
\digitalClock|clkEnable|s_count[16]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[16]~67_combout\ = (\digitalClock|clkEnable|s_count\(16) & (\digitalClock|clkEnable|s_count[15]~66\ $ (GND))) # (!\digitalClock|clkEnable|s_count\(16) & (!\digitalClock|clkEnable|s_count[15]~66\ & VCC))
-- \digitalClock|clkEnable|s_count[16]~68\ = CARRY((\digitalClock|clkEnable|s_count\(16) & !\digitalClock|clkEnable|s_count[15]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(16),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[15]~66\,
	combout => \digitalClock|clkEnable|s_count[16]~67_combout\,
	cout => \digitalClock|clkEnable|s_count[16]~68\);

-- Location: FF_X95_Y28_N1
\digitalClock|clkEnable|s_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[16]~67_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(16));

-- Location: LCCOMB_X95_Y28_N2
\digitalClock|clkEnable|s_count[17]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[17]~69_combout\ = (\digitalClock|clkEnable|s_count\(17) & (!\digitalClock|clkEnable|s_count[16]~68\)) # (!\digitalClock|clkEnable|s_count\(17) & ((\digitalClock|clkEnable|s_count[16]~68\) # (GND)))
-- \digitalClock|clkEnable|s_count[17]~70\ = CARRY((!\digitalClock|clkEnable|s_count[16]~68\) # (!\digitalClock|clkEnable|s_count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(17),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[16]~68\,
	combout => \digitalClock|clkEnable|s_count[17]~69_combout\,
	cout => \digitalClock|clkEnable|s_count[17]~70\);

-- Location: FF_X95_Y28_N3
\digitalClock|clkEnable|s_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[17]~69_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(17));

-- Location: LCCOMB_X95_Y28_N4
\digitalClock|clkEnable|s_count[18]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[18]~71_combout\ = (\digitalClock|clkEnable|s_count\(18) & (\digitalClock|clkEnable|s_count[17]~70\ $ (GND))) # (!\digitalClock|clkEnable|s_count\(18) & (!\digitalClock|clkEnable|s_count[17]~70\ & VCC))
-- \digitalClock|clkEnable|s_count[18]~72\ = CARRY((\digitalClock|clkEnable|s_count\(18) & !\digitalClock|clkEnable|s_count[17]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(18),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[17]~70\,
	combout => \digitalClock|clkEnable|s_count[18]~71_combout\,
	cout => \digitalClock|clkEnable|s_count[18]~72\);

-- Location: FF_X95_Y28_N5
\digitalClock|clkEnable|s_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[18]~71_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(18));

-- Location: LCCOMB_X95_Y28_N6
\digitalClock|clkEnable|s_count[19]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[19]~73_combout\ = (\digitalClock|clkEnable|s_count\(19) & (!\digitalClock|clkEnable|s_count[18]~72\)) # (!\digitalClock|clkEnable|s_count\(19) & ((\digitalClock|clkEnable|s_count[18]~72\) # (GND)))
-- \digitalClock|clkEnable|s_count[19]~74\ = CARRY((!\digitalClock|clkEnable|s_count[18]~72\) # (!\digitalClock|clkEnable|s_count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(19),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[18]~72\,
	combout => \digitalClock|clkEnable|s_count[19]~73_combout\,
	cout => \digitalClock|clkEnable|s_count[19]~74\);

-- Location: FF_X95_Y28_N7
\digitalClock|clkEnable|s_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[19]~73_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(19));

-- Location: LCCOMB_X95_Y28_N8
\digitalClock|clkEnable|s_count[20]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[20]~75_combout\ = (\digitalClock|clkEnable|s_count\(20) & (\digitalClock|clkEnable|s_count[19]~74\ $ (GND))) # (!\digitalClock|clkEnable|s_count\(20) & (!\digitalClock|clkEnable|s_count[19]~74\ & VCC))
-- \digitalClock|clkEnable|s_count[20]~76\ = CARRY((\digitalClock|clkEnable|s_count\(20) & !\digitalClock|clkEnable|s_count[19]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(20),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[19]~74\,
	combout => \digitalClock|clkEnable|s_count[20]~75_combout\,
	cout => \digitalClock|clkEnable|s_count[20]~76\);

-- Location: FF_X95_Y28_N9
\digitalClock|clkEnable|s_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[20]~75_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(20));

-- Location: LCCOMB_X95_Y28_N10
\digitalClock|clkEnable|s_count[21]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[21]~77_combout\ = (\digitalClock|clkEnable|s_count\(21) & (!\digitalClock|clkEnable|s_count[20]~76\)) # (!\digitalClock|clkEnable|s_count\(21) & ((\digitalClock|clkEnable|s_count[20]~76\) # (GND)))
-- \digitalClock|clkEnable|s_count[21]~78\ = CARRY((!\digitalClock|clkEnable|s_count[20]~76\) # (!\digitalClock|clkEnable|s_count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(21),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[20]~76\,
	combout => \digitalClock|clkEnable|s_count[21]~77_combout\,
	cout => \digitalClock|clkEnable|s_count[21]~78\);

-- Location: FF_X95_Y28_N11
\digitalClock|clkEnable|s_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[21]~77_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(21));

-- Location: LCCOMB_X95_Y28_N12
\digitalClock|clkEnable|s_count[22]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[22]~79_combout\ = (\digitalClock|clkEnable|s_count\(22) & (\digitalClock|clkEnable|s_count[21]~78\ $ (GND))) # (!\digitalClock|clkEnable|s_count\(22) & (!\digitalClock|clkEnable|s_count[21]~78\ & VCC))
-- \digitalClock|clkEnable|s_count[22]~80\ = CARRY((\digitalClock|clkEnable|s_count\(22) & !\digitalClock|clkEnable|s_count[21]~78\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(22),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[21]~78\,
	combout => \digitalClock|clkEnable|s_count[22]~79_combout\,
	cout => \digitalClock|clkEnable|s_count[22]~80\);

-- Location: FF_X95_Y28_N13
\digitalClock|clkEnable|s_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[22]~79_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(22));

-- Location: LCCOMB_X95_Y28_N14
\digitalClock|clkEnable|s_count[23]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[23]~81_combout\ = (\digitalClock|clkEnable|s_count\(23) & (!\digitalClock|clkEnable|s_count[22]~80\)) # (!\digitalClock|clkEnable|s_count\(23) & ((\digitalClock|clkEnable|s_count[22]~80\) # (GND)))
-- \digitalClock|clkEnable|s_count[23]~82\ = CARRY((!\digitalClock|clkEnable|s_count[22]~80\) # (!\digitalClock|clkEnable|s_count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(23),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[22]~80\,
	combout => \digitalClock|clkEnable|s_count[23]~81_combout\,
	cout => \digitalClock|clkEnable|s_count[23]~82\);

-- Location: FF_X95_Y28_N15
\digitalClock|clkEnable|s_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[23]~81_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(23));

-- Location: LCCOMB_X95_Y28_N16
\digitalClock|clkEnable|s_count[24]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[24]~83_combout\ = (\digitalClock|clkEnable|s_count\(24) & (\digitalClock|clkEnable|s_count[23]~82\ $ (GND))) # (!\digitalClock|clkEnable|s_count\(24) & (!\digitalClock|clkEnable|s_count[23]~82\ & VCC))
-- \digitalClock|clkEnable|s_count[24]~84\ = CARRY((\digitalClock|clkEnable|s_count\(24) & !\digitalClock|clkEnable|s_count[23]~82\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(24),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[23]~82\,
	combout => \digitalClock|clkEnable|s_count[24]~83_combout\,
	cout => \digitalClock|clkEnable|s_count[24]~84\);

-- Location: FF_X95_Y28_N17
\digitalClock|clkEnable|s_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[24]~83_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(24));

-- Location: LCCOMB_X95_Y28_N18
\digitalClock|clkEnable|s_count[25]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[25]~85_combout\ = (\digitalClock|clkEnable|s_count\(25) & (!\digitalClock|clkEnable|s_count[24]~84\)) # (!\digitalClock|clkEnable|s_count\(25) & ((\digitalClock|clkEnable|s_count[24]~84\) # (GND)))
-- \digitalClock|clkEnable|s_count[25]~86\ = CARRY((!\digitalClock|clkEnable|s_count[24]~84\) # (!\digitalClock|clkEnable|s_count\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(25),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[24]~84\,
	combout => \digitalClock|clkEnable|s_count[25]~85_combout\,
	cout => \digitalClock|clkEnable|s_count[25]~86\);

-- Location: FF_X95_Y28_N19
\digitalClock|clkEnable|s_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[25]~85_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(25));

-- Location: LCCOMB_X95_Y28_N20
\digitalClock|clkEnable|s_count[26]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[26]~87_combout\ = (\digitalClock|clkEnable|s_count\(26) & (\digitalClock|clkEnable|s_count[25]~86\ $ (GND))) # (!\digitalClock|clkEnable|s_count\(26) & (!\digitalClock|clkEnable|s_count[25]~86\ & VCC))
-- \digitalClock|clkEnable|s_count[26]~88\ = CARRY((\digitalClock|clkEnable|s_count\(26) & !\digitalClock|clkEnable|s_count[25]~86\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(26),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[25]~86\,
	combout => \digitalClock|clkEnable|s_count[26]~87_combout\,
	cout => \digitalClock|clkEnable|s_count[26]~88\);

-- Location: FF_X95_Y28_N21
\digitalClock|clkEnable|s_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[26]~87_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(26));

-- Location: LCCOMB_X95_Y28_N22
\digitalClock|clkEnable|s_count[27]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[27]~89_combout\ = (\digitalClock|clkEnable|s_count\(27) & (!\digitalClock|clkEnable|s_count[26]~88\)) # (!\digitalClock|clkEnable|s_count\(27) & ((\digitalClock|clkEnable|s_count[26]~88\) # (GND)))
-- \digitalClock|clkEnable|s_count[27]~90\ = CARRY((!\digitalClock|clkEnable|s_count[26]~88\) # (!\digitalClock|clkEnable|s_count\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(27),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[26]~88\,
	combout => \digitalClock|clkEnable|s_count[27]~89_combout\,
	cout => \digitalClock|clkEnable|s_count[27]~90\);

-- Location: FF_X95_Y28_N23
\digitalClock|clkEnable|s_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[27]~89_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(27));

-- Location: LCCOMB_X95_Y28_N24
\digitalClock|clkEnable|s_count[28]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[28]~91_combout\ = (\digitalClock|clkEnable|s_count\(28) & (\digitalClock|clkEnable|s_count[27]~90\ $ (GND))) # (!\digitalClock|clkEnable|s_count\(28) & (!\digitalClock|clkEnable|s_count[27]~90\ & VCC))
-- \digitalClock|clkEnable|s_count[28]~92\ = CARRY((\digitalClock|clkEnable|s_count\(28) & !\digitalClock|clkEnable|s_count[27]~90\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(28),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[27]~90\,
	combout => \digitalClock|clkEnable|s_count[28]~91_combout\,
	cout => \digitalClock|clkEnable|s_count[28]~92\);

-- Location: FF_X95_Y28_N25
\digitalClock|clkEnable|s_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[28]~91_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(28));

-- Location: LCCOMB_X95_Y28_N26
\digitalClock|clkEnable|s_count[29]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[29]~93_combout\ = (\digitalClock|clkEnable|s_count\(29) & (!\digitalClock|clkEnable|s_count[28]~92\)) # (!\digitalClock|clkEnable|s_count\(29) & ((\digitalClock|clkEnable|s_count[28]~92\) # (GND)))
-- \digitalClock|clkEnable|s_count[29]~94\ = CARRY((!\digitalClock|clkEnable|s_count[28]~92\) # (!\digitalClock|clkEnable|s_count\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(29),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[28]~92\,
	combout => \digitalClock|clkEnable|s_count[29]~93_combout\,
	cout => \digitalClock|clkEnable|s_count[29]~94\);

-- Location: FF_X95_Y28_N27
\digitalClock|clkEnable|s_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[29]~93_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(29));

-- Location: LCCOMB_X95_Y28_N28
\digitalClock|clkEnable|s_count[30]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[30]~95_combout\ = (\digitalClock|clkEnable|s_count\(30) & (\digitalClock|clkEnable|s_count[29]~94\ $ (GND))) # (!\digitalClock|clkEnable|s_count\(30) & (!\digitalClock|clkEnable|s_count[29]~94\ & VCC))
-- \digitalClock|clkEnable|s_count[30]~96\ = CARRY((\digitalClock|clkEnable|s_count\(30) & !\digitalClock|clkEnable|s_count[29]~94\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(30),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[29]~94\,
	combout => \digitalClock|clkEnable|s_count[30]~95_combout\,
	cout => \digitalClock|clkEnable|s_count[30]~96\);

-- Location: FF_X95_Y28_N29
\digitalClock|clkEnable|s_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[30]~95_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(30));

-- Location: LCCOMB_X95_Y28_N30
\digitalClock|clkEnable|s_count[31]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[31]~97_combout\ = \digitalClock|clkEnable|s_count\(31) $ (\digitalClock|clkEnable|s_count[30]~96\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(31),
	cin => \digitalClock|clkEnable|s_count[30]~96\,
	combout => \digitalClock|clkEnable|s_count[31]~97_combout\);

-- Location: FF_X95_Y28_N31
\digitalClock|clkEnable|s_count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[31]~97_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(31));

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LCCOMB_X98_Y29_N24
\digitalClock|clkEnable|speed~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|speed~11_combout\ = (\SW[0]~input_o\) # ((\digitalClock|setClock|current_state.normal~q\) # (\SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[0]~input_o\,
	datac => \digitalClock|setClock|current_state.normal~q\,
	datad => \SW[1]~input_o\,
	combout => \digitalClock|clkEnable|speed~11_combout\);

-- Location: FF_X97_Y28_N23
\digitalClock|clkEnable|speed[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \digitalClock|clkEnable|speed~11_combout\,
	sload => VCC,
	ena => \digitalClock|clkEnable|seconds~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|speed\(28));

-- Location: LCCOMB_X98_Y29_N8
\digitalClock|clkEnable|speed~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|speed~7_combout\ = (\digitalClock|setClock|current_state.normal~q\ & ((!\digitalClock|clkEnable|process_0~9_combout\))) # (!\digitalClock|setClock|current_state.normal~q\ & (\SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \digitalClock|setClock|current_state.normal~q\,
	datad => \digitalClock|clkEnable|process_0~9_combout\,
	combout => \digitalClock|clkEnable|speed~7_combout\);

-- Location: FF_X97_Y28_N9
\digitalClock|clkEnable|speed[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \digitalClock|clkEnable|speed~7_combout\,
	sload => VCC,
	ena => \digitalClock|clkEnable|seconds~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|speed\(20));

-- Location: LCCOMB_X98_Y29_N26
\digitalClock|clkEnable|speed~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|speed~4_combout\ = (\SW[0]~input_o\ & (!\digitalClock|setClock|current_state.normal~q\ & \SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[0]~input_o\,
	datac => \digitalClock|setClock|current_state.normal~q\,
	datad => \SW[1]~input_o\,
	combout => \digitalClock|clkEnable|speed~4_combout\);

-- Location: FF_X97_Y29_N27
\digitalClock|clkEnable|speed[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \digitalClock|clkEnable|speed~4_combout\,
	sload => VCC,
	ena => \digitalClock|clkEnable|seconds~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|speed\(14));

-- Location: LCCOMB_X98_Y29_N14
\digitalClock|clkEnable|speed~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|speed~6_combout\ = (\digitalClock|setClock|current_state.normal~q\ & (((\digitalClock|clkEnable|process_0~9_combout\)))) # (!\digitalClock|setClock|current_state.normal~q\ & (!\SW[1]~input_o\ & (\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \digitalClock|setClock|current_state.normal~q\,
	datad => \digitalClock|clkEnable|process_0~9_combout\,
	combout => \digitalClock|clkEnable|speed~6_combout\);

-- Location: FF_X97_Y29_N1
\digitalClock|clkEnable|speed[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \digitalClock|clkEnable|speed~6_combout\,
	sload => VCC,
	ena => \digitalClock|clkEnable|seconds~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|speed\(17));

-- Location: FF_X97_Y28_N5
\digitalClock|clkEnable|speed[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \digitalClock|clkEnable|speed~11_combout\,
	sload => VCC,
	ena => \digitalClock|clkEnable|seconds~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|speed\(19));

-- Location: FF_X97_Y29_N15
\digitalClock|clkEnable|speed[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \digitalClock|clkEnable|speed~7_combout\,
	sload => VCC,
	ena => \digitalClock|clkEnable|seconds~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|speed\(18));

-- Location: LCCOMB_X98_Y29_N10
\digitalClock|clkEnable|speed~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|speed~10_combout\ = (\digitalClock|setClock|current_state.normal~q\ & ((\digitalClock|clkEnable|process_0~9_combout\))) # (!\digitalClock|setClock|current_state.normal~q\ & (\SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|setClock|current_state.normal~q\,
	datac => \SW[0]~input_o\,
	datad => \digitalClock|clkEnable|process_0~9_combout\,
	combout => \digitalClock|clkEnable|speed~10_combout\);

-- Location: FF_X97_Y29_N11
\digitalClock|clkEnable|speed[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \digitalClock|clkEnable|speed~10_combout\,
	sload => VCC,
	ena => \digitalClock|clkEnable|seconds~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|speed\(13));

-- Location: LCCOMB_X98_Y29_N12
\digitalClock|clkEnable|speed~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|speed~13_combout\ = (\digitalClock|setClock|current_state.normal~q\ & (((!\digitalClock|clkEnable|process_0~9_combout\)))) # (!\digitalClock|setClock|current_state.normal~q\ & (\SW[1]~input_o\ & (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \digitalClock|setClock|current_state.normal~q\,
	datad => \digitalClock|clkEnable|process_0~9_combout\,
	combout => \digitalClock|clkEnable|speed~13_combout\);

-- Location: FF_X97_Y29_N21
\digitalClock|clkEnable|speed[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \digitalClock|clkEnable|speed~13_combout\,
	sload => VCC,
	ena => \digitalClock|clkEnable|seconds~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|speed\(12));

-- Location: LCCOMB_X98_Y29_N20
\digitalClock|clkEnable|speed~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|speed~9_combout\ = (\digitalClock|setClock|current_state.normal~q\ & ((\digitalClock|clkEnable|process_0~9_combout\))) # (!\digitalClock|setClock|current_state.normal~q\ & (\SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|setClock|current_state.normal~q\,
	datac => \SW[0]~input_o\,
	datad => \digitalClock|clkEnable|process_0~9_combout\,
	combout => \digitalClock|clkEnable|speed~9_combout\);

-- Location: FF_X97_Y29_N7
\digitalClock|clkEnable|speed[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \digitalClock|clkEnable|speed~9_combout\,
	sload => VCC,
	ena => \digitalClock|clkEnable|seconds~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|speed\(11));

-- Location: LCCOMB_X98_Y29_N22
\digitalClock|clkEnable|speed~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|speed~8_combout\ = (\digitalClock|setClock|current_state.normal~q\) # (\SW[0]~input_o\ $ (\SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[0]~input_o\,
	datac => \digitalClock|setClock|current_state.normal~q\,
	datad => \SW[1]~input_o\,
	combout => \digitalClock|clkEnable|speed~8_combout\);

-- Location: FF_X97_Y29_N19
\digitalClock|clkEnable|speed[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \digitalClock|clkEnable|speed~8_combout\,
	sload => VCC,
	ena => \digitalClock|clkEnable|seconds~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|speed\(10));

-- Location: LCCOMB_X98_Y29_N30
\digitalClock|clkEnable|speed~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|speed~12_combout\ = (\digitalClock|setClock|current_state.normal~q\ & (((\digitalClock|clkEnable|process_0~9_combout\)))) # (!\digitalClock|setClock|current_state.normal~q\ & (!\SW[1]~input_o\ & (\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \digitalClock|setClock|current_state.normal~q\,
	datad => \digitalClock|clkEnable|process_0~9_combout\,
	combout => \digitalClock|clkEnable|speed~12_combout\);

-- Location: FF_X97_Y29_N23
\digitalClock|clkEnable|speed[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \digitalClock|clkEnable|speed~12_combout\,
	sload => VCC,
	ena => \digitalClock|clkEnable|seconds~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|speed\(9));

-- Location: LCCOMB_X98_Y29_N0
\digitalClock|clkEnable|speed~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|speed~5_combout\ = (\digitalClock|setClock|current_state.normal~q\ & (((!\digitalClock|clkEnable|process_0~9_combout\)))) # (!\digitalClock|setClock|current_state.normal~q\ & (\SW[1]~input_o\ & (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \digitalClock|setClock|current_state.normal~q\,
	datad => \digitalClock|clkEnable|process_0~9_combout\,
	combout => \digitalClock|clkEnable|speed~5_combout\);

-- Location: FF_X97_Y29_N5
\digitalClock|clkEnable|speed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \digitalClock|clkEnable|speed~5_combout\,
	sload => VCC,
	ena => \digitalClock|clkEnable|seconds~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|speed\(6));

-- Location: FF_X97_Y29_N3
\digitalClock|clkEnable|speed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \digitalClock|clkEnable|speed~4_combout\,
	sload => VCC,
	ena => \digitalClock|clkEnable|seconds~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|speed\(0));

-- Location: LCCOMB_X97_Y29_N2
\digitalClock|clkEnable|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~1_cout\ = CARRY(\digitalClock|clkEnable|speed\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|speed\(0),
	datad => VCC,
	cout => \digitalClock|clkEnable|Add1~1_cout\);

-- Location: LCCOMB_X97_Y29_N4
\digitalClock|clkEnable|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~3_cout\ = CARRY((!\digitalClock|clkEnable|speed\(0) & !\digitalClock|clkEnable|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|speed\(0),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~1_cout\,
	cout => \digitalClock|clkEnable|Add1~3_cout\);

-- Location: LCCOMB_X97_Y29_N6
\digitalClock|clkEnable|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~5_cout\ = CARRY((\digitalClock|clkEnable|speed\(0)) # (!\digitalClock|clkEnable|Add1~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|speed\(0),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~3_cout\,
	cout => \digitalClock|clkEnable|Add1~5_cout\);

-- Location: LCCOMB_X97_Y29_N8
\digitalClock|clkEnable|Add1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~7_cout\ = CARRY((!\digitalClock|clkEnable|speed\(0) & !\digitalClock|clkEnable|Add1~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|speed\(0),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~5_cout\,
	cout => \digitalClock|clkEnable|Add1~7_cout\);

-- Location: LCCOMB_X97_Y29_N10
\digitalClock|clkEnable|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~8_combout\ = (\digitalClock|clkEnable|speed\(6) & ((GND) # (!\digitalClock|clkEnable|Add1~7_cout\))) # (!\digitalClock|clkEnable|speed\(6) & (\digitalClock|clkEnable|Add1~7_cout\ $ (GND)))
-- \digitalClock|clkEnable|Add1~9\ = CARRY((\digitalClock|clkEnable|speed\(6)) # (!\digitalClock|clkEnable|Add1~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|speed\(6),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~7_cout\,
	combout => \digitalClock|clkEnable|Add1~8_combout\,
	cout => \digitalClock|clkEnable|Add1~9\);

-- Location: LCCOMB_X97_Y29_N12
\digitalClock|clkEnable|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~10_combout\ = (\digitalClock|clkEnable|speed\(17) & (\digitalClock|clkEnable|Add1~9\ & VCC)) # (!\digitalClock|clkEnable|speed\(17) & (!\digitalClock|clkEnable|Add1~9\))
-- \digitalClock|clkEnable|Add1~11\ = CARRY((!\digitalClock|clkEnable|speed\(17) & !\digitalClock|clkEnable|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|speed\(17),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~9\,
	combout => \digitalClock|clkEnable|Add1~10_combout\,
	cout => \digitalClock|clkEnable|Add1~11\);

-- Location: LCCOMB_X97_Y29_N14
\digitalClock|clkEnable|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~12_combout\ = (\digitalClock|clkEnable|speed\(18) & ((GND) # (!\digitalClock|clkEnable|Add1~11\))) # (!\digitalClock|clkEnable|speed\(18) & (\digitalClock|clkEnable|Add1~11\ $ (GND)))
-- \digitalClock|clkEnable|Add1~13\ = CARRY((\digitalClock|clkEnable|speed\(18)) # (!\digitalClock|clkEnable|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|speed\(18),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~11\,
	combout => \digitalClock|clkEnable|Add1~12_combout\,
	cout => \digitalClock|clkEnable|Add1~13\);

-- Location: LCCOMB_X97_Y29_N16
\digitalClock|clkEnable|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~14_combout\ = (\digitalClock|clkEnable|speed\(9) & (!\digitalClock|clkEnable|Add1~13\)) # (!\digitalClock|clkEnable|speed\(9) & (\digitalClock|clkEnable|Add1~13\ & VCC))
-- \digitalClock|clkEnable|Add1~15\ = CARRY((\digitalClock|clkEnable|speed\(9) & !\digitalClock|clkEnable|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|speed\(9),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~13\,
	combout => \digitalClock|clkEnable|Add1~14_combout\,
	cout => \digitalClock|clkEnable|Add1~15\);

-- Location: LCCOMB_X97_Y29_N18
\digitalClock|clkEnable|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~16_combout\ = (\digitalClock|clkEnable|speed\(10) & (\digitalClock|clkEnable|Add1~15\ $ (GND))) # (!\digitalClock|clkEnable|speed\(10) & ((GND) # (!\digitalClock|clkEnable|Add1~15\)))
-- \digitalClock|clkEnable|Add1~17\ = CARRY((!\digitalClock|clkEnable|Add1~15\) # (!\digitalClock|clkEnable|speed\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|speed\(10),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~15\,
	combout => \digitalClock|clkEnable|Add1~16_combout\,
	cout => \digitalClock|clkEnable|Add1~17\);

-- Location: LCCOMB_X97_Y29_N20
\digitalClock|clkEnable|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~18_combout\ = (\digitalClock|clkEnable|speed\(11) & (!\digitalClock|clkEnable|Add1~17\)) # (!\digitalClock|clkEnable|speed\(11) & (\digitalClock|clkEnable|Add1~17\ & VCC))
-- \digitalClock|clkEnable|Add1~19\ = CARRY((\digitalClock|clkEnable|speed\(11) & !\digitalClock|clkEnable|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|speed\(11),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~17\,
	combout => \digitalClock|clkEnable|Add1~18_combout\,
	cout => \digitalClock|clkEnable|Add1~19\);

-- Location: LCCOMB_X97_Y29_N22
\digitalClock|clkEnable|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~20_combout\ = (\digitalClock|clkEnable|speed\(12) & (\digitalClock|clkEnable|Add1~19\ $ (GND))) # (!\digitalClock|clkEnable|speed\(12) & ((GND) # (!\digitalClock|clkEnable|Add1~19\)))
-- \digitalClock|clkEnable|Add1~21\ = CARRY((!\digitalClock|clkEnable|Add1~19\) # (!\digitalClock|clkEnable|speed\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|speed\(12),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~19\,
	combout => \digitalClock|clkEnable|Add1~20_combout\,
	cout => \digitalClock|clkEnable|Add1~21\);

-- Location: LCCOMB_X97_Y29_N24
\digitalClock|clkEnable|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~22_combout\ = (\digitalClock|clkEnable|speed\(13) & (\digitalClock|clkEnable|Add1~21\ & VCC)) # (!\digitalClock|clkEnable|speed\(13) & (!\digitalClock|clkEnable|Add1~21\))
-- \digitalClock|clkEnable|Add1~23\ = CARRY((!\digitalClock|clkEnable|speed\(13) & !\digitalClock|clkEnable|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|speed\(13),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~21\,
	combout => \digitalClock|clkEnable|Add1~22_combout\,
	cout => \digitalClock|clkEnable|Add1~23\);

-- Location: LCCOMB_X97_Y29_N26
\digitalClock|clkEnable|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~24_combout\ = (\digitalClock|clkEnable|speed\(14) & (\digitalClock|clkEnable|Add1~23\ $ (GND))) # (!\digitalClock|clkEnable|speed\(14) & ((GND) # (!\digitalClock|clkEnable|Add1~23\)))
-- \digitalClock|clkEnable|Add1~25\ = CARRY((!\digitalClock|clkEnable|Add1~23\) # (!\digitalClock|clkEnable|speed\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|speed\(14),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~23\,
	combout => \digitalClock|clkEnable|Add1~24_combout\,
	cout => \digitalClock|clkEnable|Add1~25\);

-- Location: LCCOMB_X97_Y29_N28
\digitalClock|clkEnable|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~26_combout\ = (\digitalClock|clkEnable|speed\(13) & (\digitalClock|clkEnable|Add1~25\ & VCC)) # (!\digitalClock|clkEnable|speed\(13) & (!\digitalClock|clkEnable|Add1~25\))
-- \digitalClock|clkEnable|Add1~27\ = CARRY((!\digitalClock|clkEnable|speed\(13) & !\digitalClock|clkEnable|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|speed\(13),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~25\,
	combout => \digitalClock|clkEnable|Add1~26_combout\,
	cout => \digitalClock|clkEnable|Add1~27\);

-- Location: LCCOMB_X97_Y29_N30
\digitalClock|clkEnable|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~28_combout\ = \digitalClock|clkEnable|Add1~27\ $ (GND)
-- \digitalClock|clkEnable|Add1~29\ = CARRY(!\digitalClock|clkEnable|Add1~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~27\,
	combout => \digitalClock|clkEnable|Add1~28_combout\,
	cout => \digitalClock|clkEnable|Add1~29\);

-- Location: LCCOMB_X97_Y28_N0
\digitalClock|clkEnable|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~30_combout\ = (\digitalClock|clkEnable|speed\(17) & (\digitalClock|clkEnable|Add1~29\ & VCC)) # (!\digitalClock|clkEnable|speed\(17) & (!\digitalClock|clkEnable|Add1~29\))
-- \digitalClock|clkEnable|Add1~31\ = CARRY((!\digitalClock|clkEnable|speed\(17) & !\digitalClock|clkEnable|Add1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|speed\(17),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~29\,
	combout => \digitalClock|clkEnable|Add1~30_combout\,
	cout => \digitalClock|clkEnable|Add1~31\);

-- Location: LCCOMB_X97_Y28_N2
\digitalClock|clkEnable|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~32_combout\ = (\digitalClock|clkEnable|speed\(18) & ((GND) # (!\digitalClock|clkEnable|Add1~31\))) # (!\digitalClock|clkEnable|speed\(18) & (\digitalClock|clkEnable|Add1~31\ $ (GND)))
-- \digitalClock|clkEnable|Add1~33\ = CARRY((\digitalClock|clkEnable|speed\(18)) # (!\digitalClock|clkEnable|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|speed\(18),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~31\,
	combout => \digitalClock|clkEnable|Add1~32_combout\,
	cout => \digitalClock|clkEnable|Add1~33\);

-- Location: LCCOMB_X97_Y28_N4
\digitalClock|clkEnable|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~34_combout\ = (\digitalClock|clkEnable|speed\(19) & (\digitalClock|clkEnable|Add1~33\ & VCC)) # (!\digitalClock|clkEnable|speed\(19) & (!\digitalClock|clkEnable|Add1~33\))
-- \digitalClock|clkEnable|Add1~35\ = CARRY((!\digitalClock|clkEnable|speed\(19) & !\digitalClock|clkEnable|Add1~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|speed\(19),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~33\,
	combout => \digitalClock|clkEnable|Add1~34_combout\,
	cout => \digitalClock|clkEnable|Add1~35\);

-- Location: LCCOMB_X97_Y28_N6
\digitalClock|clkEnable|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~36_combout\ = (\digitalClock|clkEnable|speed\(20) & (\digitalClock|clkEnable|Add1~35\ $ (GND))) # (!\digitalClock|clkEnable|speed\(20) & ((GND) # (!\digitalClock|clkEnable|Add1~35\)))
-- \digitalClock|clkEnable|Add1~37\ = CARRY((!\digitalClock|clkEnable|Add1~35\) # (!\digitalClock|clkEnable|speed\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|speed\(20),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~35\,
	combout => \digitalClock|clkEnable|Add1~36_combout\,
	cout => \digitalClock|clkEnable|Add1~37\);

-- Location: LCCOMB_X97_Y28_N8
\digitalClock|clkEnable|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~38_combout\ = (\digitalClock|clkEnable|speed\(17) & (\digitalClock|clkEnable|Add1~37\ & VCC)) # (!\digitalClock|clkEnable|speed\(17) & (!\digitalClock|clkEnable|Add1~37\))
-- \digitalClock|clkEnable|Add1~39\ = CARRY((!\digitalClock|clkEnable|speed\(17) & !\digitalClock|clkEnable|Add1~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|speed\(17),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~37\,
	combout => \digitalClock|clkEnable|Add1~38_combout\,
	cout => \digitalClock|clkEnable|Add1~39\);

-- Location: LCCOMB_X97_Y28_N10
\digitalClock|clkEnable|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~40_combout\ = (\digitalClock|clkEnable|speed\(14) & (\digitalClock|clkEnable|Add1~39\ $ (GND))) # (!\digitalClock|clkEnable|speed\(14) & ((GND) # (!\digitalClock|clkEnable|Add1~39\)))
-- \digitalClock|clkEnable|Add1~41\ = CARRY((!\digitalClock|clkEnable|Add1~39\) # (!\digitalClock|clkEnable|speed\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|speed\(14),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~39\,
	combout => \digitalClock|clkEnable|Add1~40_combout\,
	cout => \digitalClock|clkEnable|Add1~41\);

-- Location: LCCOMB_X97_Y28_N12
\digitalClock|clkEnable|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~42_combout\ = (\digitalClock|clkEnable|speed\(20) & (!\digitalClock|clkEnable|Add1~41\)) # (!\digitalClock|clkEnable|speed\(20) & (\digitalClock|clkEnable|Add1~41\ & VCC))
-- \digitalClock|clkEnable|Add1~43\ = CARRY((\digitalClock|clkEnable|speed\(20) & !\digitalClock|clkEnable|Add1~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|speed\(20),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~41\,
	combout => \digitalClock|clkEnable|Add1~42_combout\,
	cout => \digitalClock|clkEnable|Add1~43\);

-- Location: LCCOMB_X97_Y28_N14
\digitalClock|clkEnable|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~44_combout\ = \digitalClock|clkEnable|Add1~43\ $ (GND)
-- \digitalClock|clkEnable|Add1~45\ = CARRY(!\digitalClock|clkEnable|Add1~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~43\,
	combout => \digitalClock|clkEnable|Add1~44_combout\,
	cout => \digitalClock|clkEnable|Add1~45\);

-- Location: LCCOMB_X97_Y28_N16
\digitalClock|clkEnable|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~46_combout\ = (\digitalClock|clkEnable|speed\(20) & (!\digitalClock|clkEnable|Add1~45\)) # (!\digitalClock|clkEnable|speed\(20) & (\digitalClock|clkEnable|Add1~45\ & VCC))
-- \digitalClock|clkEnable|Add1~47\ = CARRY((\digitalClock|clkEnable|speed\(20) & !\digitalClock|clkEnable|Add1~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|speed\(20),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~45\,
	combout => \digitalClock|clkEnable|Add1~46_combout\,
	cout => \digitalClock|clkEnable|Add1~47\);

-- Location: LCCOMB_X97_Y28_N18
\digitalClock|clkEnable|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~48_combout\ = \digitalClock|clkEnable|Add1~47\ $ (GND)
-- \digitalClock|clkEnable|Add1~49\ = CARRY(!\digitalClock|clkEnable|Add1~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~47\,
	combout => \digitalClock|clkEnable|Add1~48_combout\,
	cout => \digitalClock|clkEnable|Add1~49\);

-- Location: LCCOMB_X97_Y28_N20
\digitalClock|clkEnable|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~50_combout\ = !\digitalClock|clkEnable|Add1~49\
-- \digitalClock|clkEnable|Add1~51\ = CARRY(!\digitalClock|clkEnable|Add1~49\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~49\,
	combout => \digitalClock|clkEnable|Add1~50_combout\,
	cout => \digitalClock|clkEnable|Add1~51\);

-- Location: LCCOMB_X97_Y28_N22
\digitalClock|clkEnable|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~52_combout\ = (\digitalClock|clkEnable|speed\(28) & (\digitalClock|clkEnable|Add1~51\ $ (GND))) # (!\digitalClock|clkEnable|speed\(28) & ((GND) # (!\digitalClock|clkEnable|Add1~51\)))
-- \digitalClock|clkEnable|Add1~53\ = CARRY((!\digitalClock|clkEnable|Add1~51\) # (!\digitalClock|clkEnable|speed\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|speed\(28),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~51\,
	combout => \digitalClock|clkEnable|Add1~52_combout\,
	cout => \digitalClock|clkEnable|Add1~53\);

-- Location: LCCOMB_X97_Y28_N24
\digitalClock|clkEnable|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~54_combout\ = (\digitalClock|clkEnable|speed\(28) & (!\digitalClock|clkEnable|Add1~53\)) # (!\digitalClock|clkEnable|speed\(28) & (\digitalClock|clkEnable|Add1~53\ & VCC))
-- \digitalClock|clkEnable|Add1~55\ = CARRY((\digitalClock|clkEnable|speed\(28) & !\digitalClock|clkEnable|Add1~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|speed\(28),
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~53\,
	combout => \digitalClock|clkEnable|Add1~54_combout\,
	cout => \digitalClock|clkEnable|Add1~55\);

-- Location: LCCOMB_X97_Y28_N26
\digitalClock|clkEnable|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~56_combout\ = \digitalClock|clkEnable|Add1~55\ $ (GND)
-- \digitalClock|clkEnable|Add1~57\ = CARRY(!\digitalClock|clkEnable|Add1~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \digitalClock|clkEnable|Add1~55\,
	combout => \digitalClock|clkEnable|Add1~56_combout\,
	cout => \digitalClock|clkEnable|Add1~57\);

-- Location: LCCOMB_X97_Y28_N28
\digitalClock|clkEnable|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Add1~58_combout\ = \digitalClock|clkEnable|speed\(28) $ (\digitalClock|clkEnable|Add1~57\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|speed\(28),
	cin => \digitalClock|clkEnable|Add1~57\,
	combout => \digitalClock|clkEnable|Add1~58_combout\);

-- Location: LCCOMB_X96_Y29_N2
\digitalClock|clkEnable|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~0_combout\ = (\digitalClock|clkEnable|s_count\(3)) # ((\digitalClock|clkEnable|s_count\(2) & ((\digitalClock|clkEnable|s_count\(1)) # (\digitalClock|clkEnable|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(1),
	datab => \digitalClock|clkEnable|s_count\(3),
	datac => \digitalClock|clkEnable|s_count\(2),
	datad => \digitalClock|clkEnable|s_count\(0),
	combout => \digitalClock|clkEnable|LessThan1~0_combout\);

-- Location: LCCOMB_X96_Y29_N4
\digitalClock|clkEnable|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~1_combout\ = (\digitalClock|clkEnable|s_count\(5) & (\digitalClock|clkEnable|LessThan1~0_combout\ & (\digitalClock|clkEnable|speed\(0) & \digitalClock|clkEnable|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(5),
	datab => \digitalClock|clkEnable|LessThan1~0_combout\,
	datac => \digitalClock|clkEnable|speed\(0),
	datad => \digitalClock|clkEnable|s_count\(4),
	combout => \digitalClock|clkEnable|LessThan1~1_combout\);

-- Location: LCCOMB_X96_Y29_N6
\digitalClock|clkEnable|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~3_cout\ = CARRY(\digitalClock|clkEnable|LessThan1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|LessThan1~1_combout\,
	datad => VCC,
	cout => \digitalClock|clkEnable|LessThan1~3_cout\);

-- Location: LCCOMB_X96_Y29_N8
\digitalClock|clkEnable|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~5_cout\ = CARRY((\digitalClock|clkEnable|s_count\(6) & (\digitalClock|clkEnable|Add1~8_combout\ & !\digitalClock|clkEnable|LessThan1~3_cout\)) # (!\digitalClock|clkEnable|s_count\(6) & 
-- ((\digitalClock|clkEnable|Add1~8_combout\) # (!\digitalClock|clkEnable|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(6),
	datab => \digitalClock|clkEnable|Add1~8_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~3_cout\,
	cout => \digitalClock|clkEnable|LessThan1~5_cout\);

-- Location: LCCOMB_X96_Y29_N10
\digitalClock|clkEnable|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~7_cout\ = CARRY((\digitalClock|clkEnable|s_count\(7) & ((!\digitalClock|clkEnable|LessThan1~5_cout\) # (!\digitalClock|clkEnable|Add1~10_combout\))) # (!\digitalClock|clkEnable|s_count\(7) & 
-- (!\digitalClock|clkEnable|Add1~10_combout\ & !\digitalClock|clkEnable|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(7),
	datab => \digitalClock|clkEnable|Add1~10_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~5_cout\,
	cout => \digitalClock|clkEnable|LessThan1~7_cout\);

-- Location: LCCOMB_X96_Y29_N12
\digitalClock|clkEnable|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~9_cout\ = CARRY((\digitalClock|clkEnable|s_count\(8) & (\digitalClock|clkEnable|Add1~12_combout\ & !\digitalClock|clkEnable|LessThan1~7_cout\)) # (!\digitalClock|clkEnable|s_count\(8) & 
-- ((\digitalClock|clkEnable|Add1~12_combout\) # (!\digitalClock|clkEnable|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(8),
	datab => \digitalClock|clkEnable|Add1~12_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~7_cout\,
	cout => \digitalClock|clkEnable|LessThan1~9_cout\);

-- Location: LCCOMB_X96_Y29_N14
\digitalClock|clkEnable|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~11_cout\ = CARRY((\digitalClock|clkEnable|s_count\(9) & ((!\digitalClock|clkEnable|LessThan1~9_cout\) # (!\digitalClock|clkEnable|Add1~14_combout\))) # (!\digitalClock|clkEnable|s_count\(9) & 
-- (!\digitalClock|clkEnable|Add1~14_combout\ & !\digitalClock|clkEnable|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(9),
	datab => \digitalClock|clkEnable|Add1~14_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~9_cout\,
	cout => \digitalClock|clkEnable|LessThan1~11_cout\);

-- Location: LCCOMB_X96_Y29_N16
\digitalClock|clkEnable|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~13_cout\ = CARRY((\digitalClock|clkEnable|s_count\(10) & (\digitalClock|clkEnable|Add1~16_combout\ & !\digitalClock|clkEnable|LessThan1~11_cout\)) # (!\digitalClock|clkEnable|s_count\(10) & 
-- ((\digitalClock|clkEnable|Add1~16_combout\) # (!\digitalClock|clkEnable|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(10),
	datab => \digitalClock|clkEnable|Add1~16_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~11_cout\,
	cout => \digitalClock|clkEnable|LessThan1~13_cout\);

-- Location: LCCOMB_X96_Y29_N18
\digitalClock|clkEnable|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~15_cout\ = CARRY((\digitalClock|clkEnable|Add1~18_combout\ & (\digitalClock|clkEnable|s_count\(11) & !\digitalClock|clkEnable|LessThan1~13_cout\)) # (!\digitalClock|clkEnable|Add1~18_combout\ & 
-- ((\digitalClock|clkEnable|s_count\(11)) # (!\digitalClock|clkEnable|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Add1~18_combout\,
	datab => \digitalClock|clkEnable|s_count\(11),
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~13_cout\,
	cout => \digitalClock|clkEnable|LessThan1~15_cout\);

-- Location: LCCOMB_X96_Y29_N20
\digitalClock|clkEnable|LessThan1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~17_cout\ = CARRY((\digitalClock|clkEnable|s_count\(12) & (\digitalClock|clkEnable|Add1~20_combout\ & !\digitalClock|clkEnable|LessThan1~15_cout\)) # (!\digitalClock|clkEnable|s_count\(12) & 
-- ((\digitalClock|clkEnable|Add1~20_combout\) # (!\digitalClock|clkEnable|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(12),
	datab => \digitalClock|clkEnable|Add1~20_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~15_cout\,
	cout => \digitalClock|clkEnable|LessThan1~17_cout\);

-- Location: LCCOMB_X96_Y29_N22
\digitalClock|clkEnable|LessThan1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~19_cout\ = CARRY((\digitalClock|clkEnable|s_count\(13) & ((!\digitalClock|clkEnable|LessThan1~17_cout\) # (!\digitalClock|clkEnable|Add1~22_combout\))) # (!\digitalClock|clkEnable|s_count\(13) & 
-- (!\digitalClock|clkEnable|Add1~22_combout\ & !\digitalClock|clkEnable|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(13),
	datab => \digitalClock|clkEnable|Add1~22_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~17_cout\,
	cout => \digitalClock|clkEnable|LessThan1~19_cout\);

-- Location: LCCOMB_X96_Y29_N24
\digitalClock|clkEnable|LessThan1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~21_cout\ = CARRY((\digitalClock|clkEnable|s_count\(14) & (\digitalClock|clkEnable|Add1~24_combout\ & !\digitalClock|clkEnable|LessThan1~19_cout\)) # (!\digitalClock|clkEnable|s_count\(14) & 
-- ((\digitalClock|clkEnable|Add1~24_combout\) # (!\digitalClock|clkEnable|LessThan1~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(14),
	datab => \digitalClock|clkEnable|Add1~24_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~19_cout\,
	cout => \digitalClock|clkEnable|LessThan1~21_cout\);

-- Location: LCCOMB_X96_Y29_N26
\digitalClock|clkEnable|LessThan1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~23_cout\ = CARRY((\digitalClock|clkEnable|s_count\(15) & ((!\digitalClock|clkEnable|LessThan1~21_cout\) # (!\digitalClock|clkEnable|Add1~26_combout\))) # (!\digitalClock|clkEnable|s_count\(15) & 
-- (!\digitalClock|clkEnable|Add1~26_combout\ & !\digitalClock|clkEnable|LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(15),
	datab => \digitalClock|clkEnable|Add1~26_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~21_cout\,
	cout => \digitalClock|clkEnable|LessThan1~23_cout\);

-- Location: LCCOMB_X96_Y29_N28
\digitalClock|clkEnable|LessThan1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~25_cout\ = CARRY((\digitalClock|clkEnable|Add1~28_combout\ & ((!\digitalClock|clkEnable|LessThan1~23_cout\) # (!\digitalClock|clkEnable|s_count\(16)))) # (!\digitalClock|clkEnable|Add1~28_combout\ & 
-- (!\digitalClock|clkEnable|s_count\(16) & !\digitalClock|clkEnable|LessThan1~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Add1~28_combout\,
	datab => \digitalClock|clkEnable|s_count\(16),
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~23_cout\,
	cout => \digitalClock|clkEnable|LessThan1~25_cout\);

-- Location: LCCOMB_X96_Y29_N30
\digitalClock|clkEnable|LessThan1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~27_cout\ = CARRY((\digitalClock|clkEnable|s_count\(17) & ((!\digitalClock|clkEnable|LessThan1~25_cout\) # (!\digitalClock|clkEnable|Add1~30_combout\))) # (!\digitalClock|clkEnable|s_count\(17) & 
-- (!\digitalClock|clkEnable|Add1~30_combout\ & !\digitalClock|clkEnable|LessThan1~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(17),
	datab => \digitalClock|clkEnable|Add1~30_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~25_cout\,
	cout => \digitalClock|clkEnable|LessThan1~27_cout\);

-- Location: LCCOMB_X96_Y28_N0
\digitalClock|clkEnable|LessThan1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~29_cout\ = CARRY((\digitalClock|clkEnable|Add1~32_combout\ & ((!\digitalClock|clkEnable|LessThan1~27_cout\) # (!\digitalClock|clkEnable|s_count\(18)))) # (!\digitalClock|clkEnable|Add1~32_combout\ & 
-- (!\digitalClock|clkEnable|s_count\(18) & !\digitalClock|clkEnable|LessThan1~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Add1~32_combout\,
	datab => \digitalClock|clkEnable|s_count\(18),
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~27_cout\,
	cout => \digitalClock|clkEnable|LessThan1~29_cout\);

-- Location: LCCOMB_X96_Y28_N2
\digitalClock|clkEnable|LessThan1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~31_cout\ = CARRY((\digitalClock|clkEnable|Add1~34_combout\ & (\digitalClock|clkEnable|s_count\(19) & !\digitalClock|clkEnable|LessThan1~29_cout\)) # (!\digitalClock|clkEnable|Add1~34_combout\ & 
-- ((\digitalClock|clkEnable|s_count\(19)) # (!\digitalClock|clkEnable|LessThan1~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Add1~34_combout\,
	datab => \digitalClock|clkEnable|s_count\(19),
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~29_cout\,
	cout => \digitalClock|clkEnable|LessThan1~31_cout\);

-- Location: LCCOMB_X96_Y28_N4
\digitalClock|clkEnable|LessThan1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~33_cout\ = CARRY((\digitalClock|clkEnable|Add1~36_combout\ & ((!\digitalClock|clkEnable|LessThan1~31_cout\) # (!\digitalClock|clkEnable|s_count\(20)))) # (!\digitalClock|clkEnable|Add1~36_combout\ & 
-- (!\digitalClock|clkEnable|s_count\(20) & !\digitalClock|clkEnable|LessThan1~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Add1~36_combout\,
	datab => \digitalClock|clkEnable|s_count\(20),
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~31_cout\,
	cout => \digitalClock|clkEnable|LessThan1~33_cout\);

-- Location: LCCOMB_X96_Y28_N6
\digitalClock|clkEnable|LessThan1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~35_cout\ = CARRY((\digitalClock|clkEnable|s_count\(21) & ((!\digitalClock|clkEnable|LessThan1~33_cout\) # (!\digitalClock|clkEnable|Add1~38_combout\))) # (!\digitalClock|clkEnable|s_count\(21) & 
-- (!\digitalClock|clkEnable|Add1~38_combout\ & !\digitalClock|clkEnable|LessThan1~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(21),
	datab => \digitalClock|clkEnable|Add1~38_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~33_cout\,
	cout => \digitalClock|clkEnable|LessThan1~35_cout\);

-- Location: LCCOMB_X96_Y28_N8
\digitalClock|clkEnable|LessThan1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~37_cout\ = CARRY((\digitalClock|clkEnable|s_count\(22) & (\digitalClock|clkEnable|Add1~40_combout\ & !\digitalClock|clkEnable|LessThan1~35_cout\)) # (!\digitalClock|clkEnable|s_count\(22) & 
-- ((\digitalClock|clkEnable|Add1~40_combout\) # (!\digitalClock|clkEnable|LessThan1~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(22),
	datab => \digitalClock|clkEnable|Add1~40_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~35_cout\,
	cout => \digitalClock|clkEnable|LessThan1~37_cout\);

-- Location: LCCOMB_X96_Y28_N10
\digitalClock|clkEnable|LessThan1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~39_cout\ = CARRY((\digitalClock|clkEnable|s_count\(23) & ((!\digitalClock|clkEnable|LessThan1~37_cout\) # (!\digitalClock|clkEnable|Add1~42_combout\))) # (!\digitalClock|clkEnable|s_count\(23) & 
-- (!\digitalClock|clkEnable|Add1~42_combout\ & !\digitalClock|clkEnable|LessThan1~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(23),
	datab => \digitalClock|clkEnable|Add1~42_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~37_cout\,
	cout => \digitalClock|clkEnable|LessThan1~39_cout\);

-- Location: LCCOMB_X96_Y28_N12
\digitalClock|clkEnable|LessThan1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~41_cout\ = CARRY((\digitalClock|clkEnable|s_count\(24) & (\digitalClock|clkEnable|Add1~44_combout\ & !\digitalClock|clkEnable|LessThan1~39_cout\)) # (!\digitalClock|clkEnable|s_count\(24) & 
-- ((\digitalClock|clkEnable|Add1~44_combout\) # (!\digitalClock|clkEnable|LessThan1~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(24),
	datab => \digitalClock|clkEnable|Add1~44_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~39_cout\,
	cout => \digitalClock|clkEnable|LessThan1~41_cout\);

-- Location: LCCOMB_X96_Y28_N14
\digitalClock|clkEnable|LessThan1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~43_cout\ = CARRY((\digitalClock|clkEnable|s_count\(25) & ((!\digitalClock|clkEnable|LessThan1~41_cout\) # (!\digitalClock|clkEnable|Add1~46_combout\))) # (!\digitalClock|clkEnable|s_count\(25) & 
-- (!\digitalClock|clkEnable|Add1~46_combout\ & !\digitalClock|clkEnable|LessThan1~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(25),
	datab => \digitalClock|clkEnable|Add1~46_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~41_cout\,
	cout => \digitalClock|clkEnable|LessThan1~43_cout\);

-- Location: LCCOMB_X96_Y28_N16
\digitalClock|clkEnable|LessThan1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~45_cout\ = CARRY((\digitalClock|clkEnable|s_count\(26) & (\digitalClock|clkEnable|Add1~48_combout\ & !\digitalClock|clkEnable|LessThan1~43_cout\)) # (!\digitalClock|clkEnable|s_count\(26) & 
-- ((\digitalClock|clkEnable|Add1~48_combout\) # (!\digitalClock|clkEnable|LessThan1~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(26),
	datab => \digitalClock|clkEnable|Add1~48_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~43_cout\,
	cout => \digitalClock|clkEnable|LessThan1~45_cout\);

-- Location: LCCOMB_X96_Y28_N18
\digitalClock|clkEnable|LessThan1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~47_cout\ = CARRY((\digitalClock|clkEnable|Add1~50_combout\ & (\digitalClock|clkEnable|s_count\(27) & !\digitalClock|clkEnable|LessThan1~45_cout\)) # (!\digitalClock|clkEnable|Add1~50_combout\ & 
-- ((\digitalClock|clkEnable|s_count\(27)) # (!\digitalClock|clkEnable|LessThan1~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Add1~50_combout\,
	datab => \digitalClock|clkEnable|s_count\(27),
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~45_cout\,
	cout => \digitalClock|clkEnable|LessThan1~47_cout\);

-- Location: LCCOMB_X96_Y28_N20
\digitalClock|clkEnable|LessThan1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~49_cout\ = CARRY((\digitalClock|clkEnable|s_count\(28) & (\digitalClock|clkEnable|Add1~52_combout\ & !\digitalClock|clkEnable|LessThan1~47_cout\)) # (!\digitalClock|clkEnable|s_count\(28) & 
-- ((\digitalClock|clkEnable|Add1~52_combout\) # (!\digitalClock|clkEnable|LessThan1~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(28),
	datab => \digitalClock|clkEnable|Add1~52_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~47_cout\,
	cout => \digitalClock|clkEnable|LessThan1~49_cout\);

-- Location: LCCOMB_X96_Y28_N22
\digitalClock|clkEnable|LessThan1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~51_cout\ = CARRY((\digitalClock|clkEnable|Add1~54_combout\ & (\digitalClock|clkEnable|s_count\(29) & !\digitalClock|clkEnable|LessThan1~49_cout\)) # (!\digitalClock|clkEnable|Add1~54_combout\ & 
-- ((\digitalClock|clkEnable|s_count\(29)) # (!\digitalClock|clkEnable|LessThan1~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Add1~54_combout\,
	datab => \digitalClock|clkEnable|s_count\(29),
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~49_cout\,
	cout => \digitalClock|clkEnable|LessThan1~51_cout\);

-- Location: LCCOMB_X96_Y28_N24
\digitalClock|clkEnable|LessThan1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~53_cout\ = CARRY((\digitalClock|clkEnable|s_count\(30) & (\digitalClock|clkEnable|Add1~56_combout\ & !\digitalClock|clkEnable|LessThan1~51_cout\)) # (!\digitalClock|clkEnable|s_count\(30) & 
-- ((\digitalClock|clkEnable|Add1~56_combout\) # (!\digitalClock|clkEnable|LessThan1~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(30),
	datab => \digitalClock|clkEnable|Add1~56_combout\,
	datad => VCC,
	cin => \digitalClock|clkEnable|LessThan1~51_cout\,
	cout => \digitalClock|clkEnable|LessThan1~53_cout\);

-- Location: LCCOMB_X96_Y28_N26
\digitalClock|clkEnable|LessThan1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|LessThan1~54_combout\ = (\digitalClock|clkEnable|s_count\(31) & ((!\digitalClock|clkEnable|Add1~58_combout\) # (!\digitalClock|clkEnable|LessThan1~53_cout\))) # (!\digitalClock|clkEnable|s_count\(31) & 
-- (!\digitalClock|clkEnable|LessThan1~53_cout\ & !\digitalClock|clkEnable|Add1~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(31),
	datad => \digitalClock|clkEnable|Add1~58_combout\,
	cin => \digitalClock|clkEnable|LessThan1~53_cout\,
	combout => \digitalClock|clkEnable|LessThan1~54_combout\);

-- Location: LCCOMB_X98_Y29_N16
\digitalClock|clkEnable|Equal0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~18_combout\ = (\digitalClock|clkEnable|s_count\(2) & (\digitalClock|clkEnable|s_count\(4) & \digitalClock|clkEnable|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(2),
	datac => \digitalClock|clkEnable|s_count\(4),
	datad => \digitalClock|clkEnable|s_count\(5),
	combout => \digitalClock|clkEnable|Equal0~18_combout\);

-- Location: LCCOMB_X98_Y28_N28
\digitalClock|clkEnable|Equal0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~16_combout\ = (\digitalClock|clkEnable|s_count\(28) & (\digitalClock|clkEnable|Add1~52_combout\ & (\digitalClock|clkEnable|s_count\(29) $ (!\digitalClock|clkEnable|Add1~54_combout\)))) # 
-- (!\digitalClock|clkEnable|s_count\(28) & (!\digitalClock|clkEnable|Add1~52_combout\ & (\digitalClock|clkEnable|s_count\(29) $ (!\digitalClock|clkEnable|Add1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(28),
	datab => \digitalClock|clkEnable|Add1~52_combout\,
	datac => \digitalClock|clkEnable|s_count\(29),
	datad => \digitalClock|clkEnable|Add1~54_combout\,
	combout => \digitalClock|clkEnable|Equal0~16_combout\);

-- Location: LCCOMB_X98_Y28_N12
\digitalClock|clkEnable|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~11_combout\ = (\digitalClock|clkEnable|s_count\(21) & (\digitalClock|clkEnable|Add1~38_combout\ & (\digitalClock|clkEnable|s_count\(20) $ (!\digitalClock|clkEnable|Add1~36_combout\)))) # 
-- (!\digitalClock|clkEnable|s_count\(21) & (!\digitalClock|clkEnable|Add1~38_combout\ & (\digitalClock|clkEnable|s_count\(20) $ (!\digitalClock|clkEnable|Add1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(21),
	datab => \digitalClock|clkEnable|s_count\(20),
	datac => \digitalClock|clkEnable|Add1~36_combout\,
	datad => \digitalClock|clkEnable|Add1~38_combout\,
	combout => \digitalClock|clkEnable|Equal0~11_combout\);

-- Location: LCCOMB_X98_Y28_N4
\digitalClock|clkEnable|Equal0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~14_combout\ = (\digitalClock|clkEnable|s_count\(27) & (\digitalClock|clkEnable|Add1~50_combout\ & (\digitalClock|clkEnable|s_count\(26) $ (!\digitalClock|clkEnable|Add1~48_combout\)))) # 
-- (!\digitalClock|clkEnable|s_count\(27) & (!\digitalClock|clkEnable|Add1~50_combout\ & (\digitalClock|clkEnable|s_count\(26) $ (!\digitalClock|clkEnable|Add1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(27),
	datab => \digitalClock|clkEnable|Add1~50_combout\,
	datac => \digitalClock|clkEnable|s_count\(26),
	datad => \digitalClock|clkEnable|Add1~48_combout\,
	combout => \digitalClock|clkEnable|Equal0~14_combout\);

-- Location: LCCOMB_X98_Y28_N30
\digitalClock|clkEnable|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~12_combout\ = (\digitalClock|clkEnable|Add1~42_combout\ & (\digitalClock|clkEnable|s_count\(23) & (\digitalClock|clkEnable|s_count\(22) $ (!\digitalClock|clkEnable|Add1~40_combout\)))) # 
-- (!\digitalClock|clkEnable|Add1~42_combout\ & (!\digitalClock|clkEnable|s_count\(23) & (\digitalClock|clkEnable|s_count\(22) $ (!\digitalClock|clkEnable|Add1~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Add1~42_combout\,
	datab => \digitalClock|clkEnable|s_count\(23),
	datac => \digitalClock|clkEnable|s_count\(22),
	datad => \digitalClock|clkEnable|Add1~40_combout\,
	combout => \digitalClock|clkEnable|Equal0~12_combout\);

-- Location: LCCOMB_X97_Y28_N30
\digitalClock|clkEnable|Equal0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~13_combout\ = (\digitalClock|clkEnable|s_count\(24) & (\digitalClock|clkEnable|Add1~44_combout\ & (\digitalClock|clkEnable|s_count\(25) $ (!\digitalClock|clkEnable|Add1~46_combout\)))) # 
-- (!\digitalClock|clkEnable|s_count\(24) & (!\digitalClock|clkEnable|Add1~44_combout\ & (\digitalClock|clkEnable|s_count\(25) $ (!\digitalClock|clkEnable|Add1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(24),
	datab => \digitalClock|clkEnable|s_count\(25),
	datac => \digitalClock|clkEnable|Add1~44_combout\,
	datad => \digitalClock|clkEnable|Add1~46_combout\,
	combout => \digitalClock|clkEnable|Equal0~13_combout\);

-- Location: LCCOMB_X98_Y28_N14
\digitalClock|clkEnable|Equal0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~15_combout\ = (\digitalClock|clkEnable|Equal0~11_combout\ & (\digitalClock|clkEnable|Equal0~14_combout\ & (\digitalClock|clkEnable|Equal0~12_combout\ & \digitalClock|clkEnable|Equal0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Equal0~11_combout\,
	datab => \digitalClock|clkEnable|Equal0~14_combout\,
	datac => \digitalClock|clkEnable|Equal0~12_combout\,
	datad => \digitalClock|clkEnable|Equal0~13_combout\,
	combout => \digitalClock|clkEnable|Equal0~15_combout\);

-- Location: LCCOMB_X98_Y28_N10
\digitalClock|clkEnable|Equal0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~17_combout\ = (\digitalClock|clkEnable|s_count\(30) & (\digitalClock|clkEnable|Add1~56_combout\ & (\digitalClock|clkEnable|s_count\(31) $ (!\digitalClock|clkEnable|Add1~58_combout\)))) # 
-- (!\digitalClock|clkEnable|s_count\(30) & (!\digitalClock|clkEnable|Add1~56_combout\ & (\digitalClock|clkEnable|s_count\(31) $ (!\digitalClock|clkEnable|Add1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(30),
	datab => \digitalClock|clkEnable|s_count\(31),
	datac => \digitalClock|clkEnable|Add1~56_combout\,
	datad => \digitalClock|clkEnable|Add1~58_combout\,
	combout => \digitalClock|clkEnable|Equal0~17_combout\);

-- Location: LCCOMB_X98_Y28_N16
\digitalClock|clkEnable|Equal0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~19_combout\ = (\digitalClock|clkEnable|Equal0~18_combout\ & (\digitalClock|clkEnable|Equal0~16_combout\ & (\digitalClock|clkEnable|Equal0~15_combout\ & \digitalClock|clkEnable|Equal0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Equal0~18_combout\,
	datab => \digitalClock|clkEnable|Equal0~16_combout\,
	datac => \digitalClock|clkEnable|Equal0~15_combout\,
	datad => \digitalClock|clkEnable|Equal0~17_combout\,
	combout => \digitalClock|clkEnable|Equal0~19_combout\);

-- Location: LCCOMB_X96_Y28_N30
\digitalClock|clkEnable|s_count[18]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[18]~42_combout\ = ((\digitalClock|clkEnable|LessThan1~54_combout\) # ((\digitalClock|clkEnable|Equal0~10_combout\ & \digitalClock|clkEnable|Equal0~19_combout\))) # (!\digitalClock|clkEnable|s_count[18]~99_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count[18]~99_combout\,
	datab => \digitalClock|clkEnable|Equal0~10_combout\,
	datac => \digitalClock|clkEnable|LessThan1~54_combout\,
	datad => \digitalClock|clkEnable|Equal0~19_combout\,
	combout => \digitalClock|clkEnable|s_count[18]~42_combout\);

-- Location: FF_X96_Y29_N1
\digitalClock|clkEnable|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \digitalClock|clkEnable|s_count[0]~34_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(0));

-- Location: LCCOMB_X95_Y29_N2
\digitalClock|clkEnable|s_count[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[1]~36_combout\ = (\digitalClock|clkEnable|s_count\(1) & (!\digitalClock|clkEnable|s_count[0]~35\)) # (!\digitalClock|clkEnable|s_count\(1) & ((\digitalClock|clkEnable|s_count[0]~35\) # (GND)))
-- \digitalClock|clkEnable|s_count[1]~37\ = CARRY((!\digitalClock|clkEnable|s_count[0]~35\) # (!\digitalClock|clkEnable|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(1),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[0]~35\,
	combout => \digitalClock|clkEnable|s_count[1]~36_combout\,
	cout => \digitalClock|clkEnable|s_count[1]~37\);

-- Location: FF_X95_Y29_N3
\digitalClock|clkEnable|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[1]~36_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(1));

-- Location: LCCOMB_X95_Y29_N4
\digitalClock|clkEnable|s_count[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[2]~38_combout\ = (\digitalClock|clkEnable|s_count\(2) & (\digitalClock|clkEnable|s_count[1]~37\ $ (GND))) # (!\digitalClock|clkEnable|s_count\(2) & (!\digitalClock|clkEnable|s_count[1]~37\ & VCC))
-- \digitalClock|clkEnable|s_count[2]~39\ = CARRY((\digitalClock|clkEnable|s_count\(2) & !\digitalClock|clkEnable|s_count[1]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(2),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[1]~37\,
	combout => \digitalClock|clkEnable|s_count[2]~38_combout\,
	cout => \digitalClock|clkEnable|s_count[2]~39\);

-- Location: FF_X95_Y29_N5
\digitalClock|clkEnable|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[2]~38_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(2));

-- Location: LCCOMB_X95_Y29_N6
\digitalClock|clkEnable|s_count[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[3]~40_combout\ = (\digitalClock|clkEnable|s_count\(3) & (!\digitalClock|clkEnable|s_count[2]~39\)) # (!\digitalClock|clkEnable|s_count\(3) & ((\digitalClock|clkEnable|s_count[2]~39\) # (GND)))
-- \digitalClock|clkEnable|s_count[3]~41\ = CARRY((!\digitalClock|clkEnable|s_count[2]~39\) # (!\digitalClock|clkEnable|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(3),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[2]~39\,
	combout => \digitalClock|clkEnable|s_count[3]~40_combout\,
	cout => \digitalClock|clkEnable|s_count[3]~41\);

-- Location: FF_X95_Y29_N7
\digitalClock|clkEnable|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[3]~40_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(3));

-- Location: LCCOMB_X95_Y29_N8
\digitalClock|clkEnable|s_count[4]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[4]~43_combout\ = (\digitalClock|clkEnable|s_count\(4) & (\digitalClock|clkEnable|s_count[3]~41\ $ (GND))) # (!\digitalClock|clkEnable|s_count\(4) & (!\digitalClock|clkEnable|s_count[3]~41\ & VCC))
-- \digitalClock|clkEnable|s_count[4]~44\ = CARRY((\digitalClock|clkEnable|s_count\(4) & !\digitalClock|clkEnable|s_count[3]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(4),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[3]~41\,
	combout => \digitalClock|clkEnable|s_count[4]~43_combout\,
	cout => \digitalClock|clkEnable|s_count[4]~44\);

-- Location: FF_X95_Y29_N9
\digitalClock|clkEnable|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[4]~43_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(4));

-- Location: LCCOMB_X95_Y29_N10
\digitalClock|clkEnable|s_count[5]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[5]~45_combout\ = (\digitalClock|clkEnable|s_count\(5) & (!\digitalClock|clkEnable|s_count[4]~44\)) # (!\digitalClock|clkEnable|s_count\(5) & ((\digitalClock|clkEnable|s_count[4]~44\) # (GND)))
-- \digitalClock|clkEnable|s_count[5]~46\ = CARRY((!\digitalClock|clkEnable|s_count[4]~44\) # (!\digitalClock|clkEnable|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(5),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[4]~44\,
	combout => \digitalClock|clkEnable|s_count[5]~45_combout\,
	cout => \digitalClock|clkEnable|s_count[5]~46\);

-- Location: FF_X95_Y29_N11
\digitalClock|clkEnable|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[5]~45_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(5));

-- Location: LCCOMB_X95_Y29_N12
\digitalClock|clkEnable|s_count[6]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[6]~47_combout\ = (\digitalClock|clkEnable|s_count\(6) & (\digitalClock|clkEnable|s_count[5]~46\ $ (GND))) # (!\digitalClock|clkEnable|s_count\(6) & (!\digitalClock|clkEnable|s_count[5]~46\ & VCC))
-- \digitalClock|clkEnable|s_count[6]~48\ = CARRY((\digitalClock|clkEnable|s_count\(6) & !\digitalClock|clkEnable|s_count[5]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(6),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[5]~46\,
	combout => \digitalClock|clkEnable|s_count[6]~47_combout\,
	cout => \digitalClock|clkEnable|s_count[6]~48\);

-- Location: FF_X95_Y29_N13
\digitalClock|clkEnable|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[6]~47_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(6));

-- Location: LCCOMB_X95_Y29_N14
\digitalClock|clkEnable|s_count[7]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[7]~49_combout\ = (\digitalClock|clkEnable|s_count\(7) & (!\digitalClock|clkEnable|s_count[6]~48\)) # (!\digitalClock|clkEnable|s_count\(7) & ((\digitalClock|clkEnable|s_count[6]~48\) # (GND)))
-- \digitalClock|clkEnable|s_count[7]~50\ = CARRY((!\digitalClock|clkEnable|s_count[6]~48\) # (!\digitalClock|clkEnable|s_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(7),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[6]~48\,
	combout => \digitalClock|clkEnable|s_count[7]~49_combout\,
	cout => \digitalClock|clkEnable|s_count[7]~50\);

-- Location: FF_X95_Y29_N15
\digitalClock|clkEnable|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[7]~49_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(7));

-- Location: LCCOMB_X95_Y29_N16
\digitalClock|clkEnable|s_count[8]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[8]~51_combout\ = (\digitalClock|clkEnable|s_count\(8) & (\digitalClock|clkEnable|s_count[7]~50\ $ (GND))) # (!\digitalClock|clkEnable|s_count\(8) & (!\digitalClock|clkEnable|s_count[7]~50\ & VCC))
-- \digitalClock|clkEnable|s_count[8]~52\ = CARRY((\digitalClock|clkEnable|s_count\(8) & !\digitalClock|clkEnable|s_count[7]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(8),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[7]~50\,
	combout => \digitalClock|clkEnable|s_count[8]~51_combout\,
	cout => \digitalClock|clkEnable|s_count[8]~52\);

-- Location: FF_X95_Y29_N17
\digitalClock|clkEnable|s_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[8]~51_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(8));

-- Location: LCCOMB_X95_Y29_N18
\digitalClock|clkEnable|s_count[9]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[9]~53_combout\ = (\digitalClock|clkEnable|s_count\(9) & (!\digitalClock|clkEnable|s_count[8]~52\)) # (!\digitalClock|clkEnable|s_count\(9) & ((\digitalClock|clkEnable|s_count[8]~52\) # (GND)))
-- \digitalClock|clkEnable|s_count[9]~54\ = CARRY((!\digitalClock|clkEnable|s_count[8]~52\) # (!\digitalClock|clkEnable|s_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(9),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[8]~52\,
	combout => \digitalClock|clkEnable|s_count[9]~53_combout\,
	cout => \digitalClock|clkEnable|s_count[9]~54\);

-- Location: FF_X95_Y29_N19
\digitalClock|clkEnable|s_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[9]~53_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(9));

-- Location: LCCOMB_X95_Y29_N20
\digitalClock|clkEnable|s_count[10]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[10]~55_combout\ = (\digitalClock|clkEnable|s_count\(10) & (\digitalClock|clkEnable|s_count[9]~54\ $ (GND))) # (!\digitalClock|clkEnable|s_count\(10) & (!\digitalClock|clkEnable|s_count[9]~54\ & VCC))
-- \digitalClock|clkEnable|s_count[10]~56\ = CARRY((\digitalClock|clkEnable|s_count\(10) & !\digitalClock|clkEnable|s_count[9]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(10),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[9]~54\,
	combout => \digitalClock|clkEnable|s_count[10]~55_combout\,
	cout => \digitalClock|clkEnable|s_count[10]~56\);

-- Location: FF_X95_Y29_N21
\digitalClock|clkEnable|s_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[10]~55_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(10));

-- Location: LCCOMB_X95_Y29_N22
\digitalClock|clkEnable|s_count[11]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[11]~57_combout\ = (\digitalClock|clkEnable|s_count\(11) & (!\digitalClock|clkEnable|s_count[10]~56\)) # (!\digitalClock|clkEnable|s_count\(11) & ((\digitalClock|clkEnable|s_count[10]~56\) # (GND)))
-- \digitalClock|clkEnable|s_count[11]~58\ = CARRY((!\digitalClock|clkEnable|s_count[10]~56\) # (!\digitalClock|clkEnable|s_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(11),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[10]~56\,
	combout => \digitalClock|clkEnable|s_count[11]~57_combout\,
	cout => \digitalClock|clkEnable|s_count[11]~58\);

-- Location: FF_X95_Y29_N23
\digitalClock|clkEnable|s_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[11]~57_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(11));

-- Location: LCCOMB_X95_Y29_N24
\digitalClock|clkEnable|s_count[12]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[12]~59_combout\ = (\digitalClock|clkEnable|s_count\(12) & (\digitalClock|clkEnable|s_count[11]~58\ $ (GND))) # (!\digitalClock|clkEnable|s_count\(12) & (!\digitalClock|clkEnable|s_count[11]~58\ & VCC))
-- \digitalClock|clkEnable|s_count[12]~60\ = CARRY((\digitalClock|clkEnable|s_count\(12) & !\digitalClock|clkEnable|s_count[11]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(12),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[11]~58\,
	combout => \digitalClock|clkEnable|s_count[12]~59_combout\,
	cout => \digitalClock|clkEnable|s_count[12]~60\);

-- Location: FF_X95_Y29_N25
\digitalClock|clkEnable|s_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[12]~59_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(12));

-- Location: LCCOMB_X95_Y29_N26
\digitalClock|clkEnable|s_count[13]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[13]~61_combout\ = (\digitalClock|clkEnable|s_count\(13) & (!\digitalClock|clkEnable|s_count[12]~60\)) # (!\digitalClock|clkEnable|s_count\(13) & ((\digitalClock|clkEnable|s_count[12]~60\) # (GND)))
-- \digitalClock|clkEnable|s_count[13]~62\ = CARRY((!\digitalClock|clkEnable|s_count[12]~60\) # (!\digitalClock|clkEnable|s_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(13),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[12]~60\,
	combout => \digitalClock|clkEnable|s_count[13]~61_combout\,
	cout => \digitalClock|clkEnable|s_count[13]~62\);

-- Location: FF_X95_Y29_N27
\digitalClock|clkEnable|s_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[13]~61_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(13));

-- Location: LCCOMB_X95_Y29_N28
\digitalClock|clkEnable|s_count[14]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|s_count[14]~63_combout\ = (\digitalClock|clkEnable|s_count\(14) & (\digitalClock|clkEnable|s_count[13]~62\ $ (GND))) # (!\digitalClock|clkEnable|s_count\(14) & (!\digitalClock|clkEnable|s_count[13]~62\ & VCC))
-- \digitalClock|clkEnable|s_count[14]~64\ = CARRY((\digitalClock|clkEnable|s_count\(14) & !\digitalClock|clkEnable|s_count[13]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|clkEnable|s_count\(14),
	datad => VCC,
	cin => \digitalClock|clkEnable|s_count[13]~62\,
	combout => \digitalClock|clkEnable|s_count[14]~63_combout\,
	cout => \digitalClock|clkEnable|s_count[14]~64\);

-- Location: FF_X95_Y29_N29
\digitalClock|clkEnable|s_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[14]~63_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(14));

-- Location: FF_X95_Y29_N31
\digitalClock|clkEnable|s_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|s_count[15]~65_combout\,
	sclr => \digitalClock|clkEnable|s_count[18]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|s_count\(15));

-- Location: LCCOMB_X97_Y29_N0
\digitalClock|clkEnable|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~6_combout\ = \digitalClock|clkEnable|Add1~24_combout\ $ (\digitalClock|clkEnable|s_count\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Add1~24_combout\,
	datab => \digitalClock|clkEnable|s_count\(14),
	combout => \digitalClock|clkEnable|Equal0~6_combout\);

-- Location: LCCOMB_X96_Y27_N20
\digitalClock|clkEnable|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~5_combout\ = (\digitalClock|clkEnable|s_count\(12) & (\digitalClock|clkEnable|Add1~20_combout\ & (\digitalClock|clkEnable|s_count\(13) $ (!\digitalClock|clkEnable|Add1~22_combout\)))) # (!\digitalClock|clkEnable|s_count\(12) 
-- & (!\digitalClock|clkEnable|Add1~20_combout\ & (\digitalClock|clkEnable|s_count\(13) $ (!\digitalClock|clkEnable|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(12),
	datab => \digitalClock|clkEnable|s_count\(13),
	datac => \digitalClock|clkEnable|Add1~20_combout\,
	datad => \digitalClock|clkEnable|Add1~22_combout\,
	combout => \digitalClock|clkEnable|Equal0~5_combout\);

-- Location: LCCOMB_X96_Y27_N30
\digitalClock|clkEnable|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~7_combout\ = (!\digitalClock|clkEnable|Equal0~6_combout\ & (\digitalClock|clkEnable|Equal0~5_combout\ & (\digitalClock|clkEnable|s_count\(15) $ (!\digitalClock|clkEnable|Add1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(15),
	datab => \digitalClock|clkEnable|Equal0~6_combout\,
	datac => \digitalClock|clkEnable|Add1~26_combout\,
	datad => \digitalClock|clkEnable|Equal0~5_combout\,
	combout => \digitalClock|clkEnable|Equal0~7_combout\);

-- Location: LCCOMB_X96_Y27_N10
\digitalClock|clkEnable|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~2_combout\ = (\digitalClock|clkEnable|s_count\(9) & (\digitalClock|clkEnable|Add1~14_combout\ & (\digitalClock|clkEnable|Add1~12_combout\ $ (!\digitalClock|clkEnable|s_count\(8))))) # (!\digitalClock|clkEnable|s_count\(9) & 
-- (!\digitalClock|clkEnable|Add1~14_combout\ & (\digitalClock|clkEnable|Add1~12_combout\ $ (!\digitalClock|clkEnable|s_count\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(9),
	datab => \digitalClock|clkEnable|Add1~12_combout\,
	datac => \digitalClock|clkEnable|s_count\(8),
	datad => \digitalClock|clkEnable|Add1~14_combout\,
	combout => \digitalClock|clkEnable|Equal0~2_combout\);

-- Location: LCCOMB_X96_Y27_N24
\digitalClock|clkEnable|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~3_combout\ = (\digitalClock|clkEnable|s_count\(11) & (\digitalClock|clkEnable|Add1~18_combout\ & (\digitalClock|clkEnable|s_count\(10) $ (!\digitalClock|clkEnable|Add1~16_combout\)))) # (!\digitalClock|clkEnable|s_count\(11) 
-- & (!\digitalClock|clkEnable|Add1~18_combout\ & (\digitalClock|clkEnable|s_count\(10) $ (!\digitalClock|clkEnable|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(11),
	datab => \digitalClock|clkEnable|s_count\(10),
	datac => \digitalClock|clkEnable|Add1~16_combout\,
	datad => \digitalClock|clkEnable|Add1~18_combout\,
	combout => \digitalClock|clkEnable|Equal0~3_combout\);

-- Location: LCCOMB_X96_Y29_N0
\digitalClock|clkEnable|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~0_combout\ = (\digitalClock|clkEnable|speed\(0) & (!\digitalClock|clkEnable|s_count\(3) & (!\digitalClock|clkEnable|s_count\(0) & !\digitalClock|clkEnable|s_count\(1)))) # (!\digitalClock|clkEnable|speed\(0) & 
-- (\digitalClock|clkEnable|s_count\(3) & (\digitalClock|clkEnable|s_count\(0) & \digitalClock|clkEnable|s_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|speed\(0),
	datab => \digitalClock|clkEnable|s_count\(3),
	datac => \digitalClock|clkEnable|s_count\(0),
	datad => \digitalClock|clkEnable|s_count\(1),
	combout => \digitalClock|clkEnable|Equal0~0_combout\);

-- Location: LCCOMB_X96_Y27_N28
\digitalClock|clkEnable|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~1_combout\ = (\digitalClock|clkEnable|Add1~8_combout\ & (\digitalClock|clkEnable|s_count\(6) & (\digitalClock|clkEnable|s_count\(7) $ (!\digitalClock|clkEnable|Add1~10_combout\)))) # (!\digitalClock|clkEnable|Add1~8_combout\ 
-- & (!\digitalClock|clkEnable|s_count\(6) & (\digitalClock|clkEnable|s_count\(7) $ (!\digitalClock|clkEnable|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Add1~8_combout\,
	datab => \digitalClock|clkEnable|s_count\(6),
	datac => \digitalClock|clkEnable|s_count\(7),
	datad => \digitalClock|clkEnable|Add1~10_combout\,
	combout => \digitalClock|clkEnable|Equal0~1_combout\);

-- Location: LCCOMB_X96_Y27_N18
\digitalClock|clkEnable|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~4_combout\ = (\digitalClock|clkEnable|Equal0~2_combout\ & (\digitalClock|clkEnable|Equal0~3_combout\ & (\digitalClock|clkEnable|Equal0~0_combout\ & \digitalClock|clkEnable|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Equal0~2_combout\,
	datab => \digitalClock|clkEnable|Equal0~3_combout\,
	datac => \digitalClock|clkEnable|Equal0~0_combout\,
	datad => \digitalClock|clkEnable|Equal0~1_combout\,
	combout => \digitalClock|clkEnable|Equal0~4_combout\);

-- Location: LCCOMB_X96_Y27_N14
\digitalClock|clkEnable|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~9_combout\ = (\digitalClock|clkEnable|s_count\(18) & (\digitalClock|clkEnable|Add1~32_combout\ & (\digitalClock|clkEnable|s_count\(19) $ (!\digitalClock|clkEnable|Add1~34_combout\)))) # (!\digitalClock|clkEnable|s_count\(18) 
-- & (!\digitalClock|clkEnable|Add1~32_combout\ & (\digitalClock|clkEnable|s_count\(19) $ (!\digitalClock|clkEnable|Add1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(18),
	datab => \digitalClock|clkEnable|s_count\(19),
	datac => \digitalClock|clkEnable|Add1~34_combout\,
	datad => \digitalClock|clkEnable|Add1~32_combout\,
	combout => \digitalClock|clkEnable|Equal0~9_combout\);

-- Location: LCCOMB_X96_Y27_N12
\digitalClock|clkEnable|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~8_combout\ = (\digitalClock|clkEnable|s_count\(17) & (\digitalClock|clkEnable|Add1~30_combout\ & (\digitalClock|clkEnable|s_count\(16) $ (!\digitalClock|clkEnable|Add1~28_combout\)))) # (!\digitalClock|clkEnable|s_count\(17) 
-- & (!\digitalClock|clkEnable|Add1~30_combout\ & (\digitalClock|clkEnable|s_count\(16) $ (!\digitalClock|clkEnable|Add1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|s_count\(17),
	datab => \digitalClock|clkEnable|Add1~30_combout\,
	datac => \digitalClock|clkEnable|s_count\(16),
	datad => \digitalClock|clkEnable|Add1~28_combout\,
	combout => \digitalClock|clkEnable|Equal0~8_combout\);

-- Location: LCCOMB_X96_Y27_N0
\digitalClock|clkEnable|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Equal0~10_combout\ = (\digitalClock|clkEnable|Equal0~7_combout\ & (\digitalClock|clkEnable|Equal0~4_combout\ & (\digitalClock|clkEnable|Equal0~9_combout\ & \digitalClock|clkEnable|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Equal0~7_combout\,
	datab => \digitalClock|clkEnable|Equal0~4_combout\,
	datac => \digitalClock|clkEnable|Equal0~9_combout\,
	datad => \digitalClock|clkEnable|Equal0~8_combout\,
	combout => \digitalClock|clkEnable|Equal0~10_combout\);

-- Location: LCCOMB_X96_Y28_N28
\digitalClock|clkEnable|process_0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|process_0~12_combout\ = (\digitalClock|clkEnable|process_0~11_combout\) # ((\digitalClock|clkEnable|LessThan1~54_combout\) # ((\digitalClock|clkEnable|Equal0~10_combout\ & \digitalClock|clkEnable|Equal0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|process_0~11_combout\,
	datab => \digitalClock|clkEnable|Equal0~10_combout\,
	datac => \digitalClock|clkEnable|LessThan1~54_combout\,
	datad => \digitalClock|clkEnable|Equal0~19_combout\,
	combout => \digitalClock|clkEnable|process_0~12_combout\);

-- Location: FF_X96_Y28_N29
\digitalClock|clkEnable|enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|clkEnable|process_0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|clkEnable|enable~q\);

-- Location: LCCOMB_X92_Y36_N0
\digitalClock|minUnit|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnit|process_0~0_combout\ = (\digitalClock|clkEnable|enable~q\ & (((!\KEY[1]~input_o\ & \digitalClock|setClock|current_state.set_m~q\)) # (!\digitalClock|setClock|current_state.normal~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \digitalClock|setClock|current_state.set_m~q\,
	datac => \digitalClock|clkEnable|enable~q\,
	datad => \digitalClock|setClock|current_state.normal~q\,
	combout => \digitalClock|minUnit|process_0~0_combout\);

-- Location: LCCOMB_X92_Y36_N4
\digitalClock|s_minUnitEnable\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|s_minUnitEnable~combout\ = (\digitalClock|clkEnable|enable~q\ & (((\digitalClock|setClock|current_state.set_m~q\ & !\KEY[1]~input_o\)) # (!\digitalClock|setClock|current_state.normal~q\))) # (!\digitalClock|clkEnable|enable~q\ & 
-- (\digitalClock|setClock|current_state.set_m~q\ & (!\KEY[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|enable~q\,
	datab => \digitalClock|setClock|current_state.set_m~q\,
	datac => \KEY[1]~input_o\,
	datad => \digitalClock|setClock|current_state.normal~q\,
	combout => \digitalClock|s_minUnitEnable~combout\);

-- Location: LCCOMB_X92_Y36_N2
\digitalClock|minUnit|s_value[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnit|s_value[0]~3_combout\ = (\digitalClock|clkEnable|enable~q\ & ((\digitalClock|s_minUnitEnable~combout\) # ((!\KEY[0]~input_o\ & \digitalClock|setClock|current_state.set_m~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \digitalClock|s_minUnitEnable~combout\,
	datac => \digitalClock|clkEnable|enable~q\,
	datad => \digitalClock|setClock|current_state.set_m~q\,
	combout => \digitalClock|minUnit|s_value[0]~3_combout\);

-- Location: LCCOMB_X102_Y36_N8
\digitalClock|minUnit|s_value[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnit|s_value[0]~4_combout\ = \digitalClock|minUnit|s_value\(0) $ (\digitalClock|minUnit|s_value[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|minUnit|s_value\(0),
	datad => \digitalClock|minUnit|s_value[0]~3_combout\,
	combout => \digitalClock|minUnit|s_value[0]~4_combout\);

-- Location: FF_X102_Y36_N9
\digitalClock|minUnit|s_value[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|minUnit|s_value[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|minUnit|s_value\(0));

-- Location: LCCOMB_X102_Y36_N12
\digitalClock|minUnit|s_value[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnit|s_value[1]~6_cout\ = CARRY(\digitalClock|minUnit|s_value\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|minUnit|s_value\(0),
	datad => VCC,
	cout => \digitalClock|minUnit|s_value[1]~6_cout\);

-- Location: LCCOMB_X102_Y36_N14
\digitalClock|minUnit|s_value[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnit|s_value[1]~7_combout\ = (\digitalClock|minUnit|s_value\(1) & ((\digitalClock|minUnit|process_0~0_combout\ & (!\digitalClock|minUnit|s_value[1]~6_cout\)) # (!\digitalClock|minUnit|process_0~0_combout\ & 
-- (\digitalClock|minUnit|s_value[1]~6_cout\ & VCC)))) # (!\digitalClock|minUnit|s_value\(1) & ((\digitalClock|minUnit|process_0~0_combout\ & ((\digitalClock|minUnit|s_value[1]~6_cout\) # (GND))) # (!\digitalClock|minUnit|process_0~0_combout\ & 
-- (!\digitalClock|minUnit|s_value[1]~6_cout\))))
-- \digitalClock|minUnit|s_value[1]~8\ = CARRY((\digitalClock|minUnit|s_value\(1) & (\digitalClock|minUnit|process_0~0_combout\ & !\digitalClock|minUnit|s_value[1]~6_cout\)) # (!\digitalClock|minUnit|s_value\(1) & 
-- ((\digitalClock|minUnit|process_0~0_combout\) # (!\digitalClock|minUnit|s_value[1]~6_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minUnit|s_value\(1),
	datab => \digitalClock|minUnit|process_0~0_combout\,
	datad => VCC,
	cin => \digitalClock|minUnit|s_value[1]~6_cout\,
	combout => \digitalClock|minUnit|s_value[1]~7_combout\,
	cout => \digitalClock|minUnit|s_value[1]~8\);

-- Location: LCCOMB_X102_Y36_N22
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X102_Y36_N20
\digitalClock|minUnit|tensEnable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnit|tensEnable~0_combout\ = (!\digitalClock|minUnit|s_value\(1) & !\digitalClock|minUnit|s_value\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|minUnit|s_value\(1),
	datad => \digitalClock|minUnit|s_value\(2),
	combout => \digitalClock|minUnit|tensEnable~0_combout\);

-- Location: LCCOMB_X102_Y36_N2
\digitalClock|minUnit|s_value[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnit|s_value[0]~9_combout\ = (\digitalClock|minUnit|tensEnable~0_combout\ & ((\digitalClock|minUnit|s_value\(0) & (\digitalClock|minUnit|process_0~0_combout\ & \digitalClock|minUnit|s_value\(3))) # (!\digitalClock|minUnit|s_value\(0) & 
-- (!\digitalClock|minUnit|process_0~0_combout\ & !\digitalClock|minUnit|s_value\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minUnit|tensEnable~0_combout\,
	datab => \digitalClock|minUnit|s_value\(0),
	datac => \digitalClock|minUnit|process_0~0_combout\,
	datad => \digitalClock|minUnit|s_value\(3),
	combout => \digitalClock|minUnit|s_value[0]~9_combout\);

-- Location: FF_X102_Y36_N15
\digitalClock|minUnit|s_value[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|minUnit|s_value[1]~7_combout\,
	asdata => \~GND~combout\,
	sload => \digitalClock|minUnit|s_value[0]~9_combout\,
	ena => \digitalClock|minUnit|s_value[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|minUnit|s_value\(1));

-- Location: LCCOMB_X102_Y36_N16
\digitalClock|minUnit|s_value[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnit|s_value[2]~10_combout\ = ((\digitalClock|minUnit|process_0~0_combout\ $ (\digitalClock|minUnit|s_value\(2) $ (\digitalClock|minUnit|s_value[1]~8\)))) # (GND)
-- \digitalClock|minUnit|s_value[2]~11\ = CARRY((\digitalClock|minUnit|process_0~0_combout\ & (\digitalClock|minUnit|s_value\(2) & !\digitalClock|minUnit|s_value[1]~8\)) # (!\digitalClock|minUnit|process_0~0_combout\ & ((\digitalClock|minUnit|s_value\(2)) # 
-- (!\digitalClock|minUnit|s_value[1]~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minUnit|process_0~0_combout\,
	datab => \digitalClock|minUnit|s_value\(2),
	datad => VCC,
	cin => \digitalClock|minUnit|s_value[1]~8\,
	combout => \digitalClock|minUnit|s_value[2]~10_combout\,
	cout => \digitalClock|minUnit|s_value[2]~11\);

-- Location: FF_X102_Y36_N17
\digitalClock|minUnit|s_value[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|minUnit|s_value[2]~10_combout\,
	asdata => \~GND~combout\,
	sload => \digitalClock|minUnit|s_value[0]~9_combout\,
	ena => \digitalClock|minUnit|s_value[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|minUnit|s_value\(2));

-- Location: LCCOMB_X102_Y36_N18
\digitalClock|minUnit|s_value[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnit|s_value[3]~12_combout\ = \digitalClock|minUnit|process_0~0_combout\ $ (\digitalClock|minUnit|s_value[2]~11\ $ (!\digitalClock|minUnit|s_value\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|minUnit|process_0~0_combout\,
	datad => \digitalClock|minUnit|s_value\(3),
	cin => \digitalClock|minUnit|s_value[2]~11\,
	combout => \digitalClock|minUnit|s_value[3]~12_combout\);

-- Location: LCCOMB_X102_Y36_N4
\digitalClock|minUnit|process_0~0_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnit|process_0~0_wirecell_combout\ = !\digitalClock|minUnit|process_0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|minUnit|process_0~0_combout\,
	combout => \digitalClock|minUnit|process_0~0_wirecell_combout\);

-- Location: FF_X102_Y36_N19
\digitalClock|minUnit|s_value[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|minUnit|s_value[3]~12_combout\,
	asdata => \digitalClock|minUnit|process_0~0_wirecell_combout\,
	sload => \digitalClock|minUnit|s_value[0]~9_combout\,
	ena => \digitalClock|minUnit|s_value[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|minUnit|s_value\(3));

-- Location: LCCOMB_X102_Y36_N26
\digitalClock|minUnitDecod|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnitDecod|Mux6~0_combout\ = (\digitalClock|minUnit|s_value\(3) & (\digitalClock|minUnit|s_value\(0) & (\digitalClock|minUnit|s_value\(1) $ (\digitalClock|minUnit|s_value\(2))))) # (!\digitalClock|minUnit|s_value\(3) & 
-- (!\digitalClock|minUnit|s_value\(1) & (\digitalClock|minUnit|s_value\(0) $ (\digitalClock|minUnit|s_value\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minUnit|s_value\(3),
	datab => \digitalClock|minUnit|s_value\(1),
	datac => \digitalClock|minUnit|s_value\(0),
	datad => \digitalClock|minUnit|s_value\(2),
	combout => \digitalClock|minUnitDecod|Mux6~0_combout\);

-- Location: LCCOMB_X91_Y36_N6
\digitalClock|hexEnable|s_count[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[0]~26_combout\ = \digitalClock|hexEnable|s_count\(0) $ (VCC)
-- \digitalClock|hexEnable|s_count[0]~27\ = CARRY(\digitalClock|hexEnable|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(0),
	datad => VCC,
	combout => \digitalClock|hexEnable|s_count[0]~26_combout\,
	cout => \digitalClock|hexEnable|s_count[0]~27\);

-- Location: LCCOMB_X91_Y35_N22
\digitalClock|hexEnable|s_count[24]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[24]~74_combout\ = (\digitalClock|hexEnable|s_count\(24) & (\digitalClock|hexEnable|s_count[23]~73\ $ (GND))) # (!\digitalClock|hexEnable|s_count\(24) & (!\digitalClock|hexEnable|s_count[23]~73\ & VCC))
-- \digitalClock|hexEnable|s_count[24]~75\ = CARRY((\digitalClock|hexEnable|s_count\(24) & !\digitalClock|hexEnable|s_count[23]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(24),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[23]~73\,
	combout => \digitalClock|hexEnable|s_count[24]~74_combout\,
	cout => \digitalClock|hexEnable|s_count[24]~75\);

-- Location: LCCOMB_X91_Y35_N24
\digitalClock|hexEnable|s_count[25]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[25]~76_combout\ = \digitalClock|hexEnable|s_count[24]~75\ $ (\digitalClock|hexEnable|s_count\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \digitalClock|hexEnable|s_count\(25),
	cin => \digitalClock|hexEnable|s_count[24]~75\,
	combout => \digitalClock|hexEnable|s_count[25]~76_combout\);

-- Location: FF_X91_Y35_N25
\digitalClock|hexEnable|s_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[25]~76_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(25));

-- Location: LCCOMB_X91_Y35_N26
\digitalClock|hexEnable|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|process_0~0_combout\ = (\digitalClock|hexEnable|s_count\(19) & (\digitalClock|hexEnable|s_count\(21) & (\digitalClock|hexEnable|s_count\(20) & \digitalClock|hexEnable|s_count\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(19),
	datab => \digitalClock|hexEnable|s_count\(21),
	datac => \digitalClock|hexEnable|s_count\(20),
	datad => \digitalClock|hexEnable|s_count\(22),
	combout => \digitalClock|hexEnable|process_0~0_combout\);

-- Location: LCCOMB_X91_Y36_N0
\digitalClock|hexEnable|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|LessThan1~1_combout\ = (!\digitalClock|hexEnable|s_count\(8) & (!\digitalClock|hexEnable|s_count\(9) & (!\digitalClock|hexEnable|s_count\(10) & !\digitalClock|hexEnable|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(8),
	datab => \digitalClock|hexEnable|s_count\(9),
	datac => \digitalClock|hexEnable|s_count\(10),
	datad => \digitalClock|hexEnable|s_count\(7),
	combout => \digitalClock|hexEnable|LessThan1~1_combout\);

-- Location: LCCOMB_X92_Y35_N16
\digitalClock|hexEnable|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|process_0~1_combout\ = (\digitalClock|hexEnable|s_count\(13) & (\digitalClock|hexEnable|s_count\(15) & (\digitalClock|hexEnable|s_count\(12) & \digitalClock|hexEnable|s_count\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(13),
	datab => \digitalClock|hexEnable|s_count\(15),
	datac => \digitalClock|hexEnable|s_count\(12),
	datad => \digitalClock|hexEnable|s_count\(14),
	combout => \digitalClock|hexEnable|process_0~1_combout\);

-- Location: LCCOMB_X91_Y36_N2
\digitalClock|hexEnable|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|process_0~2_combout\ = (\digitalClock|hexEnable|s_count\(0) & (\digitalClock|hexEnable|s_count\(6) & (\digitalClock|hexEnable|s_count\(1) & \digitalClock|hexEnable|s_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(0),
	datab => \digitalClock|hexEnable|s_count\(6),
	datac => \digitalClock|hexEnable|s_count\(1),
	datad => \digitalClock|hexEnable|s_count\(2),
	combout => \digitalClock|hexEnable|process_0~2_combout\);

-- Location: LCCOMB_X91_Y36_N4
\digitalClock|hexEnable|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|process_0~3_combout\ = (\digitalClock|hexEnable|s_count\(3) & (\digitalClock|hexEnable|process_0~2_combout\ & (\digitalClock|hexEnable|s_count\(4) & \digitalClock|hexEnable|s_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(3),
	datab => \digitalClock|hexEnable|process_0~2_combout\,
	datac => \digitalClock|hexEnable|s_count\(4),
	datad => \digitalClock|hexEnable|s_count\(5),
	combout => \digitalClock|hexEnable|process_0~3_combout\);

-- Location: LCCOMB_X92_Y35_N30
\digitalClock|hexEnable|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|process_0~4_combout\ = (\digitalClock|hexEnable|process_0~1_combout\ & (((\digitalClock|hexEnable|s_count\(11)) # (\digitalClock|hexEnable|process_0~3_combout\)) # (!\digitalClock|hexEnable|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|LessThan1~1_combout\,
	datab => \digitalClock|hexEnable|process_0~1_combout\,
	datac => \digitalClock|hexEnable|s_count\(11),
	datad => \digitalClock|hexEnable|process_0~3_combout\,
	combout => \digitalClock|hexEnable|process_0~4_combout\);

-- Location: LCCOMB_X92_Y35_N4
\digitalClock|hexEnable|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|process_0~5_combout\ = (\digitalClock|hexEnable|s_count\(18)) # ((\digitalClock|hexEnable|s_count\(17) & ((\digitalClock|hexEnable|s_count\(16)) # (\digitalClock|hexEnable|process_0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(17),
	datab => \digitalClock|hexEnable|s_count\(16),
	datac => \digitalClock|hexEnable|process_0~4_combout\,
	datad => \digitalClock|hexEnable|s_count\(18),
	combout => \digitalClock|hexEnable|process_0~5_combout\);

-- Location: LCCOMB_X92_Y35_N22
\digitalClock|hexEnable|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|process_0~6_combout\ = (\digitalClock|hexEnable|s_count\(24)) # ((\digitalClock|hexEnable|process_0~0_combout\ & (\digitalClock|hexEnable|s_count\(23) & \digitalClock|hexEnable|process_0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|process_0~0_combout\,
	datab => \digitalClock|hexEnable|s_count\(23),
	datac => \digitalClock|hexEnable|process_0~5_combout\,
	datad => \digitalClock|hexEnable|s_count\(24),
	combout => \digitalClock|hexEnable|process_0~6_combout\);

-- Location: LCCOMB_X91_Y35_N28
\digitalClock|hexEnable|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|process_0~7_combout\ = ((\digitalClock|hexEnable|s_count\(25) & \digitalClock|hexEnable|process_0~6_combout\)) # (!\digitalClock|setClock|current_state.normal~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|s_count\(25),
	datac => \digitalClock|setClock|current_state.normal~q\,
	datad => \digitalClock|hexEnable|process_0~6_combout\,
	combout => \digitalClock|hexEnable|process_0~7_combout\);

-- Location: FF_X91_Y36_N7
\digitalClock|hexEnable|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[0]~26_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(0));

-- Location: LCCOMB_X91_Y36_N8
\digitalClock|hexEnable|s_count[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[1]~28_combout\ = (\digitalClock|hexEnable|s_count\(1) & (!\digitalClock|hexEnable|s_count[0]~27\)) # (!\digitalClock|hexEnable|s_count\(1) & ((\digitalClock|hexEnable|s_count[0]~27\) # (GND)))
-- \digitalClock|hexEnable|s_count[1]~29\ = CARRY((!\digitalClock|hexEnable|s_count[0]~27\) # (!\digitalClock|hexEnable|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|s_count\(1),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[0]~27\,
	combout => \digitalClock|hexEnable|s_count[1]~28_combout\,
	cout => \digitalClock|hexEnable|s_count[1]~29\);

-- Location: FF_X91_Y36_N9
\digitalClock|hexEnable|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[1]~28_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(1));

-- Location: LCCOMB_X91_Y36_N10
\digitalClock|hexEnable|s_count[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[2]~30_combout\ = (\digitalClock|hexEnable|s_count\(2) & (\digitalClock|hexEnable|s_count[1]~29\ $ (GND))) # (!\digitalClock|hexEnable|s_count\(2) & (!\digitalClock|hexEnable|s_count[1]~29\ & VCC))
-- \digitalClock|hexEnable|s_count[2]~31\ = CARRY((\digitalClock|hexEnable|s_count\(2) & !\digitalClock|hexEnable|s_count[1]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(2),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[1]~29\,
	combout => \digitalClock|hexEnable|s_count[2]~30_combout\,
	cout => \digitalClock|hexEnable|s_count[2]~31\);

-- Location: FF_X91_Y36_N11
\digitalClock|hexEnable|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[2]~30_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(2));

-- Location: LCCOMB_X91_Y36_N12
\digitalClock|hexEnable|s_count[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[3]~32_combout\ = (\digitalClock|hexEnable|s_count\(3) & (!\digitalClock|hexEnable|s_count[2]~31\)) # (!\digitalClock|hexEnable|s_count\(3) & ((\digitalClock|hexEnable|s_count[2]~31\) # (GND)))
-- \digitalClock|hexEnable|s_count[3]~33\ = CARRY((!\digitalClock|hexEnable|s_count[2]~31\) # (!\digitalClock|hexEnable|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(3),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[2]~31\,
	combout => \digitalClock|hexEnable|s_count[3]~32_combout\,
	cout => \digitalClock|hexEnable|s_count[3]~33\);

-- Location: FF_X91_Y36_N13
\digitalClock|hexEnable|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[3]~32_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(3));

-- Location: LCCOMB_X91_Y36_N14
\digitalClock|hexEnable|s_count[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[4]~34_combout\ = (\digitalClock|hexEnable|s_count\(4) & (\digitalClock|hexEnable|s_count[3]~33\ $ (GND))) # (!\digitalClock|hexEnable|s_count\(4) & (!\digitalClock|hexEnable|s_count[3]~33\ & VCC))
-- \digitalClock|hexEnable|s_count[4]~35\ = CARRY((\digitalClock|hexEnable|s_count\(4) & !\digitalClock|hexEnable|s_count[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|s_count\(4),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[3]~33\,
	combout => \digitalClock|hexEnable|s_count[4]~34_combout\,
	cout => \digitalClock|hexEnable|s_count[4]~35\);

-- Location: FF_X91_Y36_N15
\digitalClock|hexEnable|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[4]~34_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(4));

-- Location: LCCOMB_X91_Y36_N16
\digitalClock|hexEnable|s_count[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[5]~36_combout\ = (\digitalClock|hexEnable|s_count\(5) & (!\digitalClock|hexEnable|s_count[4]~35\)) # (!\digitalClock|hexEnable|s_count\(5) & ((\digitalClock|hexEnable|s_count[4]~35\) # (GND)))
-- \digitalClock|hexEnable|s_count[5]~37\ = CARRY((!\digitalClock|hexEnable|s_count[4]~35\) # (!\digitalClock|hexEnable|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|s_count\(5),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[4]~35\,
	combout => \digitalClock|hexEnable|s_count[5]~36_combout\,
	cout => \digitalClock|hexEnable|s_count[5]~37\);

-- Location: FF_X91_Y36_N17
\digitalClock|hexEnable|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[5]~36_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(5));

-- Location: LCCOMB_X91_Y36_N18
\digitalClock|hexEnable|s_count[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[6]~38_combout\ = (\digitalClock|hexEnable|s_count\(6) & (\digitalClock|hexEnable|s_count[5]~37\ $ (GND))) # (!\digitalClock|hexEnable|s_count\(6) & (!\digitalClock|hexEnable|s_count[5]~37\ & VCC))
-- \digitalClock|hexEnable|s_count[6]~39\ = CARRY((\digitalClock|hexEnable|s_count\(6) & !\digitalClock|hexEnable|s_count[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|s_count\(6),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[5]~37\,
	combout => \digitalClock|hexEnable|s_count[6]~38_combout\,
	cout => \digitalClock|hexEnable|s_count[6]~39\);

-- Location: FF_X91_Y36_N19
\digitalClock|hexEnable|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[6]~38_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(6));

-- Location: LCCOMB_X91_Y36_N20
\digitalClock|hexEnable|s_count[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[7]~40_combout\ = (\digitalClock|hexEnable|s_count\(7) & (!\digitalClock|hexEnable|s_count[6]~39\)) # (!\digitalClock|hexEnable|s_count\(7) & ((\digitalClock|hexEnable|s_count[6]~39\) # (GND)))
-- \digitalClock|hexEnable|s_count[7]~41\ = CARRY((!\digitalClock|hexEnable|s_count[6]~39\) # (!\digitalClock|hexEnable|s_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|s_count\(7),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[6]~39\,
	combout => \digitalClock|hexEnable|s_count[7]~40_combout\,
	cout => \digitalClock|hexEnable|s_count[7]~41\);

-- Location: FF_X91_Y36_N21
\digitalClock|hexEnable|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[7]~40_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(7));

-- Location: LCCOMB_X91_Y36_N22
\digitalClock|hexEnable|s_count[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[8]~42_combout\ = (\digitalClock|hexEnable|s_count\(8) & (\digitalClock|hexEnable|s_count[7]~41\ $ (GND))) # (!\digitalClock|hexEnable|s_count\(8) & (!\digitalClock|hexEnable|s_count[7]~41\ & VCC))
-- \digitalClock|hexEnable|s_count[8]~43\ = CARRY((\digitalClock|hexEnable|s_count\(8) & !\digitalClock|hexEnable|s_count[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(8),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[7]~41\,
	combout => \digitalClock|hexEnable|s_count[8]~42_combout\,
	cout => \digitalClock|hexEnable|s_count[8]~43\);

-- Location: FF_X91_Y36_N23
\digitalClock|hexEnable|s_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[8]~42_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(8));

-- Location: LCCOMB_X91_Y36_N24
\digitalClock|hexEnable|s_count[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[9]~44_combout\ = (\digitalClock|hexEnable|s_count\(9) & (!\digitalClock|hexEnable|s_count[8]~43\)) # (!\digitalClock|hexEnable|s_count\(9) & ((\digitalClock|hexEnable|s_count[8]~43\) # (GND)))
-- \digitalClock|hexEnable|s_count[9]~45\ = CARRY((!\digitalClock|hexEnable|s_count[8]~43\) # (!\digitalClock|hexEnable|s_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|s_count\(9),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[8]~43\,
	combout => \digitalClock|hexEnable|s_count[9]~44_combout\,
	cout => \digitalClock|hexEnable|s_count[9]~45\);

-- Location: FF_X91_Y36_N25
\digitalClock|hexEnable|s_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[9]~44_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(9));

-- Location: LCCOMB_X91_Y36_N26
\digitalClock|hexEnable|s_count[10]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[10]~46_combout\ = (\digitalClock|hexEnable|s_count\(10) & (\digitalClock|hexEnable|s_count[9]~45\ $ (GND))) # (!\digitalClock|hexEnable|s_count\(10) & (!\digitalClock|hexEnable|s_count[9]~45\ & VCC))
-- \digitalClock|hexEnable|s_count[10]~47\ = CARRY((\digitalClock|hexEnable|s_count\(10) & !\digitalClock|hexEnable|s_count[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(10),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[9]~45\,
	combout => \digitalClock|hexEnable|s_count[10]~46_combout\,
	cout => \digitalClock|hexEnable|s_count[10]~47\);

-- Location: FF_X91_Y36_N27
\digitalClock|hexEnable|s_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[10]~46_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(10));

-- Location: LCCOMB_X91_Y36_N28
\digitalClock|hexEnable|s_count[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[11]~48_combout\ = (\digitalClock|hexEnable|s_count\(11) & (!\digitalClock|hexEnable|s_count[10]~47\)) # (!\digitalClock|hexEnable|s_count\(11) & ((\digitalClock|hexEnable|s_count[10]~47\) # (GND)))
-- \digitalClock|hexEnable|s_count[11]~49\ = CARRY((!\digitalClock|hexEnable|s_count[10]~47\) # (!\digitalClock|hexEnable|s_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|s_count\(11),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[10]~47\,
	combout => \digitalClock|hexEnable|s_count[11]~48_combout\,
	cout => \digitalClock|hexEnable|s_count[11]~49\);

-- Location: FF_X91_Y36_N29
\digitalClock|hexEnable|s_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[11]~48_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(11));

-- Location: LCCOMB_X91_Y36_N30
\digitalClock|hexEnable|s_count[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[12]~50_combout\ = (\digitalClock|hexEnable|s_count\(12) & (\digitalClock|hexEnable|s_count[11]~49\ $ (GND))) # (!\digitalClock|hexEnable|s_count\(12) & (!\digitalClock|hexEnable|s_count[11]~49\ & VCC))
-- \digitalClock|hexEnable|s_count[12]~51\ = CARRY((\digitalClock|hexEnable|s_count\(12) & !\digitalClock|hexEnable|s_count[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(12),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[11]~49\,
	combout => \digitalClock|hexEnable|s_count[12]~50_combout\,
	cout => \digitalClock|hexEnable|s_count[12]~51\);

-- Location: FF_X91_Y36_N31
\digitalClock|hexEnable|s_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[12]~50_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(12));

-- Location: LCCOMB_X91_Y35_N0
\digitalClock|hexEnable|s_count[13]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[13]~52_combout\ = (\digitalClock|hexEnable|s_count\(13) & (!\digitalClock|hexEnable|s_count[12]~51\)) # (!\digitalClock|hexEnable|s_count\(13) & ((\digitalClock|hexEnable|s_count[12]~51\) # (GND)))
-- \digitalClock|hexEnable|s_count[13]~53\ = CARRY((!\digitalClock|hexEnable|s_count[12]~51\) # (!\digitalClock|hexEnable|s_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|s_count\(13),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[12]~51\,
	combout => \digitalClock|hexEnable|s_count[13]~52_combout\,
	cout => \digitalClock|hexEnable|s_count[13]~53\);

-- Location: FF_X91_Y35_N1
\digitalClock|hexEnable|s_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[13]~52_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(13));

-- Location: LCCOMB_X91_Y35_N2
\digitalClock|hexEnable|s_count[14]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[14]~54_combout\ = (\digitalClock|hexEnable|s_count\(14) & (\digitalClock|hexEnable|s_count[13]~53\ $ (GND))) # (!\digitalClock|hexEnable|s_count\(14) & (!\digitalClock|hexEnable|s_count[13]~53\ & VCC))
-- \digitalClock|hexEnable|s_count[14]~55\ = CARRY((\digitalClock|hexEnable|s_count\(14) & !\digitalClock|hexEnable|s_count[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|s_count\(14),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[13]~53\,
	combout => \digitalClock|hexEnable|s_count[14]~54_combout\,
	cout => \digitalClock|hexEnable|s_count[14]~55\);

-- Location: FF_X91_Y35_N3
\digitalClock|hexEnable|s_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[14]~54_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(14));

-- Location: LCCOMB_X91_Y35_N4
\digitalClock|hexEnable|s_count[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[15]~56_combout\ = (\digitalClock|hexEnable|s_count\(15) & (!\digitalClock|hexEnable|s_count[14]~55\)) # (!\digitalClock|hexEnable|s_count\(15) & ((\digitalClock|hexEnable|s_count[14]~55\) # (GND)))
-- \digitalClock|hexEnable|s_count[15]~57\ = CARRY((!\digitalClock|hexEnable|s_count[14]~55\) # (!\digitalClock|hexEnable|s_count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|s_count\(15),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[14]~55\,
	combout => \digitalClock|hexEnable|s_count[15]~56_combout\,
	cout => \digitalClock|hexEnable|s_count[15]~57\);

-- Location: FF_X91_Y35_N5
\digitalClock|hexEnable|s_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[15]~56_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(15));

-- Location: LCCOMB_X91_Y35_N6
\digitalClock|hexEnable|s_count[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[16]~58_combout\ = (\digitalClock|hexEnable|s_count\(16) & (\digitalClock|hexEnable|s_count[15]~57\ $ (GND))) # (!\digitalClock|hexEnable|s_count\(16) & (!\digitalClock|hexEnable|s_count[15]~57\ & VCC))
-- \digitalClock|hexEnable|s_count[16]~59\ = CARRY((\digitalClock|hexEnable|s_count\(16) & !\digitalClock|hexEnable|s_count[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(16),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[15]~57\,
	combout => \digitalClock|hexEnable|s_count[16]~58_combout\,
	cout => \digitalClock|hexEnable|s_count[16]~59\);

-- Location: FF_X91_Y35_N7
\digitalClock|hexEnable|s_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[16]~58_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(16));

-- Location: LCCOMB_X91_Y35_N8
\digitalClock|hexEnable|s_count[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[17]~60_combout\ = (\digitalClock|hexEnable|s_count\(17) & (!\digitalClock|hexEnable|s_count[16]~59\)) # (!\digitalClock|hexEnable|s_count\(17) & ((\digitalClock|hexEnable|s_count[16]~59\) # (GND)))
-- \digitalClock|hexEnable|s_count[17]~61\ = CARRY((!\digitalClock|hexEnable|s_count[16]~59\) # (!\digitalClock|hexEnable|s_count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|s_count\(17),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[16]~59\,
	combout => \digitalClock|hexEnable|s_count[17]~60_combout\,
	cout => \digitalClock|hexEnable|s_count[17]~61\);

-- Location: FF_X91_Y35_N9
\digitalClock|hexEnable|s_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[17]~60_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(17));

-- Location: LCCOMB_X91_Y35_N10
\digitalClock|hexEnable|s_count[18]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[18]~62_combout\ = (\digitalClock|hexEnable|s_count\(18) & (\digitalClock|hexEnable|s_count[17]~61\ $ (GND))) # (!\digitalClock|hexEnable|s_count\(18) & (!\digitalClock|hexEnable|s_count[17]~61\ & VCC))
-- \digitalClock|hexEnable|s_count[18]~63\ = CARRY((\digitalClock|hexEnable|s_count\(18) & !\digitalClock|hexEnable|s_count[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(18),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[17]~61\,
	combout => \digitalClock|hexEnable|s_count[18]~62_combout\,
	cout => \digitalClock|hexEnable|s_count[18]~63\);

-- Location: FF_X91_Y35_N11
\digitalClock|hexEnable|s_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[18]~62_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(18));

-- Location: LCCOMB_X91_Y35_N12
\digitalClock|hexEnable|s_count[19]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[19]~64_combout\ = (\digitalClock|hexEnable|s_count\(19) & (!\digitalClock|hexEnable|s_count[18]~63\)) # (!\digitalClock|hexEnable|s_count\(19) & ((\digitalClock|hexEnable|s_count[18]~63\) # (GND)))
-- \digitalClock|hexEnable|s_count[19]~65\ = CARRY((!\digitalClock|hexEnable|s_count[18]~63\) # (!\digitalClock|hexEnable|s_count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(19),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[18]~63\,
	combout => \digitalClock|hexEnable|s_count[19]~64_combout\,
	cout => \digitalClock|hexEnable|s_count[19]~65\);

-- Location: FF_X91_Y35_N13
\digitalClock|hexEnable|s_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[19]~64_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(19));

-- Location: LCCOMB_X91_Y35_N14
\digitalClock|hexEnable|s_count[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[20]~66_combout\ = (\digitalClock|hexEnable|s_count\(20) & (\digitalClock|hexEnable|s_count[19]~65\ $ (GND))) # (!\digitalClock|hexEnable|s_count\(20) & (!\digitalClock|hexEnable|s_count[19]~65\ & VCC))
-- \digitalClock|hexEnable|s_count[20]~67\ = CARRY((\digitalClock|hexEnable|s_count\(20) & !\digitalClock|hexEnable|s_count[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|s_count\(20),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[19]~65\,
	combout => \digitalClock|hexEnable|s_count[20]~66_combout\,
	cout => \digitalClock|hexEnable|s_count[20]~67\);

-- Location: FF_X91_Y35_N15
\digitalClock|hexEnable|s_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[20]~66_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(20));

-- Location: LCCOMB_X91_Y35_N16
\digitalClock|hexEnable|s_count[21]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[21]~68_combout\ = (\digitalClock|hexEnable|s_count\(21) & (!\digitalClock|hexEnable|s_count[20]~67\)) # (!\digitalClock|hexEnable|s_count\(21) & ((\digitalClock|hexEnable|s_count[20]~67\) # (GND)))
-- \digitalClock|hexEnable|s_count[21]~69\ = CARRY((!\digitalClock|hexEnable|s_count[20]~67\) # (!\digitalClock|hexEnable|s_count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|s_count\(21),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[20]~67\,
	combout => \digitalClock|hexEnable|s_count[21]~68_combout\,
	cout => \digitalClock|hexEnable|s_count[21]~69\);

-- Location: FF_X91_Y35_N17
\digitalClock|hexEnable|s_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[21]~68_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(21));

-- Location: LCCOMB_X91_Y35_N18
\digitalClock|hexEnable|s_count[22]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[22]~70_combout\ = (\digitalClock|hexEnable|s_count\(22) & (\digitalClock|hexEnable|s_count[21]~69\ $ (GND))) # (!\digitalClock|hexEnable|s_count\(22) & (!\digitalClock|hexEnable|s_count[21]~69\ & VCC))
-- \digitalClock|hexEnable|s_count[22]~71\ = CARRY((\digitalClock|hexEnable|s_count\(22) & !\digitalClock|hexEnable|s_count[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|s_count\(22),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[21]~69\,
	combout => \digitalClock|hexEnable|s_count[22]~70_combout\,
	cout => \digitalClock|hexEnable|s_count[22]~71\);

-- Location: FF_X91_Y35_N19
\digitalClock|hexEnable|s_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[22]~70_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(22));

-- Location: LCCOMB_X91_Y35_N20
\digitalClock|hexEnable|s_count[23]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|s_count[23]~72_combout\ = (\digitalClock|hexEnable|s_count\(23) & (!\digitalClock|hexEnable|s_count[22]~71\)) # (!\digitalClock|hexEnable|s_count\(23) & ((\digitalClock|hexEnable|s_count[22]~71\) # (GND)))
-- \digitalClock|hexEnable|s_count[23]~73\ = CARRY((!\digitalClock|hexEnable|s_count[22]~71\) # (!\digitalClock|hexEnable|s_count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|s_count\(23),
	datad => VCC,
	cin => \digitalClock|hexEnable|s_count[22]~71\,
	combout => \digitalClock|hexEnable|s_count[23]~72_combout\,
	cout => \digitalClock|hexEnable|s_count[23]~73\);

-- Location: FF_X91_Y35_N21
\digitalClock|hexEnable|s_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[23]~72_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(23));

-- Location: FF_X91_Y35_N23
\digitalClock|hexEnable|s_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|s_count[24]~74_combout\,
	sclr => \digitalClock|hexEnable|process_0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|s_count\(24));

-- Location: LCCOMB_X92_Y35_N28
\digitalClock|hexEnable|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|LessThan1~0_combout\ = (((!\digitalClock|hexEnable|s_count\(14)) # (!\digitalClock|hexEnable|s_count\(11))) # (!\digitalClock|hexEnable|s_count\(12))) # (!\digitalClock|hexEnable|s_count\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(13),
	datab => \digitalClock|hexEnable|s_count\(12),
	datac => \digitalClock|hexEnable|s_count\(11),
	datad => \digitalClock|hexEnable|s_count\(14),
	combout => \digitalClock|hexEnable|LessThan1~0_combout\);

-- Location: LCCOMB_X92_Y35_N18
\digitalClock|hexEnable|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|LessThan1~2_combout\ = (!\digitalClock|hexEnable|s_count\(15) & ((\digitalClock|hexEnable|LessThan1~0_combout\) # ((!\digitalClock|hexEnable|s_count\(6) & \digitalClock|hexEnable|LessThan1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(6),
	datab => \digitalClock|hexEnable|s_count\(15),
	datac => \digitalClock|hexEnable|LessThan1~1_combout\,
	datad => \digitalClock|hexEnable|LessThan1~0_combout\,
	combout => \digitalClock|hexEnable|LessThan1~2_combout\);

-- Location: LCCOMB_X92_Y35_N12
\digitalClock|hexEnable|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|LessThan1~3_combout\ = (!\digitalClock|hexEnable|s_count\(17) & ((\digitalClock|hexEnable|LessThan1~2_combout\) # (!\digitalClock|hexEnable|s_count\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(17),
	datac => \digitalClock|hexEnable|s_count\(16),
	datad => \digitalClock|hexEnable|LessThan1~2_combout\,
	combout => \digitalClock|hexEnable|LessThan1~3_combout\);

-- Location: LCCOMB_X92_Y35_N10
\digitalClock|hexEnable|minEnable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|minEnable~0_combout\ = (\digitalClock|hexEnable|s_count\(23)) # ((\digitalClock|hexEnable|s_count\(18) & (\digitalClock|hexEnable|process_0~0_combout\ & !\digitalClock|hexEnable|LessThan1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(18),
	datab => \digitalClock|hexEnable|s_count\(23),
	datac => \digitalClock|hexEnable|process_0~0_combout\,
	datad => \digitalClock|hexEnable|LessThan1~3_combout\,
	combout => \digitalClock|hexEnable|minEnable~0_combout\);

-- Location: LCCOMB_X92_Y35_N0
\digitalClock|hexEnable|minEnable~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|minEnable~1_combout\ = (\digitalClock|setClock|current_state.set_m~q\ & (!\digitalClock|hexEnable|s_count\(25) & ((!\digitalClock|hexEnable|minEnable~0_combout\) # (!\digitalClock|hexEnable|s_count\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|setClock|current_state.set_m~q\,
	datab => \digitalClock|hexEnable|s_count\(24),
	datac => \digitalClock|hexEnable|s_count\(25),
	datad => \digitalClock|hexEnable|minEnable~0_combout\,
	combout => \digitalClock|hexEnable|minEnable~1_combout\);

-- Location: FF_X92_Y35_N1
\digitalClock|hexEnable|minEnable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|minEnable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|minEnable~q\);

-- Location: LCCOMB_X103_Y36_N4
\digitalClock|minUnitDecod|decOut_n[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnitDecod|decOut_n[0]~0_combout\ = (\digitalClock|minUnitDecod|Mux6~0_combout\) # (\digitalClock|hexEnable|minEnable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minUnitDecod|Mux6~0_combout\,
	datac => \digitalClock|hexEnable|minEnable~q\,
	combout => \digitalClock|minUnitDecod|decOut_n[0]~0_combout\);

-- Location: LCCOMB_X103_Y36_N30
\digitalClock|minUnitDecod|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnitDecod|Mux5~0_combout\ = (\digitalClock|minUnit|s_value\(3) & ((\digitalClock|minUnit|s_value\(0) & ((\digitalClock|minUnit|s_value\(1)))) # (!\digitalClock|minUnit|s_value\(0) & (\digitalClock|minUnit|s_value\(2))))) # 
-- (!\digitalClock|minUnit|s_value\(3) & (\digitalClock|minUnit|s_value\(2) & (\digitalClock|minUnit|s_value\(0) $ (\digitalClock|minUnit|s_value\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minUnit|s_value\(0),
	datab => \digitalClock|minUnit|s_value\(3),
	datac => \digitalClock|minUnit|s_value\(2),
	datad => \digitalClock|minUnit|s_value\(1),
	combout => \digitalClock|minUnitDecod|Mux5~0_combout\);

-- Location: LCCOMB_X103_Y36_N0
\digitalClock|minUnitDecod|decOut_n[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnitDecod|decOut_n[1]~1_combout\ = (\digitalClock|minUnitDecod|Mux5~0_combout\) # (\digitalClock|hexEnable|minEnable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minUnitDecod|Mux5~0_combout\,
	datac => \digitalClock|hexEnable|minEnable~q\,
	combout => \digitalClock|minUnitDecod|decOut_n[1]~1_combout\);

-- Location: LCCOMB_X102_Y36_N24
\digitalClock|minUnitDecod|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnitDecod|Mux4~0_combout\ = (\digitalClock|minUnit|s_value\(3) & (\digitalClock|minUnit|s_value\(2) & ((\digitalClock|minUnit|s_value\(1)) # (!\digitalClock|minUnit|s_value\(0))))) # (!\digitalClock|minUnit|s_value\(3) & 
-- (\digitalClock|minUnit|s_value\(1) & (!\digitalClock|minUnit|s_value\(0) & !\digitalClock|minUnit|s_value\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minUnit|s_value\(3),
	datab => \digitalClock|minUnit|s_value\(1),
	datac => \digitalClock|minUnit|s_value\(0),
	datad => \digitalClock|minUnit|s_value\(2),
	combout => \digitalClock|minUnitDecod|Mux4~0_combout\);

-- Location: LCCOMB_X103_Y36_N2
\digitalClock|minUnitDecod|decOut_n[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnitDecod|decOut_n[2]~2_combout\ = (\digitalClock|hexEnable|minEnable~q\) # (\digitalClock|minUnitDecod|Mux4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|hexEnable|minEnable~q\,
	datad => \digitalClock|minUnitDecod|Mux4~0_combout\,
	combout => \digitalClock|minUnitDecod|decOut_n[2]~2_combout\);

-- Location: LCCOMB_X102_Y36_N6
\digitalClock|minUnitDecod|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnitDecod|Mux3~0_combout\ = (\digitalClock|minUnit|s_value\(1) & ((\digitalClock|minUnit|s_value\(0) & ((\digitalClock|minUnit|s_value\(2)))) # (!\digitalClock|minUnit|s_value\(0) & (\digitalClock|minUnit|s_value\(3) & 
-- !\digitalClock|minUnit|s_value\(2))))) # (!\digitalClock|minUnit|s_value\(1) & (!\digitalClock|minUnit|s_value\(3) & (\digitalClock|minUnit|s_value\(0) $ (\digitalClock|minUnit|s_value\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minUnit|s_value\(3),
	datab => \digitalClock|minUnit|s_value\(1),
	datac => \digitalClock|minUnit|s_value\(0),
	datad => \digitalClock|minUnit|s_value\(2),
	combout => \digitalClock|minUnitDecod|Mux3~0_combout\);

-- Location: LCCOMB_X103_Y36_N12
\digitalClock|minUnitDecod|decOut_n[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnitDecod|decOut_n[3]~3_combout\ = (\digitalClock|minUnitDecod|Mux3~0_combout\) # (\digitalClock|hexEnable|minEnable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|minUnitDecod|Mux3~0_combout\,
	datac => \digitalClock|hexEnable|minEnable~q\,
	combout => \digitalClock|minUnitDecod|decOut_n[3]~3_combout\);

-- Location: LCCOMB_X103_Y36_N10
\digitalClock|minUnitDecod|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnitDecod|Mux2~0_combout\ = (\digitalClock|minUnit|s_value\(1) & (\digitalClock|minUnit|s_value\(0) & (!\digitalClock|minUnit|s_value\(3)))) # (!\digitalClock|minUnit|s_value\(1) & ((\digitalClock|minUnit|s_value\(2) & 
-- ((!\digitalClock|minUnit|s_value\(3)))) # (!\digitalClock|minUnit|s_value\(2) & (\digitalClock|minUnit|s_value\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minUnit|s_value\(0),
	datab => \digitalClock|minUnit|s_value\(3),
	datac => \digitalClock|minUnit|s_value\(2),
	datad => \digitalClock|minUnit|s_value\(1),
	combout => \digitalClock|minUnitDecod|Mux2~0_combout\);

-- Location: LCCOMB_X103_Y36_N8
\digitalClock|minUnitDecod|decOut_n[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnitDecod|decOut_n[4]~4_combout\ = (\digitalClock|hexEnable|minEnable~q\) # (\digitalClock|minUnitDecod|Mux2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|hexEnable|minEnable~q\,
	datad => \digitalClock|minUnitDecod|Mux2~0_combout\,
	combout => \digitalClock|minUnitDecod|decOut_n[4]~4_combout\);

-- Location: LCCOMB_X102_Y36_N0
\digitalClock|minUnitDecod|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnitDecod|Mux1~0_combout\ = (\digitalClock|minUnit|s_value\(1) & (!\digitalClock|minUnit|s_value\(3) & ((\digitalClock|minUnit|s_value\(0)) # (!\digitalClock|minUnit|s_value\(2))))) # (!\digitalClock|minUnit|s_value\(1) & 
-- (\digitalClock|minUnit|s_value\(0) & (\digitalClock|minUnit|s_value\(3) $ (!\digitalClock|minUnit|s_value\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minUnit|s_value\(3),
	datab => \digitalClock|minUnit|s_value\(1),
	datac => \digitalClock|minUnit|s_value\(0),
	datad => \digitalClock|minUnit|s_value\(2),
	combout => \digitalClock|minUnitDecod|Mux1~0_combout\);

-- Location: LCCOMB_X103_Y36_N6
\digitalClock|minUnitDecod|decOut_n[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnitDecod|decOut_n[5]~5_combout\ = (\digitalClock|minUnitDecod|Mux1~0_combout\) # (\digitalClock|hexEnable|minEnable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minUnitDecod|Mux1~0_combout\,
	datac => \digitalClock|hexEnable|minEnable~q\,
	combout => \digitalClock|minUnitDecod|decOut_n[5]~5_combout\);

-- Location: LCCOMB_X102_Y36_N30
\digitalClock|minUnitDecod|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnitDecod|Mux0~0_combout\ = (\digitalClock|minUnit|s_value\(0) & ((\digitalClock|minUnit|s_value\(3)) # (\digitalClock|minUnit|s_value\(1) $ (\digitalClock|minUnit|s_value\(2))))) # (!\digitalClock|minUnit|s_value\(0) & 
-- ((\digitalClock|minUnit|s_value\(1)) # (\digitalClock|minUnit|s_value\(3) $ (\digitalClock|minUnit|s_value\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minUnit|s_value\(3),
	datab => \digitalClock|minUnit|s_value\(1),
	datac => \digitalClock|minUnit|s_value\(0),
	datad => \digitalClock|minUnit|s_value\(2),
	combout => \digitalClock|minUnitDecod|Mux0~0_combout\);

-- Location: LCCOMB_X103_Y36_N24
\digitalClock|minUnitDecod|decOut_n[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnitDecod|decOut_n[6]~6_combout\ = (\digitalClock|hexEnable|minEnable~q\) # (!\digitalClock|minUnitDecod|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|hexEnable|minEnable~q\,
	datad => \digitalClock|minUnitDecod|Mux0~0_combout\,
	combout => \digitalClock|minUnitDecod|decOut_n[6]~6_combout\);

-- Location: LCCOMB_X92_Y36_N12
\digitalClock|minUnit|tensEnable~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnit|tensEnable~1_combout\ = (!\KEY[0]~input_o\ & (\digitalClock|setClock|current_state.set_m~q\ & \digitalClock|clkEnable|enable~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \digitalClock|setClock|current_state.set_m~q\,
	datac => \digitalClock|clkEnable|enable~q\,
	combout => \digitalClock|minUnit|tensEnable~1_combout\);

-- Location: LCCOMB_X102_Y36_N28
\digitalClock|minUnit|tensEnable~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnit|tensEnable~2_combout\ = (\digitalClock|minUnit|tensEnable~0_combout\ & ((\digitalClock|minUnit|s_value\(0) & (!\digitalClock|minUnit|process_0~0_combout\ & !\digitalClock|minUnit|s_value\(3))) # (!\digitalClock|minUnit|s_value\(0) & 
-- (\digitalClock|minUnit|process_0~0_combout\ & \digitalClock|minUnit|s_value\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minUnit|tensEnable~0_combout\,
	datab => \digitalClock|minUnit|s_value\(0),
	datac => \digitalClock|minUnit|process_0~0_combout\,
	datad => \digitalClock|minUnit|s_value\(3),
	combout => \digitalClock|minUnit|tensEnable~2_combout\);

-- Location: LCCOMB_X92_Y36_N26
\digitalClock|minUnit|tensEnable~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minUnit|tensEnable~3_combout\ = (\digitalClock|minUnit|tensEnable~1_combout\ & (((\digitalClock|minUnit|tensEnable~2_combout\)))) # (!\digitalClock|minUnit|tensEnable~1_combout\ & ((\digitalClock|minUnit|process_0~0_combout\ & 
-- ((\digitalClock|minUnit|tensEnable~2_combout\))) # (!\digitalClock|minUnit|process_0~0_combout\ & (\digitalClock|minUnit|tensEnable~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minUnit|tensEnable~1_combout\,
	datab => \digitalClock|minUnit|process_0~0_combout\,
	datac => \digitalClock|minUnit|tensEnable~q\,
	datad => \digitalClock|minUnit|tensEnable~2_combout\,
	combout => \digitalClock|minUnit|tensEnable~3_combout\);

-- Location: FF_X92_Y36_N27
\digitalClock|minUnit|tensEnable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|minUnit|tensEnable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|minUnit|tensEnable~q\);

-- Location: LCCOMB_X98_Y36_N26
\digitalClock|minTen|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTen|process_0~1_combout\ = (!\digitalClock|minUnit|tensEnable~q\) # (!\digitalClock|minUnit|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|minUnit|process_0~0_combout\,
	datad => \digitalClock|minUnit|tensEnable~q\,
	combout => \digitalClock|minTen|process_0~1_combout\);

-- Location: LCCOMB_X92_Y36_N16
\digitalClock|minTen|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTen|process_0~0_combout\ = (\KEY[0]~input_o\) # (((!\digitalClock|minUnit|tensEnable~q\) # (!\digitalClock|clkEnable|enable~q\)) # (!\digitalClock|setClock|current_state.set_m~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \digitalClock|setClock|current_state.set_m~q\,
	datac => \digitalClock|clkEnable|enable~q\,
	datad => \digitalClock|minUnit|tensEnable~q\,
	combout => \digitalClock|minTen|process_0~0_combout\);

-- Location: LCCOMB_X98_Y36_N4
\digitalClock|minTen|s_value[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTen|s_value[0]~3_combout\ = \digitalClock|minTen|s_value\(0) $ ((((\digitalClock|minUnit|process_0~0_combout\ & \digitalClock|minUnit|tensEnable~q\)) # (!\digitalClock|minTen|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minTen|process_0~0_combout\,
	datab => \digitalClock|minUnit|process_0~0_combout\,
	datac => \digitalClock|minTen|s_value\(0),
	datad => \digitalClock|minUnit|tensEnable~q\,
	combout => \digitalClock|minTen|s_value[0]~3_combout\);

-- Location: FF_X98_Y36_N5
\digitalClock|minTen|s_value[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|minTen|s_value[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|minTen|s_value\(0));

-- Location: LCCOMB_X99_Y36_N14
\digitalClock|minTen|s_value[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTen|s_value[1]~5_cout\ = CARRY(\digitalClock|minTen|s_value\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|minTen|s_value\(0),
	datad => VCC,
	cout => \digitalClock|minTen|s_value[1]~5_cout\);

-- Location: LCCOMB_X99_Y36_N16
\digitalClock|minTen|s_value[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTen|s_value[1]~6_combout\ = (\digitalClock|minTen|process_0~1_combout\ & ((\digitalClock|minTen|s_value\(1) & (\digitalClock|minTen|s_value[1]~5_cout\ & VCC)) # (!\digitalClock|minTen|s_value\(1) & 
-- (!\digitalClock|minTen|s_value[1]~5_cout\)))) # (!\digitalClock|minTen|process_0~1_combout\ & ((\digitalClock|minTen|s_value\(1) & (!\digitalClock|minTen|s_value[1]~5_cout\)) # (!\digitalClock|minTen|s_value\(1) & 
-- ((\digitalClock|minTen|s_value[1]~5_cout\) # (GND)))))
-- \digitalClock|minTen|s_value[1]~7\ = CARRY((\digitalClock|minTen|process_0~1_combout\ & (!\digitalClock|minTen|s_value\(1) & !\digitalClock|minTen|s_value[1]~5_cout\)) # (!\digitalClock|minTen|process_0~1_combout\ & 
-- ((!\digitalClock|minTen|s_value[1]~5_cout\) # (!\digitalClock|minTen|s_value\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minTen|process_0~1_combout\,
	datab => \digitalClock|minTen|s_value\(1),
	datad => VCC,
	cin => \digitalClock|minTen|s_value[1]~5_cout\,
	combout => \digitalClock|minTen|s_value[1]~6_combout\,
	cout => \digitalClock|minTen|s_value[1]~7\);

-- Location: LCCOMB_X99_Y36_N26
\digitalClock|minTen|tensEnable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTen|tensEnable~0_combout\ = (!\digitalClock|minTen|s_value\(3) & !\digitalClock|minTen|s_value\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|minTen|s_value\(3),
	datad => \digitalClock|minTen|s_value\(1),
	combout => \digitalClock|minTen|tensEnable~0_combout\);

-- Location: LCCOMB_X99_Y36_N24
\digitalClock|minTen|s_value[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTen|s_value[0]~8_combout\ = (\digitalClock|minTen|tensEnable~0_combout\ & ((\digitalClock|minTen|s_value\(0) & (!\digitalClock|minTen|process_0~1_combout\ & \digitalClock|minTen|s_value\(2))) # (!\digitalClock|minTen|s_value\(0) & 
-- (\digitalClock|minTen|process_0~1_combout\ & !\digitalClock|minTen|s_value\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minTen|tensEnable~0_combout\,
	datab => \digitalClock|minTen|s_value\(0),
	datac => \digitalClock|minTen|process_0~1_combout\,
	datad => \digitalClock|minTen|s_value\(2),
	combout => \digitalClock|minTen|s_value[0]~8_combout\);

-- Location: LCCOMB_X98_Y36_N16
\digitalClock|minTen|s_value[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTen|s_value[0]~9_combout\ = ((\digitalClock|minUnit|tensEnable~q\ & \digitalClock|minUnit|process_0~0_combout\)) # (!\digitalClock|minTen|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|minUnit|tensEnable~q\,
	datac => \digitalClock|minUnit|process_0~0_combout\,
	datad => \digitalClock|minTen|process_0~0_combout\,
	combout => \digitalClock|minTen|s_value[0]~9_combout\);

-- Location: FF_X99_Y36_N17
\digitalClock|minTen|s_value[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|minTen|s_value[1]~6_combout\,
	asdata => \~GND~combout\,
	sload => \digitalClock|minTen|s_value[0]~8_combout\,
	ena => \digitalClock|minTen|s_value[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|minTen|s_value\(1));

-- Location: LCCOMB_X99_Y36_N18
\digitalClock|minTen|s_value[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTen|s_value[2]~10_combout\ = ((\digitalClock|minTen|process_0~1_combout\ $ (\digitalClock|minTen|s_value\(2) $ (!\digitalClock|minTen|s_value[1]~7\)))) # (GND)
-- \digitalClock|minTen|s_value[2]~11\ = CARRY((\digitalClock|minTen|process_0~1_combout\ & ((\digitalClock|minTen|s_value\(2)) # (!\digitalClock|minTen|s_value[1]~7\))) # (!\digitalClock|minTen|process_0~1_combout\ & (\digitalClock|minTen|s_value\(2) & 
-- !\digitalClock|minTen|s_value[1]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minTen|process_0~1_combout\,
	datab => \digitalClock|minTen|s_value\(2),
	datad => VCC,
	cin => \digitalClock|minTen|s_value[1]~7\,
	combout => \digitalClock|minTen|s_value[2]~10_combout\,
	cout => \digitalClock|minTen|s_value[2]~11\);

-- Location: FF_X99_Y36_N19
\digitalClock|minTen|s_value[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|minTen|s_value[2]~10_combout\,
	asdata => \digitalClock|minTen|process_0~1_combout\,
	sload => \digitalClock|minTen|s_value[0]~8_combout\,
	ena => \digitalClock|minTen|s_value[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|minTen|s_value\(2));

-- Location: LCCOMB_X99_Y36_N20
\digitalClock|minTen|s_value[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTen|s_value[3]~12_combout\ = \digitalClock|minTen|process_0~1_combout\ $ (\digitalClock|minTen|s_value[2]~11\ $ (\digitalClock|minTen|s_value\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minTen|process_0~1_combout\,
	datad => \digitalClock|minTen|s_value\(3),
	cin => \digitalClock|minTen|s_value[2]~11\,
	combout => \digitalClock|minTen|s_value[3]~12_combout\);

-- Location: FF_X99_Y36_N21
\digitalClock|minTen|s_value[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|minTen|s_value[3]~12_combout\,
	asdata => \~GND~combout\,
	sload => \digitalClock|minTen|s_value[0]~8_combout\,
	ena => \digitalClock|minTen|s_value[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|minTen|s_value\(3));

-- Location: LCCOMB_X99_Y36_N28
\digitalClock|minTenDecod|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTenDecod|Mux6~0_combout\ = (\digitalClock|minTen|s_value\(3) & (\digitalClock|minTen|s_value\(0) & (\digitalClock|minTen|s_value\(1) $ (\digitalClock|minTen|s_value\(2))))) # (!\digitalClock|minTen|s_value\(3) & 
-- (!\digitalClock|minTen|s_value\(1) & (\digitalClock|minTen|s_value\(0) $ (\digitalClock|minTen|s_value\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minTen|s_value\(3),
	datab => \digitalClock|minTen|s_value\(1),
	datac => \digitalClock|minTen|s_value\(0),
	datad => \digitalClock|minTen|s_value\(2),
	combout => \digitalClock|minTenDecod|Mux6~0_combout\);

-- Location: LCCOMB_X103_Y36_N26
\digitalClock|minTenDecod|decOut_n[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTenDecod|decOut_n[0]~0_combout\ = (\digitalClock|hexEnable|minEnable~q\) # (\digitalClock|minTenDecod|Mux6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|hexEnable|minEnable~q\,
	datad => \digitalClock|minTenDecod|Mux6~0_combout\,
	combout => \digitalClock|minTenDecod|decOut_n[0]~0_combout\);

-- Location: LCCOMB_X99_Y36_N6
\digitalClock|minTenDecod|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTenDecod|Mux5~0_combout\ = (\digitalClock|minTen|s_value\(3) & ((\digitalClock|minTen|s_value\(0) & (\digitalClock|minTen|s_value\(1))) # (!\digitalClock|minTen|s_value\(0) & ((\digitalClock|minTen|s_value\(2)))))) # 
-- (!\digitalClock|minTen|s_value\(3) & (\digitalClock|minTen|s_value\(2) & (\digitalClock|minTen|s_value\(1) $ (\digitalClock|minTen|s_value\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minTen|s_value\(3),
	datab => \digitalClock|minTen|s_value\(1),
	datac => \digitalClock|minTen|s_value\(0),
	datad => \digitalClock|minTen|s_value\(2),
	combout => \digitalClock|minTenDecod|Mux5~0_combout\);

-- Location: LCCOMB_X103_Y36_N20
\digitalClock|minTenDecod|decOut_n[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTenDecod|decOut_n[1]~1_combout\ = (\digitalClock|hexEnable|minEnable~q\) # (\digitalClock|minTenDecod|Mux5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|hexEnable|minEnable~q\,
	datad => \digitalClock|minTenDecod|Mux5~0_combout\,
	combout => \digitalClock|minTenDecod|decOut_n[1]~1_combout\);

-- Location: LCCOMB_X99_Y36_N12
\digitalClock|minTenDecod|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTenDecod|Mux4~0_combout\ = (\digitalClock|minTen|s_value\(3) & (\digitalClock|minTen|s_value\(2) & ((\digitalClock|minTen|s_value\(1)) # (!\digitalClock|minTen|s_value\(0))))) # (!\digitalClock|minTen|s_value\(3) & 
-- (\digitalClock|minTen|s_value\(1) & (!\digitalClock|minTen|s_value\(0) & !\digitalClock|minTen|s_value\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minTen|s_value\(3),
	datab => \digitalClock|minTen|s_value\(1),
	datac => \digitalClock|minTen|s_value\(0),
	datad => \digitalClock|minTen|s_value\(2),
	combout => \digitalClock|minTenDecod|Mux4~0_combout\);

-- Location: LCCOMB_X103_Y36_N22
\digitalClock|minTenDecod|decOut_n[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTenDecod|decOut_n[2]~2_combout\ = (\digitalClock|minTenDecod|Mux4~0_combout\) # (\digitalClock|hexEnable|minEnable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|minTenDecod|Mux4~0_combout\,
	datac => \digitalClock|hexEnable|minEnable~q\,
	combout => \digitalClock|minTenDecod|decOut_n[2]~2_combout\);

-- Location: LCCOMB_X99_Y36_N22
\digitalClock|minTenDecod|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTenDecod|Mux3~0_combout\ = (\digitalClock|minTen|s_value\(1) & ((\digitalClock|minTen|s_value\(0) & ((\digitalClock|minTen|s_value\(2)))) # (!\digitalClock|minTen|s_value\(0) & (\digitalClock|minTen|s_value\(3) & 
-- !\digitalClock|minTen|s_value\(2))))) # (!\digitalClock|minTen|s_value\(1) & (!\digitalClock|minTen|s_value\(3) & (\digitalClock|minTen|s_value\(0) $ (\digitalClock|minTen|s_value\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minTen|s_value\(3),
	datab => \digitalClock|minTen|s_value\(1),
	datac => \digitalClock|minTen|s_value\(0),
	datad => \digitalClock|minTen|s_value\(2),
	combout => \digitalClock|minTenDecod|Mux3~0_combout\);

-- Location: LCCOMB_X103_Y36_N28
\digitalClock|minTenDecod|decOut_n[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTenDecod|decOut_n[3]~3_combout\ = (\digitalClock|hexEnable|minEnable~q\) # (\digitalClock|minTenDecod|Mux3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|hexEnable|minEnable~q\,
	datad => \digitalClock|minTenDecod|Mux3~0_combout\,
	combout => \digitalClock|minTenDecod|decOut_n[3]~3_combout\);

-- Location: LCCOMB_X99_Y36_N8
\digitalClock|minTenDecod|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTenDecod|Mux2~0_combout\ = (\digitalClock|minTen|s_value\(1) & (!\digitalClock|minTen|s_value\(3) & (\digitalClock|minTen|s_value\(0)))) # (!\digitalClock|minTen|s_value\(1) & ((\digitalClock|minTen|s_value\(2) & 
-- (!\digitalClock|minTen|s_value\(3))) # (!\digitalClock|minTen|s_value\(2) & ((\digitalClock|minTen|s_value\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minTen|s_value\(3),
	datab => \digitalClock|minTen|s_value\(1),
	datac => \digitalClock|minTen|s_value\(0),
	datad => \digitalClock|minTen|s_value\(2),
	combout => \digitalClock|minTenDecod|Mux2~0_combout\);

-- Location: LCCOMB_X103_Y36_N14
\digitalClock|minTenDecod|decOut_n[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTenDecod|decOut_n[4]~4_combout\ = (\digitalClock|hexEnable|minEnable~q\) # (\digitalClock|minTenDecod|Mux2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|hexEnable|minEnable~q\,
	datad => \digitalClock|minTenDecod|Mux2~0_combout\,
	combout => \digitalClock|minTenDecod|decOut_n[4]~4_combout\);

-- Location: LCCOMB_X99_Y36_N10
\digitalClock|minTenDecod|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTenDecod|Mux1~0_combout\ = (\digitalClock|minTen|s_value\(1) & (!\digitalClock|minTen|s_value\(3) & ((\digitalClock|minTen|s_value\(0)) # (!\digitalClock|minTen|s_value\(2))))) # (!\digitalClock|minTen|s_value\(1) & 
-- (\digitalClock|minTen|s_value\(0) & (\digitalClock|minTen|s_value\(3) $ (!\digitalClock|minTen|s_value\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minTen|s_value\(3),
	datab => \digitalClock|minTen|s_value\(1),
	datac => \digitalClock|minTen|s_value\(0),
	datad => \digitalClock|minTen|s_value\(2),
	combout => \digitalClock|minTenDecod|Mux1~0_combout\);

-- Location: LCCOMB_X103_Y36_N16
\digitalClock|minTenDecod|decOut_n[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTenDecod|decOut_n[5]~5_combout\ = (\digitalClock|minTenDecod|Mux1~0_combout\) # (\digitalClock|hexEnable|minEnable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minTenDecod|Mux1~0_combout\,
	datac => \digitalClock|hexEnable|minEnable~q\,
	combout => \digitalClock|minTenDecod|decOut_n[5]~5_combout\);

-- Location: LCCOMB_X99_Y36_N4
\digitalClock|minTenDecod|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTenDecod|Mux0~0_combout\ = (\digitalClock|minTen|s_value\(0) & ((\digitalClock|minTen|s_value\(3)) # (\digitalClock|minTen|s_value\(1) $ (\digitalClock|minTen|s_value\(2))))) # (!\digitalClock|minTen|s_value\(0) & 
-- ((\digitalClock|minTen|s_value\(1)) # (\digitalClock|minTen|s_value\(3) $ (\digitalClock|minTen|s_value\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minTen|s_value\(3),
	datab => \digitalClock|minTen|s_value\(1),
	datac => \digitalClock|minTen|s_value\(0),
	datad => \digitalClock|minTen|s_value\(2),
	combout => \digitalClock|minTenDecod|Mux0~0_combout\);

-- Location: LCCOMB_X103_Y36_N18
\digitalClock|minTenDecod|decOut_n[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTenDecod|decOut_n[6]~6_combout\ = (\digitalClock|hexEnable|minEnable~q\) # (!\digitalClock|minTenDecod|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|hexEnable|minEnable~q\,
	datad => \digitalClock|minTenDecod|Mux0~0_combout\,
	combout => \digitalClock|minTenDecod|decOut_n[6]~6_combout\);

-- Location: LCCOMB_X92_Y35_N6
\digitalClock|hexEnable|hourEnable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hexEnable|hourEnable~0_combout\ = (!\digitalClock|hexEnable|s_count\(25) & (\digitalClock|setClock|current_state.set_h~q\ & ((!\digitalClock|hexEnable|minEnable~0_combout\) # (!\digitalClock|hexEnable|s_count\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hexEnable|s_count\(25),
	datab => \digitalClock|hexEnable|s_count\(24),
	datac => \digitalClock|setClock|current_state.set_h~q\,
	datad => \digitalClock|hexEnable|minEnable~0_combout\,
	combout => \digitalClock|hexEnable|hourEnable~0_combout\);

-- Location: FF_X92_Y35_N7
\digitalClock|hexEnable|hourEnable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hexEnable|hourEnable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hexEnable|hourEnable~q\);

-- Location: LCCOMB_X98_Y36_N12
\digitalClock|minTen|tensEnable~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTen|tensEnable~1_combout\ = (\digitalClock|minTen|s_value\(0) & (!\digitalClock|minTen|process_0~0_combout\ & (\digitalClock|minTen|process_0~1_combout\ & !\digitalClock|minTen|s_value\(2)))) # (!\digitalClock|minTen|s_value\(0) & 
-- (((!\digitalClock|minTen|process_0~1_combout\ & \digitalClock|minTen|s_value\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minTen|process_0~0_combout\,
	datab => \digitalClock|minTen|s_value\(0),
	datac => \digitalClock|minTen|process_0~1_combout\,
	datad => \digitalClock|minTen|s_value\(2),
	combout => \digitalClock|minTen|tensEnable~1_combout\);

-- Location: LCCOMB_X98_Y36_N6
\digitalClock|minTen|tensEnable~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|minTen|tensEnable~2_combout\ = (\digitalClock|minTen|tensEnable~1_combout\ & ((\digitalClock|minTen|tensEnable~0_combout\) # ((\digitalClock|minTen|tensEnable~q\ & !\digitalClock|minTen|s_value[0]~9_combout\)))) # 
-- (!\digitalClock|minTen|tensEnable~1_combout\ & (((\digitalClock|minTen|tensEnable~q\ & !\digitalClock|minTen|s_value[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minTen|tensEnable~1_combout\,
	datab => \digitalClock|minTen|tensEnable~0_combout\,
	datac => \digitalClock|minTen|tensEnable~q\,
	datad => \digitalClock|minTen|s_value[0]~9_combout\,
	combout => \digitalClock|minTen|tensEnable~2_combout\);

-- Location: FF_X98_Y36_N7
\digitalClock|minTen|tensEnable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|minTen|tensEnable~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|minTen|tensEnable~q\);

-- Location: LCCOMB_X92_Y36_N20
\digitalClock|s_hourUnitEnable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|s_hourUnitEnable~0_combout\ = (!\KEY[1]~input_o\ & \digitalClock|setClock|current_state.set_h~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[1]~input_o\,
	datad => \digitalClock|setClock|current_state.set_h~q\,
	combout => \digitalClock|s_hourUnitEnable~0_combout\);

-- Location: LCCOMB_X92_Y36_N22
\digitalClock|s_hourUnitEnable\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|s_hourUnitEnable~combout\ = (\digitalClock|s_hourUnitEnable~0_combout\) # ((\digitalClock|minUnit|tensEnable~q\ & (\digitalClock|minTen|tensEnable~q\ & !\digitalClock|setClock|current_state.normal~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|minUnit|tensEnable~q\,
	datab => \digitalClock|minTen|tensEnable~q\,
	datac => \digitalClock|setClock|current_state.normal~q\,
	datad => \digitalClock|s_hourUnitEnable~0_combout\,
	combout => \digitalClock|s_hourUnitEnable~combout\);

-- Location: LCCOMB_X57_Y36_N2
\digitalClock|hourUnit|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|process_0~0_combout\ = (\digitalClock|s_hourUnitEnable~combout\ & \digitalClock|clkEnable|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|s_hourUnitEnable~combout\,
	datad => \digitalClock|clkEnable|enable~q\,
	combout => \digitalClock|hourUnit|process_0~0_combout\);

-- Location: LCCOMB_X57_Y36_N6
\digitalClock|hourUnit|s_value[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|s_value[0]~17_combout\ = !\digitalClock|hourUnit|s_value\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|hourUnit|s_value\(0),
	combout => \digitalClock|hourUnit|s_value[0]~17_combout\);

-- Location: LCCOMB_X92_Y36_N10
\digitalClock|hourUnit|s_value~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|s_value~13_combout\ = (\digitalClock|clkEnable|enable~q\ & ((\digitalClock|s_hourUnitEnable~combout\) # ((!\KEY[0]~input_o\ & \digitalClock|setClock|current_state.set_h~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \digitalClock|s_hourUnitEnable~combout\,
	datac => \digitalClock|clkEnable|enable~q\,
	datad => \digitalClock|setClock|current_state.set_h~q\,
	combout => \digitalClock|hourUnit|s_value~13_combout\);

-- Location: FF_X57_Y36_N7
\digitalClock|hourUnit|s_value[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \digitalClock|hourUnit|s_value[0]~17_combout\,
	ena => \digitalClock|hourUnit|s_value~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hourUnit|s_value\(0));

-- Location: LCCOMB_X55_Y36_N20
\digitalClock|hourUnit|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|Add2~1_combout\ = \digitalClock|hourUnit|s_value\(3) $ (((\digitalClock|hourUnit|s_value\(1)) # ((\digitalClock|hourUnit|s_value\(2)) # (\digitalClock|hourUnit|s_value\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|s_value\(1),
	datab => \digitalClock|hourUnit|s_value\(3),
	datac => \digitalClock|hourUnit|s_value\(2),
	datad => \digitalClock|hourUnit|s_value\(0),
	combout => \digitalClock|hourUnit|Add2~1_combout\);

-- Location: LCCOMB_X55_Y36_N18
\digitalClock|hourUnit|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|Equal2~0_combout\ = (!\digitalClock|hourUnit|s_value\(1) & (!\digitalClock|hourUnit|s_value\(3) & (!\digitalClock|hourUnit|s_value\(2) & !\digitalClock|hourUnit|s_value\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|s_value\(1),
	datab => \digitalClock|hourUnit|s_value\(3),
	datac => \digitalClock|hourUnit|s_value\(2),
	datad => \digitalClock|hourUnit|s_value\(0),
	combout => \digitalClock|hourUnit|Equal2~0_combout\);

-- Location: LCCOMB_X55_Y36_N28
\digitalClock|hourUnit|s_value[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|s_value[3]~1_combout\ = (\digitalClock|hourUnit|Equal2~0_combout\ & (!\digitalClock|s_hourUnitMax[3]~1_combout\)) # (!\digitalClock|hourUnit|Equal2~0_combout\ & ((!\digitalClock|hourUnit|Add2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|s_hourUnitMax[3]~1_combout\,
	datab => \digitalClock|hourUnit|Add2~1_combout\,
	datad => \digitalClock|hourUnit|Equal2~0_combout\,
	combout => \digitalClock|hourUnit|s_value[3]~1_combout\);

-- Location: LCCOMB_X55_Y36_N12
\digitalClock|hourUnit|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|Equal0~1_combout\ = (\digitalClock|s_hourUnitMax[3]~0_combout\ & (\digitalClock|hourUnit|Equal0~0_combout\ & ((\digitalClock|hourUnit|s_value\(1)) # (\digitalClock|hourUnit|s_value\(3))))) # 
-- (!\digitalClock|s_hourUnitMax[3]~0_combout\ & (((!\digitalClock|hourUnit|s_value\(1) & \digitalClock|hourUnit|s_value\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|Equal0~0_combout\,
	datab => \digitalClock|s_hourUnitMax[3]~0_combout\,
	datac => \digitalClock|hourUnit|s_value\(1),
	datad => \digitalClock|hourUnit|s_value\(3),
	combout => \digitalClock|hourUnit|Equal0~1_combout\);

-- Location: LCCOMB_X55_Y36_N8
\digitalClock|hourUnit|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|Add0~0_combout\ = \digitalClock|hourUnit|s_value\(3) $ (((\digitalClock|hourUnit|s_value\(1) & (\digitalClock|hourUnit|s_value\(2) & \digitalClock|hourUnit|s_value\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|s_value\(1),
	datab => \digitalClock|hourUnit|s_value\(3),
	datac => \digitalClock|hourUnit|s_value\(2),
	datad => \digitalClock|hourUnit|s_value\(0),
	combout => \digitalClock|hourUnit|Add0~0_combout\);

-- Location: LCCOMB_X55_Y36_N16
\digitalClock|hourUnit|s_value~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|s_value~12_combout\ = (\digitalClock|hourUnit|Add0~0_combout\ & (((\digitalClock|hourUnit|s_value\(2)) # (!\digitalClock|hourUnit|s_value\(0))) # (!\digitalClock|hourUnit|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|Equal0~1_combout\,
	datab => \digitalClock|hourUnit|Add0~0_combout\,
	datac => \digitalClock|hourUnit|s_value\(2),
	datad => \digitalClock|hourUnit|s_value\(0),
	combout => \digitalClock|hourUnit|s_value~12_combout\);

-- Location: FF_X55_Y36_N29
\digitalClock|hourUnit|s_value[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \digitalClock|hourUnit|s_value[3]~1_combout\,
	asdata => \digitalClock|hourUnit|s_value~12_combout\,
	sload => \digitalClock|hourUnit|process_0~0_combout\,
	ena => \digitalClock|hourUnit|s_value~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hourUnit|s_value\(3));

-- Location: LCCOMB_X55_Y36_N14
\digitalClock|hourUnit|tensEnable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|tensEnable~0_combout\ = (\digitalClock|hourUnit|s_value\(2)) # ((\digitalClock|hourUnit|s_value\(0) & ((\digitalClock|hourUnit|s_value\(1)) # (\digitalClock|hourUnit|s_value\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|s_value\(1),
	datab => \digitalClock|hourUnit|s_value\(3),
	datac => \digitalClock|hourUnit|s_value\(2),
	datad => \digitalClock|hourUnit|s_value\(0),
	combout => \digitalClock|hourUnit|tensEnable~0_combout\);

-- Location: LCCOMB_X58_Y36_N14
\digitalClock|hourUnit|tensEnable~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|tensEnable~1_combout\ = (!\digitalClock|hourUnit|tensEnable~0_combout\ & ((\digitalClock|hourUnit|process_0~0_combout\ & (!\digitalClock|hourUnit|s_value\(0) & \digitalClock|hourUnit|Equal0~1_combout\)) # 
-- (!\digitalClock|hourUnit|process_0~0_combout\ & (\digitalClock|hourUnit|s_value\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|process_0~0_combout\,
	datab => \digitalClock|hourUnit|s_value\(0),
	datac => \digitalClock|hourUnit|tensEnable~0_combout\,
	datad => \digitalClock|hourUnit|Equal0~1_combout\,
	combout => \digitalClock|hourUnit|tensEnable~1_combout\);

-- Location: FF_X58_Y36_N15
\digitalClock|hourUnit|tensEnable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \digitalClock|hourUnit|tensEnable~1_combout\,
	ena => \digitalClock|hourUnit|s_value~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hourUnit|tensEnable~q\);

-- Location: LCCOMB_X57_Y36_N26
\digitalClock|hourTen|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTen|process_0~0_combout\ = ((!\digitalClock|clkEnable|enable~q\) # (!\digitalClock|s_hourUnitEnable~combout\)) # (!\digitalClock|hourUnit|tensEnable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hourUnit|tensEnable~q\,
	datac => \digitalClock|s_hourUnitEnable~combout\,
	datad => \digitalClock|clkEnable|enable~q\,
	combout => \digitalClock|hourTen|process_0~0_combout\);

-- Location: LCCOMB_X56_Y36_N30
\digitalClock|hourTen|s_value[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTen|s_value[1]~4_combout\ = (\digitalClock|s_hourUnitMax[3]~0_combout\ & (\digitalClock|hourTen|s_value\(1) $ (((!\digitalClock|hourUnit|process_0~0_combout\) # (!\digitalClock|hourUnit|tensEnable~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourTen|s_value\(1),
	datab => \digitalClock|hourUnit|tensEnable~q\,
	datac => \digitalClock|s_hourUnitMax[3]~0_combout\,
	datad => \digitalClock|hourUnit|process_0~0_combout\,
	combout => \digitalClock|hourTen|s_value[1]~4_combout\);

-- Location: LCCOMB_X92_Y36_N24
\digitalClock|hourUnit|s_value~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|s_value~10_combout\ = (!\KEY[0]~input_o\ & \digitalClock|setClock|current_state.set_h~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datad => \digitalClock|setClock|current_state.set_h~q\,
	combout => \digitalClock|hourUnit|s_value~10_combout\);

-- Location: LCCOMB_X57_Y36_N12
\digitalClock|hourTen|s_value[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTen|s_value[1]~3_combout\ = (\digitalClock|hourUnit|tensEnable~q\ & (\digitalClock|clkEnable|enable~q\ & ((\digitalClock|s_hourUnitEnable~combout\) # (\digitalClock|hourUnit|s_value~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|s_hourUnitEnable~combout\,
	datab => \digitalClock|hourUnit|tensEnable~q\,
	datac => \digitalClock|hourUnit|s_value~10_combout\,
	datad => \digitalClock|clkEnable|enable~q\,
	combout => \digitalClock|hourTen|s_value[1]~3_combout\);

-- Location: LCCOMB_X56_Y36_N18
\digitalClock|hourTen|s_value[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTen|s_value[0]~5_combout\ = (\digitalClock|hourTen|s_value[1]~3_combout\ & (!\digitalClock|hourTen|s_value[1]~4_combout\ & !\digitalClock|hourTen|s_value\(0))) # (!\digitalClock|hourTen|s_value[1]~3_combout\ & 
-- ((\digitalClock|hourTen|s_value\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourTen|s_value[1]~4_combout\,
	datac => \digitalClock|hourTen|s_value[1]~3_combout\,
	datad => \digitalClock|hourTen|s_value\(0),
	combout => \digitalClock|hourTen|s_value[0]~5_combout\);

-- Location: FF_X57_Y36_N5
\digitalClock|hourTen|s_value[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \digitalClock|hourTen|s_value[0]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hourTen|s_value\(0));

-- Location: LCCOMB_X56_Y36_N6
\digitalClock|hourTen|s_value[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTen|s_value[1]~7_cout\ = CARRY(\digitalClock|hourTen|s_value\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourTen|s_value\(0),
	datad => VCC,
	cout => \digitalClock|hourTen|s_value[1]~7_cout\);

-- Location: LCCOMB_X56_Y36_N8
\digitalClock|hourTen|s_value[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTen|s_value[1]~8_combout\ = (\digitalClock|hourTen|process_0~0_combout\ & ((\digitalClock|hourTen|s_value\(1) & (\digitalClock|hourTen|s_value[1]~7_cout\ & VCC)) # (!\digitalClock|hourTen|s_value\(1) & 
-- (!\digitalClock|hourTen|s_value[1]~7_cout\)))) # (!\digitalClock|hourTen|process_0~0_combout\ & ((\digitalClock|hourTen|s_value\(1) & (!\digitalClock|hourTen|s_value[1]~7_cout\)) # (!\digitalClock|hourTen|s_value\(1) & 
-- ((\digitalClock|hourTen|s_value[1]~7_cout\) # (GND)))))
-- \digitalClock|hourTen|s_value[1]~9\ = CARRY((\digitalClock|hourTen|process_0~0_combout\ & (!\digitalClock|hourTen|s_value\(1) & !\digitalClock|hourTen|s_value[1]~7_cout\)) # (!\digitalClock|hourTen|process_0~0_combout\ & 
-- ((!\digitalClock|hourTen|s_value[1]~7_cout\) # (!\digitalClock|hourTen|s_value\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourTen|process_0~0_combout\,
	datab => \digitalClock|hourTen|s_value\(1),
	datad => VCC,
	cin => \digitalClock|hourTen|s_value[1]~7_cout\,
	combout => \digitalClock|hourTen|s_value[1]~8_combout\,
	cout => \digitalClock|hourTen|s_value[1]~9\);

-- Location: FF_X56_Y36_N9
\digitalClock|hourTen|s_value[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \digitalClock|hourTen|s_value[1]~8_combout\,
	asdata => \digitalClock|hourTen|process_0~0_combout\,
	sload => \digitalClock|hourTen|s_value[1]~4_combout\,
	ena => \digitalClock|hourTen|s_value[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hourTen|s_value\(1));

-- Location: LCCOMB_X56_Y36_N10
\digitalClock|hourTen|s_value[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTen|s_value[2]~10_combout\ = ((\digitalClock|hourTen|s_value\(2) $ (\digitalClock|hourTen|process_0~0_combout\ $ (!\digitalClock|hourTen|s_value[1]~9\)))) # (GND)
-- \digitalClock|hourTen|s_value[2]~11\ = CARRY((\digitalClock|hourTen|s_value\(2) & ((\digitalClock|hourTen|process_0~0_combout\) # (!\digitalClock|hourTen|s_value[1]~9\))) # (!\digitalClock|hourTen|s_value\(2) & (\digitalClock|hourTen|process_0~0_combout\ 
-- & !\digitalClock|hourTen|s_value[1]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourTen|s_value\(2),
	datab => \digitalClock|hourTen|process_0~0_combout\,
	datad => VCC,
	cin => \digitalClock|hourTen|s_value[1]~9\,
	combout => \digitalClock|hourTen|s_value[2]~10_combout\,
	cout => \digitalClock|hourTen|s_value[2]~11\);

-- Location: FF_X56_Y36_N11
\digitalClock|hourTen|s_value[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \digitalClock|hourTen|s_value[2]~10_combout\,
	asdata => \~GND~combout\,
	sload => \digitalClock|hourTen|s_value[1]~4_combout\,
	ena => \digitalClock|hourTen|s_value[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hourTen|s_value\(2));

-- Location: LCCOMB_X56_Y36_N12
\digitalClock|hourTen|s_value[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTen|s_value[3]~12_combout\ = \digitalClock|hourTen|s_value\(3) $ (\digitalClock|hourTen|s_value[2]~11\ $ (\digitalClock|hourTen|process_0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourTen|s_value\(3),
	datad => \digitalClock|hourTen|process_0~0_combout\,
	cin => \digitalClock|hourTen|s_value[2]~11\,
	combout => \digitalClock|hourTen|s_value[3]~12_combout\);

-- Location: FF_X56_Y36_N13
\digitalClock|hourTen|s_value[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \digitalClock|hourTen|s_value[3]~12_combout\,
	asdata => \~GND~combout\,
	sload => \digitalClock|hourTen|s_value[1]~4_combout\,
	ena => \digitalClock|hourTen|s_value[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hourTen|s_value\(3));

-- Location: LCCOMB_X56_Y36_N20
\digitalClock|s_hourUnitMax[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|s_hourUnitMax[3]~0_combout\ = (!\digitalClock|hourTen|s_value\(2) & (!\digitalClock|hourTen|s_value\(0) & !\digitalClock|hourTen|s_value\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourTen|s_value\(2),
	datab => \digitalClock|hourTen|s_value\(0),
	datad => \digitalClock|hourTen|s_value\(3),
	combout => \digitalClock|s_hourUnitMax[3]~0_combout\);

-- Location: LCCOMB_X55_Y36_N10
\digitalClock|s_hourUnitMax[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|s_hourUnitMax[3]~1_combout\ = (\digitalClock|s_hourUnitMax[3]~0_combout\ & (\KEY[0]~input_o\ $ (!\digitalClock|hourTen|s_value\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \digitalClock|s_hourUnitMax[3]~0_combout\,
	datac => \digitalClock|hourTen|s_value\(1),
	combout => \digitalClock|s_hourUnitMax[3]~1_combout\);

-- Location: LCCOMB_X55_Y36_N24
\digitalClock|hourUnit|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|Add2~0_combout\ = \digitalClock|hourUnit|s_value\(1) $ (\digitalClock|hourUnit|s_value\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|hourUnit|s_value\(1),
	datad => \digitalClock|hourUnit|s_value\(0),
	combout => \digitalClock|hourUnit|Add2~0_combout\);

-- Location: LCCOMB_X55_Y36_N26
\digitalClock|hourUnit|s_value[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|s_value[1]~0_combout\ = (\digitalClock|hourUnit|Equal2~0_combout\ & (\digitalClock|s_hourUnitMax[3]~1_combout\)) # (!\digitalClock|hourUnit|Equal2~0_combout\ & ((!\digitalClock|hourUnit|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|s_hourUnitMax[3]~1_combout\,
	datab => \digitalClock|hourUnit|Add2~0_combout\,
	datad => \digitalClock|hourUnit|Equal2~0_combout\,
	combout => \digitalClock|hourUnit|s_value[1]~0_combout\);

-- Location: LCCOMB_X55_Y36_N2
\digitalClock|hourUnit|s_value~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|s_value~14_combout\ = (\digitalClock|hourUnit|s_value\(1) & (((!\digitalClock|hourUnit|s_value\(0))))) # (!\digitalClock|hourUnit|s_value\(1) & (\digitalClock|hourUnit|s_value\(0) & ((\digitalClock|hourUnit|s_value\(2)) # 
-- (!\digitalClock|hourUnit|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|Equal0~1_combout\,
	datab => \digitalClock|hourUnit|s_value\(1),
	datac => \digitalClock|hourUnit|s_value\(2),
	datad => \digitalClock|hourUnit|s_value\(0),
	combout => \digitalClock|hourUnit|s_value~14_combout\);

-- Location: FF_X55_Y36_N27
\digitalClock|hourUnit|s_value[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \digitalClock|hourUnit|s_value[1]~0_combout\,
	asdata => \digitalClock|hourUnit|s_value~14_combout\,
	sload => \digitalClock|hourUnit|process_0~0_combout\,
	ena => \digitalClock|hourUnit|s_value~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hourUnit|s_value\(1));

-- Location: LCCOMB_X55_Y36_N30
\digitalClock|hourUnit|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|Equal0~0_combout\ = (\digitalClock|hourUnit|s_value\(1) & (!\digitalClock|hourUnit|s_value\(3) & (\digitalClock|hourTen|s_value\(1) $ (!\KEY[0]~input_o\)))) # (!\digitalClock|hourUnit|s_value\(1) & 
-- (\digitalClock|hourUnit|s_value\(3) & (\digitalClock|hourTen|s_value\(1) $ (\KEY[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|s_value\(1),
	datab => \digitalClock|hourUnit|s_value\(3),
	datac => \digitalClock|hourTen|s_value\(1),
	datad => \KEY[0]~input_o\,
	combout => \digitalClock|hourUnit|Equal0~0_combout\);

-- Location: LCCOMB_X55_Y36_N22
\digitalClock|hourUnit|s_value~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|s_value~15_combout\ = (\digitalClock|hourUnit|s_value\(1) & (\digitalClock|hourUnit|Equal0~0_combout\ & (\digitalClock|s_hourUnitMax[3]~0_combout\))) # (!\digitalClock|hourUnit|s_value\(1) & (((\digitalClock|hourUnit|s_value\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|Equal0~0_combout\,
	datab => \digitalClock|hourUnit|s_value\(1),
	datac => \digitalClock|s_hourUnitMax[3]~0_combout\,
	datad => \digitalClock|hourUnit|s_value\(3),
	combout => \digitalClock|hourUnit|s_value~15_combout\);

-- Location: LCCOMB_X57_Y36_N10
\digitalClock|hourUnit|s_value~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|s_value~16_combout\ = (\digitalClock|hourUnit|s_value\(0) & (\digitalClock|s_hourUnitEnable~combout\ & (\digitalClock|hourUnit|s_value\(1) & \digitalClock|clkEnable|enable~q\))) # (!\digitalClock|hourUnit|s_value\(0) & 
-- ((\digitalClock|hourUnit|s_value\(1)) # ((\digitalClock|s_hourUnitEnable~combout\ & \digitalClock|clkEnable|enable~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|s_hourUnitEnable~combout\,
	datab => \digitalClock|hourUnit|s_value\(0),
	datac => \digitalClock|hourUnit|s_value\(1),
	datad => \digitalClock|clkEnable|enable~q\,
	combout => \digitalClock|hourUnit|s_value~16_combout\);

-- Location: LCCOMB_X57_Y36_N0
\digitalClock|hourUnit|s_value~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnit|s_value~11_combout\ = (\digitalClock|hourUnit|s_value\(2) & ((\digitalClock|hourUnit|s_value\(0) $ (\digitalClock|hourUnit|s_value~16_combout\)))) # (!\digitalClock|hourUnit|s_value\(2) & ((\digitalClock|hourUnit|s_value~15_combout\ 
-- & (!\digitalClock|hourUnit|s_value\(0) & !\digitalClock|hourUnit|s_value~16_combout\)) # (!\digitalClock|hourUnit|s_value~15_combout\ & (\digitalClock|hourUnit|s_value\(0) & \digitalClock|hourUnit|s_value~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|s_value~15_combout\,
	datab => \digitalClock|hourUnit|s_value\(0),
	datac => \digitalClock|hourUnit|s_value\(2),
	datad => \digitalClock|hourUnit|s_value~16_combout\,
	combout => \digitalClock|hourUnit|s_value~11_combout\);

-- Location: FF_X57_Y36_N1
\digitalClock|hourUnit|s_value[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \digitalClock|hourUnit|s_value~11_combout\,
	ena => \digitalClock|hourUnit|s_value~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \digitalClock|hourUnit|s_value\(2));

-- Location: LCCOMB_X111_Y20_N16
\digitalClock|hourUnitDecod|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnitDecod|Mux6~0_combout\ = (\digitalClock|hourUnit|s_value\(2) & (!\digitalClock|hourUnit|s_value\(1) & (\digitalClock|hourUnit|s_value\(0) $ (!\digitalClock|hourUnit|s_value\(3))))) # (!\digitalClock|hourUnit|s_value\(2) & 
-- (\digitalClock|hourUnit|s_value\(0) & (\digitalClock|hourUnit|s_value\(1) $ (!\digitalClock|hourUnit|s_value\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|s_value\(2),
	datab => \digitalClock|hourUnit|s_value\(1),
	datac => \digitalClock|hourUnit|s_value\(0),
	datad => \digitalClock|hourUnit|s_value\(3),
	combout => \digitalClock|hourUnitDecod|Mux6~0_combout\);

-- Location: LCCOMB_X111_Y20_N2
\digitalClock|hourUnitDecod|decOut_n[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnitDecod|decOut_n[0]~0_combout\ = (\digitalClock|hexEnable|hourEnable~q\) # (\digitalClock|hourUnitDecod|Mux6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|hourEnable~q\,
	datad => \digitalClock|hourUnitDecod|Mux6~0_combout\,
	combout => \digitalClock|hourUnitDecod|decOut_n[0]~0_combout\);

-- Location: LCCOMB_X111_Y20_N24
\digitalClock|hourUnitDecod|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnitDecod|Mux5~0_combout\ = (\digitalClock|hourUnit|s_value\(1) & ((\digitalClock|hourUnit|s_value\(0) & ((\digitalClock|hourUnit|s_value\(3)))) # (!\digitalClock|hourUnit|s_value\(0) & (\digitalClock|hourUnit|s_value\(2))))) # 
-- (!\digitalClock|hourUnit|s_value\(1) & (\digitalClock|hourUnit|s_value\(2) & (\digitalClock|hourUnit|s_value\(0) $ (\digitalClock|hourUnit|s_value\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|s_value\(2),
	datab => \digitalClock|hourUnit|s_value\(1),
	datac => \digitalClock|hourUnit|s_value\(0),
	datad => \digitalClock|hourUnit|s_value\(3),
	combout => \digitalClock|hourUnitDecod|Mux5~0_combout\);

-- Location: LCCOMB_X111_Y20_N14
\digitalClock|hourUnitDecod|decOut_n[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnitDecod|decOut_n[1]~1_combout\ = (\digitalClock|hexEnable|hourEnable~q\) # (\digitalClock|hourUnitDecod|Mux5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|hourEnable~q\,
	datad => \digitalClock|hourUnitDecod|Mux5~0_combout\,
	combout => \digitalClock|hourUnitDecod|decOut_n[1]~1_combout\);

-- Location: LCCOMB_X111_Y20_N20
\digitalClock|hourUnitDecod|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnitDecod|Mux4~0_combout\ = (\digitalClock|hourUnit|s_value\(2) & (\digitalClock|hourUnit|s_value\(3) & ((\digitalClock|hourUnit|s_value\(1)) # (!\digitalClock|hourUnit|s_value\(0))))) # (!\digitalClock|hourUnit|s_value\(2) & 
-- (\digitalClock|hourUnit|s_value\(1) & (!\digitalClock|hourUnit|s_value\(0) & !\digitalClock|hourUnit|s_value\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|s_value\(2),
	datab => \digitalClock|hourUnit|s_value\(1),
	datac => \digitalClock|hourUnit|s_value\(0),
	datad => \digitalClock|hourUnit|s_value\(3),
	combout => \digitalClock|hourUnitDecod|Mux4~0_combout\);

-- Location: LCCOMB_X111_Y20_N30
\digitalClock|hourUnitDecod|decOut_n[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnitDecod|decOut_n[2]~2_combout\ = (\digitalClock|hexEnable|hourEnable~q\) # (\digitalClock|hourUnitDecod|Mux4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|hourEnable~q\,
	datad => \digitalClock|hourUnitDecod|Mux4~0_combout\,
	combout => \digitalClock|hourUnitDecod|decOut_n[2]~2_combout\);

-- Location: LCCOMB_X111_Y20_N0
\digitalClock|hourUnitDecod|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnitDecod|Mux3~0_combout\ = (\digitalClock|hourUnit|s_value\(1) & ((\digitalClock|hourUnit|s_value\(2) & (\digitalClock|hourUnit|s_value\(0))) # (!\digitalClock|hourUnit|s_value\(2) & (!\digitalClock|hourUnit|s_value\(0) & 
-- \digitalClock|hourUnit|s_value\(3))))) # (!\digitalClock|hourUnit|s_value\(1) & (!\digitalClock|hourUnit|s_value\(3) & (\digitalClock|hourUnit|s_value\(2) $ (\digitalClock|hourUnit|s_value\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|s_value\(2),
	datab => \digitalClock|hourUnit|s_value\(1),
	datac => \digitalClock|hourUnit|s_value\(0),
	datad => \digitalClock|hourUnit|s_value\(3),
	combout => \digitalClock|hourUnitDecod|Mux3~0_combout\);

-- Location: LCCOMB_X111_Y20_N10
\digitalClock|hourUnitDecod|decOut_n[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnitDecod|decOut_n[3]~3_combout\ = (\digitalClock|hexEnable|hourEnable~q\) # (\digitalClock|hourUnitDecod|Mux3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|hourEnable~q\,
	datad => \digitalClock|hourUnitDecod|Mux3~0_combout\,
	combout => \digitalClock|hourUnitDecod|decOut_n[3]~3_combout\);

-- Location: LCCOMB_X111_Y20_N8
\digitalClock|hourUnitDecod|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnitDecod|Mux2~0_combout\ = (\digitalClock|hourUnit|s_value\(1) & (((\digitalClock|hourUnit|s_value\(0) & !\digitalClock|hourUnit|s_value\(3))))) # (!\digitalClock|hourUnit|s_value\(1) & ((\digitalClock|hourUnit|s_value\(2) & 
-- ((!\digitalClock|hourUnit|s_value\(3)))) # (!\digitalClock|hourUnit|s_value\(2) & (\digitalClock|hourUnit|s_value\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|s_value\(2),
	datab => \digitalClock|hourUnit|s_value\(1),
	datac => \digitalClock|hourUnit|s_value\(0),
	datad => \digitalClock|hourUnit|s_value\(3),
	combout => \digitalClock|hourUnitDecod|Mux2~0_combout\);

-- Location: LCCOMB_X111_Y20_N26
\digitalClock|hourUnitDecod|decOut_n[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnitDecod|decOut_n[4]~4_combout\ = (\digitalClock|hourUnitDecod|Mux2~0_combout\) # (\digitalClock|hexEnable|hourEnable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|hourUnitDecod|Mux2~0_combout\,
	datad => \digitalClock|hexEnable|hourEnable~q\,
	combout => \digitalClock|hourUnitDecod|decOut_n[4]~4_combout\);

-- Location: LCCOMB_X111_Y20_N12
\digitalClock|hourUnitDecod|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnitDecod|Mux1~0_combout\ = (\digitalClock|hourUnit|s_value\(2) & (\digitalClock|hourUnit|s_value\(0) & (\digitalClock|hourUnit|s_value\(1) $ (\digitalClock|hourUnit|s_value\(3))))) # (!\digitalClock|hourUnit|s_value\(2) & 
-- (!\digitalClock|hourUnit|s_value\(3) & ((\digitalClock|hourUnit|s_value\(1)) # (\digitalClock|hourUnit|s_value\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|s_value\(2),
	datab => \digitalClock|hourUnit|s_value\(1),
	datac => \digitalClock|hourUnit|s_value\(0),
	datad => \digitalClock|hourUnit|s_value\(3),
	combout => \digitalClock|hourUnitDecod|Mux1~0_combout\);

-- Location: LCCOMB_X111_Y20_N18
\digitalClock|hourUnitDecod|decOut_n[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnitDecod|decOut_n[5]~5_combout\ = (\digitalClock|hexEnable|hourEnable~q\) # (\digitalClock|hourUnitDecod|Mux1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|hourEnable~q\,
	datad => \digitalClock|hourUnitDecod|Mux1~0_combout\,
	combout => \digitalClock|hourUnitDecod|decOut_n[5]~5_combout\);

-- Location: LCCOMB_X111_Y20_N4
\digitalClock|hourUnitDecod|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnitDecod|Mux0~0_combout\ = (\digitalClock|hourUnit|s_value\(0) & ((\digitalClock|hourUnit|s_value\(3)) # (\digitalClock|hourUnit|s_value\(2) $ (\digitalClock|hourUnit|s_value\(1))))) # (!\digitalClock|hourUnit|s_value\(0) & 
-- ((\digitalClock|hourUnit|s_value\(1)) # (\digitalClock|hourUnit|s_value\(2) $ (\digitalClock|hourUnit|s_value\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|s_value\(2),
	datab => \digitalClock|hourUnit|s_value\(1),
	datac => \digitalClock|hourUnit|s_value\(0),
	datad => \digitalClock|hourUnit|s_value\(3),
	combout => \digitalClock|hourUnitDecod|Mux0~0_combout\);

-- Location: LCCOMB_X111_Y20_N6
\digitalClock|hourUnitDecod|decOut_n[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourUnitDecod|decOut_n[6]~6_combout\ = (\digitalClock|hexEnable|hourEnable~q\) # (!\digitalClock|hourUnitDecod|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|hourUnitDecod|Mux0~0_combout\,
	datad => \digitalClock|hexEnable|hourEnable~q\,
	combout => \digitalClock|hourUnitDecod|decOut_n[6]~6_combout\);

-- Location: LCCOMB_X57_Y36_N28
\digitalClock|hourTenDecod|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTenDecod|Mux6~0_combout\ = (\digitalClock|hourTen|s_value\(3) & (\digitalClock|hourTen|s_value\(0) & (\digitalClock|hourTen|s_value\(1) $ (\digitalClock|hourTen|s_value\(2))))) # (!\digitalClock|hourTen|s_value\(3) & 
-- (!\digitalClock|hourTen|s_value\(1) & (\digitalClock|hourTen|s_value\(0) $ (\digitalClock|hourTen|s_value\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourTen|s_value\(1),
	datab => \digitalClock|hourTen|s_value\(3),
	datac => \digitalClock|hourTen|s_value\(0),
	datad => \digitalClock|hourTen|s_value\(2),
	combout => \digitalClock|hourTenDecod|Mux6~0_combout\);

-- Location: LCCOMB_X57_Y36_N14
\digitalClock|hourTenDecod|decOut_n[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTenDecod|decOut_n[0]~0_combout\ = (\digitalClock|hexEnable|hourEnable~q\) # (\digitalClock|hourTenDecod|Mux6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|hourEnable~q\,
	datad => \digitalClock|hourTenDecod|Mux6~0_combout\,
	combout => \digitalClock|hourTenDecod|decOut_n[0]~0_combout\);

-- Location: LCCOMB_X56_Y36_N26
\digitalClock|hourTenDecod|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTenDecod|Mux5~0_combout\ = (\digitalClock|hourTen|s_value\(1) & ((\digitalClock|hourTen|s_value\(0) & ((\digitalClock|hourTen|s_value\(3)))) # (!\digitalClock|hourTen|s_value\(0) & (\digitalClock|hourTen|s_value\(2))))) # 
-- (!\digitalClock|hourTen|s_value\(1) & (\digitalClock|hourTen|s_value\(2) & (\digitalClock|hourTen|s_value\(0) $ (\digitalClock|hourTen|s_value\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourTen|s_value\(2),
	datab => \digitalClock|hourTen|s_value\(0),
	datac => \digitalClock|hourTen|s_value\(1),
	datad => \digitalClock|hourTen|s_value\(3),
	combout => \digitalClock|hourTenDecod|Mux5~0_combout\);

-- Location: LCCOMB_X56_Y36_N28
\digitalClock|hourTenDecod|decOut_n[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTenDecod|decOut_n[1]~1_combout\ = (\digitalClock|hourTenDecod|Mux5~0_combout\) # (\digitalClock|hexEnable|hourEnable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|hourTenDecod|Mux5~0_combout\,
	datad => \digitalClock|hexEnable|hourEnable~q\,
	combout => \digitalClock|hourTenDecod|decOut_n[1]~1_combout\);

-- Location: LCCOMB_X56_Y36_N16
\digitalClock|hourTenDecod|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTenDecod|Mux4~0_combout\ = (\digitalClock|hourTen|s_value\(2) & (\digitalClock|hourTen|s_value\(3) & ((\digitalClock|hourTen|s_value\(1)) # (!\digitalClock|hourTen|s_value\(0))))) # (!\digitalClock|hourTen|s_value\(2) & 
-- (!\digitalClock|hourTen|s_value\(0) & (\digitalClock|hourTen|s_value\(1) & !\digitalClock|hourTen|s_value\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourTen|s_value\(2),
	datab => \digitalClock|hourTen|s_value\(0),
	datac => \digitalClock|hourTen|s_value\(1),
	datad => \digitalClock|hourTen|s_value\(3),
	combout => \digitalClock|hourTenDecod|Mux4~0_combout\);

-- Location: LCCOMB_X56_Y36_N2
\digitalClock|hourTenDecod|decOut_n[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTenDecod|decOut_n[2]~2_combout\ = (\digitalClock|hexEnable|hourEnable~q\) # (\digitalClock|hourTenDecod|Mux4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|hourEnable~q\,
	datad => \digitalClock|hourTenDecod|Mux4~0_combout\,
	combout => \digitalClock|hourTenDecod|decOut_n[2]~2_combout\);

-- Location: LCCOMB_X56_Y36_N4
\digitalClock|hourTenDecod|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTenDecod|Mux3~0_combout\ = (\digitalClock|hourTen|s_value\(1) & ((\digitalClock|hourTen|s_value\(2) & (\digitalClock|hourTen|s_value\(0))) # (!\digitalClock|hourTen|s_value\(2) & (!\digitalClock|hourTen|s_value\(0) & 
-- \digitalClock|hourTen|s_value\(3))))) # (!\digitalClock|hourTen|s_value\(1) & (!\digitalClock|hourTen|s_value\(3) & (\digitalClock|hourTen|s_value\(2) $ (\digitalClock|hourTen|s_value\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourTen|s_value\(2),
	datab => \digitalClock|hourTen|s_value\(0),
	datac => \digitalClock|hourTen|s_value\(1),
	datad => \digitalClock|hourTen|s_value\(3),
	combout => \digitalClock|hourTenDecod|Mux3~0_combout\);

-- Location: LCCOMB_X56_Y36_N14
\digitalClock|hourTenDecod|decOut_n[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTenDecod|decOut_n[3]~3_combout\ = (\digitalClock|hexEnable|hourEnable~q\) # (\digitalClock|hourTenDecod|Mux3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|hourEnable~q\,
	datac => \digitalClock|hourTenDecod|Mux3~0_combout\,
	combout => \digitalClock|hourTenDecod|decOut_n[3]~3_combout\);

-- Location: LCCOMB_X56_Y36_N24
\digitalClock|hourTenDecod|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTenDecod|Mux2~0_combout\ = (\digitalClock|hourTen|s_value\(1) & (((\digitalClock|hourTen|s_value\(0) & !\digitalClock|hourTen|s_value\(3))))) # (!\digitalClock|hourTen|s_value\(1) & ((\digitalClock|hourTen|s_value\(2) & 
-- ((!\digitalClock|hourTen|s_value\(3)))) # (!\digitalClock|hourTen|s_value\(2) & (\digitalClock|hourTen|s_value\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourTen|s_value\(2),
	datab => \digitalClock|hourTen|s_value\(0),
	datac => \digitalClock|hourTen|s_value\(1),
	datad => \digitalClock|hourTen|s_value\(3),
	combout => \digitalClock|hourTenDecod|Mux2~0_combout\);

-- Location: LCCOMB_X57_Y36_N4
\digitalClock|hourTenDecod|decOut_n[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTenDecod|decOut_n[4]~4_combout\ = (\digitalClock|hexEnable|hourEnable~q\) # (\digitalClock|hourTenDecod|Mux2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hexEnable|hourEnable~q\,
	datad => \digitalClock|hourTenDecod|Mux2~0_combout\,
	combout => \digitalClock|hourTenDecod|decOut_n[4]~4_combout\);

-- Location: LCCOMB_X56_Y36_N22
\digitalClock|hourTenDecod|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTenDecod|Mux1~0_combout\ = (\digitalClock|hourTen|s_value\(2) & (\digitalClock|hourTen|s_value\(0) & (\digitalClock|hourTen|s_value\(1) $ (\digitalClock|hourTen|s_value\(3))))) # (!\digitalClock|hourTen|s_value\(2) & 
-- (!\digitalClock|hourTen|s_value\(3) & ((\digitalClock|hourTen|s_value\(0)) # (\digitalClock|hourTen|s_value\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourTen|s_value\(2),
	datab => \digitalClock|hourTen|s_value\(0),
	datac => \digitalClock|hourTen|s_value\(1),
	datad => \digitalClock|hourTen|s_value\(3),
	combout => \digitalClock|hourTenDecod|Mux1~0_combout\);

-- Location: LCCOMB_X56_Y36_N0
\digitalClock|hourTenDecod|decOut_n[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTenDecod|decOut_n[5]~5_combout\ = (\digitalClock|hourTenDecod|Mux1~0_combout\) # (\digitalClock|hexEnable|hourEnable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|hourTenDecod|Mux1~0_combout\,
	datad => \digitalClock|hexEnable|hourEnable~q\,
	combout => \digitalClock|hourTenDecod|decOut_n[5]~5_combout\);

-- Location: LCCOMB_X57_Y36_N8
\digitalClock|hourTenDecod|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTenDecod|Mux0~0_combout\ = (\digitalClock|hourTen|s_value\(0) & ((\digitalClock|hourTen|s_value\(3)) # (\digitalClock|hourTen|s_value\(1) $ (\digitalClock|hourTen|s_value\(2))))) # (!\digitalClock|hourTen|s_value\(0) & 
-- ((\digitalClock|hourTen|s_value\(1)) # (\digitalClock|hourTen|s_value\(3) $ (\digitalClock|hourTen|s_value\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourTen|s_value\(1),
	datab => \digitalClock|hourTen|s_value\(3),
	datac => \digitalClock|hourTen|s_value\(0),
	datad => \digitalClock|hourTen|s_value\(2),
	combout => \digitalClock|hourTenDecod|Mux0~0_combout\);

-- Location: LCCOMB_X111_Y20_N28
\digitalClock|hourTenDecod|decOut_n[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourTenDecod|decOut_n[6]~6_combout\ = (\digitalClock|hexEnable|hourEnable~q\) # (!\digitalClock|hourTenDecod|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|hourTenDecod|Mux0~0_combout\,
	datad => \digitalClock|hexEnable|hourEnable~q\,
	combout => \digitalClock|hourTenDecod|decOut_n[6]~6_combout\);

-- Location: LCCOMB_X84_Y31_N2
\clockDivider|s_divCounter[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[0]~31_combout\ = \clockDivider|s_divCounter\(0) $ (VCC)
-- \clockDivider|s_divCounter[0]~32\ = CARRY(\clockDivider|s_divCounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(0),
	datad => VCC,
	combout => \clockDivider|s_divCounter[0]~31_combout\,
	cout => \clockDivider|s_divCounter[0]~32\);

-- Location: LCCOMB_X81_Y31_N22
\digitalClock|clkEnable|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Mux0~0_combout\ = (\SW[1]~input_o\) # (\SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \digitalClock|clkEnable|Mux0~0_combout\);

-- Location: LCCOMB_X62_Y31_N20
\setTempFSM|current_state.set_tsol~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempFSM|current_state.set_tsol~0_combout\ = !\setTempFSM|current_state.normal~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTempFSM|current_state.normal~q\,
	combout => \setTempFSM|current_state.set_tsol~0_combout\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LCCOMB_X79_Y35_N0
\debouncerKey3|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_dirtyIn~0_combout\ = !\KEY[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[3]~input_o\,
	combout => \debouncerKey3|s_dirtyIn~0_combout\);

-- Location: FF_X79_Y35_N1
\debouncerKey3|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_dirtyIn~q\);

-- Location: FF_X75_Y36_N29
\debouncerKey3|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \debouncerKey3|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_previousIn~q\);

-- Location: LCCOMB_X76_Y36_N10
\debouncerKey3|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~34_combout\ = (\debouncerKey3|s_debounceCnt\(17) & (\debouncerKey3|Add0~33\ & VCC)) # (!\debouncerKey3|s_debounceCnt\(17) & (!\debouncerKey3|Add0~33\))
-- \debouncerKey3|Add0~35\ = CARRY((!\debouncerKey3|s_debounceCnt\(17) & !\debouncerKey3|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(17),
	datad => VCC,
	cin => \debouncerKey3|Add0~33\,
	combout => \debouncerKey3|Add0~34_combout\,
	cout => \debouncerKey3|Add0~35\);

-- Location: LCCOMB_X76_Y36_N12
\debouncerKey3|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~36_combout\ = (\debouncerKey3|s_debounceCnt\(18) & ((GND) # (!\debouncerKey3|Add0~35\))) # (!\debouncerKey3|s_debounceCnt\(18) & (\debouncerKey3|Add0~35\ $ (GND)))
-- \debouncerKey3|Add0~37\ = CARRY((\debouncerKey3|s_debounceCnt\(18)) # (!\debouncerKey3|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt\(18),
	datad => VCC,
	cin => \debouncerKey3|Add0~35\,
	combout => \debouncerKey3|Add0~36_combout\,
	cout => \debouncerKey3|Add0~37\);

-- Location: LCCOMB_X77_Y36_N24
\debouncerKey3|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~7_combout\ = (\debouncerKey3|s_debounceCnt[11]~4_combout\ & \debouncerKey3|Add0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debouncerKey3|s_debounceCnt[11]~4_combout\,
	datad => \debouncerKey3|Add0~36_combout\,
	combout => \debouncerKey3|s_debounceCnt~7_combout\);

-- Location: FF_X77_Y36_N25
\debouncerKey3|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~7_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(18));

-- Location: LCCOMB_X76_Y36_N14
\debouncerKey3|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~38_combout\ = (\debouncerKey3|s_debounceCnt\(19) & (\debouncerKey3|Add0~37\ & VCC)) # (!\debouncerKey3|s_debounceCnt\(19) & (!\debouncerKey3|Add0~37\))
-- \debouncerKey3|Add0~39\ = CARRY((!\debouncerKey3|s_debounceCnt\(19) & !\debouncerKey3|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(19),
	datad => VCC,
	cin => \debouncerKey3|Add0~37\,
	combout => \debouncerKey3|Add0~38_combout\,
	cout => \debouncerKey3|Add0~39\);

-- Location: LCCOMB_X75_Y36_N16
\debouncerKey3|s_debounceCnt[19]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt[19]~18_combout\ = (\debouncerKey3|s_debounceCnt[11]~0_combout\ & (\debouncerKey3|s_debounceCnt[11]~3_combout\ & ((\debouncerKey3|Add0~38_combout\) # (!\debouncerKey3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt[11]~0_combout\,
	datab => \debouncerKey3|s_previousIn~q\,
	datac => \debouncerKey3|Add0~38_combout\,
	datad => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	combout => \debouncerKey3|s_debounceCnt[19]~18_combout\);

-- Location: FF_X75_Y36_N17
\debouncerKey3|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt[19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(19));

-- Location: LCCOMB_X76_Y36_N16
\debouncerKey3|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~40_combout\ = (\debouncerKey3|s_debounceCnt\(20) & ((GND) # (!\debouncerKey3|Add0~39\))) # (!\debouncerKey3|s_debounceCnt\(20) & (\debouncerKey3|Add0~39\ $ (GND)))
-- \debouncerKey3|Add0~41\ = CARRY((\debouncerKey3|s_debounceCnt\(20)) # (!\debouncerKey3|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(20),
	datad => VCC,
	cin => \debouncerKey3|Add0~39\,
	combout => \debouncerKey3|Add0~40_combout\,
	cout => \debouncerKey3|Add0~41\);

-- Location: LCCOMB_X75_Y36_N14
\debouncerKey3|s_debounceCnt[20]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt[20]~19_combout\ = (\debouncerKey3|s_debounceCnt[11]~0_combout\ & (\debouncerKey3|s_debounceCnt[11]~3_combout\ & ((\debouncerKey3|Add0~40_combout\) # (!\debouncerKey3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|Add0~40_combout\,
	datab => \debouncerKey3|s_previousIn~q\,
	datac => \debouncerKey3|s_debounceCnt[11]~0_combout\,
	datad => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	combout => \debouncerKey3|s_debounceCnt[20]~19_combout\);

-- Location: FF_X75_Y36_N15
\debouncerKey3|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt[20]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(20));

-- Location: LCCOMB_X76_Y37_N8
\debouncerKey3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~0_combout\ = \debouncerKey3|s_debounceCnt\(0) $ (VCC)
-- \debouncerKey3|Add0~1\ = CARRY(\debouncerKey3|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(0),
	datad => VCC,
	combout => \debouncerKey3|Add0~0_combout\,
	cout => \debouncerKey3|Add0~1\);

-- Location: LCCOMB_X75_Y36_N10
\debouncerKey3|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~26_combout\ = (\debouncerKey3|s_debounceCnt[11]~4_combout\ & \debouncerKey3|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt[11]~4_combout\,
	datad => \debouncerKey3|Add0~0_combout\,
	combout => \debouncerKey3|s_debounceCnt~26_combout\);

-- Location: FF_X75_Y36_N11
\debouncerKey3|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~26_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(0));

-- Location: LCCOMB_X76_Y37_N10
\debouncerKey3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~2_combout\ = (\debouncerKey3|s_debounceCnt\(1) & (\debouncerKey3|Add0~1\ & VCC)) # (!\debouncerKey3|s_debounceCnt\(1) & (!\debouncerKey3|Add0~1\))
-- \debouncerKey3|Add0~3\ = CARRY((!\debouncerKey3|s_debounceCnt\(1) & !\debouncerKey3|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(1),
	datad => VCC,
	cin => \debouncerKey3|Add0~1\,
	combout => \debouncerKey3|Add0~2_combout\,
	cout => \debouncerKey3|Add0~3\);

-- Location: LCCOMB_X77_Y36_N18
\debouncerKey3|s_debounceCnt~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~20_combout\ = (\debouncerKey3|s_debounceCnt[11]~4_combout\ & \debouncerKey3|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt[11]~4_combout\,
	datac => \debouncerKey3|Add0~2_combout\,
	combout => \debouncerKey3|s_debounceCnt~20_combout\);

-- Location: FF_X77_Y36_N19
\debouncerKey3|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~20_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(1));

-- Location: LCCOMB_X76_Y37_N12
\debouncerKey3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~4_combout\ = (\debouncerKey3|s_debounceCnt\(2) & ((GND) # (!\debouncerKey3|Add0~3\))) # (!\debouncerKey3|s_debounceCnt\(2) & (\debouncerKey3|Add0~3\ $ (GND)))
-- \debouncerKey3|Add0~5\ = CARRY((\debouncerKey3|s_debounceCnt\(2)) # (!\debouncerKey3|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt\(2),
	datad => VCC,
	cin => \debouncerKey3|Add0~3\,
	combout => \debouncerKey3|Add0~4_combout\,
	cout => \debouncerKey3|Add0~5\);

-- Location: LCCOMB_X77_Y36_N4
\debouncerKey3|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~21_combout\ = (\debouncerKey3|s_debounceCnt[11]~4_combout\ & \debouncerKey3|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debouncerKey3|s_debounceCnt[11]~4_combout\,
	datad => \debouncerKey3|Add0~4_combout\,
	combout => \debouncerKey3|s_debounceCnt~21_combout\);

-- Location: FF_X77_Y36_N5
\debouncerKey3|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~21_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(2));

-- Location: LCCOMB_X76_Y37_N14
\debouncerKey3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~6_combout\ = (\debouncerKey3|s_debounceCnt\(3) & (\debouncerKey3|Add0~5\ & VCC)) # (!\debouncerKey3|s_debounceCnt\(3) & (!\debouncerKey3|Add0~5\))
-- \debouncerKey3|Add0~7\ = CARRY((!\debouncerKey3|s_debounceCnt\(3) & !\debouncerKey3|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt\(3),
	datad => VCC,
	cin => \debouncerKey3|Add0~5\,
	combout => \debouncerKey3|Add0~6_combout\,
	cout => \debouncerKey3|Add0~7\);

-- Location: LCCOMB_X77_Y36_N14
\debouncerKey3|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~22_combout\ = (\debouncerKey3|Add0~6_combout\ & \debouncerKey3|s_debounceCnt[11]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|Add0~6_combout\,
	datac => \debouncerKey3|s_debounceCnt[11]~4_combout\,
	combout => \debouncerKey3|s_debounceCnt~22_combout\);

-- Location: FF_X77_Y36_N15
\debouncerKey3|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~22_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(3));

-- Location: LCCOMB_X76_Y37_N16
\debouncerKey3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~8_combout\ = (\debouncerKey3|s_debounceCnt\(4) & ((GND) # (!\debouncerKey3|Add0~7\))) # (!\debouncerKey3|s_debounceCnt\(4) & (\debouncerKey3|Add0~7\ $ (GND)))
-- \debouncerKey3|Add0~9\ = CARRY((\debouncerKey3|s_debounceCnt\(4)) # (!\debouncerKey3|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(4),
	datad => VCC,
	cin => \debouncerKey3|Add0~7\,
	combout => \debouncerKey3|Add0~8_combout\,
	cout => \debouncerKey3|Add0~9\);

-- Location: LCCOMB_X76_Y37_N18
\debouncerKey3|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~10_combout\ = (\debouncerKey3|s_debounceCnt\(5) & (\debouncerKey3|Add0~9\ & VCC)) # (!\debouncerKey3|s_debounceCnt\(5) & (!\debouncerKey3|Add0~9\))
-- \debouncerKey3|Add0~11\ = CARRY((!\debouncerKey3|s_debounceCnt\(5) & !\debouncerKey3|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt\(5),
	datad => VCC,
	cin => \debouncerKey3|Add0~9\,
	combout => \debouncerKey3|Add0~10_combout\,
	cout => \debouncerKey3|Add0~11\);

-- Location: LCCOMB_X76_Y37_N4
\debouncerKey3|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~24_combout\ = (\debouncerKey3|s_debounceCnt[11]~4_combout\ & \debouncerKey3|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt[11]~4_combout\,
	datad => \debouncerKey3|Add0~10_combout\,
	combout => \debouncerKey3|s_debounceCnt~24_combout\);

-- Location: FF_X76_Y37_N5
\debouncerKey3|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~24_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(5));

-- Location: LCCOMB_X76_Y37_N20
\debouncerKey3|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~12_combout\ = (\debouncerKey3|s_debounceCnt\(6) & ((GND) # (!\debouncerKey3|Add0~11\))) # (!\debouncerKey3|s_debounceCnt\(6) & (\debouncerKey3|Add0~11\ $ (GND)))
-- \debouncerKey3|Add0~13\ = CARRY((\debouncerKey3|s_debounceCnt\(6)) # (!\debouncerKey3|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt\(6),
	datad => VCC,
	cin => \debouncerKey3|Add0~11\,
	combout => \debouncerKey3|Add0~12_combout\,
	cout => \debouncerKey3|Add0~13\);

-- Location: LCCOMB_X76_Y37_N2
\debouncerKey3|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~25_combout\ = (\debouncerKey3|s_debounceCnt[11]~4_combout\ & \debouncerKey3|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt[11]~4_combout\,
	datad => \debouncerKey3|Add0~12_combout\,
	combout => \debouncerKey3|s_debounceCnt~25_combout\);

-- Location: FF_X76_Y37_N3
\debouncerKey3|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~25_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(6));

-- Location: LCCOMB_X76_Y37_N22
\debouncerKey3|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~14_combout\ = (\debouncerKey3|s_debounceCnt\(7) & (\debouncerKey3|Add0~13\ & VCC)) # (!\debouncerKey3|s_debounceCnt\(7) & (!\debouncerKey3|Add0~13\))
-- \debouncerKey3|Add0~15\ = CARRY((!\debouncerKey3|s_debounceCnt\(7) & !\debouncerKey3|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt\(7),
	datad => VCC,
	cin => \debouncerKey3|Add0~13\,
	combout => \debouncerKey3|Add0~14_combout\,
	cout => \debouncerKey3|Add0~15\);

-- Location: LCCOMB_X75_Y36_N24
\debouncerKey3|s_debounceCnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~1_combout\ = (\debouncerKey3|s_debounceCnt[11]~0_combout\ & ((\debouncerKey3|Add0~14_combout\) # (!\debouncerKey3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_previousIn~q\,
	datac => \debouncerKey3|s_debounceCnt[11]~0_combout\,
	datad => \debouncerKey3|Add0~14_combout\,
	combout => \debouncerKey3|s_debounceCnt~1_combout\);

-- Location: FF_X75_Y36_N25
\debouncerKey3|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~1_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(7));

-- Location: LCCOMB_X76_Y37_N24
\debouncerKey3|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~16_combout\ = (\debouncerKey3|s_debounceCnt\(8) & ((GND) # (!\debouncerKey3|Add0~15\))) # (!\debouncerKey3|s_debounceCnt\(8) & (\debouncerKey3|Add0~15\ $ (GND)))
-- \debouncerKey3|Add0~17\ = CARRY((\debouncerKey3|s_debounceCnt\(8)) # (!\debouncerKey3|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt\(8),
	datad => VCC,
	cin => \debouncerKey3|Add0~15\,
	combout => \debouncerKey3|Add0~16_combout\,
	cout => \debouncerKey3|Add0~17\);

-- Location: LCCOMB_X76_Y37_N0
\debouncerKey3|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~12_combout\ = (\debouncerKey3|s_debounceCnt[11]~4_combout\ & \debouncerKey3|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt[11]~4_combout\,
	datad => \debouncerKey3|Add0~16_combout\,
	combout => \debouncerKey3|s_debounceCnt~12_combout\);

-- Location: FF_X76_Y37_N1
\debouncerKey3|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~12_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(8));

-- Location: LCCOMB_X76_Y37_N26
\debouncerKey3|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~18_combout\ = (\debouncerKey3|s_debounceCnt\(9) & (\debouncerKey3|Add0~17\ & VCC)) # (!\debouncerKey3|s_debounceCnt\(9) & (!\debouncerKey3|Add0~17\))
-- \debouncerKey3|Add0~19\ = CARRY((!\debouncerKey3|s_debounceCnt\(9) & !\debouncerKey3|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt\(9),
	datad => VCC,
	cin => \debouncerKey3|Add0~17\,
	combout => \debouncerKey3|Add0~18_combout\,
	cout => \debouncerKey3|Add0~19\);

-- Location: LCCOMB_X75_Y36_N6
\debouncerKey3|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~13_combout\ = (\debouncerKey3|s_debounceCnt[11]~0_combout\ & ((\debouncerKey3|Add0~18_combout\) # (!\debouncerKey3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_previousIn~q\,
	datac => \debouncerKey3|s_debounceCnt[11]~0_combout\,
	datad => \debouncerKey3|Add0~18_combout\,
	combout => \debouncerKey3|s_debounceCnt~13_combout\);

-- Location: FF_X75_Y36_N7
\debouncerKey3|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~13_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(9));

-- Location: LCCOMB_X76_Y37_N28
\debouncerKey3|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~20_combout\ = (\debouncerKey3|s_debounceCnt\(10) & ((GND) # (!\debouncerKey3|Add0~19\))) # (!\debouncerKey3|s_debounceCnt\(10) & (\debouncerKey3|Add0~19\ $ (GND)))
-- \debouncerKey3|Add0~21\ = CARRY((\debouncerKey3|s_debounceCnt\(10)) # (!\debouncerKey3|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt\(10),
	datad => VCC,
	cin => \debouncerKey3|Add0~19\,
	combout => \debouncerKey3|Add0~20_combout\,
	cout => \debouncerKey3|Add0~21\);

-- Location: LCCOMB_X75_Y36_N8
\debouncerKey3|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~14_combout\ = (\debouncerKey3|s_debounceCnt[11]~0_combout\ & ((\debouncerKey3|Add0~20_combout\) # (!\debouncerKey3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt[11]~0_combout\,
	datac => \debouncerKey3|Add0~20_combout\,
	datad => \debouncerKey3|s_previousIn~q\,
	combout => \debouncerKey3|s_debounceCnt~14_combout\);

-- Location: FF_X75_Y36_N9
\debouncerKey3|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~14_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(10));

-- Location: LCCOMB_X76_Y37_N30
\debouncerKey3|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~22_combout\ = (\debouncerKey3|s_debounceCnt\(11) & (\debouncerKey3|Add0~21\ & VCC)) # (!\debouncerKey3|s_debounceCnt\(11) & (!\debouncerKey3|Add0~21\))
-- \debouncerKey3|Add0~23\ = CARRY((!\debouncerKey3|s_debounceCnt\(11) & !\debouncerKey3|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(11),
	datad => VCC,
	cin => \debouncerKey3|Add0~21\,
	combout => \debouncerKey3|Add0~22_combout\,
	cout => \debouncerKey3|Add0~23\);

-- Location: LCCOMB_X76_Y37_N6
\debouncerKey3|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~15_combout\ = (\debouncerKey3|Add0~22_combout\ & \debouncerKey3|s_debounceCnt[11]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debouncerKey3|Add0~22_combout\,
	datad => \debouncerKey3|s_debounceCnt[11]~4_combout\,
	combout => \debouncerKey3|s_debounceCnt~15_combout\);

-- Location: FF_X76_Y37_N7
\debouncerKey3|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~15_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(11));

-- Location: LCCOMB_X76_Y36_N0
\debouncerKey3|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~24_combout\ = (\debouncerKey3|s_debounceCnt\(12) & ((GND) # (!\debouncerKey3|Add0~23\))) # (!\debouncerKey3|s_debounceCnt\(12) & (\debouncerKey3|Add0~23\ $ (GND)))
-- \debouncerKey3|Add0~25\ = CARRY((\debouncerKey3|s_debounceCnt\(12)) # (!\debouncerKey3|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt\(12),
	datad => VCC,
	cin => \debouncerKey3|Add0~23\,
	combout => \debouncerKey3|Add0~24_combout\,
	cout => \debouncerKey3|Add0~25\);

-- Location: LCCOMB_X76_Y36_N28
\debouncerKey3|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~16_combout\ = (\debouncerKey3|s_debounceCnt[11]~0_combout\ & ((\debouncerKey3|Add0~24_combout\) # (!\debouncerKey3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_previousIn~q\,
	datac => \debouncerKey3|s_debounceCnt[11]~0_combout\,
	datad => \debouncerKey3|Add0~24_combout\,
	combout => \debouncerKey3|s_debounceCnt~16_combout\);

-- Location: FF_X76_Y36_N29
\debouncerKey3|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~16_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(12));

-- Location: LCCOMB_X76_Y36_N2
\debouncerKey3|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~26_combout\ = (\debouncerKey3|s_debounceCnt\(13) & (\debouncerKey3|Add0~25\ & VCC)) # (!\debouncerKey3|s_debounceCnt\(13) & (!\debouncerKey3|Add0~25\))
-- \debouncerKey3|Add0~27\ = CARRY((!\debouncerKey3|s_debounceCnt\(13) & !\debouncerKey3|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt\(13),
	datad => VCC,
	cin => \debouncerKey3|Add0~25\,
	combout => \debouncerKey3|Add0~26_combout\,
	cout => \debouncerKey3|Add0~27\);

-- Location: LCCOMB_X77_Y36_N0
\debouncerKey3|s_debounceCnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~10_combout\ = (\debouncerKey3|s_debounceCnt[11]~4_combout\ & \debouncerKey3|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debouncerKey3|s_debounceCnt[11]~4_combout\,
	datad => \debouncerKey3|Add0~26_combout\,
	combout => \debouncerKey3|s_debounceCnt~10_combout\);

-- Location: FF_X77_Y36_N1
\debouncerKey3|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~10_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(13));

-- Location: LCCOMB_X76_Y36_N4
\debouncerKey3|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~28_combout\ = (\debouncerKey3|s_debounceCnt\(14) & ((GND) # (!\debouncerKey3|Add0~27\))) # (!\debouncerKey3|s_debounceCnt\(14) & (\debouncerKey3|Add0~27\ $ (GND)))
-- \debouncerKey3|Add0~29\ = CARRY((\debouncerKey3|s_debounceCnt\(14)) # (!\debouncerKey3|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(14),
	datad => VCC,
	cin => \debouncerKey3|Add0~27\,
	combout => \debouncerKey3|Add0~28_combout\,
	cout => \debouncerKey3|Add0~29\);

-- Location: LCCOMB_X77_Y36_N2
\debouncerKey3|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~11_combout\ = (\debouncerKey3|s_debounceCnt[11]~4_combout\ & \debouncerKey3|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt[11]~4_combout\,
	datac => \debouncerKey3|Add0~28_combout\,
	combout => \debouncerKey3|s_debounceCnt~11_combout\);

-- Location: FF_X77_Y36_N3
\debouncerKey3|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~11_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(14));

-- Location: LCCOMB_X74_Y36_N6
\debouncerKey3|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|LessThan0~0_combout\ = (\debouncerKey3|s_debounceCnt\(6)) # ((\debouncerKey3|s_debounceCnt\(5)) # ((\debouncerKey3|s_debounceCnt\(0)) # (!\debouncerKey3|s_pulsedOut~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(6),
	datab => \debouncerKey3|s_debounceCnt\(5),
	datac => \debouncerKey3|s_debounceCnt\(0),
	datad => \debouncerKey3|s_pulsedOut~5_combout\,
	combout => \debouncerKey3|LessThan0~0_combout\);

-- Location: LCCOMB_X75_Y36_N30
\debouncerKey3|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|LessThan0~1_combout\ = (\debouncerKey3|s_debounceCnt\(9) & ((\debouncerKey3|s_debounceCnt\(8)) # ((\debouncerKey3|s_debounceCnt\(7) & \debouncerKey3|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(9),
	datab => \debouncerKey3|s_debounceCnt\(7),
	datac => \debouncerKey3|LessThan0~0_combout\,
	datad => \debouncerKey3|s_debounceCnt\(8),
	combout => \debouncerKey3|LessThan0~1_combout\);

-- Location: LCCOMB_X75_Y36_N20
\debouncerKey3|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|LessThan0~2_combout\ = (\debouncerKey3|s_debounceCnt\(12) & ((\debouncerKey3|s_debounceCnt\(11)) # ((\debouncerKey3|LessThan0~1_combout\ & \debouncerKey3|s_debounceCnt\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|LessThan0~1_combout\,
	datab => \debouncerKey3|s_debounceCnt\(12),
	datac => \debouncerKey3|s_debounceCnt\(10),
	datad => \debouncerKey3|s_debounceCnt\(11),
	combout => \debouncerKey3|LessThan0~2_combout\);

-- Location: LCCOMB_X76_Y36_N24
\debouncerKey3|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|LessThan0~3_combout\ = (\debouncerKey3|s_debounceCnt\(15) & ((\debouncerKey3|s_debounceCnt\(14)) # ((\debouncerKey3|s_debounceCnt\(13)) # (\debouncerKey3|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(14),
	datab => \debouncerKey3|s_debounceCnt\(13),
	datac => \debouncerKey3|s_debounceCnt\(15),
	datad => \debouncerKey3|LessThan0~2_combout\,
	combout => \debouncerKey3|LessThan0~3_combout\);

-- Location: LCCOMB_X77_Y36_N28
\debouncerKey3|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|LessThan0~4_combout\ = (\debouncerKey3|s_debounceCnt\(16)) # ((\debouncerKey3|s_debounceCnt\(18)) # ((\debouncerKey3|s_debounceCnt\(17)) # (\debouncerKey3|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(16),
	datab => \debouncerKey3|s_debounceCnt\(18),
	datac => \debouncerKey3|s_debounceCnt\(17),
	datad => \debouncerKey3|LessThan0~3_combout\,
	combout => \debouncerKey3|LessThan0~4_combout\);

-- Location: LCCOMB_X76_Y36_N18
\debouncerKey3|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~42_combout\ = (\debouncerKey3|s_debounceCnt\(21) & (\debouncerKey3|Add0~41\ & VCC)) # (!\debouncerKey3|s_debounceCnt\(21) & (!\debouncerKey3|Add0~41\))
-- \debouncerKey3|Add0~43\ = CARRY((!\debouncerKey3|s_debounceCnt\(21) & !\debouncerKey3|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(21),
	datad => VCC,
	cin => \debouncerKey3|Add0~41\,
	combout => \debouncerKey3|Add0~42_combout\,
	cout => \debouncerKey3|Add0~43\);

-- Location: LCCOMB_X77_Y36_N20
\debouncerKey3|s_debounceCnt[21]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt[21]~8_combout\ = (\debouncerKey3|Add0~42_combout\ & (\debouncerKey3|s_debounceCnt[11]~4_combout\ & \debouncerKey3|s_debounceCnt[11]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|Add0~42_combout\,
	datac => \debouncerKey3|s_debounceCnt[11]~4_combout\,
	datad => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	combout => \debouncerKey3|s_debounceCnt[21]~8_combout\);

-- Location: FF_X77_Y36_N21
\debouncerKey3|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt[21]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(21));

-- Location: LCCOMB_X77_Y36_N6
\debouncerKey3|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|LessThan0~5_combout\ = (!\debouncerKey3|s_debounceCnt\(22) & !\debouncerKey3|s_debounceCnt\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debouncerKey3|s_debounceCnt\(22),
	datad => \debouncerKey3|s_debounceCnt\(21),
	combout => \debouncerKey3|LessThan0~5_combout\);

-- Location: LCCOMB_X76_Y36_N26
\debouncerKey3|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|LessThan0~6_combout\ = ((\debouncerKey3|s_debounceCnt\(20) & (\debouncerKey3|LessThan0~4_combout\ & \debouncerKey3|s_debounceCnt\(19)))) # (!\debouncerKey3|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(20),
	datab => \debouncerKey3|LessThan0~4_combout\,
	datac => \debouncerKey3|s_debounceCnt\(19),
	datad => \debouncerKey3|LessThan0~5_combout\,
	combout => \debouncerKey3|LessThan0~6_combout\);

-- Location: LCCOMB_X75_Y36_N26
\debouncerKey3|s_debounceCnt[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt[11]~0_combout\ = (\debouncerKey3|s_dirtyIn~q\ & ((!\debouncerKey3|LessThan0~6_combout\) # (!\debouncerKey3|s_debounceCnt\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_dirtyIn~q\,
	datab => \debouncerKey3|s_debounceCnt\(23),
	datad => \debouncerKey3|LessThan0~6_combout\,
	combout => \debouncerKey3|s_debounceCnt[11]~0_combout\);

-- Location: LCCOMB_X76_Y36_N6
\debouncerKey3|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~30_combout\ = (\debouncerKey3|s_debounceCnt\(15) & (\debouncerKey3|Add0~29\ & VCC)) # (!\debouncerKey3|s_debounceCnt\(15) & (!\debouncerKey3|Add0~29\))
-- \debouncerKey3|Add0~31\ = CARRY((!\debouncerKey3|s_debounceCnt\(15) & !\debouncerKey3|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(15),
	datad => VCC,
	cin => \debouncerKey3|Add0~29\,
	combout => \debouncerKey3|Add0~30_combout\,
	cout => \debouncerKey3|Add0~31\);

-- Location: LCCOMB_X76_Y36_N30
\debouncerKey3|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~17_combout\ = (\debouncerKey3|s_debounceCnt[11]~0_combout\ & ((\debouncerKey3|Add0~30_combout\) # (!\debouncerKey3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_previousIn~q\,
	datac => \debouncerKey3|s_debounceCnt[11]~0_combout\,
	datad => \debouncerKey3|Add0~30_combout\,
	combout => \debouncerKey3|s_debounceCnt~17_combout\);

-- Location: FF_X76_Y36_N31
\debouncerKey3|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~17_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(15));

-- Location: LCCOMB_X76_Y36_N8
\debouncerKey3|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~32_combout\ = (\debouncerKey3|s_debounceCnt\(16) & ((GND) # (!\debouncerKey3|Add0~31\))) # (!\debouncerKey3|s_debounceCnt\(16) & (\debouncerKey3|Add0~31\ $ (GND)))
-- \debouncerKey3|Add0~33\ = CARRY((\debouncerKey3|s_debounceCnt\(16)) # (!\debouncerKey3|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt\(16),
	datad => VCC,
	cin => \debouncerKey3|Add0~31\,
	combout => \debouncerKey3|Add0~32_combout\,
	cout => \debouncerKey3|Add0~33\);

-- Location: LCCOMB_X77_Y36_N16
\debouncerKey3|s_debounceCnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~5_combout\ = (\debouncerKey3|s_debounceCnt[11]~4_combout\ & \debouncerKey3|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debouncerKey3|s_debounceCnt[11]~4_combout\,
	datad => \debouncerKey3|Add0~32_combout\,
	combout => \debouncerKey3|s_debounceCnt~5_combout\);

-- Location: FF_X77_Y36_N17
\debouncerKey3|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~5_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(16));

-- Location: LCCOMB_X77_Y36_N30
\debouncerKey3|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~6_combout\ = (\debouncerKey3|s_debounceCnt[11]~4_combout\ & \debouncerKey3|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debouncerKey3|s_debounceCnt[11]~4_combout\,
	datad => \debouncerKey3|Add0~34_combout\,
	combout => \debouncerKey3|s_debounceCnt~6_combout\);

-- Location: FF_X77_Y36_N31
\debouncerKey3|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~6_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(17));

-- Location: LCCOMB_X77_Y36_N22
\debouncerKey3|s_pulsedOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_pulsedOut~0_combout\ = (!\debouncerKey3|s_debounceCnt\(17) & (!\debouncerKey3|s_debounceCnt\(18) & (!\debouncerKey3|s_debounceCnt\(7) & !\debouncerKey3|s_debounceCnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(17),
	datab => \debouncerKey3|s_debounceCnt\(18),
	datac => \debouncerKey3|s_debounceCnt\(7),
	datad => \debouncerKey3|s_debounceCnt\(16),
	combout => \debouncerKey3|s_pulsedOut~0_combout\);

-- Location: LCCOMB_X75_Y36_N22
\debouncerKey3|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_pulsedOut~2_combout\ = (!\debouncerKey3|s_debounceCnt\(9) & (!\debouncerKey3|s_debounceCnt\(8) & (!\debouncerKey3|s_debounceCnt\(10) & !\debouncerKey3|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(9),
	datab => \debouncerKey3|s_debounceCnt\(8),
	datac => \debouncerKey3|s_debounceCnt\(10),
	datad => \debouncerKey3|s_debounceCnt\(11),
	combout => \debouncerKey3|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X75_Y36_N4
\debouncerKey3|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_pulsedOut~3_combout\ = (!\debouncerKey3|s_debounceCnt\(15) & (!\debouncerKey3|s_debounceCnt\(19) & (!\debouncerKey3|s_debounceCnt\(20) & !\debouncerKey3|s_debounceCnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(15),
	datab => \debouncerKey3|s_debounceCnt\(19),
	datac => \debouncerKey3|s_debounceCnt\(20),
	datad => \debouncerKey3|s_debounceCnt\(12),
	combout => \debouncerKey3|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X77_Y36_N8
\debouncerKey3|s_pulsedOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_pulsedOut~1_combout\ = (!\debouncerKey3|s_debounceCnt\(14) & (!\debouncerKey3|s_debounceCnt\(21) & (!\debouncerKey3|s_debounceCnt\(22) & !\debouncerKey3|s_debounceCnt\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(14),
	datab => \debouncerKey3|s_debounceCnt\(21),
	datac => \debouncerKey3|s_debounceCnt\(22),
	datad => \debouncerKey3|s_debounceCnt\(13),
	combout => \debouncerKey3|s_pulsedOut~1_combout\);

-- Location: LCCOMB_X74_Y36_N18
\debouncerKey3|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_pulsedOut~4_combout\ = (\debouncerKey3|s_pulsedOut~0_combout\ & (\debouncerKey3|s_pulsedOut~2_combout\ & (\debouncerKey3|s_pulsedOut~3_combout\ & \debouncerKey3|s_pulsedOut~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_pulsedOut~0_combout\,
	datab => \debouncerKey3|s_pulsedOut~2_combout\,
	datac => \debouncerKey3|s_pulsedOut~3_combout\,
	datad => \debouncerKey3|s_pulsedOut~1_combout\,
	combout => \debouncerKey3|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X74_Y36_N24
\debouncerKey3|s_debounceCnt[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt[11]~2_combout\ = (\debouncerKey3|LessThan0~0_combout\) # (!\debouncerKey3|s_pulsedOut~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_pulsedOut~4_combout\,
	datad => \debouncerKey3|LessThan0~0_combout\,
	combout => \debouncerKey3|s_debounceCnt[11]~2_combout\);

-- Location: LCCOMB_X75_Y36_N28
\debouncerKey3|s_debounceCnt[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt[11]~3_combout\ = ((\debouncerKey3|s_debounceCnt[11]~2_combout\) # ((\debouncerKey3|s_debounceCnt\(23)) # (!\debouncerKey3|s_previousIn~q\))) # (!\debouncerKey3|s_dirtyIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_dirtyIn~q\,
	datab => \debouncerKey3|s_debounceCnt[11]~2_combout\,
	datac => \debouncerKey3|s_previousIn~q\,
	datad => \debouncerKey3|s_debounceCnt\(23),
	combout => \debouncerKey3|s_debounceCnt[11]~3_combout\);

-- Location: LCCOMB_X76_Y36_N20
\debouncerKey3|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~44_combout\ = (\debouncerKey3|s_debounceCnt\(22) & ((GND) # (!\debouncerKey3|Add0~43\))) # (!\debouncerKey3|s_debounceCnt\(22) & (\debouncerKey3|Add0~43\ $ (GND)))
-- \debouncerKey3|Add0~45\ = CARRY((\debouncerKey3|s_debounceCnt\(22)) # (!\debouncerKey3|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(22),
	datad => VCC,
	cin => \debouncerKey3|Add0~43\,
	combout => \debouncerKey3|Add0~44_combout\,
	cout => \debouncerKey3|Add0~45\);

-- Location: LCCOMB_X77_Y36_N26
\debouncerKey3|s_debounceCnt[22]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt[22]~9_combout\ = (\debouncerKey3|s_debounceCnt[11]~3_combout\ & (\debouncerKey3|s_debounceCnt[11]~4_combout\ & \debouncerKey3|Add0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	datac => \debouncerKey3|s_debounceCnt[11]~4_combout\,
	datad => \debouncerKey3|Add0~44_combout\,
	combout => \debouncerKey3|s_debounceCnt[22]~9_combout\);

-- Location: FF_X77_Y36_N27
\debouncerKey3|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(22));

-- Location: LCCOMB_X76_Y36_N22
\debouncerKey3|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|Add0~46_combout\ = \debouncerKey3|Add0~45\ $ (!\debouncerKey3|s_debounceCnt\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debouncerKey3|s_debounceCnt\(23),
	cin => \debouncerKey3|Add0~45\,
	combout => \debouncerKey3|Add0~46_combout\);

-- Location: LCCOMB_X75_Y36_N2
\debouncerKey3|s_debounceCnt[23]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt[23]~27_combout\ = (\debouncerKey3|s_previousIn~q\ & (((!\debouncerKey3|s_debounceCnt[11]~2_combout\ & !\debouncerKey3|s_debounceCnt\(23))) # (!\debouncerKey3|Add0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|Add0~46_combout\,
	datab => \debouncerKey3|s_debounceCnt[11]~2_combout\,
	datac => \debouncerKey3|s_debounceCnt\(23),
	datad => \debouncerKey3|s_previousIn~q\,
	combout => \debouncerKey3|s_debounceCnt[23]~27_combout\);

-- Location: LCCOMB_X75_Y36_N18
\debouncerKey3|s_debounceCnt[23]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt[23]~28_combout\ = (\debouncerKey3|s_dirtyIn~q\ & (!\debouncerKey3|s_debounceCnt[23]~27_combout\ & ((!\debouncerKey3|LessThan0~6_combout\) # (!\debouncerKey3|s_debounceCnt\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_dirtyIn~q\,
	datab => \debouncerKey3|s_debounceCnt[23]~27_combout\,
	datac => \debouncerKey3|s_debounceCnt\(23),
	datad => \debouncerKey3|LessThan0~6_combout\,
	combout => \debouncerKey3|s_debounceCnt[23]~28_combout\);

-- Location: FF_X75_Y36_N19
\debouncerKey3|s_debounceCnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt[23]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(23));

-- Location: LCCOMB_X75_Y36_N0
\debouncerKey3|s_debounceCnt[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt[11]~4_combout\ = (\debouncerKey3|s_dirtyIn~q\ & (\debouncerKey3|s_previousIn~q\ & ((!\debouncerKey3|LessThan0~6_combout\) # (!\debouncerKey3|s_debounceCnt\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_dirtyIn~q\,
	datab => \debouncerKey3|s_previousIn~q\,
	datac => \debouncerKey3|s_debounceCnt\(23),
	datad => \debouncerKey3|LessThan0~6_combout\,
	combout => \debouncerKey3|s_debounceCnt[11]~4_combout\);

-- Location: LCCOMB_X77_Y36_N12
\debouncerKey3|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_debounceCnt~23_combout\ = (\debouncerKey3|s_debounceCnt[11]~4_combout\ & \debouncerKey3|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debouncerKey3|s_debounceCnt[11]~4_combout\,
	datad => \debouncerKey3|Add0~8_combout\,
	combout => \debouncerKey3|s_debounceCnt~23_combout\);

-- Location: FF_X77_Y36_N13
\debouncerKey3|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_debounceCnt~23_combout\,
	ena => \debouncerKey3|s_debounceCnt[11]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_debounceCnt\(4));

-- Location: LCCOMB_X77_Y36_N10
\debouncerKey3|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_pulsedOut~5_combout\ = (!\debouncerKey3|s_debounceCnt\(4) & (!\debouncerKey3|s_debounceCnt\(3) & (!\debouncerKey3|s_debounceCnt\(2) & !\debouncerKey3|s_debounceCnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(4),
	datab => \debouncerKey3|s_debounceCnt\(3),
	datac => \debouncerKey3|s_debounceCnt\(2),
	datad => \debouncerKey3|s_debounceCnt\(1),
	combout => \debouncerKey3|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X74_Y36_N8
\debouncerKey3|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_pulsedOut~6_combout\ = (!\debouncerKey3|s_debounceCnt\(6) & !\debouncerKey3|s_debounceCnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debouncerKey3|s_debounceCnt\(6),
	datad => \debouncerKey3|s_debounceCnt\(5),
	combout => \debouncerKey3|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X75_Y36_N12
\debouncerKey3|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_pulsedOut~7_combout\ = (\debouncerKey3|s_debounceCnt\(0) & (\debouncerKey3|s_previousIn~q\ & (\debouncerKey3|s_dirtyIn~q\ & !\debouncerKey3|s_debounceCnt\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_debounceCnt\(0),
	datab => \debouncerKey3|s_previousIn~q\,
	datac => \debouncerKey3|s_dirtyIn~q\,
	datad => \debouncerKey3|s_debounceCnt\(23),
	combout => \debouncerKey3|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X74_Y36_N12
\debouncerKey3|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debouncerKey3|s_pulsedOut~8_combout\ = (\debouncerKey3|s_pulsedOut~5_combout\ & (\debouncerKey3|s_pulsedOut~6_combout\ & (\debouncerKey3|s_pulsedOut~7_combout\ & \debouncerKey3|s_pulsedOut~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_pulsedOut~5_combout\,
	datab => \debouncerKey3|s_pulsedOut~6_combout\,
	datac => \debouncerKey3|s_pulsedOut~7_combout\,
	datad => \debouncerKey3|s_pulsedOut~4_combout\,
	combout => \debouncerKey3|s_pulsedOut~8_combout\);

-- Location: FF_X74_Y36_N13
\debouncerKey3|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debouncerKey3|s_pulsedOut~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debouncerKey3|s_pulsedOut~q\);

-- Location: FF_X74_Y35_N17
\setTempFSM|button_prev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \debouncerKey3|s_pulsedOut~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTempFSM|button_prev~q\);

-- Location: LCCOMB_X74_Y35_N16
\setTempFSM|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempFSM|process_0~0_combout\ = (\debouncerKey3|s_pulsedOut~q\ & !\setTempFSM|button_prev~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debouncerKey3|s_pulsedOut~q\,
	datac => \setTempFSM|button_prev~q\,
	combout => \setTempFSM|process_0~0_combout\);

-- Location: FF_X62_Y31_N27
\setTempFSM|current_state.set_tsol\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	asdata => \setTempFSM|current_state.set_tsol~0_combout\,
	sload => VCC,
	ena => \setTempFSM|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTempFSM|current_state.set_tsol~q\);

-- Location: FF_X62_Y31_N5
\setTempFSM|current_state.set_tlua\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	asdata => \setTempFSM|current_state.set_tsol~q\,
	sload => VCC,
	ena => \setTempFSM|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTempFSM|current_state.set_tlua~q\);

-- Location: FF_X62_Y31_N29
\setTempFSM|current_state.set_tgel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTempFSM|current_state.set_tlua~q\,
	sload => VCC,
	ena => \setTempFSM|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTempFSM|current_state.set_tgel~q\);

-- Location: LCCOMB_X62_Y31_N6
\setTempFSM|current_state.normal~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempFSM|current_state.normal~0_combout\ = !\setTempFSM|current_state.set_tgel~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \setTempFSM|current_state.set_tgel~q\,
	combout => \setTempFSM|current_state.normal~0_combout\);

-- Location: FF_X62_Y31_N7
\setTempFSM|current_state.normal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTempFSM|current_state.normal~0_combout\,
	ena => \setTempFSM|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTempFSM|current_state.normal~q\);

-- Location: LCCOMB_X62_Y31_N28
\setTemps|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Equal2~0_combout\ = (\setTempFSM|current_state.normal~q\ & ((!\setTempFSM|current_state.set_tsol~q\) # (!\setTempFSM|current_state.set_tlua~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTempFSM|current_state.normal~q\,
	datac => \setTempFSM|current_state.set_tlua~q\,
	datad => \setTempFSM|current_state.set_tsol~q\,
	combout => \setTemps|Equal2~0_combout\);

-- Location: CLKCTRL_G16
\setTemps|Equal2~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \setTemps|Equal2~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \setTemps|Equal2~0clkctrl_outclk\);

-- Location: LCCOMB_X81_Y31_N18
\clockDivider|s_divFactor[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divFactor\(7) = (GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & ((\clockDivider|s_divFactor\(7)))) # (!GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & (!\digitalClock|clkEnable|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Mux0~0_combout\,
	datac => \setTemps|Equal2~0clkctrl_outclk\,
	datad => \clockDivider|s_divFactor\(7),
	combout => \clockDivider|s_divFactor\(7));

-- Location: LCCOMB_X84_Y30_N14
\clockDivider|s_divCounter[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[22]~76_combout\ = (\clockDivider|s_divCounter\(22) & (\clockDivider|s_divCounter[21]~75\ $ (GND))) # (!\clockDivider|s_divCounter\(22) & (!\clockDivider|s_divCounter[21]~75\ & VCC))
-- \clockDivider|s_divCounter[22]~77\ = CARRY((\clockDivider|s_divCounter\(22) & !\clockDivider|s_divCounter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(22),
	datad => VCC,
	cin => \clockDivider|s_divCounter[21]~75\,
	combout => \clockDivider|s_divCounter[22]~76_combout\,
	cout => \clockDivider|s_divCounter[22]~77\);

-- Location: LCCOMB_X84_Y30_N16
\clockDivider|s_divCounter[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[23]~78_combout\ = (\clockDivider|s_divCounter\(23) & (!\clockDivider|s_divCounter[22]~77\)) # (!\clockDivider|s_divCounter\(23) & ((\clockDivider|s_divCounter[22]~77\) # (GND)))
-- \clockDivider|s_divCounter[23]~79\ = CARRY((!\clockDivider|s_divCounter[22]~77\) # (!\clockDivider|s_divCounter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(23),
	datad => VCC,
	cin => \clockDivider|s_divCounter[22]~77\,
	combout => \clockDivider|s_divCounter[23]~78_combout\,
	cout => \clockDivider|s_divCounter[23]~79\);

-- Location: FF_X83_Y31_N3
\clockDivider|s_divCounter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clockDivider|s_divCounter[23]~78_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(23));

-- Location: LCCOMB_X84_Y30_N18
\clockDivider|s_divCounter[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[24]~80_combout\ = (\clockDivider|s_divCounter\(24) & (\clockDivider|s_divCounter[23]~79\ $ (GND))) # (!\clockDivider|s_divCounter\(24) & (!\clockDivider|s_divCounter[23]~79\ & VCC))
-- \clockDivider|s_divCounter[24]~81\ = CARRY((\clockDivider|s_divCounter\(24) & !\clockDivider|s_divCounter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(24),
	datad => VCC,
	cin => \clockDivider|s_divCounter[23]~79\,
	combout => \clockDivider|s_divCounter[24]~80_combout\,
	cout => \clockDivider|s_divCounter[24]~81\);

-- Location: FF_X83_Y31_N19
\clockDivider|s_divCounter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clockDivider|s_divCounter[24]~80_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(24));

-- Location: LCCOMB_X84_Y30_N20
\clockDivider|s_divCounter[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[25]~82_combout\ = (\clockDivider|s_divCounter\(25) & (!\clockDivider|s_divCounter[24]~81\)) # (!\clockDivider|s_divCounter\(25) & ((\clockDivider|s_divCounter[24]~81\) # (GND)))
-- \clockDivider|s_divCounter[25]~83\ = CARRY((!\clockDivider|s_divCounter[24]~81\) # (!\clockDivider|s_divCounter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(25),
	datad => VCC,
	cin => \clockDivider|s_divCounter[24]~81\,
	combout => \clockDivider|s_divCounter[25]~82_combout\,
	cout => \clockDivider|s_divCounter[25]~83\);

-- Location: FF_X83_Y31_N11
\clockDivider|s_divCounter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clockDivider|s_divCounter[25]~82_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(25));

-- Location: LCCOMB_X84_Y30_N22
\clockDivider|s_divCounter[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[26]~84_combout\ = (\clockDivider|s_divCounter\(26) & (\clockDivider|s_divCounter[25]~83\ $ (GND))) # (!\clockDivider|s_divCounter\(26) & (!\clockDivider|s_divCounter[25]~83\ & VCC))
-- \clockDivider|s_divCounter[26]~85\ = CARRY((\clockDivider|s_divCounter\(26) & !\clockDivider|s_divCounter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(26),
	datad => VCC,
	cin => \clockDivider|s_divCounter[25]~83\,
	combout => \clockDivider|s_divCounter[26]~84_combout\,
	cout => \clockDivider|s_divCounter[26]~85\);

-- Location: FF_X84_Y30_N23
\clockDivider|s_divCounter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[26]~84_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(26));

-- Location: LCCOMB_X84_Y30_N24
\clockDivider|s_divCounter[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[27]~86_combout\ = (\clockDivider|s_divCounter\(27) & (!\clockDivider|s_divCounter[26]~85\)) # (!\clockDivider|s_divCounter\(27) & ((\clockDivider|s_divCounter[26]~85\) # (GND)))
-- \clockDivider|s_divCounter[27]~87\ = CARRY((!\clockDivider|s_divCounter[26]~85\) # (!\clockDivider|s_divCounter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(27),
	datad => VCC,
	cin => \clockDivider|s_divCounter[26]~85\,
	combout => \clockDivider|s_divCounter[27]~86_combout\,
	cout => \clockDivider|s_divCounter[27]~87\);

-- Location: FF_X84_Y30_N25
\clockDivider|s_divCounter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[27]~86_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(27));

-- Location: LCCOMB_X84_Y30_N26
\clockDivider|s_divCounter[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[28]~88_combout\ = (\clockDivider|s_divCounter\(28) & (\clockDivider|s_divCounter[27]~87\ $ (GND))) # (!\clockDivider|s_divCounter\(28) & (!\clockDivider|s_divCounter[27]~87\ & VCC))
-- \clockDivider|s_divCounter[28]~89\ = CARRY((\clockDivider|s_divCounter\(28) & !\clockDivider|s_divCounter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(28),
	datad => VCC,
	cin => \clockDivider|s_divCounter[27]~87\,
	combout => \clockDivider|s_divCounter[28]~88_combout\,
	cout => \clockDivider|s_divCounter[28]~89\);

-- Location: FF_X84_Y30_N27
\clockDivider|s_divCounter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[28]~88_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(28));

-- Location: LCCOMB_X84_Y30_N28
\clockDivider|s_divCounter[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[29]~90_combout\ = (\clockDivider|s_divCounter\(29) & (!\clockDivider|s_divCounter[28]~89\)) # (!\clockDivider|s_divCounter\(29) & ((\clockDivider|s_divCounter[28]~89\) # (GND)))
-- \clockDivider|s_divCounter[29]~91\ = CARRY((!\clockDivider|s_divCounter[28]~89\) # (!\clockDivider|s_divCounter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(29),
	datad => VCC,
	cin => \clockDivider|s_divCounter[28]~89\,
	combout => \clockDivider|s_divCounter[29]~90_combout\,
	cout => \clockDivider|s_divCounter[29]~91\);

-- Location: FF_X84_Y30_N29
\clockDivider|s_divCounter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[29]~90_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(29));

-- Location: LCCOMB_X84_Y30_N30
\clockDivider|s_divCounter[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[30]~92_combout\ = \clockDivider|s_divCounter\(30) $ (!\clockDivider|s_divCounter[29]~91\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(30),
	cin => \clockDivider|s_divCounter[29]~91\,
	combout => \clockDivider|s_divCounter[30]~92_combout\);

-- Location: FF_X84_Y30_N31
\clockDivider|s_divCounter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[30]~92_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(30));

-- Location: LCCOMB_X81_Y31_N4
\clockDivider|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Mux5~1_combout\ = (!\SW[1]~input_o\ & \SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \clockDivider|Mux5~1_combout\);

-- Location: LCCOMB_X81_Y31_N0
\clockDivider|s_divFactor[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divFactor\(5) = (GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & ((\clockDivider|s_divFactor\(5)))) # (!GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & (\clockDivider|Mux5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|Mux5~1_combout\,
	datac => \setTemps|Equal2~0clkctrl_outclk\,
	datad => \clockDivider|s_divFactor\(5),
	combout => \clockDivider|s_divFactor\(5));

-- Location: LCCOMB_X81_Y32_N26
\digitalClock|clkEnable|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Mux4~0_combout\ = \SW[1]~input_o\ $ (\SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \digitalClock|clkEnable|Mux4~0_combout\);

-- Location: LCCOMB_X82_Y32_N0
\clockDivider|s_divFactor[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divFactor\(15) = (GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & ((\clockDivider|s_divFactor\(15)))) # (!GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & (\digitalClock|clkEnable|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Mux4~0_combout\,
	datab => \clockDivider|s_divFactor\(15),
	datad => \setTemps|Equal2~0clkctrl_outclk\,
	combout => \clockDivider|s_divFactor\(15));

-- Location: LCCOMB_X81_Y31_N26
\clockDivider|s_divFactor[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divFactor\(2) = (GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & ((\clockDivider|s_divFactor\(2)))) # (!GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & (\digitalClock|clkEnable|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|clkEnable|Mux0~0_combout\,
	datac => \clockDivider|s_divFactor\(2),
	datad => \setTemps|Equal2~0clkctrl_outclk\,
	combout => \clockDivider|s_divFactor\(2));

-- Location: LCCOMB_X81_Y32_N24
\clockDivider|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Mux5~2_combout\ = (\SW[1]~input_o\ & !\SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \clockDivider|Mux5~2_combout\);

-- Location: LCCOMB_X81_Y32_N8
\clockDivider|s_divFactor[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divFactor\(9) = (GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & ((\clockDivider|s_divFactor\(9)))) # (!GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & (\clockDivider|Mux5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|Mux5~2_combout\,
	datac => \clockDivider|s_divFactor\(9),
	datad => \setTemps|Equal2~0clkctrl_outclk\,
	combout => \clockDivider|s_divFactor\(9));

-- Location: LCCOMB_X81_Y32_N22
\clockDivider|s_divFactor[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divFactor\(13) = (GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & ((\clockDivider|s_divFactor\(13)))) # (!GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & (!\SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \clockDivider|s_divFactor\(13),
	datad => \setTemps|Equal2~0clkctrl_outclk\,
	combout => \clockDivider|s_divFactor\(13));

-- Location: LCCOMB_X81_Y32_N28
\digitalClock|clkEnable|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Mux5~0_combout\ = (\SW[1]~input_o\) # (!\SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \digitalClock|clkEnable|Mux5~0_combout\);

-- Location: LCCOMB_X81_Y32_N20
\clockDivider|s_divFactor[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divFactor\(11) = (GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & (\clockDivider|s_divFactor\(11))) # (!GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & ((\digitalClock|clkEnable|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divFactor\(11),
	datac => \digitalClock|clkEnable|Mux5~0_combout\,
	datad => \setTemps|Equal2~0clkctrl_outclk\,
	combout => \clockDivider|s_divFactor\(11));

-- Location: LCCOMB_X81_Y32_N30
\digitalClock|clkEnable|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|clkEnable|Mux3~0_combout\ = (\SW[0]~input_o\) # (!\SW[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \digitalClock|clkEnable|Mux3~0_combout\);

-- Location: LCCOMB_X81_Y32_N6
\clockDivider|s_divFactor[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divFactor\(10) = (GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & (\clockDivider|s_divFactor\(10))) # (!GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & ((\digitalClock|clkEnable|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(10),
	datac => \digitalClock|clkEnable|Mux3~0_combout\,
	datad => \setTemps|Equal2~0clkctrl_outclk\,
	combout => \clockDivider|s_divFactor\(10));

-- Location: LCCOMB_X81_Y32_N18
\clockDivider|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Mux5~0_combout\ = (\SW[1]~input_o\ & \SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \clockDivider|Mux5~0_combout\);

-- Location: LCCOMB_X81_Y32_N16
\clockDivider|s_divFactor[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divFactor\(1) = (GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & (\clockDivider|s_divFactor\(1))) # (!GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & ((\clockDivider|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divFactor\(1),
	datac => \clockDivider|Mux5~0_combout\,
	datad => \setTemps|Equal2~0clkctrl_outclk\,
	combout => \clockDivider|s_divFactor\(1));

-- Location: LCCOMB_X81_Y32_N14
\clockDivider|s_divFactor[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divFactor\(4) = (GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & ((\clockDivider|s_divFactor\(4)))) # (!GLOBAL(\setTemps|Equal2~0clkctrl_outclk\) & (\SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \clockDivider|s_divFactor\(4),
	datad => \setTemps|Equal2~0clkctrl_outclk\,
	combout => \clockDivider|s_divFactor\(4));

-- Location: LCCOMB_X82_Y32_N2
\clockDivider|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add0~0_combout\ = \clockDivider|s_divFactor\(15) $ (VCC)
-- \clockDivider|Add0~1\ = CARRY(\clockDivider|s_divFactor\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divFactor\(15),
	datad => VCC,
	combout => \clockDivider|Add0~0_combout\,
	cout => \clockDivider|Add0~1\);

-- Location: LCCOMB_X82_Y32_N4
\clockDivider|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add0~2_combout\ = (\clockDivider|s_divFactor\(1) & (\clockDivider|Add0~1\ & VCC)) # (!\clockDivider|s_divFactor\(1) & (!\clockDivider|Add0~1\))
-- \clockDivider|Add0~3\ = CARRY((!\clockDivider|s_divFactor\(1) & !\clockDivider|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(1),
	datad => VCC,
	cin => \clockDivider|Add0~1\,
	combout => \clockDivider|Add0~2_combout\,
	cout => \clockDivider|Add0~3\);

-- Location: LCCOMB_X82_Y32_N6
\clockDivider|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add0~4_combout\ = (\clockDivider|s_divFactor\(2) & ((GND) # (!\clockDivider|Add0~3\))) # (!\clockDivider|s_divFactor\(2) & (\clockDivider|Add0~3\ $ (GND)))
-- \clockDivider|Add0~5\ = CARRY((\clockDivider|s_divFactor\(2)) # (!\clockDivider|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divFactor\(2),
	datad => VCC,
	cin => \clockDivider|Add0~3\,
	combout => \clockDivider|Add0~4_combout\,
	cout => \clockDivider|Add0~5\);

-- Location: LCCOMB_X82_Y32_N8
\clockDivider|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add0~6_combout\ = !\clockDivider|Add0~5\
-- \clockDivider|Add0~7\ = CARRY(!\clockDivider|Add0~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \clockDivider|Add0~5\,
	combout => \clockDivider|Add0~6_combout\,
	cout => \clockDivider|Add0~7\);

-- Location: LCCOMB_X82_Y32_N10
\clockDivider|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add0~8_combout\ = (\clockDivider|s_divFactor\(4) & ((GND) # (!\clockDivider|Add0~7\))) # (!\clockDivider|s_divFactor\(4) & (\clockDivider|Add0~7\ $ (GND)))
-- \clockDivider|Add0~9\ = CARRY((\clockDivider|s_divFactor\(4)) # (!\clockDivider|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(4),
	datad => VCC,
	cin => \clockDivider|Add0~7\,
	combout => \clockDivider|Add0~8_combout\,
	cout => \clockDivider|Add0~9\);

-- Location: LCCOMB_X82_Y32_N12
\clockDivider|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add0~10_combout\ = (\clockDivider|s_divFactor\(5) & (\clockDivider|Add0~9\ & VCC)) # (!\clockDivider|s_divFactor\(5) & (!\clockDivider|Add0~9\))
-- \clockDivider|Add0~11\ = CARRY((!\clockDivider|s_divFactor\(5) & !\clockDivider|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(5),
	datad => VCC,
	cin => \clockDivider|Add0~9\,
	combout => \clockDivider|Add0~10_combout\,
	cout => \clockDivider|Add0~11\);

-- Location: LCCOMB_X82_Y32_N14
\clockDivider|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add0~12_combout\ = (\clockDivider|s_divFactor\(1) & ((GND) # (!\clockDivider|Add0~11\))) # (!\clockDivider|s_divFactor\(1) & (\clockDivider|Add0~11\ $ (GND)))
-- \clockDivider|Add0~13\ = CARRY((\clockDivider|s_divFactor\(1)) # (!\clockDivider|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(1),
	datad => VCC,
	cin => \clockDivider|Add0~11\,
	combout => \clockDivider|Add0~12_combout\,
	cout => \clockDivider|Add0~13\);

-- Location: LCCOMB_X82_Y32_N16
\clockDivider|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add0~14_combout\ = (\clockDivider|s_divFactor\(7) & (\clockDivider|Add0~13\ & VCC)) # (!\clockDivider|s_divFactor\(7) & (!\clockDivider|Add0~13\))
-- \clockDivider|Add0~15\ = CARRY((!\clockDivider|s_divFactor\(7) & !\clockDivider|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(7),
	datad => VCC,
	cin => \clockDivider|Add0~13\,
	combout => \clockDivider|Add0~14_combout\,
	cout => \clockDivider|Add0~15\);

-- Location: LCCOMB_X82_Y32_N18
\clockDivider|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add0~16_combout\ = \clockDivider|Add0~15\ $ (GND)
-- \clockDivider|Add0~17\ = CARRY(!\clockDivider|Add0~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \clockDivider|Add0~15\,
	combout => \clockDivider|Add0~16_combout\,
	cout => \clockDivider|Add0~17\);

-- Location: LCCOMB_X82_Y32_N20
\clockDivider|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add0~18_combout\ = (\clockDivider|s_divFactor\(9) & (\clockDivider|Add0~17\ & VCC)) # (!\clockDivider|s_divFactor\(9) & (!\clockDivider|Add0~17\))
-- \clockDivider|Add0~19\ = CARRY((!\clockDivider|s_divFactor\(9) & !\clockDivider|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(9),
	datad => VCC,
	cin => \clockDivider|Add0~17\,
	combout => \clockDivider|Add0~18_combout\,
	cout => \clockDivider|Add0~19\);

-- Location: LCCOMB_X82_Y32_N22
\clockDivider|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add0~20_combout\ = (\clockDivider|s_divFactor\(10) & ((GND) # (!\clockDivider|Add0~19\))) # (!\clockDivider|s_divFactor\(10) & (\clockDivider|Add0~19\ $ (GND)))
-- \clockDivider|Add0~21\ = CARRY((\clockDivider|s_divFactor\(10)) # (!\clockDivider|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divFactor\(10),
	datad => VCC,
	cin => \clockDivider|Add0~19\,
	combout => \clockDivider|Add0~20_combout\,
	cout => \clockDivider|Add0~21\);

-- Location: LCCOMB_X82_Y32_N24
\clockDivider|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add0~22_combout\ = (\clockDivider|s_divFactor\(11) & (\clockDivider|Add0~21\ & VCC)) # (!\clockDivider|s_divFactor\(11) & (!\clockDivider|Add0~21\))
-- \clockDivider|Add0~23\ = CARRY((!\clockDivider|s_divFactor\(11) & !\clockDivider|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divFactor\(11),
	datad => VCC,
	cin => \clockDivider|Add0~21\,
	combout => \clockDivider|Add0~22_combout\,
	cout => \clockDivider|Add0~23\);

-- Location: LCCOMB_X82_Y32_N26
\clockDivider|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add0~24_combout\ = (\clockDivider|s_divFactor\(7) & ((GND) # (!\clockDivider|Add0~23\))) # (!\clockDivider|s_divFactor\(7) & (\clockDivider|Add0~23\ $ (GND)))
-- \clockDivider|Add0~25\ = CARRY((\clockDivider|s_divFactor\(7)) # (!\clockDivider|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(7),
	datad => VCC,
	cin => \clockDivider|Add0~23\,
	combout => \clockDivider|Add0~24_combout\,
	cout => \clockDivider|Add0~25\);

-- Location: LCCOMB_X82_Y32_N28
\clockDivider|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add0~26_combout\ = (\clockDivider|s_divFactor\(13) & (\clockDivider|Add0~25\ & VCC)) # (!\clockDivider|s_divFactor\(13) & (!\clockDivider|Add0~25\))
-- \clockDivider|Add0~27\ = CARRY((!\clockDivider|s_divFactor\(13) & !\clockDivider|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divFactor\(13),
	datad => VCC,
	cin => \clockDivider|Add0~25\,
	combout => \clockDivider|Add0~26_combout\,
	cout => \clockDivider|Add0~27\);

-- Location: LCCOMB_X82_Y32_N30
\clockDivider|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add0~28_combout\ = !\clockDivider|Add0~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \clockDivider|Add0~27\,
	combout => \clockDivider|Add0~28_combout\);

-- Location: LCCOMB_X83_Y32_N2
\clockDivider|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~1_cout\ = CARRY((!\clockDivider|Add0~0_combout\ & \clockDivider|s_divCounter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|Add0~0_combout\,
	datab => \clockDivider|s_divCounter\(0),
	datad => VCC,
	cout => \clockDivider|LessThan0~1_cout\);

-- Location: LCCOMB_X83_Y32_N4
\clockDivider|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~3_cout\ = CARRY((\clockDivider|s_divCounter\(1) & (\clockDivider|Add0~2_combout\ & !\clockDivider|LessThan0~1_cout\)) # (!\clockDivider|s_divCounter\(1) & ((\clockDivider|Add0~2_combout\) # (!\clockDivider|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(1),
	datab => \clockDivider|Add0~2_combout\,
	datad => VCC,
	cin => \clockDivider|LessThan0~1_cout\,
	cout => \clockDivider|LessThan0~3_cout\);

-- Location: LCCOMB_X83_Y32_N6
\clockDivider|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~5_cout\ = CARRY((\clockDivider|s_divCounter\(2) & ((!\clockDivider|LessThan0~3_cout\) # (!\clockDivider|Add0~4_combout\))) # (!\clockDivider|s_divCounter\(2) & (!\clockDivider|Add0~4_combout\ & !\clockDivider|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(2),
	datab => \clockDivider|Add0~4_combout\,
	datad => VCC,
	cin => \clockDivider|LessThan0~3_cout\,
	cout => \clockDivider|LessThan0~5_cout\);

-- Location: LCCOMB_X83_Y32_N8
\clockDivider|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~7_cout\ = CARRY((\clockDivider|Add0~6_combout\ & ((!\clockDivider|LessThan0~5_cout\) # (!\clockDivider|s_divCounter\(3)))) # (!\clockDivider|Add0~6_combout\ & (!\clockDivider|s_divCounter\(3) & !\clockDivider|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|Add0~6_combout\,
	datab => \clockDivider|s_divCounter\(3),
	datad => VCC,
	cin => \clockDivider|LessThan0~5_cout\,
	cout => \clockDivider|LessThan0~7_cout\);

-- Location: LCCOMB_X83_Y32_N10
\clockDivider|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~9_cout\ = CARRY((\clockDivider|Add0~8_combout\ & (\clockDivider|s_divCounter\(4) & !\clockDivider|LessThan0~7_cout\)) # (!\clockDivider|Add0~8_combout\ & ((\clockDivider|s_divCounter\(4)) # (!\clockDivider|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|Add0~8_combout\,
	datab => \clockDivider|s_divCounter\(4),
	datad => VCC,
	cin => \clockDivider|LessThan0~7_cout\,
	cout => \clockDivider|LessThan0~9_cout\);

-- Location: LCCOMB_X83_Y32_N12
\clockDivider|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~11_cout\ = CARRY((\clockDivider|Add0~10_combout\ & ((!\clockDivider|LessThan0~9_cout\) # (!\clockDivider|s_divCounter\(5)))) # (!\clockDivider|Add0~10_combout\ & (!\clockDivider|s_divCounter\(5) & 
-- !\clockDivider|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|Add0~10_combout\,
	datab => \clockDivider|s_divCounter\(5),
	datad => VCC,
	cin => \clockDivider|LessThan0~9_cout\,
	cout => \clockDivider|LessThan0~11_cout\);

-- Location: LCCOMB_X83_Y32_N14
\clockDivider|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~13_cout\ = CARRY((\clockDivider|Add0~12_combout\ & (\clockDivider|s_divCounter\(6) & !\clockDivider|LessThan0~11_cout\)) # (!\clockDivider|Add0~12_combout\ & ((\clockDivider|s_divCounter\(6)) # 
-- (!\clockDivider|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|Add0~12_combout\,
	datab => \clockDivider|s_divCounter\(6),
	datad => VCC,
	cin => \clockDivider|LessThan0~11_cout\,
	cout => \clockDivider|LessThan0~13_cout\);

-- Location: LCCOMB_X83_Y32_N16
\clockDivider|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~15_cout\ = CARRY((\clockDivider|Add0~14_combout\ & ((!\clockDivider|LessThan0~13_cout\) # (!\clockDivider|s_divCounter\(7)))) # (!\clockDivider|Add0~14_combout\ & (!\clockDivider|s_divCounter\(7) & 
-- !\clockDivider|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|Add0~14_combout\,
	datab => \clockDivider|s_divCounter\(7),
	datad => VCC,
	cin => \clockDivider|LessThan0~13_cout\,
	cout => \clockDivider|LessThan0~15_cout\);

-- Location: LCCOMB_X83_Y32_N18
\clockDivider|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~17_cout\ = CARRY((\clockDivider|s_divCounter\(8) & ((!\clockDivider|LessThan0~15_cout\) # (!\clockDivider|Add0~16_combout\))) # (!\clockDivider|s_divCounter\(8) & (!\clockDivider|Add0~16_combout\ & 
-- !\clockDivider|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(8),
	datab => \clockDivider|Add0~16_combout\,
	datad => VCC,
	cin => \clockDivider|LessThan0~15_cout\,
	cout => \clockDivider|LessThan0~17_cout\);

-- Location: LCCOMB_X83_Y32_N20
\clockDivider|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~19_cout\ = CARRY((\clockDivider|s_divCounter\(9) & (\clockDivider|Add0~18_combout\ & !\clockDivider|LessThan0~17_cout\)) # (!\clockDivider|s_divCounter\(9) & ((\clockDivider|Add0~18_combout\) # 
-- (!\clockDivider|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(9),
	datab => \clockDivider|Add0~18_combout\,
	datad => VCC,
	cin => \clockDivider|LessThan0~17_cout\,
	cout => \clockDivider|LessThan0~19_cout\);

-- Location: LCCOMB_X83_Y32_N22
\clockDivider|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~21_cout\ = CARRY((\clockDivider|s_divCounter\(10) & ((!\clockDivider|LessThan0~19_cout\) # (!\clockDivider|Add0~20_combout\))) # (!\clockDivider|s_divCounter\(10) & (!\clockDivider|Add0~20_combout\ & 
-- !\clockDivider|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(10),
	datab => \clockDivider|Add0~20_combout\,
	datad => VCC,
	cin => \clockDivider|LessThan0~19_cout\,
	cout => \clockDivider|LessThan0~21_cout\);

-- Location: LCCOMB_X83_Y32_N24
\clockDivider|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~23_cout\ = CARRY((\clockDivider|s_divCounter\(11) & (\clockDivider|Add0~22_combout\ & !\clockDivider|LessThan0~21_cout\)) # (!\clockDivider|s_divCounter\(11) & ((\clockDivider|Add0~22_combout\) # 
-- (!\clockDivider|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(11),
	datab => \clockDivider|Add0~22_combout\,
	datad => VCC,
	cin => \clockDivider|LessThan0~21_cout\,
	cout => \clockDivider|LessThan0~23_cout\);

-- Location: LCCOMB_X83_Y32_N26
\clockDivider|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~25_cout\ = CARRY((\clockDivider|Add0~24_combout\ & (\clockDivider|s_divCounter\(12) & !\clockDivider|LessThan0~23_cout\)) # (!\clockDivider|Add0~24_combout\ & ((\clockDivider|s_divCounter\(12)) # 
-- (!\clockDivider|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|Add0~24_combout\,
	datab => \clockDivider|s_divCounter\(12),
	datad => VCC,
	cin => \clockDivider|LessThan0~23_cout\,
	cout => \clockDivider|LessThan0~25_cout\);

-- Location: LCCOMB_X83_Y32_N28
\clockDivider|LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~27_cout\ = CARRY((\clockDivider|s_divCounter\(13) & (\clockDivider|Add0~26_combout\ & !\clockDivider|LessThan0~25_cout\)) # (!\clockDivider|s_divCounter\(13) & ((\clockDivider|Add0~26_combout\) # 
-- (!\clockDivider|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(13),
	datab => \clockDivider|Add0~26_combout\,
	datad => VCC,
	cin => \clockDivider|LessThan0~25_cout\,
	cout => \clockDivider|LessThan0~27_cout\);

-- Location: LCCOMB_X83_Y32_N30
\clockDivider|LessThan0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~29_cout\ = CARRY((\clockDivider|s_divCounter\(14) & ((!\clockDivider|LessThan0~27_cout\) # (!\clockDivider|Add0~28_combout\))) # (!\clockDivider|s_divCounter\(14) & (!\clockDivider|Add0~28_combout\ & 
-- !\clockDivider|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(14),
	datab => \clockDivider|Add0~28_combout\,
	datad => VCC,
	cin => \clockDivider|LessThan0~27_cout\,
	cout => \clockDivider|LessThan0~29_cout\);

-- Location: LCCOMB_X83_Y31_N0
\clockDivider|LessThan0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~31_cout\ = CARRY((\clockDivider|s_divFactor\(15) & ((!\clockDivider|LessThan0~29_cout\) # (!\clockDivider|s_divCounter\(15)))) # (!\clockDivider|s_divFactor\(15) & (!\clockDivider|s_divCounter\(15) & 
-- !\clockDivider|LessThan0~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(15),
	datab => \clockDivider|s_divCounter\(15),
	datad => VCC,
	cin => \clockDivider|LessThan0~29_cout\,
	cout => \clockDivider|LessThan0~31_cout\);

-- Location: LCCOMB_X83_Y31_N2
\clockDivider|LessThan0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~33_cout\ = CARRY((\clockDivider|s_divCounter\(16) & !\clockDivider|LessThan0~31_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(16),
	datad => VCC,
	cin => \clockDivider|LessThan0~31_cout\,
	cout => \clockDivider|LessThan0~33_cout\);

-- Location: LCCOMB_X83_Y31_N4
\clockDivider|LessThan0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~35_cout\ = CARRY((\clockDivider|s_divCounter\(17) & (\clockDivider|s_divFactor\(9) & !\clockDivider|LessThan0~33_cout\)) # (!\clockDivider|s_divCounter\(17) & ((\clockDivider|s_divFactor\(9)) # 
-- (!\clockDivider|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(17),
	datab => \clockDivider|s_divFactor\(9),
	datad => VCC,
	cin => \clockDivider|LessThan0~33_cout\,
	cout => \clockDivider|LessThan0~35_cout\);

-- Location: LCCOMB_X83_Y31_N6
\clockDivider|LessThan0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~37_cout\ = CARRY((\clockDivider|s_divFactor\(2) & (\clockDivider|s_divCounter\(18) & !\clockDivider|LessThan0~35_cout\)) # (!\clockDivider|s_divFactor\(2) & ((\clockDivider|s_divCounter\(18)) # 
-- (!\clockDivider|LessThan0~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(2),
	datab => \clockDivider|s_divCounter\(18),
	datad => VCC,
	cin => \clockDivider|LessThan0~35_cout\,
	cout => \clockDivider|LessThan0~37_cout\);

-- Location: LCCOMB_X83_Y31_N8
\clockDivider|LessThan0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~39_cout\ = CARRY((\clockDivider|s_divFactor\(15) & ((!\clockDivider|LessThan0~37_cout\) # (!\clockDivider|s_divCounter\(19)))) # (!\clockDivider|s_divFactor\(15) & (!\clockDivider|s_divCounter\(19) & 
-- !\clockDivider|LessThan0~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(15),
	datab => \clockDivider|s_divCounter\(19),
	datad => VCC,
	cin => \clockDivider|LessThan0~37_cout\,
	cout => \clockDivider|LessThan0~39_cout\);

-- Location: LCCOMB_X83_Y31_N10
\clockDivider|LessThan0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~41_cout\ = CARRY((\clockDivider|s_divFactor\(15) & (\clockDivider|s_divCounter\(20) & !\clockDivider|LessThan0~39_cout\)) # (!\clockDivider|s_divFactor\(15) & ((\clockDivider|s_divCounter\(20)) # 
-- (!\clockDivider|LessThan0~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(15),
	datab => \clockDivider|s_divCounter\(20),
	datad => VCC,
	cin => \clockDivider|LessThan0~39_cout\,
	cout => \clockDivider|LessThan0~41_cout\);

-- Location: LCCOMB_X83_Y31_N12
\clockDivider|LessThan0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~43_cout\ = CARRY((\clockDivider|s_divFactor\(5) & ((!\clockDivider|LessThan0~41_cout\) # (!\clockDivider|s_divCounter\(21)))) # (!\clockDivider|s_divFactor\(5) & (!\clockDivider|s_divCounter\(21) & 
-- !\clockDivider|LessThan0~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(5),
	datab => \clockDivider|s_divCounter\(21),
	datad => VCC,
	cin => \clockDivider|LessThan0~41_cout\,
	cout => \clockDivider|LessThan0~43_cout\);

-- Location: LCCOMB_X83_Y31_N14
\clockDivider|LessThan0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~45_cout\ = CARRY((\clockDivider|s_divCounter\(22)) # (!\clockDivider|LessThan0~43_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(22),
	datad => VCC,
	cin => \clockDivider|LessThan0~43_cout\,
	cout => \clockDivider|LessThan0~45_cout\);

-- Location: LCCOMB_X83_Y31_N16
\clockDivider|LessThan0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~47_cout\ = CARRY((\clockDivider|s_divFactor\(7) & ((!\clockDivider|LessThan0~45_cout\) # (!\clockDivider|s_divCounter\(23)))) # (!\clockDivider|s_divFactor\(7) & (!\clockDivider|s_divCounter\(23) & 
-- !\clockDivider|LessThan0~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(7),
	datab => \clockDivider|s_divCounter\(23),
	datad => VCC,
	cin => \clockDivider|LessThan0~45_cout\,
	cout => \clockDivider|LessThan0~47_cout\);

-- Location: LCCOMB_X83_Y31_N18
\clockDivider|LessThan0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~49_cout\ = CARRY((\clockDivider|s_divFactor\(5) & (\clockDivider|s_divCounter\(24) & !\clockDivider|LessThan0~47_cout\)) # (!\clockDivider|s_divFactor\(5) & ((\clockDivider|s_divCounter\(24)) # 
-- (!\clockDivider|LessThan0~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(5),
	datab => \clockDivider|s_divCounter\(24),
	datad => VCC,
	cin => \clockDivider|LessThan0~47_cout\,
	cout => \clockDivider|LessThan0~49_cout\);

-- Location: LCCOMB_X83_Y31_N20
\clockDivider|LessThan0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~51_cout\ = CARRY((\clockDivider|s_divCounter\(25) & (\clockDivider|s_divFactor\(7) & !\clockDivider|LessThan0~49_cout\)) # (!\clockDivider|s_divCounter\(25) & ((\clockDivider|s_divFactor\(7)) # 
-- (!\clockDivider|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(25),
	datab => \clockDivider|s_divFactor\(7),
	datad => VCC,
	cin => \clockDivider|LessThan0~49_cout\,
	cout => \clockDivider|LessThan0~51_cout\);

-- Location: LCCOMB_X83_Y31_N22
\clockDivider|LessThan0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~53_cout\ = CARRY((\clockDivider|s_divCounter\(26)) # (!\clockDivider|LessThan0~51_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(26),
	datad => VCC,
	cin => \clockDivider|LessThan0~51_cout\,
	cout => \clockDivider|LessThan0~53_cout\);

-- Location: LCCOMB_X83_Y31_N24
\clockDivider|LessThan0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~55_cout\ = CARRY((\clockDivider|s_divFactor\(7) & ((!\clockDivider|LessThan0~53_cout\) # (!\clockDivider|s_divCounter\(27)))) # (!\clockDivider|s_divFactor\(7) & (!\clockDivider|s_divCounter\(27) & 
-- !\clockDivider|LessThan0~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(7),
	datab => \clockDivider|s_divCounter\(27),
	datad => VCC,
	cin => \clockDivider|LessThan0~53_cout\,
	cout => \clockDivider|LessThan0~55_cout\);

-- Location: LCCOMB_X83_Y31_N26
\clockDivider|LessThan0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~57_cout\ = CARRY((\clockDivider|s_divCounter\(28)) # (!\clockDivider|LessThan0~55_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(28),
	datad => VCC,
	cin => \clockDivider|LessThan0~55_cout\,
	cout => \clockDivider|LessThan0~57_cout\);

-- Location: LCCOMB_X83_Y31_N28
\clockDivider|LessThan0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~59_cout\ = CARRY((!\clockDivider|s_divCounter\(29) & !\clockDivider|LessThan0~57_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(29),
	datad => VCC,
	cin => \clockDivider|LessThan0~57_cout\,
	cout => \clockDivider|LessThan0~59_cout\);

-- Location: LCCOMB_X83_Y31_N30
\clockDivider|LessThan0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|LessThan0~60_combout\ = (\clockDivider|s_divFactor\(7) & (!\clockDivider|LessThan0~59_cout\ & \clockDivider|s_divCounter\(30))) # (!\clockDivider|s_divFactor\(7) & ((\clockDivider|s_divCounter\(30)) # (!\clockDivider|LessThan0~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(7),
	datad => \clockDivider|s_divCounter\(30),
	cin => \clockDivider|LessThan0~59_cout\,
	combout => \clockDivider|LessThan0~60_combout\);

-- Location: LCCOMB_X84_Y31_N0
\clockDivider|s_divCounter[29]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[29]~35_combout\ = (\clockDivider|Equal1~17_combout\) # (\clockDivider|LessThan0~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clockDivider|Equal1~17_combout\,
	datad => \clockDivider|LessThan0~60_combout\,
	combout => \clockDivider|s_divCounter[29]~35_combout\);

-- Location: FF_X84_Y31_N3
\clockDivider|s_divCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[0]~31_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(0));

-- Location: LCCOMB_X84_Y31_N4
\clockDivider|s_divCounter[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[1]~33_combout\ = (\clockDivider|s_divCounter\(1) & (!\clockDivider|s_divCounter[0]~32\)) # (!\clockDivider|s_divCounter\(1) & ((\clockDivider|s_divCounter[0]~32\) # (GND)))
-- \clockDivider|s_divCounter[1]~34\ = CARRY((!\clockDivider|s_divCounter[0]~32\) # (!\clockDivider|s_divCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(1),
	datad => VCC,
	cin => \clockDivider|s_divCounter[0]~32\,
	combout => \clockDivider|s_divCounter[1]~33_combout\,
	cout => \clockDivider|s_divCounter[1]~34\);

-- Location: FF_X84_Y31_N5
\clockDivider|s_divCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[1]~33_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(1));

-- Location: LCCOMB_X84_Y31_N6
\clockDivider|s_divCounter[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[2]~36_combout\ = (\clockDivider|s_divCounter\(2) & (\clockDivider|s_divCounter[1]~34\ $ (GND))) # (!\clockDivider|s_divCounter\(2) & (!\clockDivider|s_divCounter[1]~34\ & VCC))
-- \clockDivider|s_divCounter[2]~37\ = CARRY((\clockDivider|s_divCounter\(2) & !\clockDivider|s_divCounter[1]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(2),
	datad => VCC,
	cin => \clockDivider|s_divCounter[1]~34\,
	combout => \clockDivider|s_divCounter[2]~36_combout\,
	cout => \clockDivider|s_divCounter[2]~37\);

-- Location: FF_X84_Y31_N7
\clockDivider|s_divCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[2]~36_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(2));

-- Location: LCCOMB_X84_Y31_N8
\clockDivider|s_divCounter[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[3]~38_combout\ = (\clockDivider|s_divCounter\(3) & (!\clockDivider|s_divCounter[2]~37\)) # (!\clockDivider|s_divCounter\(3) & ((\clockDivider|s_divCounter[2]~37\) # (GND)))
-- \clockDivider|s_divCounter[3]~39\ = CARRY((!\clockDivider|s_divCounter[2]~37\) # (!\clockDivider|s_divCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(3),
	datad => VCC,
	cin => \clockDivider|s_divCounter[2]~37\,
	combout => \clockDivider|s_divCounter[3]~38_combout\,
	cout => \clockDivider|s_divCounter[3]~39\);

-- Location: FF_X84_Y31_N9
\clockDivider|s_divCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[3]~38_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(3));

-- Location: LCCOMB_X84_Y31_N10
\clockDivider|s_divCounter[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[4]~40_combout\ = (\clockDivider|s_divCounter\(4) & (\clockDivider|s_divCounter[3]~39\ $ (GND))) # (!\clockDivider|s_divCounter\(4) & (!\clockDivider|s_divCounter[3]~39\ & VCC))
-- \clockDivider|s_divCounter[4]~41\ = CARRY((\clockDivider|s_divCounter\(4) & !\clockDivider|s_divCounter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(4),
	datad => VCC,
	cin => \clockDivider|s_divCounter[3]~39\,
	combout => \clockDivider|s_divCounter[4]~40_combout\,
	cout => \clockDivider|s_divCounter[4]~41\);

-- Location: FF_X84_Y31_N11
\clockDivider|s_divCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[4]~40_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(4));

-- Location: LCCOMB_X84_Y31_N12
\clockDivider|s_divCounter[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[5]~42_combout\ = (\clockDivider|s_divCounter\(5) & (!\clockDivider|s_divCounter[4]~41\)) # (!\clockDivider|s_divCounter\(5) & ((\clockDivider|s_divCounter[4]~41\) # (GND)))
-- \clockDivider|s_divCounter[5]~43\ = CARRY((!\clockDivider|s_divCounter[4]~41\) # (!\clockDivider|s_divCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(5),
	datad => VCC,
	cin => \clockDivider|s_divCounter[4]~41\,
	combout => \clockDivider|s_divCounter[5]~42_combout\,
	cout => \clockDivider|s_divCounter[5]~43\);

-- Location: FF_X84_Y31_N13
\clockDivider|s_divCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[5]~42_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(5));

-- Location: LCCOMB_X84_Y31_N14
\clockDivider|s_divCounter[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[6]~44_combout\ = (\clockDivider|s_divCounter\(6) & (\clockDivider|s_divCounter[5]~43\ $ (GND))) # (!\clockDivider|s_divCounter\(6) & (!\clockDivider|s_divCounter[5]~43\ & VCC))
-- \clockDivider|s_divCounter[6]~45\ = CARRY((\clockDivider|s_divCounter\(6) & !\clockDivider|s_divCounter[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(6),
	datad => VCC,
	cin => \clockDivider|s_divCounter[5]~43\,
	combout => \clockDivider|s_divCounter[6]~44_combout\,
	cout => \clockDivider|s_divCounter[6]~45\);

-- Location: FF_X84_Y31_N15
\clockDivider|s_divCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[6]~44_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(6));

-- Location: LCCOMB_X84_Y31_N16
\clockDivider|s_divCounter[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[7]~46_combout\ = (\clockDivider|s_divCounter\(7) & (!\clockDivider|s_divCounter[6]~45\)) # (!\clockDivider|s_divCounter\(7) & ((\clockDivider|s_divCounter[6]~45\) # (GND)))
-- \clockDivider|s_divCounter[7]~47\ = CARRY((!\clockDivider|s_divCounter[6]~45\) # (!\clockDivider|s_divCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(7),
	datad => VCC,
	cin => \clockDivider|s_divCounter[6]~45\,
	combout => \clockDivider|s_divCounter[7]~46_combout\,
	cout => \clockDivider|s_divCounter[7]~47\);

-- Location: FF_X84_Y31_N17
\clockDivider|s_divCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[7]~46_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(7));

-- Location: LCCOMB_X84_Y31_N18
\clockDivider|s_divCounter[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[8]~48_combout\ = (\clockDivider|s_divCounter\(8) & (\clockDivider|s_divCounter[7]~47\ $ (GND))) # (!\clockDivider|s_divCounter\(8) & (!\clockDivider|s_divCounter[7]~47\ & VCC))
-- \clockDivider|s_divCounter[8]~49\ = CARRY((\clockDivider|s_divCounter\(8) & !\clockDivider|s_divCounter[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(8),
	datad => VCC,
	cin => \clockDivider|s_divCounter[7]~47\,
	combout => \clockDivider|s_divCounter[8]~48_combout\,
	cout => \clockDivider|s_divCounter[8]~49\);

-- Location: FF_X84_Y31_N19
\clockDivider|s_divCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[8]~48_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(8));

-- Location: LCCOMB_X84_Y31_N20
\clockDivider|s_divCounter[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[9]~50_combout\ = (\clockDivider|s_divCounter\(9) & (!\clockDivider|s_divCounter[8]~49\)) # (!\clockDivider|s_divCounter\(9) & ((\clockDivider|s_divCounter[8]~49\) # (GND)))
-- \clockDivider|s_divCounter[9]~51\ = CARRY((!\clockDivider|s_divCounter[8]~49\) # (!\clockDivider|s_divCounter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(9),
	datad => VCC,
	cin => \clockDivider|s_divCounter[8]~49\,
	combout => \clockDivider|s_divCounter[9]~50_combout\,
	cout => \clockDivider|s_divCounter[9]~51\);

-- Location: FF_X84_Y31_N21
\clockDivider|s_divCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[9]~50_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(9));

-- Location: LCCOMB_X84_Y31_N22
\clockDivider|s_divCounter[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[10]~52_combout\ = (\clockDivider|s_divCounter\(10) & (\clockDivider|s_divCounter[9]~51\ $ (GND))) # (!\clockDivider|s_divCounter\(10) & (!\clockDivider|s_divCounter[9]~51\ & VCC))
-- \clockDivider|s_divCounter[10]~53\ = CARRY((\clockDivider|s_divCounter\(10) & !\clockDivider|s_divCounter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(10),
	datad => VCC,
	cin => \clockDivider|s_divCounter[9]~51\,
	combout => \clockDivider|s_divCounter[10]~52_combout\,
	cout => \clockDivider|s_divCounter[10]~53\);

-- Location: FF_X84_Y31_N23
\clockDivider|s_divCounter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[10]~52_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(10));

-- Location: LCCOMB_X84_Y31_N24
\clockDivider|s_divCounter[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[11]~54_combout\ = (\clockDivider|s_divCounter\(11) & (!\clockDivider|s_divCounter[10]~53\)) # (!\clockDivider|s_divCounter\(11) & ((\clockDivider|s_divCounter[10]~53\) # (GND)))
-- \clockDivider|s_divCounter[11]~55\ = CARRY((!\clockDivider|s_divCounter[10]~53\) # (!\clockDivider|s_divCounter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(11),
	datad => VCC,
	cin => \clockDivider|s_divCounter[10]~53\,
	combout => \clockDivider|s_divCounter[11]~54_combout\,
	cout => \clockDivider|s_divCounter[11]~55\);

-- Location: FF_X84_Y31_N25
\clockDivider|s_divCounter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[11]~54_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(11));

-- Location: LCCOMB_X84_Y31_N26
\clockDivider|s_divCounter[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[12]~56_combout\ = (\clockDivider|s_divCounter\(12) & (\clockDivider|s_divCounter[11]~55\ $ (GND))) # (!\clockDivider|s_divCounter\(12) & (!\clockDivider|s_divCounter[11]~55\ & VCC))
-- \clockDivider|s_divCounter[12]~57\ = CARRY((\clockDivider|s_divCounter\(12) & !\clockDivider|s_divCounter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(12),
	datad => VCC,
	cin => \clockDivider|s_divCounter[11]~55\,
	combout => \clockDivider|s_divCounter[12]~56_combout\,
	cout => \clockDivider|s_divCounter[12]~57\);

-- Location: FF_X84_Y31_N27
\clockDivider|s_divCounter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[12]~56_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(12));

-- Location: LCCOMB_X84_Y31_N28
\clockDivider|s_divCounter[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[13]~58_combout\ = (\clockDivider|s_divCounter\(13) & (!\clockDivider|s_divCounter[12]~57\)) # (!\clockDivider|s_divCounter\(13) & ((\clockDivider|s_divCounter[12]~57\) # (GND)))
-- \clockDivider|s_divCounter[13]~59\ = CARRY((!\clockDivider|s_divCounter[12]~57\) # (!\clockDivider|s_divCounter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(13),
	datad => VCC,
	cin => \clockDivider|s_divCounter[12]~57\,
	combout => \clockDivider|s_divCounter[13]~58_combout\,
	cout => \clockDivider|s_divCounter[13]~59\);

-- Location: FF_X84_Y31_N29
\clockDivider|s_divCounter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[13]~58_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(13));

-- Location: LCCOMB_X84_Y31_N30
\clockDivider|s_divCounter[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[14]~60_combout\ = (\clockDivider|s_divCounter\(14) & (\clockDivider|s_divCounter[13]~59\ $ (GND))) # (!\clockDivider|s_divCounter\(14) & (!\clockDivider|s_divCounter[13]~59\ & VCC))
-- \clockDivider|s_divCounter[14]~61\ = CARRY((\clockDivider|s_divCounter\(14) & !\clockDivider|s_divCounter[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(14),
	datad => VCC,
	cin => \clockDivider|s_divCounter[13]~59\,
	combout => \clockDivider|s_divCounter[14]~60_combout\,
	cout => \clockDivider|s_divCounter[14]~61\);

-- Location: FF_X84_Y31_N31
\clockDivider|s_divCounter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[14]~60_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(14));

-- Location: LCCOMB_X84_Y30_N0
\clockDivider|s_divCounter[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[15]~62_combout\ = (\clockDivider|s_divCounter\(15) & (!\clockDivider|s_divCounter[14]~61\)) # (!\clockDivider|s_divCounter\(15) & ((\clockDivider|s_divCounter[14]~61\) # (GND)))
-- \clockDivider|s_divCounter[15]~63\ = CARRY((!\clockDivider|s_divCounter[14]~61\) # (!\clockDivider|s_divCounter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(15),
	datad => VCC,
	cin => \clockDivider|s_divCounter[14]~61\,
	combout => \clockDivider|s_divCounter[15]~62_combout\,
	cout => \clockDivider|s_divCounter[15]~63\);

-- Location: FF_X83_Y31_N21
\clockDivider|s_divCounter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clockDivider|s_divCounter[15]~62_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(15));

-- Location: LCCOMB_X84_Y30_N2
\clockDivider|s_divCounter[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[16]~64_combout\ = (\clockDivider|s_divCounter\(16) & (\clockDivider|s_divCounter[15]~63\ $ (GND))) # (!\clockDivider|s_divCounter\(16) & (!\clockDivider|s_divCounter[15]~63\ & VCC))
-- \clockDivider|s_divCounter[16]~65\ = CARRY((\clockDivider|s_divCounter\(16) & !\clockDivider|s_divCounter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(16),
	datad => VCC,
	cin => \clockDivider|s_divCounter[15]~63\,
	combout => \clockDivider|s_divCounter[16]~64_combout\,
	cout => \clockDivider|s_divCounter[16]~65\);

-- Location: FF_X84_Y30_N3
\clockDivider|s_divCounter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[16]~64_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(16));

-- Location: LCCOMB_X84_Y30_N4
\clockDivider|s_divCounter[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[17]~66_combout\ = (\clockDivider|s_divCounter\(17) & (!\clockDivider|s_divCounter[16]~65\)) # (!\clockDivider|s_divCounter\(17) & ((\clockDivider|s_divCounter[16]~65\) # (GND)))
-- \clockDivider|s_divCounter[17]~67\ = CARRY((!\clockDivider|s_divCounter[16]~65\) # (!\clockDivider|s_divCounter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(17),
	datad => VCC,
	cin => \clockDivider|s_divCounter[16]~65\,
	combout => \clockDivider|s_divCounter[17]~66_combout\,
	cout => \clockDivider|s_divCounter[17]~67\);

-- Location: FF_X83_Y31_N23
\clockDivider|s_divCounter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clockDivider|s_divCounter[17]~66_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(17));

-- Location: LCCOMB_X84_Y30_N6
\clockDivider|s_divCounter[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[18]~68_combout\ = (\clockDivider|s_divCounter\(18) & (\clockDivider|s_divCounter[17]~67\ $ (GND))) # (!\clockDivider|s_divCounter\(18) & (!\clockDivider|s_divCounter[17]~67\ & VCC))
-- \clockDivider|s_divCounter[18]~69\ = CARRY((\clockDivider|s_divCounter\(18) & !\clockDivider|s_divCounter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(18),
	datad => VCC,
	cin => \clockDivider|s_divCounter[17]~67\,
	combout => \clockDivider|s_divCounter[18]~68_combout\,
	cout => \clockDivider|s_divCounter[18]~69\);

-- Location: FF_X83_Y31_N5
\clockDivider|s_divCounter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clockDivider|s_divCounter[18]~68_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(18));

-- Location: LCCOMB_X84_Y30_N8
\clockDivider|s_divCounter[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[19]~70_combout\ = (\clockDivider|s_divCounter\(19) & (!\clockDivider|s_divCounter[18]~69\)) # (!\clockDivider|s_divCounter\(19) & ((\clockDivider|s_divCounter[18]~69\) # (GND)))
-- \clockDivider|s_divCounter[19]~71\ = CARRY((!\clockDivider|s_divCounter[18]~69\) # (!\clockDivider|s_divCounter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divCounter\(19),
	datad => VCC,
	cin => \clockDivider|s_divCounter[18]~69\,
	combout => \clockDivider|s_divCounter[19]~70_combout\,
	cout => \clockDivider|s_divCounter[19]~71\);

-- Location: FF_X84_Y30_N9
\clockDivider|s_divCounter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[19]~70_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(19));

-- Location: LCCOMB_X84_Y30_N10
\clockDivider|s_divCounter[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[20]~72_combout\ = (\clockDivider|s_divCounter\(20) & (\clockDivider|s_divCounter[19]~71\ $ (GND))) # (!\clockDivider|s_divCounter\(20) & (!\clockDivider|s_divCounter[19]~71\ & VCC))
-- \clockDivider|s_divCounter[20]~73\ = CARRY((\clockDivider|s_divCounter\(20) & !\clockDivider|s_divCounter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(20),
	datad => VCC,
	cin => \clockDivider|s_divCounter[19]~71\,
	combout => \clockDivider|s_divCounter[20]~72_combout\,
	cout => \clockDivider|s_divCounter[20]~73\);

-- Location: FF_X83_Y31_N9
\clockDivider|s_divCounter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clockDivider|s_divCounter[20]~72_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(20));

-- Location: LCCOMB_X84_Y30_N12
\clockDivider|s_divCounter[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|s_divCounter[21]~74_combout\ = (\clockDivider|s_divCounter\(21) & (!\clockDivider|s_divCounter[20]~73\)) # (!\clockDivider|s_divCounter\(21) & ((\clockDivider|s_divCounter[20]~73\) # (GND)))
-- \clockDivider|s_divCounter[21]~75\ = CARRY((!\clockDivider|s_divCounter[20]~73\) # (!\clockDivider|s_divCounter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(21),
	datad => VCC,
	cin => \clockDivider|s_divCounter[20]~73\,
	combout => \clockDivider|s_divCounter[21]~74_combout\,
	cout => \clockDivider|s_divCounter[21]~75\);

-- Location: FF_X83_Y31_N1
\clockDivider|s_divCounter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clockDivider|s_divCounter[21]~74_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(21));

-- Location: FF_X84_Y30_N15
\clockDivider|s_divCounter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|s_divCounter[22]~76_combout\,
	sclr => \clockDivider|s_divCounter[29]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|s_divCounter\(22));

-- Location: LCCOMB_X81_Y31_N2
\clockDivider|Equal1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~15_combout\ = (\clockDivider|s_divCounter\(16) & ((\clockDivider|s_divCounter\(30) & (\clockDivider|s_divFactor\(7) & \clockDivider|s_divCounter\(27))) # (!\clockDivider|s_divCounter\(30) & (!\clockDivider|s_divFactor\(7) & 
-- !\clockDivider|s_divCounter\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(30),
	datab => \clockDivider|s_divFactor\(7),
	datac => \clockDivider|s_divCounter\(16),
	datad => \clockDivider|s_divCounter\(27),
	combout => \clockDivider|Equal1~15_combout\);

-- Location: LCCOMB_X81_Y31_N16
\clockDivider|Equal1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~16_combout\ = (!\clockDivider|s_divCounter\(22) & (\clockDivider|Equal1~15_combout\ & (!\clockDivider|s_divCounter\(26) & !\clockDivider|s_divCounter\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(22),
	datab => \clockDivider|Equal1~15_combout\,
	datac => \clockDivider|s_divCounter\(26),
	datad => \clockDivider|s_divCounter\(29),
	combout => \clockDivider|Equal1~16_combout\);

-- Location: LCCOMB_X81_Y31_N12
\clockDivider|Equal1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~12_combout\ = (\clockDivider|s_divFactor\(7) & (\clockDivider|s_divCounter\(23) & (\clockDivider|s_divCounter\(21) $ (!\clockDivider|s_divFactor\(5))))) # (!\clockDivider|s_divFactor\(7) & (!\clockDivider|s_divCounter\(23) & 
-- (\clockDivider|s_divCounter\(21) $ (!\clockDivider|s_divFactor\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(7),
	datab => \clockDivider|s_divCounter\(23),
	datac => \clockDivider|s_divCounter\(21),
	datad => \clockDivider|s_divFactor\(5),
	combout => \clockDivider|Equal1~12_combout\);

-- Location: LCCOMB_X82_Y31_N18
\clockDivider|Equal1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~13_combout\ = (\clockDivider|s_divFactor\(5) & (\clockDivider|s_divCounter\(24) & (\clockDivider|s_divCounter\(25) $ (!\clockDivider|s_divFactor\(7))))) # (!\clockDivider|s_divFactor\(5) & (!\clockDivider|s_divCounter\(24) & 
-- (\clockDivider|s_divCounter\(25) $ (!\clockDivider|s_divFactor\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(5),
	datab => \clockDivider|s_divCounter\(25),
	datac => \clockDivider|s_divFactor\(7),
	datad => \clockDivider|s_divCounter\(24),
	combout => \clockDivider|Equal1~13_combout\);

-- Location: LCCOMB_X81_Y31_N6
\clockDivider|Equal1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~11_combout\ = (\clockDivider|s_divFactor\(2) & (\clockDivider|s_divCounter\(18) & (\clockDivider|s_divFactor\(15) $ (!\clockDivider|s_divCounter\(20))))) # (!\clockDivider|s_divFactor\(2) & (!\clockDivider|s_divCounter\(18) & 
-- (\clockDivider|s_divFactor\(15) $ (!\clockDivider|s_divCounter\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(2),
	datab => \clockDivider|s_divFactor\(15),
	datac => \clockDivider|s_divCounter\(18),
	datad => \clockDivider|s_divCounter\(20),
	combout => \clockDivider|Equal1~11_combout\);

-- Location: LCCOMB_X82_Y31_N6
\clockDivider|Equal1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~10_combout\ = (\clockDivider|s_divFactor\(9) & (\clockDivider|s_divCounter\(17) & (\clockDivider|Add0~28_combout\ $ (!\clockDivider|s_divCounter\(14))))) # (!\clockDivider|s_divFactor\(9) & (!\clockDivider|s_divCounter\(17) & 
-- (\clockDivider|Add0~28_combout\ $ (!\clockDivider|s_divCounter\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(9),
	datab => \clockDivider|s_divCounter\(17),
	datac => \clockDivider|Add0~28_combout\,
	datad => \clockDivider|s_divCounter\(14),
	combout => \clockDivider|Equal1~10_combout\);

-- Location: LCCOMB_X82_Y31_N4
\clockDivider|Equal1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~14_combout\ = (\clockDivider|Equal1~12_combout\ & (\clockDivider|Equal1~13_combout\ & (\clockDivider|Equal1~11_combout\ & \clockDivider|Equal1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|Equal1~12_combout\,
	datab => \clockDivider|Equal1~13_combout\,
	datac => \clockDivider|Equal1~11_combout\,
	datad => \clockDivider|Equal1~10_combout\,
	combout => \clockDivider|Equal1~14_combout\);

-- Location: LCCOMB_X81_Y31_N8
\clockDivider|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~0_combout\ = (\clockDivider|s_divCounter\(0) & (\clockDivider|Add0~0_combout\ & (\clockDivider|s_divCounter\(1) $ (!\clockDivider|Add0~2_combout\)))) # (!\clockDivider|s_divCounter\(0) & (!\clockDivider|Add0~0_combout\ & 
-- (\clockDivider|s_divCounter\(1) $ (!\clockDivider|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(0),
	datab => \clockDivider|Add0~0_combout\,
	datac => \clockDivider|s_divCounter\(1),
	datad => \clockDivider|Add0~2_combout\,
	combout => \clockDivider|Equal1~0_combout\);

-- Location: LCCOMB_X82_Y31_N2
\clockDivider|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~3_combout\ = (\clockDivider|Add0~12_combout\ & (\clockDivider|s_divCounter\(6) & (\clockDivider|s_divCounter\(7) $ (!\clockDivider|Add0~14_combout\)))) # (!\clockDivider|Add0~12_combout\ & (!\clockDivider|s_divCounter\(6) & 
-- (\clockDivider|s_divCounter\(7) $ (!\clockDivider|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|Add0~12_combout\,
	datab => \clockDivider|s_divCounter\(6),
	datac => \clockDivider|s_divCounter\(7),
	datad => \clockDivider|Add0~14_combout\,
	combout => \clockDivider|Equal1~3_combout\);

-- Location: LCCOMB_X81_Y32_N4
\clockDivider|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~2_combout\ = (\clockDivider|s_divCounter\(4) & (\clockDivider|Add0~8_combout\ & (\clockDivider|Add0~10_combout\ $ (!\clockDivider|s_divCounter\(5))))) # (!\clockDivider|s_divCounter\(4) & (!\clockDivider|Add0~8_combout\ & 
-- (\clockDivider|Add0~10_combout\ $ (!\clockDivider|s_divCounter\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(4),
	datab => \clockDivider|Add0~10_combout\,
	datac => \clockDivider|Add0~8_combout\,
	datad => \clockDivider|s_divCounter\(5),
	combout => \clockDivider|Equal1~2_combout\);

-- Location: LCCOMB_X83_Y32_N0
\clockDivider|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~1_combout\ = (\clockDivider|s_divCounter\(2) & (\clockDivider|Add0~4_combout\ & (\clockDivider|s_divCounter\(3) $ (!\clockDivider|Add0~6_combout\)))) # (!\clockDivider|s_divCounter\(2) & (!\clockDivider|Add0~4_combout\ & 
-- (\clockDivider|s_divCounter\(3) $ (!\clockDivider|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(2),
	datab => \clockDivider|s_divCounter\(3),
	datac => \clockDivider|Add0~4_combout\,
	datad => \clockDivider|Add0~6_combout\,
	combout => \clockDivider|Equal1~1_combout\);

-- Location: LCCOMB_X82_Y31_N8
\clockDivider|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~4_combout\ = (\clockDivider|Equal1~0_combout\ & (\clockDivider|Equal1~3_combout\ & (\clockDivider|Equal1~2_combout\ & \clockDivider|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|Equal1~0_combout\,
	datab => \clockDivider|Equal1~3_combout\,
	datac => \clockDivider|Equal1~2_combout\,
	datad => \clockDivider|Equal1~1_combout\,
	combout => \clockDivider|Equal1~4_combout\);

-- Location: LCCOMB_X83_Y34_N6
\clockDivider|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~7_combout\ = (!\clockDivider|s_divCounter\(28) & ((\clockDivider|s_divFactor\(15) & (\clockDivider|s_divCounter\(15) & \clockDivider|s_divCounter\(19))) # (!\clockDivider|s_divFactor\(15) & (!\clockDivider|s_divCounter\(15) & 
-- !\clockDivider|s_divCounter\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(15),
	datab => \clockDivider|s_divCounter\(15),
	datac => \clockDivider|s_divCounter\(19),
	datad => \clockDivider|s_divCounter\(28),
	combout => \clockDivider|Equal1~7_combout\);

-- Location: LCCOMB_X82_Y31_N16
\clockDivider|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~5_combout\ = (\clockDivider|s_divCounter\(8) & (\clockDivider|Add0~16_combout\ & (\clockDivider|s_divCounter\(9) $ (!\clockDivider|Add0~18_combout\)))) # (!\clockDivider|s_divCounter\(8) & (!\clockDivider|Add0~16_combout\ & 
-- (\clockDivider|s_divCounter\(9) $ (!\clockDivider|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(8),
	datab => \clockDivider|s_divCounter\(9),
	datac => \clockDivider|Add0~16_combout\,
	datad => \clockDivider|Add0~18_combout\,
	combout => \clockDivider|Equal1~5_combout\);

-- Location: LCCOMB_X82_Y31_N14
\clockDivider|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~8_combout\ = (\clockDivider|s_divCounter\(13) & (\clockDivider|Add0~26_combout\ & (\clockDivider|s_divCounter\(12) $ (!\clockDivider|Add0~24_combout\)))) # (!\clockDivider|s_divCounter\(13) & (!\clockDivider|Add0~26_combout\ & 
-- (\clockDivider|s_divCounter\(12) $ (!\clockDivider|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(13),
	datab => \clockDivider|s_divCounter\(12),
	datac => \clockDivider|Add0~24_combout\,
	datad => \clockDivider|Add0~26_combout\,
	combout => \clockDivider|Equal1~8_combout\);

-- Location: LCCOMB_X82_Y31_N12
\clockDivider|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~6_combout\ = (\clockDivider|s_divCounter\(10) & (\clockDivider|Add0~20_combout\ & (\clockDivider|s_divCounter\(11) $ (!\clockDivider|Add0~22_combout\)))) # (!\clockDivider|s_divCounter\(10) & (!\clockDivider|Add0~20_combout\ & 
-- (\clockDivider|s_divCounter\(11) $ (!\clockDivider|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(10),
	datab => \clockDivider|s_divCounter\(11),
	datac => \clockDivider|Add0~20_combout\,
	datad => \clockDivider|Add0~22_combout\,
	combout => \clockDivider|Equal1~6_combout\);

-- Location: LCCOMB_X82_Y31_N28
\clockDivider|Equal1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~9_combout\ = (\clockDivider|Equal1~7_combout\ & (\clockDivider|Equal1~5_combout\ & (\clockDivider|Equal1~8_combout\ & \clockDivider|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|Equal1~7_combout\,
	datab => \clockDivider|Equal1~5_combout\,
	datac => \clockDivider|Equal1~8_combout\,
	datad => \clockDivider|Equal1~6_combout\,
	combout => \clockDivider|Equal1~9_combout\);

-- Location: LCCOMB_X82_Y31_N10
\clockDivider|Equal1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal1~17_combout\ = (\clockDivider|Equal1~16_combout\ & (\clockDivider|Equal1~14_combout\ & (\clockDivider|Equal1~4_combout\ & \clockDivider|Equal1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|Equal1~16_combout\,
	datab => \clockDivider|Equal1~14_combout\,
	datac => \clockDivider|Equal1~4_combout\,
	datad => \clockDivider|Equal1~9_combout\,
	combout => \clockDivider|Equal1~17_combout\);

-- Location: LCCOMB_X82_Y34_N0
\clockDivider|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add1~0_combout\ = \clockDivider|s_divFactor\(1) $ (VCC)
-- \clockDivider|Add1~1\ = CARRY(\clockDivider|s_divFactor\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divFactor\(1),
	datad => VCC,
	combout => \clockDivider|Add1~0_combout\,
	cout => \clockDivider|Add1~1\);

-- Location: LCCOMB_X82_Y34_N2
\clockDivider|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add1~2_combout\ = (\clockDivider|s_divFactor\(2) & (\clockDivider|Add1~1\ & VCC)) # (!\clockDivider|s_divFactor\(2) & (!\clockDivider|Add1~1\))
-- \clockDivider|Add1~3\ = CARRY((!\clockDivider|s_divFactor\(2) & !\clockDivider|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(2),
	datad => VCC,
	cin => \clockDivider|Add1~1\,
	combout => \clockDivider|Add1~2_combout\,
	cout => \clockDivider|Add1~3\);

-- Location: LCCOMB_X82_Y34_N4
\clockDivider|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add1~4_combout\ = \clockDivider|Add1~3\ $ (GND)
-- \clockDivider|Add1~5\ = CARRY(!\clockDivider|Add1~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \clockDivider|Add1~3\,
	combout => \clockDivider|Add1~4_combout\,
	cout => \clockDivider|Add1~5\);

-- Location: LCCOMB_X82_Y34_N6
\clockDivider|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add1~6_combout\ = (\clockDivider|s_divFactor\(4) & (\clockDivider|Add1~5\ & VCC)) # (!\clockDivider|s_divFactor\(4) & (!\clockDivider|Add1~5\))
-- \clockDivider|Add1~7\ = CARRY((!\clockDivider|s_divFactor\(4) & !\clockDivider|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(4),
	datad => VCC,
	cin => \clockDivider|Add1~5\,
	combout => \clockDivider|Add1~6_combout\,
	cout => \clockDivider|Add1~7\);

-- Location: LCCOMB_X82_Y34_N8
\clockDivider|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add1~8_combout\ = (\clockDivider|s_divFactor\(5) & ((GND) # (!\clockDivider|Add1~7\))) # (!\clockDivider|s_divFactor\(5) & (\clockDivider|Add1~7\ $ (GND)))
-- \clockDivider|Add1~9\ = CARRY((\clockDivider|s_divFactor\(5)) # (!\clockDivider|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(5),
	datad => VCC,
	cin => \clockDivider|Add1~7\,
	combout => \clockDivider|Add1~8_combout\,
	cout => \clockDivider|Add1~9\);

-- Location: LCCOMB_X82_Y34_N10
\clockDivider|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add1~10_combout\ = (\clockDivider|s_divFactor\(1) & (\clockDivider|Add1~9\ & VCC)) # (!\clockDivider|s_divFactor\(1) & (!\clockDivider|Add1~9\))
-- \clockDivider|Add1~11\ = CARRY((!\clockDivider|s_divFactor\(1) & !\clockDivider|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divFactor\(1),
	datad => VCC,
	cin => \clockDivider|Add1~9\,
	combout => \clockDivider|Add1~10_combout\,
	cout => \clockDivider|Add1~11\);

-- Location: LCCOMB_X82_Y34_N12
\clockDivider|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add1~12_combout\ = (\clockDivider|s_divFactor\(7) & ((GND) # (!\clockDivider|Add1~11\))) # (!\clockDivider|s_divFactor\(7) & (\clockDivider|Add1~11\ $ (GND)))
-- \clockDivider|Add1~13\ = CARRY((\clockDivider|s_divFactor\(7)) # (!\clockDivider|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(7),
	datad => VCC,
	cin => \clockDivider|Add1~11\,
	combout => \clockDivider|Add1~12_combout\,
	cout => \clockDivider|Add1~13\);

-- Location: LCCOMB_X82_Y34_N14
\clockDivider|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add1~14_combout\ = !\clockDivider|Add1~13\
-- \clockDivider|Add1~15\ = CARRY(!\clockDivider|Add1~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \clockDivider|Add1~13\,
	combout => \clockDivider|Add1~14_combout\,
	cout => \clockDivider|Add1~15\);

-- Location: LCCOMB_X82_Y34_N16
\clockDivider|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add1~16_combout\ = (\clockDivider|s_divFactor\(9) & ((GND) # (!\clockDivider|Add1~15\))) # (!\clockDivider|s_divFactor\(9) & (\clockDivider|Add1~15\ $ (GND)))
-- \clockDivider|Add1~17\ = CARRY((\clockDivider|s_divFactor\(9)) # (!\clockDivider|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(9),
	datad => VCC,
	cin => \clockDivider|Add1~15\,
	combout => \clockDivider|Add1~16_combout\,
	cout => \clockDivider|Add1~17\);

-- Location: LCCOMB_X82_Y34_N18
\clockDivider|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add1~18_combout\ = (\clockDivider|s_divFactor\(10) & (\clockDivider|Add1~17\ & VCC)) # (!\clockDivider|s_divFactor\(10) & (!\clockDivider|Add1~17\))
-- \clockDivider|Add1~19\ = CARRY((!\clockDivider|s_divFactor\(10) & !\clockDivider|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(10),
	datad => VCC,
	cin => \clockDivider|Add1~17\,
	combout => \clockDivider|Add1~18_combout\,
	cout => \clockDivider|Add1~19\);

-- Location: LCCOMB_X83_Y34_N12
\clockDivider|clkOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~5_combout\ = (\clockDivider|s_divCounter\(9) & (\clockDivider|Add1~18_combout\ & (\clockDivider|s_divCounter\(8) $ (!\clockDivider|Add1~16_combout\)))) # (!\clockDivider|s_divCounter\(9) & (!\clockDivider|Add1~18_combout\ & 
-- (\clockDivider|s_divCounter\(8) $ (!\clockDivider|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(9),
	datab => \clockDivider|s_divCounter\(8),
	datac => \clockDivider|Add1~16_combout\,
	datad => \clockDivider|Add1~18_combout\,
	combout => \clockDivider|clkOut~5_combout\);

-- Location: LCCOMB_X83_Y34_N10
\clockDivider|clkOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~7_combout\ = (!\clockDivider|s_divCounter\(28) & ((\clockDivider|s_divCounter\(14) & (\clockDivider|s_divCounter\(19) & \clockDivider|s_divFactor\(15))) # (!\clockDivider|s_divCounter\(14) & (!\clockDivider|s_divCounter\(19) & 
-- !\clockDivider|s_divFactor\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(14),
	datab => \clockDivider|s_divCounter\(19),
	datac => \clockDivider|s_divFactor\(15),
	datad => \clockDivider|s_divCounter\(28),
	combout => \clockDivider|clkOut~7_combout\);

-- Location: LCCOMB_X82_Y34_N20
\clockDivider|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add1~20_combout\ = (\clockDivider|s_divFactor\(11) & ((GND) # (!\clockDivider|Add1~19\))) # (!\clockDivider|s_divFactor\(11) & (\clockDivider|Add1~19\ $ (GND)))
-- \clockDivider|Add1~21\ = CARRY((\clockDivider|s_divFactor\(11)) # (!\clockDivider|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(11),
	datad => VCC,
	cin => \clockDivider|Add1~19\,
	combout => \clockDivider|Add1~20_combout\,
	cout => \clockDivider|Add1~21\);

-- Location: LCCOMB_X82_Y34_N22
\clockDivider|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add1~22_combout\ = (\clockDivider|s_divFactor\(7) & (\clockDivider|Add1~21\ & VCC)) # (!\clockDivider|s_divFactor\(7) & (!\clockDivider|Add1~21\))
-- \clockDivider|Add1~23\ = CARRY((!\clockDivider|s_divFactor\(7) & !\clockDivider|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(7),
	datad => VCC,
	cin => \clockDivider|Add1~21\,
	combout => \clockDivider|Add1~22_combout\,
	cout => \clockDivider|Add1~23\);

-- Location: LCCOMB_X82_Y34_N24
\clockDivider|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add1~24_combout\ = (\clockDivider|s_divFactor\(13) & ((GND) # (!\clockDivider|Add1~23\))) # (!\clockDivider|s_divFactor\(13) & (\clockDivider|Add1~23\ $ (GND)))
-- \clockDivider|Add1~25\ = CARRY((\clockDivider|s_divFactor\(13)) # (!\clockDivider|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider|s_divFactor\(13),
	datad => VCC,
	cin => \clockDivider|Add1~23\,
	combout => \clockDivider|Add1~24_combout\,
	cout => \clockDivider|Add1~25\);

-- Location: LCCOMB_X82_Y34_N26
\clockDivider|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Add1~26_combout\ = \clockDivider|Add1~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \clockDivider|Add1~25\,
	combout => \clockDivider|Add1~26_combout\);

-- Location: LCCOMB_X83_Y34_N20
\clockDivider|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|Equal2~0_combout\ = \clockDivider|s_divCounter\(12) $ (\clockDivider|Add1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clockDivider|s_divCounter\(12),
	datad => \clockDivider|Add1~24_combout\,
	combout => \clockDivider|Equal2~0_combout\);

-- Location: LCCOMB_X83_Y34_N2
\clockDivider|clkOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~8_combout\ = (\clockDivider|clkOut~7_combout\ & (!\clockDivider|Equal2~0_combout\ & (\clockDivider|s_divCounter\(13) $ (!\clockDivider|Add1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|clkOut~7_combout\,
	datab => \clockDivider|s_divCounter\(13),
	datac => \clockDivider|Add1~26_combout\,
	datad => \clockDivider|Equal2~0_combout\,
	combout => \clockDivider|clkOut~8_combout\);

-- Location: LCCOMB_X83_Y34_N30
\clockDivider|clkOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~1_combout\ = (\clockDivider|s_divCounter\(2) & (\clockDivider|Add1~4_combout\ & (\clockDivider|s_divCounter\(3) $ (!\clockDivider|Add1~6_combout\)))) # (!\clockDivider|s_divCounter\(2) & (!\clockDivider|Add1~4_combout\ & 
-- (\clockDivider|s_divCounter\(3) $ (!\clockDivider|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(2),
	datab => \clockDivider|s_divCounter\(3),
	datac => \clockDivider|Add1~4_combout\,
	datad => \clockDivider|Add1~6_combout\,
	combout => \clockDivider|clkOut~1_combout\);

-- Location: LCCOMB_X83_Y34_N28
\clockDivider|clkOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~0_combout\ = (\clockDivider|s_divCounter\(0) & (\clockDivider|Add1~0_combout\ & (\clockDivider|s_divCounter\(1) $ (!\clockDivider|Add1~2_combout\)))) # (!\clockDivider|s_divCounter\(0) & (!\clockDivider|Add1~0_combout\ & 
-- (\clockDivider|s_divCounter\(1) $ (!\clockDivider|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(0),
	datab => \clockDivider|s_divCounter\(1),
	datac => \clockDivider|Add1~0_combout\,
	datad => \clockDivider|Add1~2_combout\,
	combout => \clockDivider|clkOut~0_combout\);

-- Location: LCCOMB_X83_Y34_N4
\clockDivider|clkOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~3_combout\ = (\clockDivider|Add1~12_combout\ & (\clockDivider|s_divCounter\(6) & (\clockDivider|s_divCounter\(7) $ (!\clockDivider|Add1~14_combout\)))) # (!\clockDivider|Add1~12_combout\ & (!\clockDivider|s_divCounter\(6) & 
-- (\clockDivider|s_divCounter\(7) $ (!\clockDivider|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|Add1~12_combout\,
	datab => \clockDivider|s_divCounter\(7),
	datac => \clockDivider|s_divCounter\(6),
	datad => \clockDivider|Add1~14_combout\,
	combout => \clockDivider|clkOut~3_combout\);

-- Location: LCCOMB_X82_Y34_N28
\clockDivider|clkOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~2_combout\ = (\clockDivider|s_divCounter\(5) & (\clockDivider|Add1~10_combout\ & (\clockDivider|s_divCounter\(4) $ (!\clockDivider|Add1~8_combout\)))) # (!\clockDivider|s_divCounter\(5) & (!\clockDivider|Add1~10_combout\ & 
-- (\clockDivider|s_divCounter\(4) $ (!\clockDivider|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(5),
	datab => \clockDivider|s_divCounter\(4),
	datac => \clockDivider|Add1~8_combout\,
	datad => \clockDivider|Add1~10_combout\,
	combout => \clockDivider|clkOut~2_combout\);

-- Location: LCCOMB_X83_Y34_N22
\clockDivider|clkOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~4_combout\ = (\clockDivider|clkOut~1_combout\ & (\clockDivider|clkOut~0_combout\ & (\clockDivider|clkOut~3_combout\ & \clockDivider|clkOut~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|clkOut~1_combout\,
	datab => \clockDivider|clkOut~0_combout\,
	datac => \clockDivider|clkOut~3_combout\,
	datad => \clockDivider|clkOut~2_combout\,
	combout => \clockDivider|clkOut~4_combout\);

-- Location: LCCOMB_X82_Y34_N30
\clockDivider|clkOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~6_combout\ = (\clockDivider|Add1~22_combout\ & (\clockDivider|s_divCounter\(11) & (\clockDivider|s_divCounter\(10) $ (!\clockDivider|Add1~20_combout\)))) # (!\clockDivider|Add1~22_combout\ & (!\clockDivider|s_divCounter\(11) & 
-- (\clockDivider|s_divCounter\(10) $ (!\clockDivider|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|Add1~22_combout\,
	datab => \clockDivider|s_divCounter\(11),
	datac => \clockDivider|s_divCounter\(10),
	datad => \clockDivider|Add1~20_combout\,
	combout => \clockDivider|clkOut~6_combout\);

-- Location: LCCOMB_X83_Y34_N0
\clockDivider|clkOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~9_combout\ = (\clockDivider|clkOut~5_combout\ & (\clockDivider|clkOut~8_combout\ & (\clockDivider|clkOut~4_combout\ & \clockDivider|clkOut~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|clkOut~5_combout\,
	datab => \clockDivider|clkOut~8_combout\,
	datac => \clockDivider|clkOut~4_combout\,
	datad => \clockDivider|clkOut~6_combout\,
	combout => \clockDivider|clkOut~9_combout\);

-- Location: LCCOMB_X81_Y31_N10
\clockDivider|clkOut~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~13_combout\ = (\clockDivider|s_divFactor\(7) & (\clockDivider|s_divCounter\(29) & (\clockDivider|s_divCounter\(26) & \clockDivider|s_divCounter\(24)))) # (!\clockDivider|s_divFactor\(7) & (!\clockDivider|s_divCounter\(29) & 
-- (!\clockDivider|s_divCounter\(26) & !\clockDivider|s_divCounter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divFactor\(7),
	datab => \clockDivider|s_divCounter\(29),
	datac => \clockDivider|s_divCounter\(26),
	datad => \clockDivider|s_divCounter\(24),
	combout => \clockDivider|clkOut~13_combout\);

-- Location: LCCOMB_X81_Y31_N24
\clockDivider|clkOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~10_combout\ = (\clockDivider|s_divCounter\(17) & (\clockDivider|s_divFactor\(2) & (\clockDivider|s_divCounter\(16) $ (!\clockDivider|s_divFactor\(9))))) # (!\clockDivider|s_divCounter\(17) & (!\clockDivider|s_divFactor\(2) & 
-- (\clockDivider|s_divCounter\(16) $ (!\clockDivider|s_divFactor\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(17),
	datab => \clockDivider|s_divFactor\(2),
	datac => \clockDivider|s_divCounter\(16),
	datad => \clockDivider|s_divFactor\(9),
	combout => \clockDivider|clkOut~10_combout\);

-- Location: LCCOMB_X81_Y31_N30
\clockDivider|clkOut~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~11_combout\ = (\clockDivider|s_divCounter\(20) & (\clockDivider|s_divFactor\(5) & (\clockDivider|s_divFactor\(15) $ (!\clockDivider|s_divCounter\(18))))) # (!\clockDivider|s_divCounter\(20) & (!\clockDivider|s_divFactor\(5) & 
-- (\clockDivider|s_divFactor\(15) $ (!\clockDivider|s_divCounter\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(20),
	datab => \clockDivider|s_divFactor\(15),
	datac => \clockDivider|s_divCounter\(18),
	datad => \clockDivider|s_divFactor\(5),
	combout => \clockDivider|clkOut~11_combout\);

-- Location: LCCOMB_X81_Y31_N28
\clockDivider|clkOut~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~12_combout\ = (\clockDivider|s_divCounter\(22) & (\clockDivider|s_divFactor\(7) & (\clockDivider|s_divCounter\(23) $ (!\clockDivider|s_divFactor\(5))))) # (!\clockDivider|s_divCounter\(22) & (!\clockDivider|s_divFactor\(7) & 
-- (\clockDivider|s_divCounter\(23) $ (!\clockDivider|s_divFactor\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(22),
	datab => \clockDivider|s_divCounter\(23),
	datac => \clockDivider|s_divFactor\(7),
	datad => \clockDivider|s_divFactor\(5),
	combout => \clockDivider|clkOut~12_combout\);

-- Location: LCCOMB_X81_Y31_N20
\clockDivider|clkOut~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~14_combout\ = (\clockDivider|clkOut~13_combout\ & (\clockDivider|clkOut~10_combout\ & (\clockDivider|clkOut~11_combout\ & \clockDivider|clkOut~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|clkOut~13_combout\,
	datab => \clockDivider|clkOut~10_combout\,
	datac => \clockDivider|clkOut~11_combout\,
	datad => \clockDivider|clkOut~12_combout\,
	combout => \clockDivider|clkOut~14_combout\);

-- Location: LCCOMB_X81_Y31_N14
\clockDivider|clkOut~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~15_combout\ = (\clockDivider|s_divCounter\(15) & (!\clockDivider|s_divCounter\(21) & (!\clockDivider|s_divCounter\(25) & \clockDivider|clkOut~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(15),
	datab => \clockDivider|s_divCounter\(21),
	datac => \clockDivider|s_divCounter\(25),
	datad => \clockDivider|clkOut~14_combout\,
	combout => \clockDivider|clkOut~15_combout\);

-- Location: LCCOMB_X82_Y31_N30
\clockDivider|clkOut~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~16_combout\ = (!\clockDivider|s_divCounter\(27) & (!\clockDivider|s_divCounter\(30) & (!\clockDivider|LessThan0~60_combout\ & \clockDivider|clkOut~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|s_divCounter\(27),
	datab => \clockDivider|s_divCounter\(30),
	datac => \clockDivider|LessThan0~60_combout\,
	datad => \clockDivider|clkOut~15_combout\,
	combout => \clockDivider|clkOut~16_combout\);

-- Location: LCCOMB_X82_Y31_N26
\clockDivider|clkOut~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~17_combout\ = (!\clockDivider|Equal1~17_combout\ & ((\clockDivider|clkOut~q\) # ((\clockDivider|clkOut~9_combout\ & \clockDivider|clkOut~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|Equal1~17_combout\,
	datab => \clockDivider|clkOut~9_combout\,
	datac => \clockDivider|clkOut~16_combout\,
	datad => \clockDivider|clkOut~q\,
	combout => \clockDivider|clkOut~17_combout\);

-- Location: LCCOMB_X82_Y31_N22
\clockDivider|clkOut~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider|clkOut~feeder_combout\ = \clockDivider|clkOut~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider|clkOut~17_combout\,
	combout => \clockDivider|clkOut~feeder_combout\);

-- Location: FF_X82_Y31_N23
\clockDivider|clkOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider|clkOut~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider|clkOut~q\);

-- Location: CLKCTRL_G7
\clockDivider|clkOut~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clockDivider|clkOut~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clockDivider|clkOut~clkctrl_outclk\);

-- Location: LCCOMB_X61_Y35_N4
\ambientSimulator|divFactor[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|divFactor[0]~1_combout\ = !\ambientSimulator|divFactor\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|divFactor\(0),
	combout => \ambientSimulator|divFactor[0]~1_combout\);

-- Location: FF_X61_Y35_N5
\ambientSimulator|divFactor[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider|clkOut~clkctrl_outclk\,
	d => \ambientSimulator|divFactor[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambientSimulator|divFactor\(0));

-- Location: LCCOMB_X57_Y36_N16
\digitalClock|hourJoin|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourJoin|Add1~0_combout\ = (\digitalClock|hourUnit|s_value\(1) & (\digitalClock|hourTen|s_value\(0) $ (VCC))) # (!\digitalClock|hourUnit|s_value\(1) & (\digitalClock|hourTen|s_value\(0) & VCC))
-- \digitalClock|hourJoin|Add1~1\ = CARRY((\digitalClock|hourUnit|s_value\(1) & \digitalClock|hourTen|s_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourUnit|s_value\(1),
	datab => \digitalClock|hourTen|s_value\(0),
	datad => VCC,
	combout => \digitalClock|hourJoin|Add1~0_combout\,
	cout => \digitalClock|hourJoin|Add1~1\);

-- Location: LCCOMB_X58_Y36_N26
\romSchedule|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \romSchedule|Mux0~0_combout\ = (!\digitalClock|hourUnit|s_value\(0) & !\digitalClock|hourJoin|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \digitalClock|hourUnit|s_value\(0),
	datad => \digitalClock|hourJoin|Add1~0_combout\,
	combout => \romSchedule|Mux0~0_combout\);

-- Location: LCCOMB_X57_Y36_N18
\digitalClock|hourJoin|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourJoin|Add1~2_combout\ = (\digitalClock|hourTen|s_value\(1) & ((\digitalClock|hourUnit|s_value\(2) & (\digitalClock|hourJoin|Add1~1\ & VCC)) # (!\digitalClock|hourUnit|s_value\(2) & (!\digitalClock|hourJoin|Add1~1\)))) # 
-- (!\digitalClock|hourTen|s_value\(1) & ((\digitalClock|hourUnit|s_value\(2) & (!\digitalClock|hourJoin|Add1~1\)) # (!\digitalClock|hourUnit|s_value\(2) & ((\digitalClock|hourJoin|Add1~1\) # (GND)))))
-- \digitalClock|hourJoin|Add1~3\ = CARRY((\digitalClock|hourTen|s_value\(1) & (!\digitalClock|hourUnit|s_value\(2) & !\digitalClock|hourJoin|Add1~1\)) # (!\digitalClock|hourTen|s_value\(1) & ((!\digitalClock|hourJoin|Add1~1\) # 
-- (!\digitalClock|hourUnit|s_value\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourTen|s_value\(1),
	datab => \digitalClock|hourUnit|s_value\(2),
	datad => VCC,
	cin => \digitalClock|hourJoin|Add1~1\,
	combout => \digitalClock|hourJoin|Add1~2_combout\,
	cout => \digitalClock|hourJoin|Add1~3\);

-- Location: LCCOMB_X57_Y36_N24
\digitalClock|hourJoin|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourJoin|Add0~1_combout\ = \digitalClock|hourTen|s_value\(1) $ (\digitalClock|hourTen|s_value\(3) $ (((\digitalClock|hourTen|s_value\(2) & \digitalClock|hourTen|s_value\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourTen|s_value\(2),
	datab => \digitalClock|hourTen|s_value\(1),
	datac => \digitalClock|hourTen|s_value\(0),
	datad => \digitalClock|hourTen|s_value\(3),
	combout => \digitalClock|hourJoin|Add0~1_combout\);

-- Location: LCCOMB_X57_Y36_N30
\digitalClock|hourJoin|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourJoin|Add0~0_combout\ = \digitalClock|hourTen|s_value\(0) $ (\digitalClock|hourTen|s_value\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \digitalClock|hourTen|s_value\(0),
	datad => \digitalClock|hourTen|s_value\(2),
	combout => \digitalClock|hourJoin|Add0~0_combout\);

-- Location: LCCOMB_X57_Y36_N20
\digitalClock|hourJoin|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourJoin|Add1~4_combout\ = ((\digitalClock|hourJoin|Add0~0_combout\ $ (\digitalClock|hourUnit|s_value\(3) $ (!\digitalClock|hourJoin|Add1~3\)))) # (GND)
-- \digitalClock|hourJoin|Add1~5\ = CARRY((\digitalClock|hourJoin|Add0~0_combout\ & ((\digitalClock|hourUnit|s_value\(3)) # (!\digitalClock|hourJoin|Add1~3\))) # (!\digitalClock|hourJoin|Add0~0_combout\ & (\digitalClock|hourUnit|s_value\(3) & 
-- !\digitalClock|hourJoin|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourJoin|Add0~0_combout\,
	datab => \digitalClock|hourUnit|s_value\(3),
	datad => VCC,
	cin => \digitalClock|hourJoin|Add1~3\,
	combout => \digitalClock|hourJoin|Add1~4_combout\,
	cout => \digitalClock|hourJoin|Add1~5\);

-- Location: LCCOMB_X57_Y36_N22
\digitalClock|hourJoin|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \digitalClock|hourJoin|Add1~6_combout\ = \digitalClock|hourJoin|Add1~5\ $ (\digitalClock|hourJoin|Add0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \digitalClock|hourJoin|Add0~1_combout\,
	cin => \digitalClock|hourJoin|Add1~5\,
	combout => \digitalClock|hourJoin|Add1~6_combout\);

-- Location: LCCOMB_X58_Y36_N30
\romSchedule|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \romSchedule|Mux0~1_combout\ = (!\digitalClock|hourJoin|Add1~4_combout\ & ((\digitalClock|hourJoin|Add1~2_combout\ & ((\romSchedule|Mux0~0_combout\) # (\digitalClock|hourJoin|Add1~6_combout\))) # (!\digitalClock|hourJoin|Add1~2_combout\ & 
-- ((!\digitalClock|hourJoin|Add1~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \romSchedule|Mux0~0_combout\,
	datab => \digitalClock|hourJoin|Add1~2_combout\,
	datac => \digitalClock|hourJoin|Add1~6_combout\,
	datad => \digitalClock|hourJoin|Add1~4_combout\,
	combout => \romSchedule|Mux0~1_combout\);

-- Location: LCCOMB_X92_Y36_N6
\setTemps|debouncedKey1|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_dirtyIn~0_combout\ = !\KEY[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[1]~input_o\,
	combout => \setTemps|debouncedKey1|s_dirtyIn~0_combout\);

-- Location: FF_X92_Y36_N7
\setTemps|debouncedKey1|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_dirtyIn~q\);

-- Location: FF_X81_Y37_N7
\setTemps|debouncedKey1|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|debouncedKey1|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_previousIn~q\);

-- Location: LCCOMB_X81_Y37_N6
\setTemps|debouncedKey1|s_debounceCnt[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\ = (\setTemps|debouncedKey1|s_debounceCnt[4]~2_combout\) # (((\setTemps|debouncedKey1|s_debounceCnt\(23)) # (!\setTemps|debouncedKey1|s_previousIn~q\)) # (!\setTemps|debouncedKey1|s_dirtyIn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt[4]~2_combout\,
	datab => \setTemps|debouncedKey1|s_dirtyIn~q\,
	datac => \setTemps|debouncedKey1|s_previousIn~q\,
	datad => \setTemps|debouncedKey1|s_debounceCnt\(23),
	combout => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\);

-- Location: LCCOMB_X82_Y38_N8
\setTemps|debouncedKey1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~0_combout\ = \setTemps|debouncedKey1|s_debounceCnt\(0) $ (VCC)
-- \setTemps|debouncedKey1|Add0~1\ = CARRY(\setTemps|debouncedKey1|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(0),
	datad => VCC,
	combout => \setTemps|debouncedKey1|Add0~0_combout\,
	cout => \setTemps|debouncedKey1|Add0~1\);

-- Location: LCCOMB_X82_Y38_N6
\setTemps|debouncedKey1|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~26_combout\ = (\setTemps|debouncedKey1|Add0~0_combout\ & \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey1|Add0~0_combout\,
	datad => \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~26_combout\);

-- Location: FF_X82_Y38_N7
\setTemps|debouncedKey1|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~26_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(0));

-- Location: LCCOMB_X82_Y38_N10
\setTemps|debouncedKey1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~2_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(1) & (\setTemps|debouncedKey1|Add0~1\ & VCC)) # (!\setTemps|debouncedKey1|s_debounceCnt\(1) & (!\setTemps|debouncedKey1|Add0~1\))
-- \setTemps|debouncedKey1|Add0~3\ = CARRY((!\setTemps|debouncedKey1|s_debounceCnt\(1) & !\setTemps|debouncedKey1|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt\(1),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~1\,
	combout => \setTemps|debouncedKey1|Add0~2_combout\,
	cout => \setTemps|debouncedKey1|Add0~3\);

-- Location: LCCOMB_X83_Y37_N0
\setTemps|debouncedKey1|s_debounceCnt~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~20_combout\ = (\setTemps|debouncedKey1|Add0~2_combout\ & \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey1|Add0~2_combout\,
	datad => \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~20_combout\);

-- Location: FF_X83_Y37_N1
\setTemps|debouncedKey1|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~20_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(1));

-- Location: LCCOMB_X82_Y38_N12
\setTemps|debouncedKey1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~4_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(2) & ((GND) # (!\setTemps|debouncedKey1|Add0~3\))) # (!\setTemps|debouncedKey1|s_debounceCnt\(2) & (\setTemps|debouncedKey1|Add0~3\ $ (GND)))
-- \setTemps|debouncedKey1|Add0~5\ = CARRY((\setTemps|debouncedKey1|s_debounceCnt\(2)) # (!\setTemps|debouncedKey1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt\(2),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~3\,
	combout => \setTemps|debouncedKey1|Add0~4_combout\,
	cout => \setTemps|debouncedKey1|Add0~5\);

-- Location: LCCOMB_X83_Y37_N18
\setTemps|debouncedKey1|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~21_combout\ = (\setTemps|debouncedKey1|Add0~4_combout\ & \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey1|Add0~4_combout\,
	datad => \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~21_combout\);

-- Location: FF_X83_Y37_N19
\setTemps|debouncedKey1|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~21_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(2));

-- Location: LCCOMB_X82_Y38_N14
\setTemps|debouncedKey1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~6_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(3) & (\setTemps|debouncedKey1|Add0~5\ & VCC)) # (!\setTemps|debouncedKey1|s_debounceCnt\(3) & (!\setTemps|debouncedKey1|Add0~5\))
-- \setTemps|debouncedKey1|Add0~7\ = CARRY((!\setTemps|debouncedKey1|s_debounceCnt\(3) & !\setTemps|debouncedKey1|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt\(3),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~5\,
	combout => \setTemps|debouncedKey1|Add0~6_combout\,
	cout => \setTemps|debouncedKey1|Add0~7\);

-- Location: LCCOMB_X83_Y37_N4
\setTemps|debouncedKey1|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~22_combout\ = (\setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\ & \setTemps|debouncedKey1|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\,
	datad => \setTemps|debouncedKey1|Add0~6_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~22_combout\);

-- Location: FF_X83_Y37_N5
\setTemps|debouncedKey1|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~22_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(3));

-- Location: LCCOMB_X82_Y38_N16
\setTemps|debouncedKey1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~8_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(4) & ((GND) # (!\setTemps|debouncedKey1|Add0~7\))) # (!\setTemps|debouncedKey1|s_debounceCnt\(4) & (\setTemps|debouncedKey1|Add0~7\ $ (GND)))
-- \setTemps|debouncedKey1|Add0~9\ = CARRY((\setTemps|debouncedKey1|s_debounceCnt\(4)) # (!\setTemps|debouncedKey1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(4),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~7\,
	combout => \setTemps|debouncedKey1|Add0~8_combout\,
	cout => \setTemps|debouncedKey1|Add0~9\);

-- Location: LCCOMB_X83_Y37_N30
\setTemps|debouncedKey1|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~23_combout\ = (\setTemps|debouncedKey1|Add0~8_combout\ & \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey1|Add0~8_combout\,
	datad => \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~23_combout\);

-- Location: FF_X83_Y37_N31
\setTemps|debouncedKey1|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~23_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(4));

-- Location: LCCOMB_X82_Y38_N18
\setTemps|debouncedKey1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~10_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(5) & (\setTemps|debouncedKey1|Add0~9\ & VCC)) # (!\setTemps|debouncedKey1|s_debounceCnt\(5) & (!\setTemps|debouncedKey1|Add0~9\))
-- \setTemps|debouncedKey1|Add0~11\ = CARRY((!\setTemps|debouncedKey1|s_debounceCnt\(5) & !\setTemps|debouncedKey1|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt\(5),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~9\,
	combout => \setTemps|debouncedKey1|Add0~10_combout\,
	cout => \setTemps|debouncedKey1|Add0~11\);

-- Location: LCCOMB_X82_Y38_N20
\setTemps|debouncedKey1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~12_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(6) & ((GND) # (!\setTemps|debouncedKey1|Add0~11\))) # (!\setTemps|debouncedKey1|s_debounceCnt\(6) & (\setTemps|debouncedKey1|Add0~11\ $ (GND)))
-- \setTemps|debouncedKey1|Add0~13\ = CARRY((\setTemps|debouncedKey1|s_debounceCnt\(6)) # (!\setTemps|debouncedKey1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt\(6),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~11\,
	combout => \setTemps|debouncedKey1|Add0~12_combout\,
	cout => \setTemps|debouncedKey1|Add0~13\);

-- Location: LCCOMB_X83_Y37_N6
\setTemps|debouncedKey1|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~25_combout\ = (\setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\ & \setTemps|debouncedKey1|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\,
	datac => \setTemps|debouncedKey1|Add0~12_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~25_combout\);

-- Location: FF_X83_Y37_N7
\setTemps|debouncedKey1|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~25_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(6));

-- Location: LCCOMB_X82_Y38_N22
\setTemps|debouncedKey1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~14_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(7) & (\setTemps|debouncedKey1|Add0~13\ & VCC)) # (!\setTemps|debouncedKey1|s_debounceCnt\(7) & (!\setTemps|debouncedKey1|Add0~13\))
-- \setTemps|debouncedKey1|Add0~15\ = CARRY((!\setTemps|debouncedKey1|s_debounceCnt\(7) & !\setTemps|debouncedKey1|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(7),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~13\,
	combout => \setTemps|debouncedKey1|Add0~14_combout\,
	cout => \setTemps|debouncedKey1|Add0~15\);

-- Location: LCCOMB_X81_Y37_N0
\setTemps|debouncedKey1|s_debounceCnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~1_combout\ = (\setTemps|debouncedKey1|s_debounceCnt[4]~0_combout\ & ((\setTemps|debouncedKey1|Add0~14_combout\) # (!\setTemps|debouncedKey1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_previousIn~q\,
	datac => \setTemps|debouncedKey1|s_debounceCnt[4]~0_combout\,
	datad => \setTemps|debouncedKey1|Add0~14_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~1_combout\);

-- Location: FF_X81_Y37_N1
\setTemps|debouncedKey1|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~1_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(7));

-- Location: LCCOMB_X82_Y38_N24
\setTemps|debouncedKey1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~16_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(8) & ((GND) # (!\setTemps|debouncedKey1|Add0~15\))) # (!\setTemps|debouncedKey1|s_debounceCnt\(8) & (\setTemps|debouncedKey1|Add0~15\ $ (GND)))
-- \setTemps|debouncedKey1|Add0~17\ = CARRY((\setTemps|debouncedKey1|s_debounceCnt\(8)) # (!\setTemps|debouncedKey1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt\(8),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~15\,
	combout => \setTemps|debouncedKey1|Add0~16_combout\,
	cout => \setTemps|debouncedKey1|Add0~17\);

-- Location: LCCOMB_X82_Y38_N4
\setTemps|debouncedKey1|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~12_combout\ = (\setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\ & \setTemps|debouncedKey1|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\,
	datad => \setTemps|debouncedKey1|Add0~16_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~12_combout\);

-- Location: FF_X82_Y38_N5
\setTemps|debouncedKey1|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~12_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(8));

-- Location: LCCOMB_X82_Y38_N26
\setTemps|debouncedKey1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~18_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(9) & (\setTemps|debouncedKey1|Add0~17\ & VCC)) # (!\setTemps|debouncedKey1|s_debounceCnt\(9) & (!\setTemps|debouncedKey1|Add0~17\))
-- \setTemps|debouncedKey1|Add0~19\ = CARRY((!\setTemps|debouncedKey1|s_debounceCnt\(9) & !\setTemps|debouncedKey1|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt\(9),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~17\,
	combout => \setTemps|debouncedKey1|Add0~18_combout\,
	cout => \setTemps|debouncedKey1|Add0~19\);

-- Location: LCCOMB_X81_Y37_N14
\setTemps|debouncedKey1|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~13_combout\ = (\setTemps|debouncedKey1|s_debounceCnt[4]~0_combout\ & ((\setTemps|debouncedKey1|Add0~18_combout\) # (!\setTemps|debouncedKey1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_previousIn~q\,
	datac => \setTemps|debouncedKey1|s_debounceCnt[4]~0_combout\,
	datad => \setTemps|debouncedKey1|Add0~18_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~13_combout\);

-- Location: FF_X81_Y37_N15
\setTemps|debouncedKey1|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~13_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(9));

-- Location: LCCOMB_X82_Y38_N28
\setTemps|debouncedKey1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~20_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(10) & ((GND) # (!\setTemps|debouncedKey1|Add0~19\))) # (!\setTemps|debouncedKey1|s_debounceCnt\(10) & (\setTemps|debouncedKey1|Add0~19\ $ (GND)))
-- \setTemps|debouncedKey1|Add0~21\ = CARRY((\setTemps|debouncedKey1|s_debounceCnt\(10)) # (!\setTemps|debouncedKey1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(10),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~19\,
	combout => \setTemps|debouncedKey1|Add0~20_combout\,
	cout => \setTemps|debouncedKey1|Add0~21\);

-- Location: LCCOMB_X81_Y37_N20
\setTemps|debouncedKey1|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~14_combout\ = (\setTemps|debouncedKey1|s_debounceCnt[4]~0_combout\ & ((\setTemps|debouncedKey1|Add0~20_combout\) # (!\setTemps|debouncedKey1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_previousIn~q\,
	datac => \setTemps|debouncedKey1|s_debounceCnt[4]~0_combout\,
	datad => \setTemps|debouncedKey1|Add0~20_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~14_combout\);

-- Location: FF_X81_Y37_N21
\setTemps|debouncedKey1|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~14_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(10));

-- Location: LCCOMB_X82_Y38_N30
\setTemps|debouncedKey1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~22_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(11) & (\setTemps|debouncedKey1|Add0~21\ & VCC)) # (!\setTemps|debouncedKey1|s_debounceCnt\(11) & (!\setTemps|debouncedKey1|Add0~21\))
-- \setTemps|debouncedKey1|Add0~23\ = CARRY((!\setTemps|debouncedKey1|s_debounceCnt\(11) & !\setTemps|debouncedKey1|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt\(11),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~21\,
	combout => \setTemps|debouncedKey1|Add0~22_combout\,
	cout => \setTemps|debouncedKey1|Add0~23\);

-- Location: LCCOMB_X82_Y38_N2
\setTemps|debouncedKey1|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~15_combout\ = (\setTemps|debouncedKey1|Add0~22_combout\ & \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey1|Add0~22_combout\,
	datad => \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~15_combout\);

-- Location: FF_X82_Y38_N3
\setTemps|debouncedKey1|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~15_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(11));

-- Location: LCCOMB_X82_Y37_N0
\setTemps|debouncedKey1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~24_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(12) & ((GND) # (!\setTemps|debouncedKey1|Add0~23\))) # (!\setTemps|debouncedKey1|s_debounceCnt\(12) & (\setTemps|debouncedKey1|Add0~23\ $ (GND)))
-- \setTemps|debouncedKey1|Add0~25\ = CARRY((\setTemps|debouncedKey1|s_debounceCnt\(12)) # (!\setTemps|debouncedKey1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(12),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~23\,
	combout => \setTemps|debouncedKey1|Add0~24_combout\,
	cout => \setTemps|debouncedKey1|Add0~25\);

-- Location: LCCOMB_X81_Y37_N16
\setTemps|debouncedKey1|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~16_combout\ = (\setTemps|debouncedKey1|s_debounceCnt[4]~0_combout\ & ((\setTemps|debouncedKey1|Add0~24_combout\) # (!\setTemps|debouncedKey1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt[4]~0_combout\,
	datac => \setTemps|debouncedKey1|Add0~24_combout\,
	datad => \setTemps|debouncedKey1|s_previousIn~q\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~16_combout\);

-- Location: FF_X81_Y37_N17
\setTemps|debouncedKey1|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~16_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(12));

-- Location: LCCOMB_X82_Y37_N2
\setTemps|debouncedKey1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~26_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(13) & (\setTemps|debouncedKey1|Add0~25\ & VCC)) # (!\setTemps|debouncedKey1|s_debounceCnt\(13) & (!\setTemps|debouncedKey1|Add0~25\))
-- \setTemps|debouncedKey1|Add0~27\ = CARRY((!\setTemps|debouncedKey1|s_debounceCnt\(13) & !\setTemps|debouncedKey1|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(13),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~25\,
	combout => \setTemps|debouncedKey1|Add0~26_combout\,
	cout => \setTemps|debouncedKey1|Add0~27\);

-- Location: LCCOMB_X83_Y37_N2
\setTemps|debouncedKey1|s_debounceCnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~10_combout\ = (\setTemps|debouncedKey1|Add0~26_combout\ & \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|Add0~26_combout\,
	datad => \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~10_combout\);

-- Location: FF_X83_Y37_N3
\setTemps|debouncedKey1|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~10_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(13));

-- Location: LCCOMB_X82_Y37_N4
\setTemps|debouncedKey1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~28_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(14) & ((GND) # (!\setTemps|debouncedKey1|Add0~27\))) # (!\setTemps|debouncedKey1|s_debounceCnt\(14) & (\setTemps|debouncedKey1|Add0~27\ $ (GND)))
-- \setTemps|debouncedKey1|Add0~29\ = CARRY((\setTemps|debouncedKey1|s_debounceCnt\(14)) # (!\setTemps|debouncedKey1|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt\(14),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~27\,
	combout => \setTemps|debouncedKey1|Add0~28_combout\,
	cout => \setTemps|debouncedKey1|Add0~29\);

-- Location: LCCOMB_X83_Y37_N16
\setTemps|debouncedKey1|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~11_combout\ = (\setTemps|debouncedKey1|Add0~28_combout\ & \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey1|Add0~28_combout\,
	datad => \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~11_combout\);

-- Location: FF_X83_Y37_N17
\setTemps|debouncedKey1|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~11_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(14));

-- Location: LCCOMB_X82_Y37_N6
\setTemps|debouncedKey1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~30_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(15) & (\setTemps|debouncedKey1|Add0~29\ & VCC)) # (!\setTemps|debouncedKey1|s_debounceCnt\(15) & (!\setTemps|debouncedKey1|Add0~29\))
-- \setTemps|debouncedKey1|Add0~31\ = CARRY((!\setTemps|debouncedKey1|s_debounceCnt\(15) & !\setTemps|debouncedKey1|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt\(15),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~29\,
	combout => \setTemps|debouncedKey1|Add0~30_combout\,
	cout => \setTemps|debouncedKey1|Add0~31\);

-- Location: LCCOMB_X81_Y37_N22
\setTemps|debouncedKey1|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~17_combout\ = (\setTemps|debouncedKey1|s_debounceCnt[4]~0_combout\ & ((\setTemps|debouncedKey1|Add0~30_combout\) # (!\setTemps|debouncedKey1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_previousIn~q\,
	datac => \setTemps|debouncedKey1|s_debounceCnt[4]~0_combout\,
	datad => \setTemps|debouncedKey1|Add0~30_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~17_combout\);

-- Location: FF_X81_Y37_N23
\setTemps|debouncedKey1|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~17_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(15));

-- Location: LCCOMB_X82_Y37_N8
\setTemps|debouncedKey1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~32_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(16) & ((GND) # (!\setTemps|debouncedKey1|Add0~31\))) # (!\setTemps|debouncedKey1|s_debounceCnt\(16) & (\setTemps|debouncedKey1|Add0~31\ $ (GND)))
-- \setTemps|debouncedKey1|Add0~33\ = CARRY((\setTemps|debouncedKey1|s_debounceCnt\(16)) # (!\setTemps|debouncedKey1|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt\(16),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~31\,
	combout => \setTemps|debouncedKey1|Add0~32_combout\,
	cout => \setTemps|debouncedKey1|Add0~33\);

-- Location: LCCOMB_X83_Y37_N28
\setTemps|debouncedKey1|s_debounceCnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~5_combout\ = (\setTemps|debouncedKey1|Add0~32_combout\ & \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|Add0~32_combout\,
	datad => \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~5_combout\);

-- Location: FF_X83_Y37_N29
\setTemps|debouncedKey1|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~5_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(16));

-- Location: LCCOMB_X82_Y37_N10
\setTemps|debouncedKey1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~34_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(17) & (\setTemps|debouncedKey1|Add0~33\ & VCC)) # (!\setTemps|debouncedKey1|s_debounceCnt\(17) & (!\setTemps|debouncedKey1|Add0~33\))
-- \setTemps|debouncedKey1|Add0~35\ = CARRY((!\setTemps|debouncedKey1|s_debounceCnt\(17) & !\setTemps|debouncedKey1|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt\(17),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~33\,
	combout => \setTemps|debouncedKey1|Add0~34_combout\,
	cout => \setTemps|debouncedKey1|Add0~35\);

-- Location: LCCOMB_X83_Y37_N10
\setTemps|debouncedKey1|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~6_combout\ = (\setTemps|debouncedKey1|Add0~34_combout\ & \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|Add0~34_combout\,
	datad => \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~6_combout\);

-- Location: FF_X83_Y37_N11
\setTemps|debouncedKey1|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~6_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(17));

-- Location: LCCOMB_X82_Y37_N12
\setTemps|debouncedKey1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~36_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(18) & ((GND) # (!\setTemps|debouncedKey1|Add0~35\))) # (!\setTemps|debouncedKey1|s_debounceCnt\(18) & (\setTemps|debouncedKey1|Add0~35\ $ (GND)))
-- \setTemps|debouncedKey1|Add0~37\ = CARRY((\setTemps|debouncedKey1|s_debounceCnt\(18)) # (!\setTemps|debouncedKey1|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(18),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~35\,
	combout => \setTemps|debouncedKey1|Add0~36_combout\,
	cout => \setTemps|debouncedKey1|Add0~37\);

-- Location: LCCOMB_X83_Y37_N20
\setTemps|debouncedKey1|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~7_combout\ = (\setTemps|debouncedKey1|Add0~36_combout\ & \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey1|Add0~36_combout\,
	datad => \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~7_combout\);

-- Location: FF_X83_Y37_N21
\setTemps|debouncedKey1|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~7_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(18));

-- Location: LCCOMB_X83_Y37_N24
\setTemps|debouncedKey1|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_pulsedOut~5_combout\ = (!\setTemps|debouncedKey1|s_debounceCnt\(4) & (!\setTemps|debouncedKey1|s_debounceCnt\(2) & (!\setTemps|debouncedKey1|s_debounceCnt\(3) & !\setTemps|debouncedKey1|s_debounceCnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(4),
	datab => \setTemps|debouncedKey1|s_debounceCnt\(2),
	datac => \setTemps|debouncedKey1|s_debounceCnt\(3),
	datad => \setTemps|debouncedKey1|s_debounceCnt\(1),
	combout => \setTemps|debouncedKey1|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X80_Y37_N6
\setTemps|debouncedKey1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|LessThan0~0_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(5)) # (((\setTemps|debouncedKey1|s_debounceCnt\(0)) # (\setTemps|debouncedKey1|s_debounceCnt\(6))) # (!\setTemps|debouncedKey1|s_pulsedOut~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(5),
	datab => \setTemps|debouncedKey1|s_pulsedOut~5_combout\,
	datac => \setTemps|debouncedKey1|s_debounceCnt\(0),
	datad => \setTemps|debouncedKey1|s_debounceCnt\(6),
	combout => \setTemps|debouncedKey1|LessThan0~0_combout\);

-- Location: LCCOMB_X81_Y37_N12
\setTemps|debouncedKey1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|LessThan0~1_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(9) & ((\setTemps|debouncedKey1|s_debounceCnt\(8)) # ((\setTemps|debouncedKey1|LessThan0~0_combout\ & \setTemps|debouncedKey1|s_debounceCnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(8),
	datab => \setTemps|debouncedKey1|s_debounceCnt\(9),
	datac => \setTemps|debouncedKey1|LessThan0~0_combout\,
	datad => \setTemps|debouncedKey1|s_debounceCnt\(7),
	combout => \setTemps|debouncedKey1|LessThan0~1_combout\);

-- Location: LCCOMB_X81_Y37_N30
\setTemps|debouncedKey1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|LessThan0~2_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(12) & ((\setTemps|debouncedKey1|s_debounceCnt\(11)) # ((\setTemps|debouncedKey1|LessThan0~1_combout\ & \setTemps|debouncedKey1|s_debounceCnt\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|LessThan0~1_combout\,
	datab => \setTemps|debouncedKey1|s_debounceCnt\(12),
	datac => \setTemps|debouncedKey1|s_debounceCnt\(10),
	datad => \setTemps|debouncedKey1|s_debounceCnt\(11),
	combout => \setTemps|debouncedKey1|LessThan0~2_combout\);

-- Location: LCCOMB_X82_Y37_N26
\setTemps|debouncedKey1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|LessThan0~3_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(15) & ((\setTemps|debouncedKey1|s_debounceCnt\(13)) # ((\setTemps|debouncedKey1|s_debounceCnt\(14)) # (\setTemps|debouncedKey1|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(13),
	datab => \setTemps|debouncedKey1|s_debounceCnt\(14),
	datac => \setTemps|debouncedKey1|LessThan0~2_combout\,
	datad => \setTemps|debouncedKey1|s_debounceCnt\(15),
	combout => \setTemps|debouncedKey1|LessThan0~3_combout\);

-- Location: LCCOMB_X83_Y37_N8
\setTemps|debouncedKey1|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|LessThan0~4_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(17)) # ((\setTemps|debouncedKey1|s_debounceCnt\(18)) # ((\setTemps|debouncedKey1|LessThan0~3_combout\) # (\setTemps|debouncedKey1|s_debounceCnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(17),
	datab => \setTemps|debouncedKey1|s_debounceCnt\(18),
	datac => \setTemps|debouncedKey1|LessThan0~3_combout\,
	datad => \setTemps|debouncedKey1|s_debounceCnt\(16),
	combout => \setTemps|debouncedKey1|LessThan0~4_combout\);

-- Location: LCCOMB_X83_Y37_N14
\setTemps|debouncedKey1|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|LessThan0~5_combout\ = (!\setTemps|debouncedKey1|s_debounceCnt\(22) & !\setTemps|debouncedKey1|s_debounceCnt\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(22),
	datac => \setTemps|debouncedKey1|s_debounceCnt\(21),
	combout => \setTemps|debouncedKey1|LessThan0~5_combout\);

-- Location: LCCOMB_X82_Y37_N14
\setTemps|debouncedKey1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~38_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(19) & (\setTemps|debouncedKey1|Add0~37\ & VCC)) # (!\setTemps|debouncedKey1|s_debounceCnt\(19) & (!\setTemps|debouncedKey1|Add0~37\))
-- \setTemps|debouncedKey1|Add0~39\ = CARRY((!\setTemps|debouncedKey1|s_debounceCnt\(19) & !\setTemps|debouncedKey1|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(19),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~37\,
	combout => \setTemps|debouncedKey1|Add0~38_combout\,
	cout => \setTemps|debouncedKey1|Add0~39\);

-- Location: LCCOMB_X81_Y37_N8
\setTemps|debouncedKey1|s_debounceCnt[19]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt[19]~18_combout\ = (\setTemps|debouncedKey1|s_debounceCnt[4]~0_combout\ & (\setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\ & ((\setTemps|debouncedKey1|Add0~38_combout\) # 
-- (!\setTemps|debouncedKey1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_previousIn~q\,
	datab => \setTemps|debouncedKey1|s_debounceCnt[4]~0_combout\,
	datac => \setTemps|debouncedKey1|Add0~38_combout\,
	datad => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt[19]~18_combout\);

-- Location: FF_X81_Y37_N9
\setTemps|debouncedKey1|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt[19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(19));

-- Location: LCCOMB_X82_Y37_N24
\setTemps|debouncedKey1|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|LessThan0~6_combout\ = ((\setTemps|debouncedKey1|s_debounceCnt\(20) & (\setTemps|debouncedKey1|LessThan0~4_combout\ & \setTemps|debouncedKey1|s_debounceCnt\(19)))) # (!\setTemps|debouncedKey1|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(20),
	datab => \setTemps|debouncedKey1|LessThan0~4_combout\,
	datac => \setTemps|debouncedKey1|LessThan0~5_combout\,
	datad => \setTemps|debouncedKey1|s_debounceCnt\(19),
	combout => \setTemps|debouncedKey1|LessThan0~6_combout\);

-- Location: LCCOMB_X81_Y37_N4
\setTemps|debouncedKey1|s_debounceCnt[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt[4]~0_combout\ = (\setTemps|debouncedKey1|s_dirtyIn~q\ & ((!\setTemps|debouncedKey1|LessThan0~6_combout\) # (!\setTemps|debouncedKey1|s_debounceCnt\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt\(23),
	datac => \setTemps|debouncedKey1|s_dirtyIn~q\,
	datad => \setTemps|debouncedKey1|LessThan0~6_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt[4]~0_combout\);

-- Location: LCCOMB_X82_Y37_N16
\setTemps|debouncedKey1|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~40_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(20) & ((GND) # (!\setTemps|debouncedKey1|Add0~39\))) # (!\setTemps|debouncedKey1|s_debounceCnt\(20) & (\setTemps|debouncedKey1|Add0~39\ $ (GND)))
-- \setTemps|debouncedKey1|Add0~41\ = CARRY((\setTemps|debouncedKey1|s_debounceCnt\(20)) # (!\setTemps|debouncedKey1|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(20),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~39\,
	combout => \setTemps|debouncedKey1|Add0~40_combout\,
	cout => \setTemps|debouncedKey1|Add0~41\);

-- Location: LCCOMB_X81_Y37_N2
\setTemps|debouncedKey1|s_debounceCnt[20]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt[20]~19_combout\ = (\setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\ & (\setTemps|debouncedKey1|s_debounceCnt[4]~0_combout\ & ((\setTemps|debouncedKey1|Add0~40_combout\) # 
-- (!\setTemps|debouncedKey1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_previousIn~q\,
	datab => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	datac => \setTemps|debouncedKey1|s_debounceCnt[4]~0_combout\,
	datad => \setTemps|debouncedKey1|Add0~40_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt[20]~19_combout\);

-- Location: FF_X81_Y37_N3
\setTemps|debouncedKey1|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt[20]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(20));

-- Location: LCCOMB_X82_Y37_N18
\setTemps|debouncedKey1|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~42_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(21) & (\setTemps|debouncedKey1|Add0~41\ & VCC)) # (!\setTemps|debouncedKey1|s_debounceCnt\(21) & (!\setTemps|debouncedKey1|Add0~41\))
-- \setTemps|debouncedKey1|Add0~43\ = CARRY((!\setTemps|debouncedKey1|s_debounceCnt\(21) & !\setTemps|debouncedKey1|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt\(21),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~41\,
	combout => \setTemps|debouncedKey1|Add0~42_combout\,
	cout => \setTemps|debouncedKey1|Add0~43\);

-- Location: LCCOMB_X83_Y37_N26
\setTemps|debouncedKey1|s_debounceCnt[21]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt[21]~8_combout\ = (\setTemps|debouncedKey1|Add0~42_combout\ & (\setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\ & \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|Add0~42_combout\,
	datac => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	datad => \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt[21]~8_combout\);

-- Location: FF_X83_Y37_N27
\setTemps|debouncedKey1|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt[21]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(21));

-- Location: LCCOMB_X82_Y37_N20
\setTemps|debouncedKey1|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~44_combout\ = (\setTemps|debouncedKey1|s_debounceCnt\(22) & ((GND) # (!\setTemps|debouncedKey1|Add0~43\))) # (!\setTemps|debouncedKey1|s_debounceCnt\(22) & (\setTemps|debouncedKey1|Add0~43\ $ (GND)))
-- \setTemps|debouncedKey1|Add0~45\ = CARRY((\setTemps|debouncedKey1|s_debounceCnt\(22)) # (!\setTemps|debouncedKey1|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_debounceCnt\(22),
	datad => VCC,
	cin => \setTemps|debouncedKey1|Add0~43\,
	combout => \setTemps|debouncedKey1|Add0~44_combout\,
	cout => \setTemps|debouncedKey1|Add0~45\);

-- Location: LCCOMB_X83_Y37_N12
\setTemps|debouncedKey1|s_debounceCnt[22]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt[22]~9_combout\ = (\setTemps|debouncedKey1|Add0~44_combout\ & (\setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\ & \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|Add0~44_combout\,
	datac => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	datad => \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt[22]~9_combout\);

-- Location: FF_X83_Y37_N13
\setTemps|debouncedKey1|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(22));

-- Location: LCCOMB_X83_Y37_N22
\setTemps|debouncedKey1|s_pulsedOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_pulsedOut~1_combout\ = (!\setTemps|debouncedKey1|s_debounceCnt\(22) & (!\setTemps|debouncedKey1|s_debounceCnt\(14) & (!\setTemps|debouncedKey1|s_debounceCnt\(21) & !\setTemps|debouncedKey1|s_debounceCnt\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(22),
	datab => \setTemps|debouncedKey1|s_debounceCnt\(14),
	datac => \setTemps|debouncedKey1|s_debounceCnt\(21),
	datad => \setTemps|debouncedKey1|s_debounceCnt\(13),
	combout => \setTemps|debouncedKey1|s_pulsedOut~1_combout\);

-- Location: LCCOMB_X81_Y37_N18
\setTemps|debouncedKey1|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_pulsedOut~2_combout\ = (!\setTemps|debouncedKey1|s_debounceCnt\(8) & (!\setTemps|debouncedKey1|s_debounceCnt\(10) & (!\setTemps|debouncedKey1|s_debounceCnt\(9) & !\setTemps|debouncedKey1|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(8),
	datab => \setTemps|debouncedKey1|s_debounceCnt\(10),
	datac => \setTemps|debouncedKey1|s_debounceCnt\(9),
	datad => \setTemps|debouncedKey1|s_debounceCnt\(11),
	combout => \setTemps|debouncedKey1|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X82_Y37_N28
\setTemps|debouncedKey1|s_pulsedOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_pulsedOut~0_combout\ = (!\setTemps|debouncedKey1|s_debounceCnt\(18) & (!\setTemps|debouncedKey1|s_debounceCnt\(17) & (!\setTemps|debouncedKey1|s_debounceCnt\(7) & !\setTemps|debouncedKey1|s_debounceCnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(18),
	datab => \setTemps|debouncedKey1|s_debounceCnt\(17),
	datac => \setTemps|debouncedKey1|s_debounceCnt\(7),
	datad => \setTemps|debouncedKey1|s_debounceCnt\(16),
	combout => \setTemps|debouncedKey1|s_pulsedOut~0_combout\);

-- Location: LCCOMB_X81_Y37_N24
\setTemps|debouncedKey1|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_pulsedOut~3_combout\ = (!\setTemps|debouncedKey1|s_debounceCnt\(15) & (!\setTemps|debouncedKey1|s_debounceCnt\(20) & (!\setTemps|debouncedKey1|s_debounceCnt\(19) & !\setTemps|debouncedKey1|s_debounceCnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt\(15),
	datab => \setTemps|debouncedKey1|s_debounceCnt\(20),
	datac => \setTemps|debouncedKey1|s_debounceCnt\(19),
	datad => \setTemps|debouncedKey1|s_debounceCnt\(12),
	combout => \setTemps|debouncedKey1|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X80_Y37_N18
\setTemps|debouncedKey1|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_pulsedOut~4_combout\ = (\setTemps|debouncedKey1|s_pulsedOut~1_combout\ & (\setTemps|debouncedKey1|s_pulsedOut~2_combout\ & (\setTemps|debouncedKey1|s_pulsedOut~0_combout\ & \setTemps|debouncedKey1|s_pulsedOut~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_pulsedOut~1_combout\,
	datab => \setTemps|debouncedKey1|s_pulsedOut~2_combout\,
	datac => \setTemps|debouncedKey1|s_pulsedOut~0_combout\,
	datad => \setTemps|debouncedKey1|s_pulsedOut~3_combout\,
	combout => \setTemps|debouncedKey1|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X80_Y37_N16
\setTemps|debouncedKey1|s_debounceCnt[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt[4]~2_combout\ = (\setTemps|debouncedKey1|LessThan0~0_combout\) # (!\setTemps|debouncedKey1|s_pulsedOut~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_pulsedOut~4_combout\,
	datad => \setTemps|debouncedKey1|LessThan0~0_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt[4]~2_combout\);

-- Location: LCCOMB_X82_Y37_N22
\setTemps|debouncedKey1|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|Add0~46_combout\ = \setTemps|debouncedKey1|Add0~45\ $ (!\setTemps|debouncedKey1|s_debounceCnt\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \setTemps|debouncedKey1|s_debounceCnt\(23),
	cin => \setTemps|debouncedKey1|Add0~45\,
	combout => \setTemps|debouncedKey1|Add0~46_combout\);

-- Location: LCCOMB_X81_Y37_N26
\setTemps|debouncedKey1|s_debounceCnt[23]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt[23]~27_combout\ = (\setTemps|debouncedKey1|s_previousIn~q\ & (((!\setTemps|debouncedKey1|s_debounceCnt\(23) & !\setTemps|debouncedKey1|s_debounceCnt[4]~2_combout\)) # (!\setTemps|debouncedKey1|Add0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_previousIn~q\,
	datab => \setTemps|debouncedKey1|s_debounceCnt\(23),
	datac => \setTemps|debouncedKey1|s_debounceCnt[4]~2_combout\,
	datad => \setTemps|debouncedKey1|Add0~46_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt[23]~27_combout\);

-- Location: LCCOMB_X81_Y37_N28
\setTemps|debouncedKey1|s_debounceCnt[23]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt[23]~28_combout\ = (!\setTemps|debouncedKey1|s_debounceCnt[23]~27_combout\ & (\setTemps|debouncedKey1|s_dirtyIn~q\ & ((!\setTemps|debouncedKey1|LessThan0~6_combout\) # (!\setTemps|debouncedKey1|s_debounceCnt\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt[23]~27_combout\,
	datab => \setTemps|debouncedKey1|s_dirtyIn~q\,
	datac => \setTemps|debouncedKey1|s_debounceCnt\(23),
	datad => \setTemps|debouncedKey1|LessThan0~6_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt[23]~28_combout\);

-- Location: FF_X81_Y37_N29
\setTemps|debouncedKey1|s_debounceCnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt[23]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(23));

-- Location: LCCOMB_X82_Y37_N30
\setTemps|debouncedKey1|s_debounceCnt[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\ = (\setTemps|debouncedKey1|s_previousIn~q\ & (\setTemps|debouncedKey1|s_dirtyIn~q\ & ((!\setTemps|debouncedKey1|LessThan0~6_combout\) # (!\setTemps|debouncedKey1|s_debounceCnt\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_previousIn~q\,
	datab => \setTemps|debouncedKey1|s_debounceCnt\(23),
	datac => \setTemps|debouncedKey1|s_dirtyIn~q\,
	datad => \setTemps|debouncedKey1|LessThan0~6_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\);

-- Location: LCCOMB_X82_Y38_N0
\setTemps|debouncedKey1|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_debounceCnt~24_combout\ = (\setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\ & \setTemps|debouncedKey1|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_debounceCnt[4]~4_combout\,
	datad => \setTemps|debouncedKey1|Add0~10_combout\,
	combout => \setTemps|debouncedKey1|s_debounceCnt~24_combout\);

-- Location: FF_X82_Y38_N1
\setTemps|debouncedKey1|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_debounceCnt~24_combout\,
	ena => \setTemps|debouncedKey1|s_debounceCnt[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_debounceCnt\(5));

-- Location: LCCOMB_X80_Y37_N12
\setTemps|debouncedKey1|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_pulsedOut~6_combout\ = (!\setTemps|debouncedKey1|s_debounceCnt\(5) & !\setTemps|debouncedKey1|s_debounceCnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey1|s_debounceCnt\(5),
	datad => \setTemps|debouncedKey1|s_debounceCnt\(6),
	combout => \setTemps|debouncedKey1|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X81_Y37_N10
\setTemps|debouncedKey1|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_pulsedOut~7_combout\ = (\setTemps|debouncedKey1|s_previousIn~q\ & (!\setTemps|debouncedKey1|s_debounceCnt\(23) & (\setTemps|debouncedKey1|s_dirtyIn~q\ & \setTemps|debouncedKey1|s_debounceCnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_previousIn~q\,
	datab => \setTemps|debouncedKey1|s_debounceCnt\(23),
	datac => \setTemps|debouncedKey1|s_dirtyIn~q\,
	datad => \setTemps|debouncedKey1|s_debounceCnt\(0),
	combout => \setTemps|debouncedKey1|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X80_Y37_N4
\setTemps|debouncedKey1|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey1|s_pulsedOut~8_combout\ = (\setTemps|debouncedKey1|s_pulsedOut~6_combout\ & (\setTemps|debouncedKey1|s_pulsedOut~4_combout\ & (\setTemps|debouncedKey1|s_pulsedOut~7_combout\ & \setTemps|debouncedKey1|s_pulsedOut~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_pulsedOut~6_combout\,
	datab => \setTemps|debouncedKey1|s_pulsedOut~4_combout\,
	datac => \setTemps|debouncedKey1|s_pulsedOut~7_combout\,
	datad => \setTemps|debouncedKey1|s_pulsedOut~5_combout\,
	combout => \setTemps|debouncedKey1|s_pulsedOut~8_combout\);

-- Location: FF_X80_Y37_N5
\setTemps|debouncedKey1|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey1|s_pulsedOut~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey1|s_pulsedOut~q\);

-- Location: LCCOMB_X66_Y35_N14
\setTemps|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add2~0_combout\ = \setTemps|s_Tlua\(0) $ (VCC)
-- \setTemps|Add2~1\ = CARRY(\setTemps|s_Tlua\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tlua\(0),
	datad => VCC,
	combout => \setTemps|Add2~0_combout\,
	cout => \setTemps|Add2~1\);

-- Location: LCCOMB_X92_Y36_N8
\setTemps|debouncedKey0|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_dirtyIn~0_combout\ = !\KEY[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[0]~input_o\,
	combout => \setTemps|debouncedKey0|s_dirtyIn~0_combout\);

-- Location: FF_X92_Y36_N9
\setTemps|debouncedKey0|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_dirtyIn~q\);

-- Location: FF_X84_Y35_N29
\setTemps|debouncedKey0|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|debouncedKey0|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_previousIn~q\);

-- Location: LCCOMB_X86_Y36_N8
\setTemps|debouncedKey0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~0_combout\ = \setTemps|debouncedKey0|s_debounceCnt\(0) $ (VCC)
-- \setTemps|debouncedKey0|Add0~1\ = CARRY(\setTemps|debouncedKey0|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(0),
	datad => VCC,
	combout => \setTemps|debouncedKey0|Add0~0_combout\,
	cout => \setTemps|debouncedKey0|Add0~1\);

-- Location: LCCOMB_X85_Y36_N14
\setTemps|debouncedKey0|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~26_combout\ = (\setTemps|debouncedKey0|Add0~0_combout\ & \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey0|Add0~0_combout\,
	datad => \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~26_combout\);

-- Location: LCCOMB_X84_Y35_N0
\setTemps|debouncedKey0|s_debounceCnt[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\ = (\setTemps|debouncedKey0|s_debounceCnt[2]~2_combout\) # ((\setTemps|debouncedKey0|s_debounceCnt\(23)) # ((!\setTemps|debouncedKey0|s_previousIn~q\) # (!\setTemps|debouncedKey0|s_dirtyIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt[2]~2_combout\,
	datab => \setTemps|debouncedKey0|s_debounceCnt\(23),
	datac => \setTemps|debouncedKey0|s_dirtyIn~q\,
	datad => \setTemps|debouncedKey0|s_previousIn~q\,
	combout => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\);

-- Location: FF_X85_Y36_N15
\setTemps|debouncedKey0|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~26_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(0));

-- Location: LCCOMB_X86_Y36_N10
\setTemps|debouncedKey0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~2_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(1) & (\setTemps|debouncedKey0|Add0~1\ & VCC)) # (!\setTemps|debouncedKey0|s_debounceCnt\(1) & (!\setTemps|debouncedKey0|Add0~1\))
-- \setTemps|debouncedKey0|Add0~3\ = CARRY((!\setTemps|debouncedKey0|s_debounceCnt\(1) & !\setTemps|debouncedKey0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_debounceCnt\(1),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~1\,
	combout => \setTemps|debouncedKey0|Add0~2_combout\,
	cout => \setTemps|debouncedKey0|Add0~3\);

-- Location: LCCOMB_X85_Y36_N20
\setTemps|debouncedKey0|s_debounceCnt~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~20_combout\ = (\setTemps|debouncedKey0|Add0~2_combout\ & \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey0|Add0~2_combout\,
	datad => \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~20_combout\);

-- Location: FF_X85_Y36_N21
\setTemps|debouncedKey0|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~20_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(1));

-- Location: LCCOMB_X86_Y36_N12
\setTemps|debouncedKey0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~4_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(2) & ((GND) # (!\setTemps|debouncedKey0|Add0~3\))) # (!\setTemps|debouncedKey0|s_debounceCnt\(2) & (\setTemps|debouncedKey0|Add0~3\ $ (GND)))
-- \setTemps|debouncedKey0|Add0~5\ = CARRY((\setTemps|debouncedKey0|s_debounceCnt\(2)) # (!\setTemps|debouncedKey0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_debounceCnt\(2),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~3\,
	combout => \setTemps|debouncedKey0|Add0~4_combout\,
	cout => \setTemps|debouncedKey0|Add0~5\);

-- Location: LCCOMB_X85_Y36_N30
\setTemps|debouncedKey0|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~21_combout\ = (\setTemps|debouncedKey0|Add0~4_combout\ & \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey0|Add0~4_combout\,
	datad => \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~21_combout\);

-- Location: FF_X85_Y36_N31
\setTemps|debouncedKey0|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~21_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(2));

-- Location: LCCOMB_X86_Y36_N14
\setTemps|debouncedKey0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~6_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(3) & (\setTemps|debouncedKey0|Add0~5\ & VCC)) # (!\setTemps|debouncedKey0|s_debounceCnt\(3) & (!\setTemps|debouncedKey0|Add0~5\))
-- \setTemps|debouncedKey0|Add0~7\ = CARRY((!\setTemps|debouncedKey0|s_debounceCnt\(3) & !\setTemps|debouncedKey0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(3),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~5\,
	combout => \setTemps|debouncedKey0|Add0~6_combout\,
	cout => \setTemps|debouncedKey0|Add0~7\);

-- Location: LCCOMB_X85_Y36_N12
\setTemps|debouncedKey0|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~22_combout\ = (\setTemps|debouncedKey0|Add0~6_combout\ & \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey0|Add0~6_combout\,
	datad => \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~22_combout\);

-- Location: FF_X85_Y36_N13
\setTemps|debouncedKey0|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~22_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(3));

-- Location: LCCOMB_X86_Y36_N16
\setTemps|debouncedKey0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~8_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(4) & ((GND) # (!\setTemps|debouncedKey0|Add0~7\))) # (!\setTemps|debouncedKey0|s_debounceCnt\(4) & (\setTemps|debouncedKey0|Add0~7\ $ (GND)))
-- \setTemps|debouncedKey0|Add0~9\ = CARRY((\setTemps|debouncedKey0|s_debounceCnt\(4)) # (!\setTemps|debouncedKey0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(4),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~7\,
	combout => \setTemps|debouncedKey0|Add0~8_combout\,
	cout => \setTemps|debouncedKey0|Add0~9\);

-- Location: LCCOMB_X85_Y36_N10
\setTemps|debouncedKey0|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~23_combout\ = (\setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\ & \setTemps|debouncedKey0|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\,
	datad => \setTemps|debouncedKey0|Add0~8_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~23_combout\);

-- Location: FF_X85_Y36_N11
\setTemps|debouncedKey0|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~23_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(4));

-- Location: LCCOMB_X85_Y36_N16
\setTemps|debouncedKey0|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_pulsedOut~5_combout\ = (!\setTemps|debouncedKey0|s_debounceCnt\(4) & (!\setTemps|debouncedKey0|s_debounceCnt\(1) & (!\setTemps|debouncedKey0|s_debounceCnt\(2) & !\setTemps|debouncedKey0|s_debounceCnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(4),
	datab => \setTemps|debouncedKey0|s_debounceCnt\(1),
	datac => \setTemps|debouncedKey0|s_debounceCnt\(2),
	datad => \setTemps|debouncedKey0|s_debounceCnt\(3),
	combout => \setTemps|debouncedKey0|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X86_Y36_N18
\setTemps|debouncedKey0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~10_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(5) & (\setTemps|debouncedKey0|Add0~9\ & VCC)) # (!\setTemps|debouncedKey0|s_debounceCnt\(5) & (!\setTemps|debouncedKey0|Add0~9\))
-- \setTemps|debouncedKey0|Add0~11\ = CARRY((!\setTemps|debouncedKey0|s_debounceCnt\(5) & !\setTemps|debouncedKey0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_debounceCnt\(5),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~9\,
	combout => \setTemps|debouncedKey0|Add0~10_combout\,
	cout => \setTemps|debouncedKey0|Add0~11\);

-- Location: LCCOMB_X86_Y36_N0
\setTemps|debouncedKey0|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~24_combout\ = (\setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\ & \setTemps|debouncedKey0|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\,
	datad => \setTemps|debouncedKey0|Add0~10_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~24_combout\);

-- Location: FF_X86_Y36_N1
\setTemps|debouncedKey0|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~24_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(5));

-- Location: LCCOMB_X86_Y36_N20
\setTemps|debouncedKey0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~12_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(6) & ((GND) # (!\setTemps|debouncedKey0|Add0~11\))) # (!\setTemps|debouncedKey0|s_debounceCnt\(6) & (\setTemps|debouncedKey0|Add0~11\ $ (GND)))
-- \setTemps|debouncedKey0|Add0~13\ = CARRY((\setTemps|debouncedKey0|s_debounceCnt\(6)) # (!\setTemps|debouncedKey0|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_debounceCnt\(6),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~11\,
	combout => \setTemps|debouncedKey0|Add0~12_combout\,
	cout => \setTemps|debouncedKey0|Add0~13\);

-- Location: LCCOMB_X86_Y36_N2
\setTemps|debouncedKey0|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~25_combout\ = (\setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\ & \setTemps|debouncedKey0|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\,
	datad => \setTemps|debouncedKey0|Add0~12_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~25_combout\);

-- Location: FF_X86_Y36_N3
\setTemps|debouncedKey0|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~25_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(6));

-- Location: LCCOMB_X84_Y35_N6
\setTemps|debouncedKey0|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|LessThan0~0_combout\ = ((\setTemps|debouncedKey0|s_debounceCnt\(0)) # ((\setTemps|debouncedKey0|s_debounceCnt\(6)) # (\setTemps|debouncedKey0|s_debounceCnt\(5)))) # (!\setTemps|debouncedKey0|s_pulsedOut~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_pulsedOut~5_combout\,
	datab => \setTemps|debouncedKey0|s_debounceCnt\(0),
	datac => \setTemps|debouncedKey0|s_debounceCnt\(6),
	datad => \setTemps|debouncedKey0|s_debounceCnt\(5),
	combout => \setTemps|debouncedKey0|LessThan0~0_combout\);

-- Location: LCCOMB_X84_Y35_N10
\setTemps|debouncedKey0|s_debounceCnt[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt[2]~2_combout\ = (\setTemps|debouncedKey0|LessThan0~0_combout\) # (!\setTemps|debouncedKey0|s_pulsedOut~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|LessThan0~0_combout\,
	datad => \setTemps|debouncedKey0|s_pulsedOut~4_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt[2]~2_combout\);

-- Location: LCCOMB_X86_Y36_N22
\setTemps|debouncedKey0|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~14_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(7) & (\setTemps|debouncedKey0|Add0~13\ & VCC)) # (!\setTemps|debouncedKey0|s_debounceCnt\(7) & (!\setTemps|debouncedKey0|Add0~13\))
-- \setTemps|debouncedKey0|Add0~15\ = CARRY((!\setTemps|debouncedKey0|s_debounceCnt\(7) & !\setTemps|debouncedKey0|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_debounceCnt\(7),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~13\,
	combout => \setTemps|debouncedKey0|Add0~14_combout\,
	cout => \setTemps|debouncedKey0|Add0~15\);

-- Location: LCCOMB_X85_Y35_N4
\setTemps|debouncedKey0|s_debounceCnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~1_combout\ = (\setTemps|debouncedKey0|s_debounceCnt[2]~0_combout\ & ((\setTemps|debouncedKey0|Add0~14_combout\) # (!\setTemps|debouncedKey0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt[2]~0_combout\,
	datac => \setTemps|debouncedKey0|Add0~14_combout\,
	datad => \setTemps|debouncedKey0|s_previousIn~q\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~1_combout\);

-- Location: FF_X85_Y35_N5
\setTemps|debouncedKey0|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~1_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(7));

-- Location: LCCOMB_X86_Y36_N24
\setTemps|debouncedKey0|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~16_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(8) & ((GND) # (!\setTemps|debouncedKey0|Add0~15\))) # (!\setTemps|debouncedKey0|s_debounceCnt\(8) & (\setTemps|debouncedKey0|Add0~15\ $ (GND)))
-- \setTemps|debouncedKey0|Add0~17\ = CARRY((\setTemps|debouncedKey0|s_debounceCnt\(8)) # (!\setTemps|debouncedKey0|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_debounceCnt\(8),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~15\,
	combout => \setTemps|debouncedKey0|Add0~16_combout\,
	cout => \setTemps|debouncedKey0|Add0~17\);

-- Location: LCCOMB_X86_Y36_N4
\setTemps|debouncedKey0|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~12_combout\ = (\setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\ & \setTemps|debouncedKey0|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\,
	datad => \setTemps|debouncedKey0|Add0~16_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~12_combout\);

-- Location: FF_X86_Y36_N5
\setTemps|debouncedKey0|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~12_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(8));

-- Location: LCCOMB_X86_Y36_N26
\setTemps|debouncedKey0|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~18_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(9) & (\setTemps|debouncedKey0|Add0~17\ & VCC)) # (!\setTemps|debouncedKey0|s_debounceCnt\(9) & (!\setTemps|debouncedKey0|Add0~17\))
-- \setTemps|debouncedKey0|Add0~19\ = CARRY((!\setTemps|debouncedKey0|s_debounceCnt\(9) & !\setTemps|debouncedKey0|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_debounceCnt\(9),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~17\,
	combout => \setTemps|debouncedKey0|Add0~18_combout\,
	cout => \setTemps|debouncedKey0|Add0~19\);

-- Location: LCCOMB_X86_Y36_N28
\setTemps|debouncedKey0|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~20_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(10) & ((GND) # (!\setTemps|debouncedKey0|Add0~19\))) # (!\setTemps|debouncedKey0|s_debounceCnt\(10) & (\setTemps|debouncedKey0|Add0~19\ $ (GND)))
-- \setTemps|debouncedKey0|Add0~21\ = CARRY((\setTemps|debouncedKey0|s_debounceCnt\(10)) # (!\setTemps|debouncedKey0|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(10),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~19\,
	combout => \setTemps|debouncedKey0|Add0~20_combout\,
	cout => \setTemps|debouncedKey0|Add0~21\);

-- Location: LCCOMB_X85_Y35_N0
\setTemps|debouncedKey0|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~14_combout\ = (\setTemps|debouncedKey0|s_debounceCnt[2]~0_combout\ & ((\setTemps|debouncedKey0|Add0~20_combout\) # (!\setTemps|debouncedKey0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_previousIn~q\,
	datac => \setTemps|debouncedKey0|s_debounceCnt[2]~0_combout\,
	datad => \setTemps|debouncedKey0|Add0~20_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~14_combout\);

-- Location: FF_X85_Y35_N1
\setTemps|debouncedKey0|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~14_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(10));

-- Location: LCCOMB_X86_Y36_N30
\setTemps|debouncedKey0|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~22_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(11) & (\setTemps|debouncedKey0|Add0~21\ & VCC)) # (!\setTemps|debouncedKey0|s_debounceCnt\(11) & (!\setTemps|debouncedKey0|Add0~21\))
-- \setTemps|debouncedKey0|Add0~23\ = CARRY((!\setTemps|debouncedKey0|s_debounceCnt\(11) & !\setTemps|debouncedKey0|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(11),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~21\,
	combout => \setTemps|debouncedKey0|Add0~22_combout\,
	cout => \setTemps|debouncedKey0|Add0~23\);

-- Location: LCCOMB_X86_Y36_N6
\setTemps|debouncedKey0|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~15_combout\ = (\setTemps|debouncedKey0|Add0~22_combout\ & \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey0|Add0~22_combout\,
	datad => \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~15_combout\);

-- Location: FF_X86_Y36_N7
\setTemps|debouncedKey0|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~15_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(11));

-- Location: LCCOMB_X86_Y35_N0
\setTemps|debouncedKey0|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~24_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(12) & ((GND) # (!\setTemps|debouncedKey0|Add0~23\))) # (!\setTemps|debouncedKey0|s_debounceCnt\(12) & (\setTemps|debouncedKey0|Add0~23\ $ (GND)))
-- \setTemps|debouncedKey0|Add0~25\ = CARRY((\setTemps|debouncedKey0|s_debounceCnt\(12)) # (!\setTemps|debouncedKey0|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(12),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~23\,
	combout => \setTemps|debouncedKey0|Add0~24_combout\,
	cout => \setTemps|debouncedKey0|Add0~25\);

-- Location: LCCOMB_X85_Y35_N12
\setTemps|debouncedKey0|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~16_combout\ = (\setTemps|debouncedKey0|s_debounceCnt[2]~0_combout\ & ((\setTemps|debouncedKey0|Add0~24_combout\) # (!\setTemps|debouncedKey0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt[2]~0_combout\,
	datac => \setTemps|debouncedKey0|Add0~24_combout\,
	datad => \setTemps|debouncedKey0|s_previousIn~q\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~16_combout\);

-- Location: FF_X85_Y35_N13
\setTemps|debouncedKey0|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~16_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(12));

-- Location: LCCOMB_X86_Y35_N2
\setTemps|debouncedKey0|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~26_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(13) & (\setTemps|debouncedKey0|Add0~25\ & VCC)) # (!\setTemps|debouncedKey0|s_debounceCnt\(13) & (!\setTemps|debouncedKey0|Add0~25\))
-- \setTemps|debouncedKey0|Add0~27\ = CARRY((!\setTemps|debouncedKey0|s_debounceCnt\(13) & !\setTemps|debouncedKey0|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_debounceCnt\(13),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~25\,
	combout => \setTemps|debouncedKey0|Add0~26_combout\,
	cout => \setTemps|debouncedKey0|Add0~27\);

-- Location: LCCOMB_X87_Y35_N12
\setTemps|debouncedKey0|s_debounceCnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~10_combout\ = (\setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\ & \setTemps|debouncedKey0|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\,
	datad => \setTemps|debouncedKey0|Add0~26_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~10_combout\);

-- Location: FF_X87_Y35_N13
\setTemps|debouncedKey0|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~10_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(13));

-- Location: LCCOMB_X86_Y35_N4
\setTemps|debouncedKey0|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~28_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(14) & ((GND) # (!\setTemps|debouncedKey0|Add0~27\))) # (!\setTemps|debouncedKey0|s_debounceCnt\(14) & (\setTemps|debouncedKey0|Add0~27\ $ (GND)))
-- \setTemps|debouncedKey0|Add0~29\ = CARRY((\setTemps|debouncedKey0|s_debounceCnt\(14)) # (!\setTemps|debouncedKey0|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(14),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~27\,
	combout => \setTemps|debouncedKey0|Add0~28_combout\,
	cout => \setTemps|debouncedKey0|Add0~29\);

-- Location: LCCOMB_X87_Y35_N2
\setTemps|debouncedKey0|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~11_combout\ = (\setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\ & \setTemps|debouncedKey0|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\,
	datac => \setTemps|debouncedKey0|Add0~28_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~11_combout\);

-- Location: FF_X87_Y35_N3
\setTemps|debouncedKey0|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~11_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(14));

-- Location: LCCOMB_X86_Y35_N6
\setTemps|debouncedKey0|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~30_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(15) & (\setTemps|debouncedKey0|Add0~29\ & VCC)) # (!\setTemps|debouncedKey0|s_debounceCnt\(15) & (!\setTemps|debouncedKey0|Add0~29\))
-- \setTemps|debouncedKey0|Add0~31\ = CARRY((!\setTemps|debouncedKey0|s_debounceCnt\(15) & !\setTemps|debouncedKey0|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(15),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~29\,
	combout => \setTemps|debouncedKey0|Add0~30_combout\,
	cout => \setTemps|debouncedKey0|Add0~31\);

-- Location: LCCOMB_X85_Y35_N14
\setTemps|debouncedKey0|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~17_combout\ = (\setTemps|debouncedKey0|s_debounceCnt[2]~0_combout\ & ((\setTemps|debouncedKey0|Add0~30_combout\) # (!\setTemps|debouncedKey0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_previousIn~q\,
	datac => \setTemps|debouncedKey0|s_debounceCnt[2]~0_combout\,
	datad => \setTemps|debouncedKey0|Add0~30_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~17_combout\);

-- Location: FF_X85_Y35_N15
\setTemps|debouncedKey0|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~17_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(15));

-- Location: LCCOMB_X86_Y35_N8
\setTemps|debouncedKey0|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~32_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(16) & ((GND) # (!\setTemps|debouncedKey0|Add0~31\))) # (!\setTemps|debouncedKey0|s_debounceCnt\(16) & (\setTemps|debouncedKey0|Add0~31\ $ (GND)))
-- \setTemps|debouncedKey0|Add0~33\ = CARRY((\setTemps|debouncedKey0|s_debounceCnt\(16)) # (!\setTemps|debouncedKey0|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(16),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~31\,
	combout => \setTemps|debouncedKey0|Add0~32_combout\,
	cout => \setTemps|debouncedKey0|Add0~33\);

-- Location: LCCOMB_X85_Y35_N26
\setTemps|debouncedKey0|s_debounceCnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~5_combout\ = (\setTemps|debouncedKey0|Add0~32_combout\ & \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey0|Add0~32_combout\,
	datad => \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~5_combout\);

-- Location: FF_X85_Y35_N27
\setTemps|debouncedKey0|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~5_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(16));

-- Location: LCCOMB_X86_Y35_N10
\setTemps|debouncedKey0|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~34_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(17) & (\setTemps|debouncedKey0|Add0~33\ & VCC)) # (!\setTemps|debouncedKey0|s_debounceCnt\(17) & (!\setTemps|debouncedKey0|Add0~33\))
-- \setTemps|debouncedKey0|Add0~35\ = CARRY((!\setTemps|debouncedKey0|s_debounceCnt\(17) & !\setTemps|debouncedKey0|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_debounceCnt\(17),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~33\,
	combout => \setTemps|debouncedKey0|Add0~34_combout\,
	cout => \setTemps|debouncedKey0|Add0~35\);

-- Location: LCCOMB_X85_Y35_N28
\setTemps|debouncedKey0|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~6_combout\ = (\setTemps|debouncedKey0|Add0~34_combout\ & \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey0|Add0~34_combout\,
	datad => \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~6_combout\);

-- Location: FF_X85_Y35_N29
\setTemps|debouncedKey0|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~6_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(17));

-- Location: LCCOMB_X86_Y35_N12
\setTemps|debouncedKey0|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~36_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(18) & ((GND) # (!\setTemps|debouncedKey0|Add0~35\))) # (!\setTemps|debouncedKey0|s_debounceCnt\(18) & (\setTemps|debouncedKey0|Add0~35\ $ (GND)))
-- \setTemps|debouncedKey0|Add0~37\ = CARRY((\setTemps|debouncedKey0|s_debounceCnt\(18)) # (!\setTemps|debouncedKey0|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_debounceCnt\(18),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~35\,
	combout => \setTemps|debouncedKey0|Add0~36_combout\,
	cout => \setTemps|debouncedKey0|Add0~37\);

-- Location: LCCOMB_X85_Y35_N18
\setTemps|debouncedKey0|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~7_combout\ = (\setTemps|debouncedKey0|Add0~36_combout\ & \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey0|Add0~36_combout\,
	datad => \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~7_combout\);

-- Location: FF_X85_Y35_N19
\setTemps|debouncedKey0|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~7_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(18));

-- Location: LCCOMB_X86_Y35_N14
\setTemps|debouncedKey0|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~38_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(19) & (\setTemps|debouncedKey0|Add0~37\ & VCC)) # (!\setTemps|debouncedKey0|s_debounceCnt\(19) & (!\setTemps|debouncedKey0|Add0~37\))
-- \setTemps|debouncedKey0|Add0~39\ = CARRY((!\setTemps|debouncedKey0|s_debounceCnt\(19) & !\setTemps|debouncedKey0|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(19),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~37\,
	combout => \setTemps|debouncedKey0|Add0~38_combout\,
	cout => \setTemps|debouncedKey0|Add0~39\);

-- Location: LCCOMB_X85_Y35_N16
\setTemps|debouncedKey0|s_debounceCnt[19]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt[19]~18_combout\ = (\setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\ & (\setTemps|debouncedKey0|s_debounceCnt[2]~0_combout\ & ((\setTemps|debouncedKey0|Add0~38_combout\) # 
-- (!\setTemps|debouncedKey0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	datab => \setTemps|debouncedKey0|Add0~38_combout\,
	datac => \setTemps|debouncedKey0|s_debounceCnt[2]~0_combout\,
	datad => \setTemps|debouncedKey0|s_previousIn~q\,
	combout => \setTemps|debouncedKey0|s_debounceCnt[19]~18_combout\);

-- Location: FF_X85_Y35_N17
\setTemps|debouncedKey0|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt[19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(19));

-- Location: LCCOMB_X86_Y35_N16
\setTemps|debouncedKey0|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~40_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(20) & ((GND) # (!\setTemps|debouncedKey0|Add0~39\))) # (!\setTemps|debouncedKey0|s_debounceCnt\(20) & (\setTemps|debouncedKey0|Add0~39\ $ (GND)))
-- \setTemps|debouncedKey0|Add0~41\ = CARRY((\setTemps|debouncedKey0|s_debounceCnt\(20)) # (!\setTemps|debouncedKey0|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_debounceCnt\(20),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~39\,
	combout => \setTemps|debouncedKey0|Add0~40_combout\,
	cout => \setTemps|debouncedKey0|Add0~41\);

-- Location: LCCOMB_X85_Y35_N30
\setTemps|debouncedKey0|s_debounceCnt[20]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt[20]~19_combout\ = (\setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\ & (\setTemps|debouncedKey0|s_debounceCnt[2]~0_combout\ & ((\setTemps|debouncedKey0|Add0~40_combout\) # 
-- (!\setTemps|debouncedKey0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	datab => \setTemps|debouncedKey0|s_previousIn~q\,
	datac => \setTemps|debouncedKey0|s_debounceCnt[2]~0_combout\,
	datad => \setTemps|debouncedKey0|Add0~40_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt[20]~19_combout\);

-- Location: FF_X85_Y35_N31
\setTemps|debouncedKey0|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt[20]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(20));

-- Location: LCCOMB_X86_Y35_N18
\setTemps|debouncedKey0|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~42_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(21) & (\setTemps|debouncedKey0|Add0~41\ & VCC)) # (!\setTemps|debouncedKey0|s_debounceCnt\(21) & (!\setTemps|debouncedKey0|Add0~41\))
-- \setTemps|debouncedKey0|Add0~43\ = CARRY((!\setTemps|debouncedKey0|s_debounceCnt\(21) & !\setTemps|debouncedKey0|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_debounceCnt\(21),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~41\,
	combout => \setTemps|debouncedKey0|Add0~42_combout\,
	cout => \setTemps|debouncedKey0|Add0~43\);

-- Location: LCCOMB_X87_Y35_N0
\setTemps|debouncedKey0|s_debounceCnt[21]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt[21]~8_combout\ = (\setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\ & (\setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\ & \setTemps|debouncedKey0|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\,
	datac => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	datad => \setTemps|debouncedKey0|Add0~42_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt[21]~8_combout\);

-- Location: FF_X87_Y35_N1
\setTemps|debouncedKey0|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt[21]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(21));

-- Location: LCCOMB_X86_Y35_N20
\setTemps|debouncedKey0|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~44_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(22) & ((GND) # (!\setTemps|debouncedKey0|Add0~43\))) # (!\setTemps|debouncedKey0|s_debounceCnt\(22) & (\setTemps|debouncedKey0|Add0~43\ $ (GND)))
-- \setTemps|debouncedKey0|Add0~45\ = CARRY((\setTemps|debouncedKey0|s_debounceCnt\(22)) # (!\setTemps|debouncedKey0|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(22),
	datad => VCC,
	cin => \setTemps|debouncedKey0|Add0~43\,
	combout => \setTemps|debouncedKey0|Add0~44_combout\,
	cout => \setTemps|debouncedKey0|Add0~45\);

-- Location: LCCOMB_X86_Y35_N22
\setTemps|debouncedKey0|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|Add0~46_combout\ = \setTemps|debouncedKey0|Add0~45\ $ (!\setTemps|debouncedKey0|s_debounceCnt\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \setTemps|debouncedKey0|s_debounceCnt\(23),
	cin => \setTemps|debouncedKey0|Add0~45\,
	combout => \setTemps|debouncedKey0|Add0~46_combout\);

-- Location: LCCOMB_X84_Y35_N20
\setTemps|debouncedKey0|s_debounceCnt[23]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt[23]~27_combout\ = (\setTemps|debouncedKey0|s_previousIn~q\ & (((!\setTemps|debouncedKey0|s_debounceCnt[2]~2_combout\ & !\setTemps|debouncedKey0|s_debounceCnt\(23))) # (!\setTemps|debouncedKey0|Add0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt[2]~2_combout\,
	datab => \setTemps|debouncedKey0|s_debounceCnt\(23),
	datac => \setTemps|debouncedKey0|Add0~46_combout\,
	datad => \setTemps|debouncedKey0|s_previousIn~q\,
	combout => \setTemps|debouncedKey0|s_debounceCnt[23]~27_combout\);

-- Location: LCCOMB_X84_Y35_N18
\setTemps|debouncedKey0|s_debounceCnt[23]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt[23]~28_combout\ = (!\setTemps|debouncedKey0|s_debounceCnt[23]~27_combout\ & (\setTemps|debouncedKey0|s_dirtyIn~q\ & ((!\setTemps|debouncedKey0|s_debounceCnt\(23)) # (!\setTemps|debouncedKey0|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|LessThan0~6_combout\,
	datab => \setTemps|debouncedKey0|s_debounceCnt[23]~27_combout\,
	datac => \setTemps|debouncedKey0|s_debounceCnt\(23),
	datad => \setTemps|debouncedKey0|s_dirtyIn~q\,
	combout => \setTemps|debouncedKey0|s_debounceCnt[23]~28_combout\);

-- Location: FF_X84_Y35_N19
\setTemps|debouncedKey0|s_debounceCnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt[23]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(23));

-- Location: LCCOMB_X84_Y35_N30
\setTemps|debouncedKey0|s_debounceCnt[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\ = (\setTemps|debouncedKey0|s_dirtyIn~q\ & (\setTemps|debouncedKey0|s_previousIn~q\ & ((!\setTemps|debouncedKey0|s_debounceCnt\(23)) # (!\setTemps|debouncedKey0|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|LessThan0~6_combout\,
	datab => \setTemps|debouncedKey0|s_debounceCnt\(23),
	datac => \setTemps|debouncedKey0|s_dirtyIn~q\,
	datad => \setTemps|debouncedKey0|s_previousIn~q\,
	combout => \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\);

-- Location: LCCOMB_X87_Y35_N30
\setTemps|debouncedKey0|s_debounceCnt[22]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt[22]~9_combout\ = (\setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\ & (\setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\ & \setTemps|debouncedKey0|Add0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt[2]~4_combout\,
	datac => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	datad => \setTemps|debouncedKey0|Add0~44_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt[22]~9_combout\);

-- Location: FF_X87_Y35_N31
\setTemps|debouncedKey0|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt[22]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(22));

-- Location: LCCOMB_X85_Y35_N20
\setTemps|debouncedKey0|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|LessThan0~1_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(8)) # ((\setTemps|debouncedKey0|LessThan0~0_combout\ & \setTemps|debouncedKey0|s_debounceCnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|LessThan0~0_combout\,
	datac => \setTemps|debouncedKey0|s_debounceCnt\(7),
	datad => \setTemps|debouncedKey0|s_debounceCnt\(8),
	combout => \setTemps|debouncedKey0|LessThan0~1_combout\);

-- Location: LCCOMB_X85_Y35_N6
\setTemps|debouncedKey0|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|LessThan0~2_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(11)) # ((\setTemps|debouncedKey0|s_debounceCnt\(10) & (\setTemps|debouncedKey0|s_debounceCnt\(9) & \setTemps|debouncedKey0|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(11),
	datab => \setTemps|debouncedKey0|s_debounceCnt\(10),
	datac => \setTemps|debouncedKey0|s_debounceCnt\(9),
	datad => \setTemps|debouncedKey0|LessThan0~1_combout\,
	combout => \setTemps|debouncedKey0|LessThan0~2_combout\);

-- Location: LCCOMB_X86_Y35_N24
\setTemps|debouncedKey0|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|LessThan0~3_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(13)) # ((\setTemps|debouncedKey0|s_debounceCnt\(14)) # ((\setTemps|debouncedKey0|s_debounceCnt\(12) & \setTemps|debouncedKey0|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(12),
	datab => \setTemps|debouncedKey0|LessThan0~2_combout\,
	datac => \setTemps|debouncedKey0|s_debounceCnt\(13),
	datad => \setTemps|debouncedKey0|s_debounceCnt\(14),
	combout => \setTemps|debouncedKey0|LessThan0~3_combout\);

-- Location: LCCOMB_X86_Y35_N30
\setTemps|debouncedKey0|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|LessThan0~4_combout\ = (!\setTemps|debouncedKey0|s_debounceCnt\(18) & (!\setTemps|debouncedKey0|s_debounceCnt\(16) & !\setTemps|debouncedKey0|s_debounceCnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_debounceCnt\(18),
	datac => \setTemps|debouncedKey0|s_debounceCnt\(16),
	datad => \setTemps|debouncedKey0|s_debounceCnt\(17),
	combout => \setTemps|debouncedKey0|LessThan0~4_combout\);

-- Location: LCCOMB_X86_Y35_N28
\setTemps|debouncedKey0|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|LessThan0~5_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(19) & (((\setTemps|debouncedKey0|LessThan0~3_combout\ & \setTemps|debouncedKey0|s_debounceCnt\(15))) # (!\setTemps|debouncedKey0|LessThan0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(19),
	datab => \setTemps|debouncedKey0|LessThan0~3_combout\,
	datac => \setTemps|debouncedKey0|LessThan0~4_combout\,
	datad => \setTemps|debouncedKey0|s_debounceCnt\(15),
	combout => \setTemps|debouncedKey0|LessThan0~5_combout\);

-- Location: LCCOMB_X86_Y35_N26
\setTemps|debouncedKey0|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|LessThan0~6_combout\ = (\setTemps|debouncedKey0|s_debounceCnt\(22)) # ((\setTemps|debouncedKey0|s_debounceCnt\(21)) # ((\setTemps|debouncedKey0|s_debounceCnt\(20) & \setTemps|debouncedKey0|LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(22),
	datab => \setTemps|debouncedKey0|s_debounceCnt\(20),
	datac => \setTemps|debouncedKey0|s_debounceCnt\(21),
	datad => \setTemps|debouncedKey0|LessThan0~5_combout\,
	combout => \setTemps|debouncedKey0|LessThan0~6_combout\);

-- Location: LCCOMB_X84_Y35_N16
\setTemps|debouncedKey0|s_debounceCnt[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt[2]~0_combout\ = (\setTemps|debouncedKey0|s_dirtyIn~q\ & ((!\setTemps|debouncedKey0|s_debounceCnt\(23)) # (!\setTemps|debouncedKey0|LessThan0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|LessThan0~6_combout\,
	datab => \setTemps|debouncedKey0|s_debounceCnt\(23),
	datac => \setTemps|debouncedKey0|s_dirtyIn~q\,
	combout => \setTemps|debouncedKey0|s_debounceCnt[2]~0_combout\);

-- Location: LCCOMB_X85_Y35_N22
\setTemps|debouncedKey0|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_debounceCnt~13_combout\ = (\setTemps|debouncedKey0|s_debounceCnt[2]~0_combout\ & ((\setTemps|debouncedKey0|Add0~18_combout\) # (!\setTemps|debouncedKey0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey0|s_previousIn~q\,
	datac => \setTemps|debouncedKey0|s_debounceCnt[2]~0_combout\,
	datad => \setTemps|debouncedKey0|Add0~18_combout\,
	combout => \setTemps|debouncedKey0|s_debounceCnt~13_combout\);

-- Location: FF_X85_Y35_N23
\setTemps|debouncedKey0|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_debounceCnt~13_combout\,
	ena => \setTemps|debouncedKey0|s_debounceCnt[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_debounceCnt\(9));

-- Location: LCCOMB_X85_Y35_N10
\setTemps|debouncedKey0|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_pulsedOut~2_combout\ = (!\setTemps|debouncedKey0|s_debounceCnt\(9) & (!\setTemps|debouncedKey0|s_debounceCnt\(8) & (!\setTemps|debouncedKey0|s_debounceCnt\(11) & !\setTemps|debouncedKey0|s_debounceCnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(9),
	datab => \setTemps|debouncedKey0|s_debounceCnt\(8),
	datac => \setTemps|debouncedKey0|s_debounceCnt\(11),
	datad => \setTemps|debouncedKey0|s_debounceCnt\(10),
	combout => \setTemps|debouncedKey0|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X85_Y35_N24
\setTemps|debouncedKey0|s_pulsedOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_pulsedOut~0_combout\ = (!\setTemps|debouncedKey0|s_debounceCnt\(16) & (!\setTemps|debouncedKey0|s_debounceCnt\(18) & (!\setTemps|debouncedKey0|s_debounceCnt\(7) & !\setTemps|debouncedKey0|s_debounceCnt\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(16),
	datab => \setTemps|debouncedKey0|s_debounceCnt\(18),
	datac => \setTemps|debouncedKey0|s_debounceCnt\(7),
	datad => \setTemps|debouncedKey0|s_debounceCnt\(17),
	combout => \setTemps|debouncedKey0|s_pulsedOut~0_combout\);

-- Location: LCCOMB_X85_Y35_N8
\setTemps|debouncedKey0|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_pulsedOut~3_combout\ = (!\setTemps|debouncedKey0|s_debounceCnt\(12) & (!\setTemps|debouncedKey0|s_debounceCnt\(15) & (!\setTemps|debouncedKey0|s_debounceCnt\(20) & !\setTemps|debouncedKey0|s_debounceCnt\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(12),
	datab => \setTemps|debouncedKey0|s_debounceCnt\(15),
	datac => \setTemps|debouncedKey0|s_debounceCnt\(20),
	datad => \setTemps|debouncedKey0|s_debounceCnt\(19),
	combout => \setTemps|debouncedKey0|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X87_Y35_N24
\setTemps|debouncedKey0|s_pulsedOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_pulsedOut~1_combout\ = (!\setTemps|debouncedKey0|s_debounceCnt\(13) & (!\setTemps|debouncedKey0|s_debounceCnt\(21) & (!\setTemps|debouncedKey0|s_debounceCnt\(22) & !\setTemps|debouncedKey0|s_debounceCnt\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_debounceCnt\(13),
	datab => \setTemps|debouncedKey0|s_debounceCnt\(21),
	datac => \setTemps|debouncedKey0|s_debounceCnt\(22),
	datad => \setTemps|debouncedKey0|s_debounceCnt\(14),
	combout => \setTemps|debouncedKey0|s_pulsedOut~1_combout\);

-- Location: LCCOMB_X85_Y35_N2
\setTemps|debouncedKey0|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_pulsedOut~4_combout\ = (\setTemps|debouncedKey0|s_pulsedOut~2_combout\ & (\setTemps|debouncedKey0|s_pulsedOut~0_combout\ & (\setTemps|debouncedKey0|s_pulsedOut~3_combout\ & \setTemps|debouncedKey0|s_pulsedOut~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_pulsedOut~2_combout\,
	datab => \setTemps|debouncedKey0|s_pulsedOut~0_combout\,
	datac => \setTemps|debouncedKey0|s_pulsedOut~3_combout\,
	datad => \setTemps|debouncedKey0|s_pulsedOut~1_combout\,
	combout => \setTemps|debouncedKey0|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X84_Y35_N8
\setTemps|debouncedKey0|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_pulsedOut~7_combout\ = (\setTemps|debouncedKey0|s_dirtyIn~q\ & (\setTemps|debouncedKey0|s_previousIn~q\ & (!\setTemps|debouncedKey0|s_debounceCnt\(23) & \setTemps|debouncedKey0|s_debounceCnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_dirtyIn~q\,
	datab => \setTemps|debouncedKey0|s_previousIn~q\,
	datac => \setTemps|debouncedKey0|s_debounceCnt\(23),
	datad => \setTemps|debouncedKey0|s_debounceCnt\(0),
	combout => \setTemps|debouncedKey0|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X84_Y35_N22
\setTemps|debouncedKey0|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_pulsedOut~6_combout\ = (!\setTemps|debouncedKey0|s_debounceCnt\(6) & !\setTemps|debouncedKey0|s_debounceCnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|debouncedKey0|s_debounceCnt\(6),
	datad => \setTemps|debouncedKey0|s_debounceCnt\(5),
	combout => \setTemps|debouncedKey0|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X84_Y35_N24
\setTemps|debouncedKey0|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|debouncedKey0|s_pulsedOut~8_combout\ = (\setTemps|debouncedKey0|s_pulsedOut~4_combout\ & (\setTemps|debouncedKey0|s_pulsedOut~7_combout\ & (\setTemps|debouncedKey0|s_pulsedOut~6_combout\ & \setTemps|debouncedKey0|s_pulsedOut~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_pulsedOut~4_combout\,
	datab => \setTemps|debouncedKey0|s_pulsedOut~7_combout\,
	datac => \setTemps|debouncedKey0|s_pulsedOut~6_combout\,
	datad => \setTemps|debouncedKey0|s_pulsedOut~5_combout\,
	combout => \setTemps|debouncedKey0|s_pulsedOut~8_combout\);

-- Location: FF_X84_Y35_N25
\setTemps|debouncedKey0|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|debouncedKey0|s_pulsedOut~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|debouncedKey0|s_pulsedOut~q\);

-- Location: LCCOMB_X62_Y31_N30
\setTemps|s_Tlua[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_Tlua[8]~0_combout\ = (\setTempFSM|current_state.set_tlua~q\ & ((\setTemps|debouncedKey0|s_pulsedOut~q\) # (\setTemps|debouncedKey1|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey0|s_pulsedOut~q\,
	datac => \setTempFSM|current_state.set_tlua~q\,
	datad => \setTemps|debouncedKey1|s_pulsedOut~q\,
	combout => \setTemps|s_Tlua[8]~0_combout\);

-- Location: FF_X66_Y35_N15
\setTemps|s_Tlua[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|Add2~0_combout\,
	ena => \setTemps|s_Tlua[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tlua\(0));

-- Location: LCCOMB_X66_Y35_N16
\setTemps|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add2~2_combout\ = (\setTemps|s_Tlua\(1) & ((\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add2~1\)) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (\setTemps|Add2~1\ & VCC)))) # (!\setTemps|s_Tlua\(1) & 
-- ((\setTemps|debouncedKey1|s_pulsedOut~q\ & ((\setTemps|Add2~1\) # (GND))) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add2~1\))))
-- \setTemps|Add2~3\ = CARRY((\setTemps|s_Tlua\(1) & (\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add2~1\)) # (!\setTemps|s_Tlua\(1) & ((\setTemps|debouncedKey1|s_pulsedOut~q\) # (!\setTemps|Add2~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(1),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add2~1\,
	combout => \setTemps|Add2~2_combout\,
	cout => \setTemps|Add2~3\);

-- Location: FF_X66_Y35_N17
\setTemps|s_Tlua[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|Add2~2_combout\,
	ena => \setTemps|s_Tlua[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tlua\(1));

-- Location: LCCOMB_X66_Y35_N18
\setTemps|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add2~4_combout\ = ((\setTemps|s_Tlua\(2) $ (\setTemps|debouncedKey1|s_pulsedOut~q\ $ (\setTemps|Add2~3\)))) # (GND)
-- \setTemps|Add2~5\ = CARRY((\setTemps|s_Tlua\(2) & ((!\setTemps|Add2~3\) # (!\setTemps|debouncedKey1|s_pulsedOut~q\))) # (!\setTemps|s_Tlua\(2) & (!\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(2),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add2~3\,
	combout => \setTemps|Add2~4_combout\,
	cout => \setTemps|Add2~5\);

-- Location: FF_X66_Y35_N19
\setTemps|s_Tlua[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|Add2~4_combout\,
	ena => \setTemps|s_Tlua[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tlua\(2));

-- Location: LCCOMB_X66_Y35_N20
\setTemps|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add2~6_combout\ = (\setTemps|s_Tlua\(3) & ((\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add2~5\)) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (\setTemps|Add2~5\ & VCC)))) # (!\setTemps|s_Tlua\(3) & 
-- ((\setTemps|debouncedKey1|s_pulsedOut~q\ & ((\setTemps|Add2~5\) # (GND))) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add2~5\))))
-- \setTemps|Add2~7\ = CARRY((\setTemps|s_Tlua\(3) & (\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add2~5\)) # (!\setTemps|s_Tlua\(3) & ((\setTemps|debouncedKey1|s_pulsedOut~q\) # (!\setTemps|Add2~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(3),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add2~5\,
	combout => \setTemps|Add2~6_combout\,
	cout => \setTemps|Add2~7\);

-- Location: FF_X66_Y35_N21
\setTemps|s_Tlua[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|Add2~6_combout\,
	ena => \setTemps|s_Tlua[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tlua\(3));

-- Location: LCCOMB_X66_Y35_N22
\setTemps|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add2~8_combout\ = ((\setTemps|s_Tlua\(4) $ (\setTemps|debouncedKey1|s_pulsedOut~q\ $ (\setTemps|Add2~7\)))) # (GND)
-- \setTemps|Add2~9\ = CARRY((\setTemps|s_Tlua\(4) & ((!\setTemps|Add2~7\) # (!\setTemps|debouncedKey1|s_pulsedOut~q\))) # (!\setTemps|s_Tlua\(4) & (!\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(4),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add2~7\,
	combout => \setTemps|Add2~8_combout\,
	cout => \setTemps|Add2~9\);

-- Location: FF_X66_Y35_N23
\setTemps|s_Tlua[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|Add2~8_combout\,
	ena => \setTemps|s_Tlua[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tlua\(4));

-- Location: LCCOMB_X66_Y35_N24
\setTemps|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add2~10_combout\ = (\setTemps|s_Tlua\(5) & ((\setTemps|debouncedKey1|s_pulsedOut~q\ & ((\setTemps|Add2~9\) # (GND))) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add2~9\)))) # (!\setTemps|s_Tlua\(5) & 
-- ((\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add2~9\)) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (\setTemps|Add2~9\ & VCC))))
-- \setTemps|Add2~11\ = CARRY((\setTemps|s_Tlua\(5) & ((\setTemps|debouncedKey1|s_pulsedOut~q\) # (!\setTemps|Add2~9\))) # (!\setTemps|s_Tlua\(5) & (\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add2~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(5),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add2~9\,
	combout => \setTemps|Add2~10_combout\,
	cout => \setTemps|Add2~11\);

-- Location: LCCOMB_X65_Y35_N16
\setTemps|s_Tlua[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_Tlua[5]~2_combout\ = !\setTemps|Add2~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \setTemps|Add2~10_combout\,
	combout => \setTemps|s_Tlua[5]~2_combout\);

-- Location: FF_X66_Y35_N3
\setTemps|s_Tlua[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|s_Tlua[5]~2_combout\,
	sload => VCC,
	ena => \setTemps|s_Tlua[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tlua\(5));

-- Location: LCCOMB_X66_Y35_N26
\setTemps|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add2~12_combout\ = ((\setTemps|s_Tlua\(6) $ (\setTemps|debouncedKey1|s_pulsedOut~q\ $ (\setTemps|Add2~11\)))) # (GND)
-- \setTemps|Add2~13\ = CARRY((\setTemps|s_Tlua\(6) & ((!\setTemps|Add2~11\) # (!\setTemps|debouncedKey1|s_pulsedOut~q\))) # (!\setTemps|s_Tlua\(6) & (!\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(6),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add2~11\,
	combout => \setTemps|Add2~12_combout\,
	cout => \setTemps|Add2~13\);

-- Location: FF_X66_Y35_N27
\setTemps|s_Tlua[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|Add2~12_combout\,
	ena => \setTemps|s_Tlua[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tlua\(6));

-- Location: LCCOMB_X66_Y35_N28
\setTemps|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add2~14_combout\ = (\setTemps|s_Tlua\(7) & ((\setTemps|debouncedKey1|s_pulsedOut~q\ & ((\setTemps|Add2~13\) # (GND))) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add2~13\)))) # (!\setTemps|s_Tlua\(7) & 
-- ((\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add2~13\)) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (\setTemps|Add2~13\ & VCC))))
-- \setTemps|Add2~15\ = CARRY((\setTemps|s_Tlua\(7) & ((\setTemps|debouncedKey1|s_pulsedOut~q\) # (!\setTemps|Add2~13\))) # (!\setTemps|s_Tlua\(7) & (\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(7),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add2~13\,
	combout => \setTemps|Add2~14_combout\,
	cout => \setTemps|Add2~15\);

-- Location: LCCOMB_X68_Y35_N4
\setTemps|s_Tlua[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_Tlua[7]~1_combout\ = !\setTemps|Add2~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \setTemps|Add2~14_combout\,
	combout => \setTemps|s_Tlua[7]~1_combout\);

-- Location: FF_X66_Y35_N1
\setTemps|s_Tlua[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|s_Tlua[7]~1_combout\,
	sload => VCC,
	ena => \setTemps|s_Tlua[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tlua\(7));

-- Location: LCCOMB_X66_Y35_N30
\setTemps|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add2~16_combout\ = \setTemps|debouncedKey1|s_pulsedOut~q\ $ (\setTemps|Add2~15\ $ (\setTemps|s_Tlua\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => \setTemps|s_Tlua\(8),
	cin => \setTemps|Add2~15\,
	combout => \setTemps|Add2~16_combout\);

-- Location: FF_X66_Y35_N31
\setTemps|s_Tlua[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|Add2~16_combout\,
	ena => \setTemps|s_Tlua[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tlua\(8));

-- Location: LCCOMB_X58_Y36_N2
\romSchedule|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \romSchedule|Mux1~1_combout\ = \digitalClock|hourJoin|Add1~0_combout\ $ (((\digitalClock|hourJoin|Add1~2_combout\ & \digitalClock|hourUnit|s_value\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourJoin|Add1~2_combout\,
	datac => \digitalClock|hourUnit|s_value\(0),
	datad => \digitalClock|hourJoin|Add1~0_combout\,
	combout => \romSchedule|Mux1~1_combout\);

-- Location: LCCOMB_X58_Y36_N18
\romSchedule|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \romSchedule|Mux1~2_combout\ = (\romSchedule|Mux1~1_combout\ & (!\digitalClock|hourJoin|Add1~4_combout\ & (\digitalClock|hourJoin|Add1~2_combout\ $ (\digitalClock|hourJoin|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \romSchedule|Mux1~1_combout\,
	datab => \digitalClock|hourJoin|Add1~2_combout\,
	datac => \digitalClock|hourJoin|Add1~6_combout\,
	datad => \digitalClock|hourJoin|Add1~4_combout\,
	combout => \romSchedule|Mux1~2_combout\);

-- Location: LCCOMB_X65_Y33_N14
\setTemps|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add0~0_combout\ = \setTemps|s_Tsol\(0) $ (VCC)
-- \setTemps|Add0~1\ = CARRY(\setTemps|s_Tsol\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tsol\(0),
	datad => VCC,
	combout => \setTemps|Add0~0_combout\,
	cout => \setTemps|Add0~1\);

-- Location: LCCOMB_X62_Y31_N12
\setTemps|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Equal2~3_combout\ = (!\setTempFSM|current_state.set_tlua~q\ & (\setTempFSM|current_state.normal~q\ & \setTempFSM|current_state.set_tsol~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTempFSM|current_state.set_tlua~q\,
	datac => \setTempFSM|current_state.normal~q\,
	datad => \setTempFSM|current_state.set_tsol~q\,
	combout => \setTemps|Equal2~3_combout\);

-- Location: LCCOMB_X62_Y31_N10
\setTemps|s_Tsol[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_Tsol[8]~0_combout\ = (\setTemps|Equal2~3_combout\ & ((\setTemps|debouncedKey1|s_pulsedOut~q\) # (\setTemps|debouncedKey0|s_pulsedOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datac => \setTemps|debouncedKey0|s_pulsedOut~q\,
	datad => \setTemps|Equal2~3_combout\,
	combout => \setTemps|s_Tsol[8]~0_combout\);

-- Location: FF_X65_Y33_N1
\setTemps|s_Tsol[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|Add0~0_combout\,
	sload => VCC,
	ena => \setTemps|s_Tsol[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tsol\(0));

-- Location: LCCOMB_X65_Y33_N16
\setTemps|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add0~2_combout\ = (\setTemps|s_Tsol\(1) & ((\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add0~1\)) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (\setTemps|Add0~1\ & VCC)))) # (!\setTemps|s_Tsol\(1) & 
-- ((\setTemps|debouncedKey1|s_pulsedOut~q\ & ((\setTemps|Add0~1\) # (GND))) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add0~1\))))
-- \setTemps|Add0~3\ = CARRY((\setTemps|s_Tsol\(1) & (\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add0~1\)) # (!\setTemps|s_Tsol\(1) & ((\setTemps|debouncedKey1|s_pulsedOut~q\) # (!\setTemps|Add0~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(1),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add0~1\,
	combout => \setTemps|Add0~2_combout\,
	cout => \setTemps|Add0~3\);

-- Location: FF_X65_Y33_N17
\setTemps|s_Tsol[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|Add0~2_combout\,
	ena => \setTemps|s_Tsol[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tsol\(1));

-- Location: LCCOMB_X65_Y33_N18
\setTemps|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add0~4_combout\ = ((\setTemps|s_Tsol\(2) $ (\setTemps|debouncedKey1|s_pulsedOut~q\ $ (\setTemps|Add0~3\)))) # (GND)
-- \setTemps|Add0~5\ = CARRY((\setTemps|s_Tsol\(2) & ((!\setTemps|Add0~3\) # (!\setTemps|debouncedKey1|s_pulsedOut~q\))) # (!\setTemps|s_Tsol\(2) & (!\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(2),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add0~3\,
	combout => \setTemps|Add0~4_combout\,
	cout => \setTemps|Add0~5\);

-- Location: FF_X65_Y33_N19
\setTemps|s_Tsol[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|Add0~4_combout\,
	ena => \setTemps|s_Tsol[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tsol\(2));

-- Location: LCCOMB_X65_Y33_N20
\setTemps|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add0~6_combout\ = (\setTemps|s_Tsol\(3) & ((\setTemps|debouncedKey1|s_pulsedOut~q\ & ((\setTemps|Add0~5\) # (GND))) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add0~5\)))) # (!\setTemps|s_Tsol\(3) & 
-- ((\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add0~5\)) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (\setTemps|Add0~5\ & VCC))))
-- \setTemps|Add0~7\ = CARRY((\setTemps|s_Tsol\(3) & ((\setTemps|debouncedKey1|s_pulsedOut~q\) # (!\setTemps|Add0~5\))) # (!\setTemps|s_Tsol\(3) & (\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(3),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add0~5\,
	combout => \setTemps|Add0~6_combout\,
	cout => \setTemps|Add0~7\);

-- Location: LCCOMB_X65_Y33_N0
\setTemps|s_Tsol[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_Tsol[3]~3_combout\ = !\setTemps|Add0~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \setTemps|Add0~6_combout\,
	combout => \setTemps|s_Tsol[3]~3_combout\);

-- Location: FF_X66_Y33_N19
\setTemps|s_Tsol[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|s_Tsol[3]~3_combout\,
	sload => VCC,
	ena => \setTemps|s_Tsol[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tsol\(3));

-- Location: LCCOMB_X65_Y33_N22
\setTemps|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add0~8_combout\ = ((\setTemps|s_Tsol\(4) $ (\setTemps|debouncedKey1|s_pulsedOut~q\ $ (\setTemps|Add0~7\)))) # (GND)
-- \setTemps|Add0~9\ = CARRY((\setTemps|s_Tsol\(4) & ((!\setTemps|Add0~7\) # (!\setTemps|debouncedKey1|s_pulsedOut~q\))) # (!\setTemps|s_Tsol\(4) & (!\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(4),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add0~7\,
	combout => \setTemps|Add0~8_combout\,
	cout => \setTemps|Add0~9\);

-- Location: FF_X66_Y33_N29
\setTemps|s_Tsol[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|Add0~8_combout\,
	sload => VCC,
	ena => \setTemps|s_Tsol[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tsol\(4));

-- Location: LCCOMB_X65_Y33_N24
\setTemps|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add0~10_combout\ = (\setTemps|s_Tsol\(5) & ((\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add0~9\)) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (\setTemps|Add0~9\ & VCC)))) # (!\setTemps|s_Tsol\(5) & 
-- ((\setTemps|debouncedKey1|s_pulsedOut~q\ & ((\setTemps|Add0~9\) # (GND))) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add0~9\))))
-- \setTemps|Add0~11\ = CARRY((\setTemps|s_Tsol\(5) & (\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add0~9\)) # (!\setTemps|s_Tsol\(5) & ((\setTemps|debouncedKey1|s_pulsedOut~q\) # (!\setTemps|Add0~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(5),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add0~9\,
	combout => \setTemps|Add0~10_combout\,
	cout => \setTemps|Add0~11\);

-- Location: FF_X66_Y33_N15
\setTemps|s_Tsol[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|Add0~10_combout\,
	sload => VCC,
	ena => \setTemps|s_Tsol[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tsol\(5));

-- Location: LCCOMB_X65_Y33_N26
\setTemps|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add0~12_combout\ = ((\setTemps|s_Tsol\(6) $ (\setTemps|debouncedKey1|s_pulsedOut~q\ $ (!\setTemps|Add0~11\)))) # (GND)
-- \setTemps|Add0~13\ = CARRY((\setTemps|s_Tsol\(6) & (!\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add0~11\)) # (!\setTemps|s_Tsol\(6) & ((!\setTemps|Add0~11\) # (!\setTemps|debouncedKey1|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(6),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add0~11\,
	combout => \setTemps|Add0~12_combout\,
	cout => \setTemps|Add0~13\);

-- Location: LCCOMB_X65_Y33_N4
\setTemps|s_Tsol[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_Tsol[6]~2_combout\ = !\setTemps|Add0~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Add0~12_combout\,
	combout => \setTemps|s_Tsol[6]~2_combout\);

-- Location: FF_X66_Y33_N25
\setTemps|s_Tsol[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|s_Tsol[6]~2_combout\,
	sload => VCC,
	ena => \setTemps|s_Tsol[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tsol\(6));

-- Location: LCCOMB_X65_Y33_N28
\setTemps|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add0~14_combout\ = (\setTemps|s_Tsol\(7) & ((\setTemps|debouncedKey1|s_pulsedOut~q\ & ((\setTemps|Add0~13\) # (GND))) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add0~13\)))) # (!\setTemps|s_Tsol\(7) & 
-- ((\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add0~13\)) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (\setTemps|Add0~13\ & VCC))))
-- \setTemps|Add0~15\ = CARRY((\setTemps|s_Tsol\(7) & ((\setTemps|debouncedKey1|s_pulsedOut~q\) # (!\setTemps|Add0~13\))) # (!\setTemps|s_Tsol\(7) & (\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add0~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(7),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add0~13\,
	combout => \setTemps|Add0~14_combout\,
	cout => \setTemps|Add0~15\);

-- Location: LCCOMB_X65_Y33_N6
\setTemps|s_Tsol[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_Tsol[7]~1_combout\ = !\setTemps|Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \setTemps|Add0~14_combout\,
	combout => \setTemps|s_Tsol[7]~1_combout\);

-- Location: FF_X66_Y33_N23
\setTemps|s_Tsol[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|s_Tsol[7]~1_combout\,
	sload => VCC,
	ena => \setTemps|s_Tsol[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tsol\(7));

-- Location: LCCOMB_X65_Y33_N30
\setTemps|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add0~16_combout\ = \setTemps|debouncedKey1|s_pulsedOut~q\ $ (\setTemps|Add0~15\ $ (\setTemps|s_Tsol\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => \setTemps|s_Tsol\(8),
	cin => \setTemps|Add0~15\,
	combout => \setTemps|Add0~16_combout\);

-- Location: FF_X66_Y33_N13
\setTemps|s_Tsol[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|Add0~16_combout\,
	sload => VCC,
	ena => \setTemps|s_Tsol[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tsol\(8));

-- Location: LCCOMB_X57_Y37_N2
\setTemps|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add4~0_combout\ = \setTemps|s_Tgel\(0) $ (VCC)
-- \setTemps|Add4~1\ = CARRY(\setTemps|s_Tgel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(0),
	datad => VCC,
	combout => \setTemps|Add4~0_combout\,
	cout => \setTemps|Add4~1\);

-- Location: LCCOMB_X62_Y31_N18
\setTemps|s_Tgel[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_Tgel[8]~0_combout\ = (!\setTempFSM|current_state.set_tlua~q\ & !\setTempFSM|current_state.set_tsol~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTempFSM|current_state.set_tlua~q\,
	datad => \setTempFSM|current_state.set_tsol~q\,
	combout => \setTemps|s_Tgel[8]~0_combout\);

-- Location: LCCOMB_X62_Y31_N0
\setTemps|s_Tgel[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_Tgel[8]~1_combout\ = (\setTempFSM|current_state.normal~q\ & (\setTemps|s_Tgel[8]~0_combout\ & ((\setTemps|debouncedKey0|s_pulsedOut~q\) # (\setTemps|debouncedKey1|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTempFSM|current_state.normal~q\,
	datab => \setTemps|s_Tgel[8]~0_combout\,
	datac => \setTemps|debouncedKey0|s_pulsedOut~q\,
	datad => \setTemps|debouncedKey1|s_pulsedOut~q\,
	combout => \setTemps|s_Tgel[8]~1_combout\);

-- Location: FF_X59_Y36_N9
\setTemps|s_Tgel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|Add4~0_combout\,
	sload => VCC,
	ena => \setTemps|s_Tgel[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tgel\(0));

-- Location: LCCOMB_X57_Y37_N4
\setTemps|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add4~2_combout\ = (\setTemps|s_Tgel\(1) & ((\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add4~1\)) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (\setTemps|Add4~1\ & VCC)))) # (!\setTemps|s_Tgel\(1) & 
-- ((\setTemps|debouncedKey1|s_pulsedOut~q\ & ((\setTemps|Add4~1\) # (GND))) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add4~1\))))
-- \setTemps|Add4~3\ = CARRY((\setTemps|s_Tgel\(1) & (\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add4~1\)) # (!\setTemps|s_Tgel\(1) & ((\setTemps|debouncedKey1|s_pulsedOut~q\) # (!\setTemps|Add4~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(1),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add4~1\,
	combout => \setTemps|Add4~2_combout\,
	cout => \setTemps|Add4~3\);

-- Location: FF_X57_Y37_N5
\setTemps|s_Tgel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|Add4~2_combout\,
	ena => \setTemps|s_Tgel[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tgel\(1));

-- Location: LCCOMB_X57_Y37_N6
\setTemps|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add4~4_combout\ = ((\setTemps|s_Tgel\(2) $ (\setTemps|debouncedKey1|s_pulsedOut~q\ $ (\setTemps|Add4~3\)))) # (GND)
-- \setTemps|Add4~5\ = CARRY((\setTemps|s_Tgel\(2) & ((!\setTemps|Add4~3\) # (!\setTemps|debouncedKey1|s_pulsedOut~q\))) # (!\setTemps|s_Tgel\(2) & (!\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(2),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add4~3\,
	combout => \setTemps|Add4~4_combout\,
	cout => \setTemps|Add4~5\);

-- Location: FF_X57_Y37_N7
\setTemps|s_Tgel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|Add4~4_combout\,
	ena => \setTemps|s_Tgel[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tgel\(2));

-- Location: LCCOMB_X57_Y37_N8
\setTemps|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add4~6_combout\ = (\setTemps|s_Tgel\(3) & ((\setTemps|debouncedKey1|s_pulsedOut~q\ & ((\setTemps|Add4~5\) # (GND))) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add4~5\)))) # (!\setTemps|s_Tgel\(3) & 
-- ((\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add4~5\)) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (\setTemps|Add4~5\ & VCC))))
-- \setTemps|Add4~7\ = CARRY((\setTemps|s_Tgel\(3) & ((\setTemps|debouncedKey1|s_pulsedOut~q\) # (!\setTemps|Add4~5\))) # (!\setTemps|s_Tgel\(3) & (\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add4~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(3),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add4~5\,
	combout => \setTemps|Add4~6_combout\,
	cout => \setTemps|Add4~7\);

-- Location: LCCOMB_X57_Y37_N24
\setTemps|s_Tgel[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_Tgel[3]~3_combout\ = !\setTemps|Add4~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Add4~6_combout\,
	combout => \setTemps|s_Tgel[3]~3_combout\);

-- Location: FF_X57_Y37_N25
\setTemps|s_Tgel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|s_Tgel[3]~3_combout\,
	ena => \setTemps|s_Tgel[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tgel\(3));

-- Location: LCCOMB_X57_Y37_N10
\setTemps|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add4~8_combout\ = ((\setTemps|s_Tgel\(4) $ (\setTemps|debouncedKey1|s_pulsedOut~q\ $ (\setTemps|Add4~7\)))) # (GND)
-- \setTemps|Add4~9\ = CARRY((\setTemps|s_Tgel\(4) & ((!\setTemps|Add4~7\) # (!\setTemps|debouncedKey1|s_pulsedOut~q\))) # (!\setTemps|s_Tgel\(4) & (!\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(4),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add4~7\,
	combout => \setTemps|Add4~8_combout\,
	cout => \setTemps|Add4~9\);

-- Location: FF_X57_Y37_N11
\setTemps|s_Tgel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|Add4~8_combout\,
	ena => \setTemps|s_Tgel[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tgel\(4));

-- Location: LCCOMB_X57_Y37_N12
\setTemps|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add4~10_combout\ = (\setTemps|s_Tgel\(5) & ((\setTemps|debouncedKey1|s_pulsedOut~q\ & ((\setTemps|Add4~9\) # (GND))) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add4~9\)))) # (!\setTemps|s_Tgel\(5) & 
-- ((\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add4~9\)) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (\setTemps|Add4~9\ & VCC))))
-- \setTemps|Add4~11\ = CARRY((\setTemps|s_Tgel\(5) & ((\setTemps|debouncedKey1|s_pulsedOut~q\) # (!\setTemps|Add4~9\))) # (!\setTemps|s_Tgel\(5) & (\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add4~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(5),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add4~9\,
	combout => \setTemps|Add4~10_combout\,
	cout => \setTemps|Add4~11\);

-- Location: LCCOMB_X65_Y37_N12
\setTemps|s_Tgel[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_Tgel[5]~2_combout\ = !\setTemps|Add4~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \setTemps|Add4~10_combout\,
	combout => \setTemps|s_Tgel[5]~2_combout\);

-- Location: FF_X58_Y37_N23
\setTemps|s_Tgel[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|s_Tgel[5]~2_combout\,
	sload => VCC,
	ena => \setTemps|s_Tgel[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tgel\(5));

-- Location: LCCOMB_X57_Y37_N14
\setTemps|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add4~12_combout\ = ((\setTemps|s_Tgel\(6) $ (\setTemps|debouncedKey1|s_pulsedOut~q\ $ (\setTemps|Add4~11\)))) # (GND)
-- \setTemps|Add4~13\ = CARRY((\setTemps|s_Tgel\(6) & ((!\setTemps|Add4~11\) # (!\setTemps|debouncedKey1|s_pulsedOut~q\))) # (!\setTemps|s_Tgel\(6) & (!\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(6),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add4~11\,
	combout => \setTemps|Add4~12_combout\,
	cout => \setTemps|Add4~13\);

-- Location: FF_X58_Y37_N21
\setTemps|s_Tgel[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|Add4~12_combout\,
	sload => VCC,
	ena => \setTemps|s_Tgel[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tgel\(6));

-- Location: LCCOMB_X57_Y37_N16
\setTemps|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add4~14_combout\ = (\setTemps|s_Tgel\(7) & ((\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add4~13\)) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (\setTemps|Add4~13\ & VCC)))) # (!\setTemps|s_Tgel\(7) & 
-- ((\setTemps|debouncedKey1|s_pulsedOut~q\ & ((\setTemps|Add4~13\) # (GND))) # (!\setTemps|debouncedKey1|s_pulsedOut~q\ & (!\setTemps|Add4~13\))))
-- \setTemps|Add4~15\ = CARRY((\setTemps|s_Tgel\(7) & (\setTemps|debouncedKey1|s_pulsedOut~q\ & !\setTemps|Add4~13\)) # (!\setTemps|s_Tgel\(7) & ((\setTemps|debouncedKey1|s_pulsedOut~q\) # (!\setTemps|Add4~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(7),
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => VCC,
	cin => \setTemps|Add4~13\,
	combout => \setTemps|Add4~14_combout\,
	cout => \setTemps|Add4~15\);

-- Location: FF_X58_Y37_N19
\setTemps|s_Tgel[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|Add4~14_combout\,
	sload => VCC,
	ena => \setTemps|s_Tgel[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tgel\(7));

-- Location: LCCOMB_X57_Y37_N18
\setTemps|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Add4~16_combout\ = \setTemps|debouncedKey1|s_pulsedOut~q\ $ (\setTemps|Add4~15\ $ (\setTemps|s_Tgel\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|debouncedKey1|s_pulsedOut~q\,
	datad => \setTemps|s_Tgel\(8),
	cin => \setTemps|Add4~15\,
	combout => \setTemps|Add4~16_combout\);

-- Location: FF_X58_Y37_N1
\setTemps|s_Tgel[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|Add4~16_combout\,
	sload => VCC,
	ena => \setTemps|s_Tgel[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_Tgel\(8));

-- Location: LCCOMB_X60_Y36_N28
\selectTemp_Lights|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux0~0_combout\ = (!\romSchedule|Mux1~2_combout\ & ((\romSchedule|Mux0~1_combout\ & ((\setTemps|s_Tgel\(8)))) # (!\romSchedule|Mux0~1_combout\ & (\setTemps|s_Tsol\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(8),
	datab => \romSchedule|Mux1~2_combout\,
	datac => \romSchedule|Mux0~1_combout\,
	datad => \setTemps|s_Tgel\(8),
	combout => \selectTemp_Lights|Mux0~0_combout\);

-- Location: LCCOMB_X60_Y36_N30
\selectTemp_Lights|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux0~1_combout\ = (\selectTemp_Lights|Mux0~0_combout\) # ((!\romSchedule|Mux0~1_combout\ & (\setTemps|s_Tlua\(8) & \romSchedule|Mux1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \romSchedule|Mux0~1_combout\,
	datab => \setTemps|s_Tlua\(8),
	datac => \romSchedule|Mux1~2_combout\,
	datad => \selectTemp_Lights|Mux0~0_combout\,
	combout => \selectTemp_Lights|Mux0~1_combout\);

-- Location: LCCOMB_X60_Y36_N24
\selectTemp_Lights|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux1~0_combout\ = (!\romSchedule|Mux1~2_combout\ & ((\romSchedule|Mux0~1_combout\ & (\setTemps|s_Tgel\(7))) # (!\romSchedule|Mux0~1_combout\ & ((!\setTemps|s_Tsol\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(7),
	datab => \setTemps|s_Tsol\(7),
	datac => \romSchedule|Mux0~1_combout\,
	datad => \romSchedule|Mux1~2_combout\,
	combout => \selectTemp_Lights|Mux1~0_combout\);

-- Location: LCCOMB_X60_Y36_N0
\selectTemp_Lights|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux1~1_combout\ = (\selectTemp_Lights|Mux1~0_combout\) # ((!\setTemps|s_Tlua\(7) & (\romSchedule|Mux1~2_combout\ & !\romSchedule|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(7),
	datab => \romSchedule|Mux1~2_combout\,
	datac => \romSchedule|Mux0~1_combout\,
	datad => \selectTemp_Lights|Mux1~0_combout\,
	combout => \selectTemp_Lights|Mux1~1_combout\);

-- Location: LCCOMB_X60_Y36_N2
\selectTemp_Lights|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux2~0_combout\ = (!\romSchedule|Mux1~2_combout\ & ((\romSchedule|Mux0~1_combout\ & (\setTemps|s_Tgel\(6))) # (!\romSchedule|Mux0~1_combout\ & ((!\setTemps|s_Tsol\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(6),
	datab => \setTemps|s_Tsol\(6),
	datac => \romSchedule|Mux0~1_combout\,
	datad => \romSchedule|Mux1~2_combout\,
	combout => \selectTemp_Lights|Mux2~0_combout\);

-- Location: LCCOMB_X60_Y36_N4
\selectTemp_Lights|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux2~1_combout\ = (\selectTemp_Lights|Mux2~0_combout\) # ((\setTemps|s_Tlua\(6) & (\romSchedule|Mux1~2_combout\ & !\romSchedule|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(6),
	datab => \romSchedule|Mux1~2_combout\,
	datac => \romSchedule|Mux0~1_combout\,
	datad => \selectTemp_Lights|Mux2~0_combout\,
	combout => \selectTemp_Lights|Mux2~1_combout\);

-- Location: LCCOMB_X58_Y36_N6
\romSchedule|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \romSchedule|Mux0~2_combout\ = (\digitalClock|hourJoin|Add1~2_combout\ & (!\digitalClock|hourJoin|Add1~6_combout\ & ((\digitalClock|hourJoin|Add1~0_combout\) # (\digitalClock|hourUnit|s_value\(0))))) # (!\digitalClock|hourJoin|Add1~2_combout\ & 
-- (((\digitalClock|hourJoin|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourJoin|Add1~0_combout\,
	datab => \digitalClock|hourJoin|Add1~2_combout\,
	datac => \digitalClock|hourUnit|s_value\(0),
	datad => \digitalClock|hourJoin|Add1~6_combout\,
	combout => \romSchedule|Mux0~2_combout\);

-- Location: LCCOMB_X58_Y36_N22
\selectTemp_Lights|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux3~0_combout\ = (\digitalClock|hourJoin|Add1~4_combout\ & (\setTemps|s_Tsol\(5))) # (!\digitalClock|hourJoin|Add1~4_combout\ & ((\romSchedule|Mux0~2_combout\ & (\setTemps|s_Tsol\(5))) # (!\romSchedule|Mux0~2_combout\ & 
-- ((!\setTemps|s_Tgel\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourJoin|Add1~4_combout\,
	datab => \setTemps|s_Tsol\(5),
	datac => \setTemps|s_Tgel\(5),
	datad => \romSchedule|Mux0~2_combout\,
	combout => \selectTemp_Lights|Mux3~0_combout\);

-- Location: LCCOMB_X59_Y36_N12
\selectTemp_Lights|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux3~1_combout\ = (\romSchedule|Mux1~2_combout\ & (!\setTemps|s_Tlua\(5) & (!\romSchedule|Mux0~1_combout\))) # (!\romSchedule|Mux1~2_combout\ & (((\selectTemp_Lights|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(5),
	datab => \romSchedule|Mux0~1_combout\,
	datac => \selectTemp_Lights|Mux3~0_combout\,
	datad => \romSchedule|Mux1~2_combout\,
	combout => \selectTemp_Lights|Mux3~1_combout\);

-- Location: LCCOMB_X58_Y36_N0
\selectTemp_Lights|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux4~0_combout\ = (\digitalClock|hourJoin|Add1~4_combout\ & (\setTemps|s_Tsol\(4))) # (!\digitalClock|hourJoin|Add1~4_combout\ & ((\romSchedule|Mux0~2_combout\ & (\setTemps|s_Tsol\(4))) # (!\romSchedule|Mux0~2_combout\ & 
-- ((\setTemps|s_Tgel\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourJoin|Add1~4_combout\,
	datab => \setTemps|s_Tsol\(4),
	datac => \setTemps|s_Tgel\(4),
	datad => \romSchedule|Mux0~2_combout\,
	combout => \selectTemp_Lights|Mux4~0_combout\);

-- Location: LCCOMB_X58_Y36_N24
\selectTemp_Lights|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux4~1_combout\ = (\romSchedule|Mux1~2_combout\ & (!\romSchedule|Mux0~1_combout\ & (\setTemps|s_Tlua\(4)))) # (!\romSchedule|Mux1~2_combout\ & (((\selectTemp_Lights|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \romSchedule|Mux0~1_combout\,
	datab => \setTemps|s_Tlua\(4),
	datac => \selectTemp_Lights|Mux4~0_combout\,
	datad => \romSchedule|Mux1~2_combout\,
	combout => \selectTemp_Lights|Mux4~1_combout\);

-- Location: LCCOMB_X58_Y36_N4
\selectTemp_Lights|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux5~0_combout\ = (\digitalClock|hourJoin|Add1~4_combout\ & (((!\setTemps|s_Tsol\(3))))) # (!\digitalClock|hourJoin|Add1~4_combout\ & ((\romSchedule|Mux0~2_combout\ & ((!\setTemps|s_Tsol\(3)))) # (!\romSchedule|Mux0~2_combout\ & 
-- (!\setTemps|s_Tgel\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourJoin|Add1~4_combout\,
	datab => \setTemps|s_Tgel\(3),
	datac => \setTemps|s_Tsol\(3),
	datad => \romSchedule|Mux0~2_combout\,
	combout => \selectTemp_Lights|Mux5~0_combout\);

-- Location: LCCOMB_X58_Y36_N8
\selectTemp_Lights|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux5~1_combout\ = (\romSchedule|Mux1~2_combout\ & (!\romSchedule|Mux0~1_combout\ & (\setTemps|s_Tlua\(3)))) # (!\romSchedule|Mux1~2_combout\ & (((\selectTemp_Lights|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \romSchedule|Mux0~1_combout\,
	datab => \setTemps|s_Tlua\(3),
	datac => \selectTemp_Lights|Mux5~0_combout\,
	datad => \romSchedule|Mux1~2_combout\,
	combout => \selectTemp_Lights|Mux5~1_combout\);

-- Location: LCCOMB_X58_Y36_N28
\selectTemp_Lights|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux6~0_combout\ = (\romSchedule|Mux0~2_combout\ & (((\setTemps|s_Tsol\(2))))) # (!\romSchedule|Mux0~2_combout\ & ((\digitalClock|hourJoin|Add1~4_combout\ & (\setTemps|s_Tsol\(2))) # (!\digitalClock|hourJoin|Add1~4_combout\ & 
-- ((\setTemps|s_Tgel\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \romSchedule|Mux0~2_combout\,
	datab => \digitalClock|hourJoin|Add1~4_combout\,
	datac => \setTemps|s_Tsol\(2),
	datad => \setTemps|s_Tgel\(2),
	combout => \selectTemp_Lights|Mux6~0_combout\);

-- Location: LCCOMB_X58_Y36_N10
\selectTemp_Lights|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux6~1_combout\ = (\romSchedule|Mux1~2_combout\ & (\setTemps|s_Tlua\(2) & ((!\romSchedule|Mux0~1_combout\)))) # (!\romSchedule|Mux1~2_combout\ & (((\selectTemp_Lights|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(2),
	datab => \selectTemp_Lights|Mux6~0_combout\,
	datac => \romSchedule|Mux0~1_combout\,
	datad => \romSchedule|Mux1~2_combout\,
	combout => \selectTemp_Lights|Mux6~1_combout\);

-- Location: LCCOMB_X59_Y36_N0
\selectTemp_Lights|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux7~0_combout\ = (\digitalClock|hourJoin|Add1~4_combout\ & (((\setTemps|s_Tsol\(1))))) # (!\digitalClock|hourJoin|Add1~4_combout\ & ((\romSchedule|Mux0~2_combout\ & ((\setTemps|s_Tsol\(1)))) # (!\romSchedule|Mux0~2_combout\ & 
-- (\setTemps|s_Tgel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(1),
	datab => \digitalClock|hourJoin|Add1~4_combout\,
	datac => \setTemps|s_Tsol\(1),
	datad => \romSchedule|Mux0~2_combout\,
	combout => \selectTemp_Lights|Mux7~0_combout\);

-- Location: LCCOMB_X60_Y36_N26
\selectTemp_Lights|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux7~1_combout\ = (\romSchedule|Mux1~2_combout\ & (((\setTemps|s_Tlua\(1) & !\romSchedule|Mux0~1_combout\)))) # (!\romSchedule|Mux1~2_combout\ & (\selectTemp_Lights|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selectTemp_Lights|Mux7~0_combout\,
	datab => \setTemps|s_Tlua\(1),
	datac => \romSchedule|Mux0~1_combout\,
	datad => \romSchedule|Mux1~2_combout\,
	combout => \selectTemp_Lights|Mux7~1_combout\);

-- Location: LCCOMB_X59_Y36_N6
\selectTemp_Lights|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux8~0_combout\ = (\digitalClock|hourJoin|Add1~4_combout\ & (\setTemps|s_Tsol\(0))) # (!\digitalClock|hourJoin|Add1~4_combout\ & ((\romSchedule|Mux0~2_combout\ & (\setTemps|s_Tsol\(0))) # (!\romSchedule|Mux0~2_combout\ & 
-- ((\setTemps|s_Tgel\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(0),
	datab => \digitalClock|hourJoin|Add1~4_combout\,
	datac => \setTemps|s_Tgel\(0),
	datad => \romSchedule|Mux0~2_combout\,
	combout => \selectTemp_Lights|Mux8~0_combout\);

-- Location: LCCOMB_X59_Y36_N2
\selectTemp_Lights|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux8~1_combout\ = (\romSchedule|Mux1~2_combout\ & (((\setTemps|s_Tlua\(0) & !\romSchedule|Mux0~1_combout\)))) # (!\romSchedule|Mux1~2_combout\ & (\selectTemp_Lights|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selectTemp_Lights|Mux8~0_combout\,
	datab => \romSchedule|Mux1~2_combout\,
	datac => \setTemps|s_Tlua\(0),
	datad => \romSchedule|Mux0~1_combout\,
	combout => \selectTemp_Lights|Mux8~1_combout\);

-- Location: LCCOMB_X59_Y36_N14
\remoteOnOff|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add1~0_combout\ = \selectTemp_Lights|Mux8~1_combout\ $ (VCC)
-- \remoteOnOff|Add1~1\ = CARRY(\selectTemp_Lights|Mux8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selectTemp_Lights|Mux8~1_combout\,
	datad => VCC,
	combout => \remoteOnOff|Add1~0_combout\,
	cout => \remoteOnOff|Add1~1\);

-- Location: LCCOMB_X59_Y36_N16
\remoteOnOff|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add1~2_combout\ = (\selectTemp_Lights|Mux7~1_combout\ & (!\remoteOnOff|Add1~1\)) # (!\selectTemp_Lights|Mux7~1_combout\ & ((\remoteOnOff|Add1~1\) # (GND)))
-- \remoteOnOff|Add1~3\ = CARRY((!\remoteOnOff|Add1~1\) # (!\selectTemp_Lights|Mux7~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \selectTemp_Lights|Mux7~1_combout\,
	datad => VCC,
	cin => \remoteOnOff|Add1~1\,
	combout => \remoteOnOff|Add1~2_combout\,
	cout => \remoteOnOff|Add1~3\);

-- Location: LCCOMB_X59_Y36_N18
\remoteOnOff|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add1~4_combout\ = (\selectTemp_Lights|Mux6~1_combout\ & ((GND) # (!\remoteOnOff|Add1~3\))) # (!\selectTemp_Lights|Mux6~1_combout\ & (\remoteOnOff|Add1~3\ $ (GND)))
-- \remoteOnOff|Add1~5\ = CARRY((\selectTemp_Lights|Mux6~1_combout\) # (!\remoteOnOff|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \selectTemp_Lights|Mux6~1_combout\,
	datad => VCC,
	cin => \remoteOnOff|Add1~3\,
	combout => \remoteOnOff|Add1~4_combout\,
	cout => \remoteOnOff|Add1~5\);

-- Location: LCCOMB_X59_Y36_N20
\remoteOnOff|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add1~6_combout\ = (\selectTemp_Lights|Mux5~1_combout\ & (\remoteOnOff|Add1~5\ & VCC)) # (!\selectTemp_Lights|Mux5~1_combout\ & (!\remoteOnOff|Add1~5\))
-- \remoteOnOff|Add1~7\ = CARRY((!\selectTemp_Lights|Mux5~1_combout\ & !\remoteOnOff|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \selectTemp_Lights|Mux5~1_combout\,
	datad => VCC,
	cin => \remoteOnOff|Add1~5\,
	combout => \remoteOnOff|Add1~6_combout\,
	cout => \remoteOnOff|Add1~7\);

-- Location: LCCOMB_X59_Y36_N22
\remoteOnOff|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add1~8_combout\ = (\selectTemp_Lights|Mux4~1_combout\ & (\remoteOnOff|Add1~7\ $ (GND))) # (!\selectTemp_Lights|Mux4~1_combout\ & (!\remoteOnOff|Add1~7\ & VCC))
-- \remoteOnOff|Add1~9\ = CARRY((\selectTemp_Lights|Mux4~1_combout\ & !\remoteOnOff|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \selectTemp_Lights|Mux4~1_combout\,
	datad => VCC,
	cin => \remoteOnOff|Add1~7\,
	combout => \remoteOnOff|Add1~8_combout\,
	cout => \remoteOnOff|Add1~9\);

-- Location: LCCOMB_X59_Y36_N24
\remoteOnOff|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add1~10_combout\ = (\selectTemp_Lights|Mux3~1_combout\ & (!\remoteOnOff|Add1~9\)) # (!\selectTemp_Lights|Mux3~1_combout\ & ((\remoteOnOff|Add1~9\) # (GND)))
-- \remoteOnOff|Add1~11\ = CARRY((!\remoteOnOff|Add1~9\) # (!\selectTemp_Lights|Mux3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \selectTemp_Lights|Mux3~1_combout\,
	datad => VCC,
	cin => \remoteOnOff|Add1~9\,
	combout => \remoteOnOff|Add1~10_combout\,
	cout => \remoteOnOff|Add1~11\);

-- Location: LCCOMB_X59_Y36_N26
\remoteOnOff|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add1~12_combout\ = (\selectTemp_Lights|Mux2~1_combout\ & (\remoteOnOff|Add1~11\ $ (GND))) # (!\selectTemp_Lights|Mux2~1_combout\ & (!\remoteOnOff|Add1~11\ & VCC))
-- \remoteOnOff|Add1~13\ = CARRY((\selectTemp_Lights|Mux2~1_combout\ & !\remoteOnOff|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \selectTemp_Lights|Mux2~1_combout\,
	datad => VCC,
	cin => \remoteOnOff|Add1~11\,
	combout => \remoteOnOff|Add1~12_combout\,
	cout => \remoteOnOff|Add1~13\);

-- Location: LCCOMB_X59_Y36_N28
\remoteOnOff|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add1~14_combout\ = (\selectTemp_Lights|Mux1~1_combout\ & (!\remoteOnOff|Add1~13\)) # (!\selectTemp_Lights|Mux1~1_combout\ & ((\remoteOnOff|Add1~13\) # (GND)))
-- \remoteOnOff|Add1~15\ = CARRY((!\remoteOnOff|Add1~13\) # (!\selectTemp_Lights|Mux1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \selectTemp_Lights|Mux1~1_combout\,
	datad => VCC,
	cin => \remoteOnOff|Add1~13\,
	combout => \remoteOnOff|Add1~14_combout\,
	cout => \remoteOnOff|Add1~15\);

-- Location: LCCOMB_X59_Y36_N30
\remoteOnOff|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add1~16_combout\ = \selectTemp_Lights|Mux0~1_combout\ $ (!\remoteOnOff|Add1~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \selectTemp_Lights|Mux0~1_combout\,
	cin => \remoteOnOff|Add1~15\,
	combout => \remoteOnOff|Add1~16_combout\);

-- Location: LCCOMB_X61_Y35_N12
\ambientSimulator|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Add1~0_combout\ = \ambientSimulator|s_count\(0) $ (VCC)
-- \ambientSimulator|Add1~1\ = CARRY(\ambientSimulator|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(0),
	datad => VCC,
	combout => \ambientSimulator|Add1~0_combout\,
	cout => \ambientSimulator|Add1~1\);

-- Location: LCCOMB_X60_Y35_N24
\ambientSimulator|divFactor[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|divFactor[1]~0_combout\ = \ambientSimulator|divFactor\(0) $ (\ambientSimulator|divFactor\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|divFactor\(0),
	datac => \ambientSimulator|divFactor\(1),
	combout => \ambientSimulator|divFactor[1]~0_combout\);

-- Location: FF_X60_Y35_N25
\ambientSimulator|divFactor[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider|clkOut~clkctrl_outclk\,
	d => \ambientSimulator|divFactor[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambientSimulator|divFactor\(1));

-- Location: LCCOMB_X61_Y35_N2
\ambientSimulator|s_count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|s_count~0_combout\ = (!\ambientSimulator|divFactor\(0) & ((\remoteOnOff|rad~q\) # (!\ambientSimulator|divFactor\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \remoteOnOff|rad~q\,
	datac => \ambientSimulator|divFactor\(0),
	datad => \ambientSimulator|divFactor\(1),
	combout => \ambientSimulator|s_count~0_combout\);

-- Location: FF_X61_Y35_N13
\ambientSimulator|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider|clkOut~clkctrl_outclk\,
	d => \ambientSimulator|Add1~0_combout\,
	ena => \ambientSimulator|s_count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambientSimulator|s_count\(0));

-- Location: LCCOMB_X61_Y35_N14
\ambientSimulator|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Add1~2_combout\ = (\ambientSimulator|process_0~0_combout\ & ((\ambientSimulator|s_count\(1) & ((\ambientSimulator|Add1~1\) # (GND))) # (!\ambientSimulator|s_count\(1) & (!\ambientSimulator|Add1~1\)))) # 
-- (!\ambientSimulator|process_0~0_combout\ & ((\ambientSimulator|s_count\(1) & (!\ambientSimulator|Add1~1\)) # (!\ambientSimulator|s_count\(1) & (\ambientSimulator|Add1~1\ & VCC))))
-- \ambientSimulator|Add1~3\ = CARRY((\ambientSimulator|process_0~0_combout\ & ((\ambientSimulator|s_count\(1)) # (!\ambientSimulator|Add1~1\))) # (!\ambientSimulator|process_0~0_combout\ & (\ambientSimulator|s_count\(1) & !\ambientSimulator|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|process_0~0_combout\,
	datab => \ambientSimulator|s_count\(1),
	datad => VCC,
	cin => \ambientSimulator|Add1~1\,
	combout => \ambientSimulator|Add1~2_combout\,
	cout => \ambientSimulator|Add1~3\);

-- Location: LCCOMB_X61_Y35_N6
\ambientSimulator|s_count[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|s_count[1]~4_combout\ = !\ambientSimulator|Add1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Add1~2_combout\,
	combout => \ambientSimulator|s_count[1]~4_combout\);

-- Location: FF_X61_Y35_N7
\ambientSimulator|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider|clkOut~clkctrl_outclk\,
	d => \ambientSimulator|s_count[1]~4_combout\,
	ena => \ambientSimulator|s_count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambientSimulator|s_count\(1));

-- Location: LCCOMB_X61_Y35_N16
\ambientSimulator|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Add1~4_combout\ = ((\ambientSimulator|process_0~0_combout\ $ (\ambientSimulator|s_count\(2) $ (!\ambientSimulator|Add1~3\)))) # (GND)
-- \ambientSimulator|Add1~5\ = CARRY((\ambientSimulator|process_0~0_combout\ & (!\ambientSimulator|s_count\(2) & !\ambientSimulator|Add1~3\)) # (!\ambientSimulator|process_0~0_combout\ & ((!\ambientSimulator|Add1~3\) # (!\ambientSimulator|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|process_0~0_combout\,
	datab => \ambientSimulator|s_count\(2),
	datad => VCC,
	cin => \ambientSimulator|Add1~3\,
	combout => \ambientSimulator|Add1~4_combout\,
	cout => \ambientSimulator|Add1~5\);

-- Location: LCCOMB_X61_Y35_N8
\ambientSimulator|s_count[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|s_count[2]~3_combout\ = !\ambientSimulator|Add1~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ambientSimulator|Add1~4_combout\,
	combout => \ambientSimulator|s_count[2]~3_combout\);

-- Location: FF_X61_Y35_N9
\ambientSimulator|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider|clkOut~clkctrl_outclk\,
	d => \ambientSimulator|s_count[2]~3_combout\,
	ena => \ambientSimulator|s_count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambientSimulator|s_count\(2));

-- Location: LCCOMB_X61_Y35_N18
\ambientSimulator|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Add1~6_combout\ = (\ambientSimulator|process_0~0_combout\ & ((\ambientSimulator|s_count\(3) & (!\ambientSimulator|Add1~5\)) # (!\ambientSimulator|s_count\(3) & ((\ambientSimulator|Add1~5\) # (GND))))) # 
-- (!\ambientSimulator|process_0~0_combout\ & ((\ambientSimulator|s_count\(3) & (\ambientSimulator|Add1~5\ & VCC)) # (!\ambientSimulator|s_count\(3) & (!\ambientSimulator|Add1~5\))))
-- \ambientSimulator|Add1~7\ = CARRY((\ambientSimulator|process_0~0_combout\ & ((!\ambientSimulator|Add1~5\) # (!\ambientSimulator|s_count\(3)))) # (!\ambientSimulator|process_0~0_combout\ & (!\ambientSimulator|s_count\(3) & !\ambientSimulator|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|process_0~0_combout\,
	datab => \ambientSimulator|s_count\(3),
	datad => VCC,
	cin => \ambientSimulator|Add1~5\,
	combout => \ambientSimulator|Add1~6_combout\,
	cout => \ambientSimulator|Add1~7\);

-- Location: FF_X61_Y35_N19
\ambientSimulator|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider|clkOut~clkctrl_outclk\,
	d => \ambientSimulator|Add1~6_combout\,
	ena => \ambientSimulator|s_count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambientSimulator|s_count\(3));

-- Location: LCCOMB_X61_Y35_N20
\ambientSimulator|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Add1~8_combout\ = ((\ambientSimulator|process_0~0_combout\ $ (\ambientSimulator|s_count\(4) $ (!\ambientSimulator|Add1~7\)))) # (GND)
-- \ambientSimulator|Add1~9\ = CARRY((\ambientSimulator|process_0~0_combout\ & (!\ambientSimulator|s_count\(4) & !\ambientSimulator|Add1~7\)) # (!\ambientSimulator|process_0~0_combout\ & ((!\ambientSimulator|Add1~7\) # (!\ambientSimulator|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|process_0~0_combout\,
	datab => \ambientSimulator|s_count\(4),
	datad => VCC,
	cin => \ambientSimulator|Add1~7\,
	combout => \ambientSimulator|Add1~8_combout\,
	cout => \ambientSimulator|Add1~9\);

-- Location: LCCOMB_X61_Y35_N10
\ambientSimulator|s_count[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|s_count[4]~2_combout\ = !\ambientSimulator|Add1~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ambientSimulator|Add1~8_combout\,
	combout => \ambientSimulator|s_count[4]~2_combout\);

-- Location: FF_X61_Y35_N11
\ambientSimulator|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider|clkOut~clkctrl_outclk\,
	d => \ambientSimulator|s_count[4]~2_combout\,
	ena => \ambientSimulator|s_count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambientSimulator|s_count\(4));

-- Location: LCCOMB_X61_Y35_N22
\ambientSimulator|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Add1~10_combout\ = (\ambientSimulator|process_0~0_combout\ & ((\ambientSimulator|s_count\(5) & (!\ambientSimulator|Add1~9\)) # (!\ambientSimulator|s_count\(5) & ((\ambientSimulator|Add1~9\) # (GND))))) # 
-- (!\ambientSimulator|process_0~0_combout\ & ((\ambientSimulator|s_count\(5) & (\ambientSimulator|Add1~9\ & VCC)) # (!\ambientSimulator|s_count\(5) & (!\ambientSimulator|Add1~9\))))
-- \ambientSimulator|Add1~11\ = CARRY((\ambientSimulator|process_0~0_combout\ & ((!\ambientSimulator|Add1~9\) # (!\ambientSimulator|s_count\(5)))) # (!\ambientSimulator|process_0~0_combout\ & (!\ambientSimulator|s_count\(5) & !\ambientSimulator|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|process_0~0_combout\,
	datab => \ambientSimulator|s_count\(5),
	datad => VCC,
	cin => \ambientSimulator|Add1~9\,
	combout => \ambientSimulator|Add1~10_combout\,
	cout => \ambientSimulator|Add1~11\);

-- Location: FF_X61_Y35_N23
\ambientSimulator|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider|clkOut~clkctrl_outclk\,
	d => \ambientSimulator|Add1~10_combout\,
	ena => \ambientSimulator|s_count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambientSimulator|s_count\(5));

-- Location: LCCOMB_X61_Y35_N24
\ambientSimulator|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Add1~12_combout\ = ((\ambientSimulator|process_0~0_combout\ $ (\ambientSimulator|s_count\(6) $ (\ambientSimulator|Add1~11\)))) # (GND)
-- \ambientSimulator|Add1~13\ = CARRY((\ambientSimulator|process_0~0_combout\ & (\ambientSimulator|s_count\(6) & !\ambientSimulator|Add1~11\)) # (!\ambientSimulator|process_0~0_combout\ & ((\ambientSimulator|s_count\(6)) # (!\ambientSimulator|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|process_0~0_combout\,
	datab => \ambientSimulator|s_count\(6),
	datad => VCC,
	cin => \ambientSimulator|Add1~11\,
	combout => \ambientSimulator|Add1~12_combout\,
	cout => \ambientSimulator|Add1~13\);

-- Location: FF_X61_Y35_N25
\ambientSimulator|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider|clkOut~clkctrl_outclk\,
	d => \ambientSimulator|Add1~12_combout\,
	ena => \ambientSimulator|s_count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambientSimulator|s_count\(6));

-- Location: LCCOMB_X61_Y35_N26
\ambientSimulator|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Add1~14_combout\ = (\ambientSimulator|s_count\(7) & ((\ambientSimulator|process_0~0_combout\ & ((\ambientSimulator|Add1~13\) # (GND))) # (!\ambientSimulator|process_0~0_combout\ & (!\ambientSimulator|Add1~13\)))) # 
-- (!\ambientSimulator|s_count\(7) & ((\ambientSimulator|process_0~0_combout\ & (!\ambientSimulator|Add1~13\)) # (!\ambientSimulator|process_0~0_combout\ & (\ambientSimulator|Add1~13\ & VCC))))
-- \ambientSimulator|Add1~15\ = CARRY((\ambientSimulator|s_count\(7) & ((\ambientSimulator|process_0~0_combout\) # (!\ambientSimulator|Add1~13\))) # (!\ambientSimulator|s_count\(7) & (\ambientSimulator|process_0~0_combout\ & !\ambientSimulator|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(7),
	datab => \ambientSimulator|process_0~0_combout\,
	datad => VCC,
	cin => \ambientSimulator|Add1~13\,
	combout => \ambientSimulator|Add1~14_combout\,
	cout => \ambientSimulator|Add1~15\);

-- Location: LCCOMB_X61_Y35_N0
\ambientSimulator|s_count[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|s_count[7]~1_combout\ = !\ambientSimulator|Add1~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Add1~14_combout\,
	combout => \ambientSimulator|s_count[7]~1_combout\);

-- Location: FF_X61_Y35_N1
\ambientSimulator|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider|clkOut~clkctrl_outclk\,
	d => \ambientSimulator|s_count[7]~1_combout\,
	ena => \ambientSimulator|s_count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambientSimulator|s_count\(7));

-- Location: LCCOMB_X58_Y35_N0
\remoteOnOff|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan0~1_cout\ = CARRY((!\remoteOnOff|Add1~0_combout\ & \ambientSimulator|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|Add1~0_combout\,
	datab => \ambientSimulator|s_count\(0),
	datad => VCC,
	cout => \remoteOnOff|LessThan0~1_cout\);

-- Location: LCCOMB_X58_Y35_N2
\remoteOnOff|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan0~3_cout\ = CARRY((\remoteOnOff|Add1~2_combout\ & ((\ambientSimulator|s_count\(1)) # (!\remoteOnOff|LessThan0~1_cout\))) # (!\remoteOnOff|Add1~2_combout\ & (\ambientSimulator|s_count\(1) & !\remoteOnOff|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|Add1~2_combout\,
	datab => \ambientSimulator|s_count\(1),
	datad => VCC,
	cin => \remoteOnOff|LessThan0~1_cout\,
	cout => \remoteOnOff|LessThan0~3_cout\);

-- Location: LCCOMB_X58_Y35_N4
\remoteOnOff|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan0~5_cout\ = CARRY((\ambientSimulator|s_count\(2) & (!\remoteOnOff|Add1~4_combout\ & !\remoteOnOff|LessThan0~3_cout\)) # (!\ambientSimulator|s_count\(2) & ((!\remoteOnOff|LessThan0~3_cout\) # (!\remoteOnOff|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(2),
	datab => \remoteOnOff|Add1~4_combout\,
	datad => VCC,
	cin => \remoteOnOff|LessThan0~3_cout\,
	cout => \remoteOnOff|LessThan0~5_cout\);

-- Location: LCCOMB_X58_Y35_N6
\remoteOnOff|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan0~7_cout\ = CARRY((\remoteOnOff|Add1~6_combout\ & ((!\remoteOnOff|LessThan0~5_cout\) # (!\ambientSimulator|s_count\(3)))) # (!\remoteOnOff|Add1~6_combout\ & (!\ambientSimulator|s_count\(3) & !\remoteOnOff|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|Add1~6_combout\,
	datab => \ambientSimulator|s_count\(3),
	datad => VCC,
	cin => \remoteOnOff|LessThan0~5_cout\,
	cout => \remoteOnOff|LessThan0~7_cout\);

-- Location: LCCOMB_X58_Y35_N8
\remoteOnOff|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan0~9_cout\ = CARRY((\remoteOnOff|Add1~8_combout\ & (!\ambientSimulator|s_count\(4) & !\remoteOnOff|LessThan0~7_cout\)) # (!\remoteOnOff|Add1~8_combout\ & ((!\remoteOnOff|LessThan0~7_cout\) # (!\ambientSimulator|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|Add1~8_combout\,
	datab => \ambientSimulator|s_count\(4),
	datad => VCC,
	cin => \remoteOnOff|LessThan0~7_cout\,
	cout => \remoteOnOff|LessThan0~9_cout\);

-- Location: LCCOMB_X58_Y35_N10
\remoteOnOff|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan0~11_cout\ = CARRY((\remoteOnOff|Add1~10_combout\ & ((!\remoteOnOff|LessThan0~9_cout\) # (!\ambientSimulator|s_count\(5)))) # (!\remoteOnOff|Add1~10_combout\ & (!\ambientSimulator|s_count\(5) & !\remoteOnOff|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|Add1~10_combout\,
	datab => \ambientSimulator|s_count\(5),
	datad => VCC,
	cin => \remoteOnOff|LessThan0~9_cout\,
	cout => \remoteOnOff|LessThan0~11_cout\);

-- Location: LCCOMB_X58_Y35_N12
\remoteOnOff|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan0~13_cout\ = CARRY((\ambientSimulator|s_count\(6) & ((!\remoteOnOff|LessThan0~11_cout\) # (!\remoteOnOff|Add1~12_combout\))) # (!\ambientSimulator|s_count\(6) & (!\remoteOnOff|Add1~12_combout\ & !\remoteOnOff|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(6),
	datab => \remoteOnOff|Add1~12_combout\,
	datad => VCC,
	cin => \remoteOnOff|LessThan0~11_cout\,
	cout => \remoteOnOff|LessThan0~13_cout\);

-- Location: LCCOMB_X58_Y35_N14
\remoteOnOff|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan0~15_cout\ = CARRY((\ambientSimulator|s_count\(7) & ((\remoteOnOff|Add1~14_combout\) # (!\remoteOnOff|LessThan0~13_cout\))) # (!\ambientSimulator|s_count\(7) & (\remoteOnOff|Add1~14_combout\ & !\remoteOnOff|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(7),
	datab => \remoteOnOff|Add1~14_combout\,
	datad => VCC,
	cin => \remoteOnOff|LessThan0~13_cout\,
	cout => \remoteOnOff|LessThan0~15_cout\);

-- Location: LCCOMB_X58_Y35_N16
\remoteOnOff|LessThan0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan0~16_combout\ = (\ambientSimulator|s_count\(8) & ((!\remoteOnOff|Add1~16_combout\) # (!\remoteOnOff|LessThan0~15_cout\))) # (!\ambientSimulator|s_count\(8) & (!\remoteOnOff|LessThan0~15_cout\ & !\remoteOnOff|Add1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(8),
	datad => \remoteOnOff|Add1~16_combout\,
	cin => \remoteOnOff|LessThan0~15_cout\,
	combout => \remoteOnOff|LessThan0~16_combout\);

-- Location: LCCOMB_X60_Y35_N30
\remoteOnOff|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Equal1~2_combout\ = (\selectTemp_Lights|Mux4~1_combout\ & (!\ambientSimulator|s_count\(4) & (\selectTemp_Lights|Mux3~1_combout\ $ (!\ambientSimulator|s_count\(5))))) # (!\selectTemp_Lights|Mux4~1_combout\ & (\ambientSimulator|s_count\(4) & 
-- (\selectTemp_Lights|Mux3~1_combout\ $ (!\ambientSimulator|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selectTemp_Lights|Mux4~1_combout\,
	datab => \selectTemp_Lights|Mux3~1_combout\,
	datac => \ambientSimulator|s_count\(4),
	datad => \ambientSimulator|s_count\(5),
	combout => \remoteOnOff|Equal1~2_combout\);

-- Location: LCCOMB_X60_Y35_N12
\remoteOnOff|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Equal1~3_combout\ = (\selectTemp_Lights|Mux1~1_combout\ & (!\ambientSimulator|s_count\(7) & (\selectTemp_Lights|Mux2~1_combout\ $ (!\ambientSimulator|s_count\(6))))) # (!\selectTemp_Lights|Mux1~1_combout\ & (\ambientSimulator|s_count\(7) & 
-- (\selectTemp_Lights|Mux2~1_combout\ $ (!\ambientSimulator|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selectTemp_Lights|Mux1~1_combout\,
	datab => \selectTemp_Lights|Mux2~1_combout\,
	datac => \ambientSimulator|s_count\(7),
	datad => \ambientSimulator|s_count\(6),
	combout => \remoteOnOff|Equal1~3_combout\);

-- Location: LCCOMB_X60_Y35_N10
\remoteOnOff|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Equal1~4_combout\ = (\remoteOnOff|Equal1~2_combout\ & (\remoteOnOff|Equal1~3_combout\ & (\selectTemp_Lights|Mux0~1_combout\ $ (!\ambientSimulator|s_count\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selectTemp_Lights|Mux0~1_combout\,
	datab => \ambientSimulator|s_count\(8),
	datac => \remoteOnOff|Equal1~2_combout\,
	datad => \remoteOnOff|Equal1~3_combout\,
	combout => \remoteOnOff|Equal1~4_combout\);

-- Location: LCCOMB_X60_Y35_N22
\remoteOnOff|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Equal1~0_combout\ = (\selectTemp_Lights|Mux7~1_combout\ & (!\ambientSimulator|s_count\(1) & (\selectTemp_Lights|Mux8~1_combout\ $ (!\ambientSimulator|s_count\(0))))) # (!\selectTemp_Lights|Mux7~1_combout\ & (\ambientSimulator|s_count\(1) & 
-- (\selectTemp_Lights|Mux8~1_combout\ $ (!\ambientSimulator|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selectTemp_Lights|Mux7~1_combout\,
	datab => \selectTemp_Lights|Mux8~1_combout\,
	datac => \ambientSimulator|s_count\(0),
	datad => \ambientSimulator|s_count\(1),
	combout => \remoteOnOff|Equal1~0_combout\);

-- Location: LCCOMB_X60_Y35_N28
\remoteOnOff|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Equal1~1_combout\ = (\selectTemp_Lights|Mux6~1_combout\ & (!\ambientSimulator|s_count\(2) & (\ambientSimulator|s_count\(3) $ (!\selectTemp_Lights|Mux5~1_combout\)))) # (!\selectTemp_Lights|Mux6~1_combout\ & (\ambientSimulator|s_count\(2) & 
-- (\ambientSimulator|s_count\(3) $ (!\selectTemp_Lights|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selectTemp_Lights|Mux6~1_combout\,
	datab => \ambientSimulator|s_count\(3),
	datac => \ambientSimulator|s_count\(2),
	datad => \selectTemp_Lights|Mux5~1_combout\,
	combout => \remoteOnOff|Equal1~1_combout\);

-- Location: LCCOMB_X60_Y35_N16
\remoteOnOff|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Equal1~5_combout\ = (\remoteOnOff|Equal1~4_combout\ & (\remoteOnOff|Equal1~0_combout\ & \remoteOnOff|Equal1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|Equal1~4_combout\,
	datab => \remoteOnOff|Equal1~0_combout\,
	datac => \remoteOnOff|Equal1~1_combout\,
	combout => \remoteOnOff|Equal1~5_combout\);

-- Location: LCCOMB_X60_Y36_N6
\remoteOnOff|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add0~0_combout\ = \selectTemp_Lights|Mux8~1_combout\ $ (VCC)
-- \remoteOnOff|Add0~1\ = CARRY(\selectTemp_Lights|Mux8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \selectTemp_Lights|Mux8~1_combout\,
	datad => VCC,
	combout => \remoteOnOff|Add0~0_combout\,
	cout => \remoteOnOff|Add0~1\);

-- Location: LCCOMB_X60_Y36_N8
\remoteOnOff|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add0~2_combout\ = (\selectTemp_Lights|Mux7~1_combout\ & (\remoteOnOff|Add0~1\ & VCC)) # (!\selectTemp_Lights|Mux7~1_combout\ & (!\remoteOnOff|Add0~1\))
-- \remoteOnOff|Add0~3\ = CARRY((!\selectTemp_Lights|Mux7~1_combout\ & !\remoteOnOff|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \selectTemp_Lights|Mux7~1_combout\,
	datad => VCC,
	cin => \remoteOnOff|Add0~1\,
	combout => \remoteOnOff|Add0~2_combout\,
	cout => \remoteOnOff|Add0~3\);

-- Location: LCCOMB_X60_Y36_N10
\remoteOnOff|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add0~4_combout\ = (\selectTemp_Lights|Mux6~1_combout\ & (\remoteOnOff|Add0~3\ $ (GND))) # (!\selectTemp_Lights|Mux6~1_combout\ & (!\remoteOnOff|Add0~3\ & VCC))
-- \remoteOnOff|Add0~5\ = CARRY((\selectTemp_Lights|Mux6~1_combout\ & !\remoteOnOff|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \selectTemp_Lights|Mux6~1_combout\,
	datad => VCC,
	cin => \remoteOnOff|Add0~3\,
	combout => \remoteOnOff|Add0~4_combout\,
	cout => \remoteOnOff|Add0~5\);

-- Location: LCCOMB_X60_Y36_N12
\remoteOnOff|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add0~6_combout\ = (\selectTemp_Lights|Mux5~1_combout\ & (!\remoteOnOff|Add0~5\)) # (!\selectTemp_Lights|Mux5~1_combout\ & ((\remoteOnOff|Add0~5\) # (GND)))
-- \remoteOnOff|Add0~7\ = CARRY((!\remoteOnOff|Add0~5\) # (!\selectTemp_Lights|Mux5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \selectTemp_Lights|Mux5~1_combout\,
	datad => VCC,
	cin => \remoteOnOff|Add0~5\,
	combout => \remoteOnOff|Add0~6_combout\,
	cout => \remoteOnOff|Add0~7\);

-- Location: LCCOMB_X60_Y36_N14
\remoteOnOff|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add0~8_combout\ = (\selectTemp_Lights|Mux4~1_combout\ & ((GND) # (!\remoteOnOff|Add0~7\))) # (!\selectTemp_Lights|Mux4~1_combout\ & (\remoteOnOff|Add0~7\ $ (GND)))
-- \remoteOnOff|Add0~9\ = CARRY((\selectTemp_Lights|Mux4~1_combout\) # (!\remoteOnOff|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \selectTemp_Lights|Mux4~1_combout\,
	datad => VCC,
	cin => \remoteOnOff|Add0~7\,
	combout => \remoteOnOff|Add0~8_combout\,
	cout => \remoteOnOff|Add0~9\);

-- Location: LCCOMB_X60_Y36_N16
\remoteOnOff|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add0~10_combout\ = (\selectTemp_Lights|Mux3~1_combout\ & (\remoteOnOff|Add0~9\ & VCC)) # (!\selectTemp_Lights|Mux3~1_combout\ & (!\remoteOnOff|Add0~9\))
-- \remoteOnOff|Add0~11\ = CARRY((!\selectTemp_Lights|Mux3~1_combout\ & !\remoteOnOff|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \selectTemp_Lights|Mux3~1_combout\,
	datad => VCC,
	cin => \remoteOnOff|Add0~9\,
	combout => \remoteOnOff|Add0~10_combout\,
	cout => \remoteOnOff|Add0~11\);

-- Location: LCCOMB_X60_Y36_N18
\remoteOnOff|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add0~12_combout\ = (\selectTemp_Lights|Mux2~1_combout\ & ((GND) # (!\remoteOnOff|Add0~11\))) # (!\selectTemp_Lights|Mux2~1_combout\ & (\remoteOnOff|Add0~11\ $ (GND)))
-- \remoteOnOff|Add0~13\ = CARRY((\selectTemp_Lights|Mux2~1_combout\) # (!\remoteOnOff|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \selectTemp_Lights|Mux2~1_combout\,
	datad => VCC,
	cin => \remoteOnOff|Add0~11\,
	combout => \remoteOnOff|Add0~12_combout\,
	cout => \remoteOnOff|Add0~13\);

-- Location: LCCOMB_X60_Y36_N20
\remoteOnOff|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add0~14_combout\ = (\selectTemp_Lights|Mux1~1_combout\ & (\remoteOnOff|Add0~13\ & VCC)) # (!\selectTemp_Lights|Mux1~1_combout\ & (!\remoteOnOff|Add0~13\))
-- \remoteOnOff|Add0~15\ = CARRY((!\selectTemp_Lights|Mux1~1_combout\ & !\remoteOnOff|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \selectTemp_Lights|Mux1~1_combout\,
	datad => VCC,
	cin => \remoteOnOff|Add0~13\,
	combout => \remoteOnOff|Add0~14_combout\,
	cout => \remoteOnOff|Add0~15\);

-- Location: LCCOMB_X60_Y35_N2
\remoteOnOff|rad~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|rad~8_combout\ = (\remoteOnOff|Add0~0_combout\ & (\ambientSimulator|s_count\(0) & (\remoteOnOff|Add0~2_combout\ $ (\ambientSimulator|s_count\(1))))) # (!\remoteOnOff|Add0~0_combout\ & (!\ambientSimulator|s_count\(0) & 
-- (\remoteOnOff|Add0~2_combout\ $ (\ambientSimulator|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|Add0~0_combout\,
	datab => \ambientSimulator|s_count\(0),
	datac => \remoteOnOff|Add0~2_combout\,
	datad => \ambientSimulator|s_count\(1),
	combout => \remoteOnOff|rad~8_combout\);

-- Location: LCCOMB_X59_Y35_N24
\remoteOnOff|rad~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|rad~9_combout\ = (\ambientSimulator|s_count\(3) & (\remoteOnOff|Add0~6_combout\ & (\ambientSimulator|s_count\(2) $ (\remoteOnOff|Add0~4_combout\)))) # (!\ambientSimulator|s_count\(3) & (!\remoteOnOff|Add0~6_combout\ & 
-- (\ambientSimulator|s_count\(2) $ (\remoteOnOff|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(3),
	datab => \ambientSimulator|s_count\(2),
	datac => \remoteOnOff|Add0~4_combout\,
	datad => \remoteOnOff|Add0~6_combout\,
	combout => \remoteOnOff|rad~9_combout\);

-- Location: LCCOMB_X59_Y35_N22
\remoteOnOff|rad~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|rad~10_combout\ = (\remoteOnOff|rad~8_combout\ & (\remoteOnOff|rad~9_combout\ & (\ambientSimulator|s_count\(6) $ (!\remoteOnOff|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|rad~8_combout\,
	datab => \remoteOnOff|rad~9_combout\,
	datac => \ambientSimulator|s_count\(6),
	datad => \remoteOnOff|Add0~12_combout\,
	combout => \remoteOnOff|rad~10_combout\);

-- Location: LCCOMB_X59_Y35_N26
\remoteOnOff|rad~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|rad~7_combout\ = (\remoteOnOff|Add0~10_combout\ & (\ambientSimulator|s_count\(5) & (\remoteOnOff|Add0~8_combout\ $ (\ambientSimulator|s_count\(4))))) # (!\remoteOnOff|Add0~10_combout\ & (!\ambientSimulator|s_count\(5) & 
-- (\remoteOnOff|Add0~8_combout\ $ (\ambientSimulator|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|Add0~10_combout\,
	datab => \ambientSimulator|s_count\(5),
	datac => \remoteOnOff|Add0~8_combout\,
	datad => \ambientSimulator|s_count\(4),
	combout => \remoteOnOff|rad~7_combout\);

-- Location: LCCOMB_X59_Y35_N20
\remoteOnOff|rad~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|rad~11_combout\ = (\remoteOnOff|rad~10_combout\ & (\remoteOnOff|rad~7_combout\ & (\ambientSimulator|s_count\(7) $ (\remoteOnOff|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(7),
	datab => \remoteOnOff|Add0~14_combout\,
	datac => \remoteOnOff|rad~10_combout\,
	datad => \remoteOnOff|rad~7_combout\,
	combout => \remoteOnOff|rad~11_combout\);

-- Location: LCCOMB_X60_Y36_N22
\remoteOnOff|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|Add0~16_combout\ = \selectTemp_Lights|Mux0~1_combout\ $ (\remoteOnOff|Add0~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \selectTemp_Lights|Mux0~1_combout\,
	cin => \remoteOnOff|Add0~15\,
	combout => \remoteOnOff|Add0~16_combout\);

-- Location: LCCOMB_X59_Y35_N30
\remoteOnOff|rad~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|rad~12_combout\ = (\remoteOnOff|LessThan0~16_combout\ & (\remoteOnOff|rad~11_combout\ & (\ambientSimulator|s_count\(8) $ (!\remoteOnOff|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|LessThan0~16_combout\,
	datab => \remoteOnOff|rad~11_combout\,
	datac => \ambientSimulator|s_count\(8),
	datad => \remoteOnOff|Add0~16_combout\,
	combout => \remoteOnOff|rad~12_combout\);

-- Location: LCCOMB_X60_Y35_N18
\remoteOnOff|rad~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|rad~2_combout\ = (\remoteOnOff|Add1~0_combout\ & ((\remoteOnOff|Add1~2_combout\ $ (!\ambientSimulator|s_count\(1))) # (!\ambientSimulator|s_count\(0)))) # (!\remoteOnOff|Add1~0_combout\ & ((\ambientSimulator|s_count\(0)) # 
-- (\remoteOnOff|Add1~2_combout\ $ (!\ambientSimulator|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|Add1~0_combout\,
	datab => \remoteOnOff|Add1~2_combout\,
	datac => \ambientSimulator|s_count\(0),
	datad => \ambientSimulator|s_count\(1),
	combout => \remoteOnOff|rad~2_combout\);

-- Location: LCCOMB_X60_Y35_N4
\remoteOnOff|rad~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|rad~3_combout\ = (\remoteOnOff|rad~2_combout\) # (\remoteOnOff|Add1~8_combout\ $ (!\ambientSimulator|s_count\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \remoteOnOff|Add1~8_combout\,
	datac => \ambientSimulator|s_count\(4),
	datad => \remoteOnOff|rad~2_combout\,
	combout => \remoteOnOff|rad~3_combout\);

-- Location: LCCOMB_X60_Y35_N8
\remoteOnOff|rad~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|rad~1_combout\ = (\remoteOnOff|Add1~6_combout\ & ((\ambientSimulator|s_count\(2) $ (!\remoteOnOff|Add1~4_combout\)) # (!\ambientSimulator|s_count\(3)))) # (!\remoteOnOff|Add1~6_combout\ & ((\ambientSimulator|s_count\(3)) # 
-- (\ambientSimulator|s_count\(2) $ (!\remoteOnOff|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|Add1~6_combout\,
	datab => \ambientSimulator|s_count\(2),
	datac => \remoteOnOff|Add1~4_combout\,
	datad => \ambientSimulator|s_count\(3),
	combout => \remoteOnOff|rad~1_combout\);

-- Location: LCCOMB_X60_Y35_N26
\remoteOnOff|rad~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|rad~4_combout\ = (\remoteOnOff|rad~3_combout\) # ((\remoteOnOff|rad~1_combout\) # (\remoteOnOff|Add1~14_combout\ $ (!\ambientSimulator|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|Add1~14_combout\,
	datab => \ambientSimulator|s_count\(7),
	datac => \remoteOnOff|rad~3_combout\,
	datad => \remoteOnOff|rad~1_combout\,
	combout => \remoteOnOff|rad~4_combout\);

-- Location: LCCOMB_X60_Y35_N14
\remoteOnOff|rad~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|rad~0_combout\ = (\ambientSimulator|s_count\(5) & ((\ambientSimulator|s_count\(6) $ (\remoteOnOff|Add1~12_combout\)) # (!\remoteOnOff|Add1~10_combout\))) # (!\ambientSimulator|s_count\(5) & ((\remoteOnOff|Add1~10_combout\) # 
-- (\ambientSimulator|s_count\(6) $ (\remoteOnOff|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(5),
	datab => \ambientSimulator|s_count\(6),
	datac => \remoteOnOff|Add1~10_combout\,
	datad => \remoteOnOff|Add1~12_combout\,
	combout => \remoteOnOff|rad~0_combout\);

-- Location: LCCOMB_X60_Y35_N20
\remoteOnOff|rad~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|rad~5_combout\ = (\remoteOnOff|rad~4_combout\) # ((\remoteOnOff|rad~0_combout\) # (\remoteOnOff|Add1~16_combout\ $ (\ambientSimulator|s_count\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|Add1~16_combout\,
	datab => \ambientSimulator|s_count\(8),
	datac => \remoteOnOff|rad~4_combout\,
	datad => \remoteOnOff|rad~0_combout\,
	combout => \remoteOnOff|rad~5_combout\);

-- Location: LCCOMB_X59_Y35_N0
\remoteOnOff|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan1~1_cout\ = CARRY((!\ambientSimulator|s_count\(0) & \remoteOnOff|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(0),
	datab => \remoteOnOff|Add0~0_combout\,
	datad => VCC,
	cout => \remoteOnOff|LessThan1~1_cout\);

-- Location: LCCOMB_X59_Y35_N2
\remoteOnOff|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan1~3_cout\ = CARRY((\remoteOnOff|Add0~2_combout\ & (!\ambientSimulator|s_count\(1) & !\remoteOnOff|LessThan1~1_cout\)) # (!\remoteOnOff|Add0~2_combout\ & ((!\remoteOnOff|LessThan1~1_cout\) # (!\ambientSimulator|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|Add0~2_combout\,
	datab => \ambientSimulator|s_count\(1),
	datad => VCC,
	cin => \remoteOnOff|LessThan1~1_cout\,
	cout => \remoteOnOff|LessThan1~3_cout\);

-- Location: LCCOMB_X59_Y35_N4
\remoteOnOff|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan1~5_cout\ = CARRY((\remoteOnOff|Add0~4_combout\ & ((\ambientSimulator|s_count\(2)) # (!\remoteOnOff|LessThan1~3_cout\))) # (!\remoteOnOff|Add0~4_combout\ & (\ambientSimulator|s_count\(2) & !\remoteOnOff|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|Add0~4_combout\,
	datab => \ambientSimulator|s_count\(2),
	datad => VCC,
	cin => \remoteOnOff|LessThan1~3_cout\,
	cout => \remoteOnOff|LessThan1~5_cout\);

-- Location: LCCOMB_X59_Y35_N6
\remoteOnOff|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan1~7_cout\ = CARRY((\ambientSimulator|s_count\(3) & ((!\remoteOnOff|LessThan1~5_cout\) # (!\remoteOnOff|Add0~6_combout\))) # (!\ambientSimulator|s_count\(3) & (!\remoteOnOff|Add0~6_combout\ & !\remoteOnOff|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(3),
	datab => \remoteOnOff|Add0~6_combout\,
	datad => VCC,
	cin => \remoteOnOff|LessThan1~5_cout\,
	cout => \remoteOnOff|LessThan1~7_cout\);

-- Location: LCCOMB_X59_Y35_N8
\remoteOnOff|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan1~9_cout\ = CARRY((\ambientSimulator|s_count\(4) & ((\remoteOnOff|Add0~8_combout\) # (!\remoteOnOff|LessThan1~7_cout\))) # (!\ambientSimulator|s_count\(4) & (\remoteOnOff|Add0~8_combout\ & !\remoteOnOff|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(4),
	datab => \remoteOnOff|Add0~8_combout\,
	datad => VCC,
	cin => \remoteOnOff|LessThan1~7_cout\,
	cout => \remoteOnOff|LessThan1~9_cout\);

-- Location: LCCOMB_X59_Y35_N10
\remoteOnOff|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan1~11_cout\ = CARRY((\ambientSimulator|s_count\(5) & ((!\remoteOnOff|LessThan1~9_cout\) # (!\remoteOnOff|Add0~10_combout\))) # (!\ambientSimulator|s_count\(5) & (!\remoteOnOff|Add0~10_combout\ & !\remoteOnOff|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(5),
	datab => \remoteOnOff|Add0~10_combout\,
	datad => VCC,
	cin => \remoteOnOff|LessThan1~9_cout\,
	cout => \remoteOnOff|LessThan1~11_cout\);

-- Location: LCCOMB_X59_Y35_N12
\remoteOnOff|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan1~13_cout\ = CARRY((\ambientSimulator|s_count\(6) & (\remoteOnOff|Add0~12_combout\ & !\remoteOnOff|LessThan1~11_cout\)) # (!\ambientSimulator|s_count\(6) & ((\remoteOnOff|Add0~12_combout\) # (!\remoteOnOff|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(6),
	datab => \remoteOnOff|Add0~12_combout\,
	datad => VCC,
	cin => \remoteOnOff|LessThan1~11_cout\,
	cout => \remoteOnOff|LessThan1~13_cout\);

-- Location: LCCOMB_X59_Y35_N14
\remoteOnOff|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan1~15_cout\ = CARRY((\ambientSimulator|s_count\(7) & (!\remoteOnOff|Add0~14_combout\ & !\remoteOnOff|LessThan1~13_cout\)) # (!\ambientSimulator|s_count\(7) & ((!\remoteOnOff|LessThan1~13_cout\) # (!\remoteOnOff|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(7),
	datab => \remoteOnOff|Add0~14_combout\,
	datad => VCC,
	cin => \remoteOnOff|LessThan1~13_cout\,
	cout => \remoteOnOff|LessThan1~15_cout\);

-- Location: LCCOMB_X59_Y35_N16
\remoteOnOff|LessThan1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|LessThan1~16_combout\ = (\ambientSimulator|s_count\(8) & (!\remoteOnOff|LessThan1~15_cout\ & \remoteOnOff|Add0~16_combout\)) # (!\ambientSimulator|s_count\(8) & ((\remoteOnOff|Add0~16_combout\) # (!\remoteOnOff|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(8),
	datad => \remoteOnOff|Add0~16_combout\,
	cin => \remoteOnOff|LessThan1~15_cout\,
	combout => \remoteOnOff|LessThan1~16_combout\);

-- Location: LCCOMB_X59_Y35_N28
\remoteOnOff|rad~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|rad~6_combout\ = (\remoteOnOff|LessThan1~16_combout\ & ((\remoteOnOff|rad~5_combout\) # ((\remoteOnOff|Equal1~5_combout\)))) # (!\remoteOnOff|LessThan1~16_combout\ & (((\remoteOnOff|rad~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|rad~5_combout\,
	datab => \remoteOnOff|LessThan1~16_combout\,
	datac => \remoteOnOff|rad~q\,
	datad => \remoteOnOff|Equal1~5_combout\,
	combout => \remoteOnOff|rad~6_combout\);

-- Location: LCCOMB_X59_Y35_N18
\remoteOnOff|rad~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \remoteOnOff|rad~13_combout\ = (\remoteOnOff|LessThan0~16_combout\ & (!\remoteOnOff|Equal1~5_combout\ & (\remoteOnOff|rad~12_combout\))) # (!\remoteOnOff|LessThan0~16_combout\ & ((\remoteOnOff|rad~6_combout\) # ((!\remoteOnOff|Equal1~5_combout\ & 
-- \remoteOnOff|rad~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \remoteOnOff|LessThan0~16_combout\,
	datab => \remoteOnOff|Equal1~5_combout\,
	datac => \remoteOnOff|rad~12_combout\,
	datad => \remoteOnOff|rad~6_combout\,
	combout => \remoteOnOff|rad~13_combout\);

-- Location: FF_X59_Y35_N19
\remoteOnOff|rad\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider|clkOut~clkctrl_outclk\,
	d => \remoteOnOff|rad~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \remoteOnOff|rad~q\);

-- Location: LCCOMB_X61_Y35_N30
\ambientSimulator|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|process_0~0_combout\ = (!\ambientSimulator|divFactor\(0) & \remoteOnOff|rad~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|divFactor\(0),
	datad => \remoteOnOff|rad~q\,
	combout => \ambientSimulator|process_0~0_combout\);

-- Location: LCCOMB_X61_Y35_N28
\ambientSimulator|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Add1~16_combout\ = \ambientSimulator|s_count\(8) $ (\ambientSimulator|Add1~15\ $ (\ambientSimulator|process_0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(8),
	datad => \ambientSimulator|process_0~0_combout\,
	cin => \ambientSimulator|Add1~15\,
	combout => \ambientSimulator|Add1~16_combout\);

-- Location: FF_X61_Y35_N29
\ambientSimulator|s_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider|clkOut~clkctrl_outclk\,
	d => \ambientSimulator|Add1~16_combout\,
	ena => \ambientSimulator|s_count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ambientSimulator|s_count\(8));

-- Location: LCCOMB_X58_Y29_N16
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \ambientSimulator|s_count\(6) $ (VCC)
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\ambientSimulator|s_count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(6),
	datad => VCC,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X58_Y29_N18
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\ambientSimulator|s_count\(7) & (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)) # (!\ambientSimulator|s_count\(7) & 
-- (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((\ambientSimulator|s_count\(7) & !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(7),
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X58_Y29_N20
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\ambientSimulator|s_count\(8) & (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\ambientSimulator|s_count\(8) & 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\ambientSimulator|s_count\(8) & !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(8),
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X58_Y29_N22
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X59_Y29_N30
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[30]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[30]~73_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[30]~73_combout\);

-- Location: LCCOMB_X59_Y29_N4
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[30]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[30]~72_combout\ = (\ambientSimulator|s_count\(8) & \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(8),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[30]~72_combout\);

-- Location: LCCOMB_X58_Y29_N12
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[29]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[29]~74_combout\ = (!\ambientSimulator|s_count\(7) & \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(7),
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[29]~74_combout\);

-- Location: LCCOMB_X58_Y29_N6
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[29]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[29]~75_combout\ = (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[29]~75_combout\);

-- Location: LCCOMB_X59_Y29_N6
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[28]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[28]~77_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[28]~77_combout\);

-- Location: LCCOMB_X59_Y29_N24
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[28]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[28]~76_combout\ = (\ambientSimulator|s_count\(6) & \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(6),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[28]~76_combout\);

-- Location: LCCOMB_X59_Y29_N8
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[27]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[27]~78_combout\ = (\ambientSimulator|s_count\(5) & \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(5),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[27]~78_combout\);

-- Location: LCCOMB_X59_Y29_N20
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[27]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[27]~79_combout\ = (\ambientSimulator|s_count\(5) & !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(5),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[27]~79_combout\);

-- Location: LCCOMB_X59_Y29_N10
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[27]~78_combout\) # 
-- (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[27]~79_combout\)))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[27]~78_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[27]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[27]~78_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[27]~79_combout\,
	datad => VCC,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X59_Y29_N12
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[28]~77_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[28]~76_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[28]~77_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[28]~76_combout\)))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[28]~77_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[28]~76_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[28]~77_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[28]~76_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X59_Y29_N14
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[29]~74_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[29]~75_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- ((((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[29]~74_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[29]~75_combout\)))))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[29]~74_combout\) 
-- # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[29]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[29]~74_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[29]~75_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X59_Y29_N16
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[30]~73_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[30]~72_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[30]~73_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[30]~72_combout\)))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[30]~73_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[30]~72_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[30]~73_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[30]~72_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X59_Y29_N18
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X59_Y30_N24
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~80_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~80_combout\);

-- Location: LCCOMB_X59_Y29_N0
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ambientSimulator|s_count\(8)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \ambientSimulator|s_count\(8),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\);

-- Location: LCCOMB_X59_Y30_N30
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~81_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~81_combout\);

-- Location: LCCOMB_X59_Y29_N26
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\ambientSimulator|s_count\(7))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(7),
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\);

-- Location: LCCOMB_X59_Y29_N28
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\ambientSimulator|s_count\(6))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(6),
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\);

-- Location: LCCOMB_X59_Y30_N8
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout\);

-- Location: LCCOMB_X59_Y30_N26
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[37]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout\ = (\ambientSimulator|s_count\(5) & \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(5),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout\);

-- Location: LCCOMB_X59_Y29_N22
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[37]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[37]~84_combout\ = (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[37]~84_combout\);

-- Location: LCCOMB_X59_Y30_N0
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[36]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout\ = (!\ambientSimulator|s_count\(4) & \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(4),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout\);

-- Location: LCCOMB_X59_Y30_N2
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[36]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[36]~86_combout\ = (!\ambientSimulator|s_count\(4) & !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(4),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[36]~86_combout\);

-- Location: LCCOMB_X59_Y30_N10
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout\) # 
-- (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[36]~86_combout\)))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[36]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[36]~86_combout\,
	datad => VCC,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X59_Y30_N12
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[37]~84_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[37]~84_combout\)))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[37]~84_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[37]~84_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X59_Y30_N14
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ 
-- & ((((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout\)))))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X59_Y30_N16
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~81_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ 
-- & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~81_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\)))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~81_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~81_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X59_Y30_N18
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & 
-- ((((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~80_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\))))) # 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~80_combout\) # ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\) # 
-- (GND))))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~80_combout\) # ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\) 
-- # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~80_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X59_Y30_N20
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X60_Y32_N12
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~87_combout\ = (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~87_combout\);

-- Location: LCCOMB_X59_Y30_N6
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\) # ((!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\);

-- Location: LCCOMB_X59_Y30_N28
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\) # ((\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\);

-- Location: LCCOMB_X59_Y32_N28
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~88_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~88_combout\);

-- Location: LCCOMB_X59_Y30_N22
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\) # ((\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\);

-- Location: LCCOMB_X60_Y32_N2
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~89_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~89_combout\);

-- Location: LCCOMB_X59_Y29_N2
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\ambientSimulator|s_count\(5))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \ambientSimulator|s_count\(5),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\);

-- Location: LCCOMB_X59_Y30_N4
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~90_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~90_combout\);

-- Location: LCCOMB_X59_Y32_N6
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[46]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[46]~92_combout\ = (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[46]~92_combout\);

-- Location: LCCOMB_X60_Y32_N8
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[46]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[46]~91_combout\ = (!\ambientSimulator|s_count\(4) & \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(4),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[46]~91_combout\);

-- Location: LCCOMB_X60_Y32_N10
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[45]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[45]~93_combout\ = (\ambientSimulator|s_count\(3) & \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(3),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[45]~93_combout\);

-- Location: LCCOMB_X60_Y32_N28
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[45]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[45]~94_combout\ = (\ambientSimulator|s_count\(3) & !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(3),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[45]~94_combout\);

-- Location: LCCOMB_X60_Y32_N14
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[45]~93_combout\) # 
-- (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[45]~94_combout\)))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[45]~93_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[45]~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[45]~93_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[45]~94_combout\,
	datad => VCC,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X60_Y32_N16
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[46]~92_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[46]~91_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[46]~92_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[46]~91_combout\)))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[46]~92_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[46]~91_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[46]~92_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[46]~91_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X60_Y32_N18
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~90_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ 
-- & ((((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~90_combout\)))))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~90_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X60_Y32_N20
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~89_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ 
-- & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~89_combout\)))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~89_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~89_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X60_Y32_N22
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & 
-- ((((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~88_combout\))))) # 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\) # ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~88_combout\) # 
-- (GND))))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\) # ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~88_combout\) 
-- # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~88_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X60_Y32_N24
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~87_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ 
-- & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~87_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\)))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~87_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\ 
-- & !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~87_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X60_Y32_N26
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X59_Y32_N12
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~95_combout\ = (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~95_combout\);

-- Location: LCCOMB_X60_Y32_N6
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\) # ((!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\);

-- Location: LCCOMB_X59_Y32_N20
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\) # ((\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\);

-- Location: LCCOMB_X59_Y32_N22
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~96_combout\ = (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~96_combout\);

-- Location: LCCOMB_X60_Y32_N0
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\) # ((\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\);

-- Location: LCCOMB_X58_Y32_N0
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~97_combout\ = (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~97_combout\);

-- Location: LCCOMB_X60_Y32_N4
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\) # ((\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\);

-- Location: LCCOMB_X59_Y32_N24
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~98_combout\ = (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~98_combout\);

-- Location: LCCOMB_X59_Y32_N4
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((!\ambientSimulator|s_count\(4)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \ambientSimulator|s_count\(4),
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\);

-- Location: LCCOMB_X59_Y32_N18
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~99_combout\ = (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~99_combout\);

-- Location: LCCOMB_X58_Y32_N10
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[55]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[55]~100_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \ambientSimulator|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \ambientSimulator|s_count\(3),
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[55]~100_combout\);

-- Location: LCCOMB_X59_Y32_N0
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[55]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[55]~101_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[55]~101_combout\);

-- Location: LCCOMB_X59_Y32_N2
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[54]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[54]~102_combout\ = (!\ambientSimulator|s_count\(2) & \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(2),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[54]~102_combout\);

-- Location: LCCOMB_X59_Y32_N16
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[54]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[54]~103_combout\ = (!\ambientSimulator|s_count\(2) & !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(2),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[54]~103_combout\);

-- Location: LCCOMB_X58_Y32_N16
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[54]~102_combout\) # 
-- (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[54]~103_combout\)))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[54]~102_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[54]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[54]~102_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[54]~103_combout\,
	datad => VCC,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X58_Y32_N18
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[55]~100_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[55]~101_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ 
-- & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[55]~100_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[55]~101_combout\)))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[55]~100_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[55]~101_combout\ 
-- & !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[55]~100_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[55]~101_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X58_Y32_N20
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~99_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ 
-- & ((((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~99_combout\)))))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~99_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X58_Y32_N22
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~98_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ 
-- & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~98_combout\)))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~98_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~98_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X58_Y32_N24
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & 
-- ((((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~97_combout\))))) # 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\) # ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~97_combout\) # 
-- (GND))))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\) # ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~97_combout\) 
-- # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~97_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X58_Y32_N26
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~96_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ 
-- & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~96_combout\)))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~96_combout\ 
-- & !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~96_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X58_Y32_N28
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & 
-- ((((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~95_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\))))) # 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~95_combout\) # ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\) # 
-- (GND))))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~95_combout\) # ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\) 
-- # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~95_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X58_Y32_N30
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X57_Y32_N26
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[70]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[70]~106_combout\ = (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[70]~106_combout\);

-- Location: LCCOMB_X60_Y32_N30
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[70]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[70]~124_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\) # ((\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[70]~124_combout\);

-- Location: LCCOMB_X59_Y32_N14
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[69]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[69]~125_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\) # ((!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[69]~125_combout\);

-- Location: LCCOMB_X57_Y32_N28
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[69]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[69]~107_combout\ = (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[69]~107_combout\);

-- Location: LCCOMB_X58_Y32_N2
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[68]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[68]~126_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\) # ((!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[68]~126_combout\);

-- Location: LCCOMB_X57_Y32_N18
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[68]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[68]~108_combout\ = (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[68]~108_combout\);

-- Location: LCCOMB_X59_Y32_N8
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[67]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[67]~127_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\) # ((!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[67]~127_combout\);

-- Location: LCCOMB_X57_Y32_N20
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[67]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[67]~109_combout\ = (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[67]~109_combout\);

-- Location: LCCOMB_X59_Y32_N30
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[66]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[66]~128_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\) # ((!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[66]~128_combout\);

-- Location: LCCOMB_X58_Y32_N12
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[66]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[66]~110_combout\ = (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[66]~110_combout\);

-- Location: LCCOMB_X58_Y32_N6
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\ = (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\);

-- Location: LCCOMB_X59_Y32_N10
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\ambientSimulator|s_count\(3))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(3),
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\);

-- Location: LCCOMB_X59_Y32_N26
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\ = (!\ambientSimulator|s_count\(2) & \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(2),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\);

-- Location: LCCOMB_X58_Y32_N4
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\ = (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\);

-- Location: LCCOMB_X57_Y32_N22
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[63]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[63]~104_combout\ = (!\ambientSimulator|s_count\(1) & \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(1),
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[63]~104_combout\);

-- Location: LCCOMB_X57_Y32_N24
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[63]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[63]~105_combout\ = (!\ambientSimulator|s_count\(1) & !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(1),
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[63]~105_combout\);

-- Location: LCCOMB_X57_Y32_N0
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[63]~104_combout\) # 
-- (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[63]~105_combout\)))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[63]~104_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[63]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[63]~104_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[63]~105_combout\,
	datad => VCC,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X57_Y32_N2
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ 
-- & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\)))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\ 
-- & !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X57_Y32_N4
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ 
-- & ((((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\)))))
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X57_Y32_N6
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[66]~128_combout\ & 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[66]~110_combout\ & !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[66]~128_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[66]~110_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X57_Y32_N8
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ = CARRY((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[67]~127_combout\) # 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[67]~109_combout\) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[67]~127_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[67]~109_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\);

-- Location: LCCOMB_X57_Y32_N10
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[68]~126_combout\ & 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[68]~108_combout\ & !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[68]~126_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[68]~108_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\);

-- Location: LCCOMB_X57_Y32_N12
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\ = CARRY((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[69]~125_combout\) # 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[69]~107_combout\) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[69]~125_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[69]~107_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\);

-- Location: LCCOMB_X57_Y32_N14
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\ = CARRY((!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[70]~106_combout\ & 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[70]~124_combout\ & !\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[70]~106_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[70]~124_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\,
	cout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\);

-- Location: LCCOMB_X57_Y32_N16
\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X58_Y32_N8
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\)))) # 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\);

-- Location: LCCOMB_X57_Y32_N30
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((!\ambientSimulator|s_count\(1)))) # 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \ambientSimulator|s_count\(1),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\);

-- Location: LCCOMB_X58_Y32_N14
\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- (((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\)))) # 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\,
	datac => \ambientSimulator|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\,
	combout => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\);

-- Location: LCCOMB_X66_Y29_N12
\tAmb_Tenths|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tAmb_Tenths|Mux6~0_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\ & (\ambientSimulator|s_count\(0) & (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\ $ 
-- (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\ & 
-- (\ambientSimulator|s_count\(0) $ (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\,
	datac => \ambientSimulator|s_count\(0),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\,
	combout => \tAmb_Tenths|Mux6~0_combout\);

-- Location: LCCOMB_X62_Y33_N4
\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \setTemps|s_Tlua\(6) $ (VCC)
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\setTemps|s_Tlua\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tlua\(6),
	datad => VCC,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X62_Y33_N6
\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\setTemps|s_Tlua\(7) & (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)) # (!\setTemps|s_Tlua\(7) & 
-- (\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((\setTemps|s_Tlua\(7) & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(7),
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X62_Y33_N8
\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\setTemps|s_Tlua\(8) & (\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\setTemps|s_Tlua\(8) & 
-- (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\setTemps|s_Tlua\(8) & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(8),
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X62_Y33_N10
\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X62_Y33_N2
\setTemps|Mod3|auto_generated|divider|divider|StageOut[30]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[30]~73_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[30]~73_combout\);

-- Location: LCCOMB_X62_Y33_N24
\setTemps|Mod3|auto_generated|divider|divider|StageOut[30]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[30]~72_combout\ = (\setTemps|s_Tlua\(8) & \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(8),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[30]~72_combout\);

-- Location: LCCOMB_X62_Y33_N26
\setTemps|Mod3|auto_generated|divider|divider|StageOut[29]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[29]~74_combout\ = (!\setTemps|s_Tlua\(7) & \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(7),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[29]~74_combout\);

-- Location: LCCOMB_X62_Y33_N0
\setTemps|Mod3|auto_generated|divider|divider|StageOut[29]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[29]~75_combout\ = (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[29]~75_combout\);

-- Location: LCCOMB_X62_Y33_N22
\setTemps|Mod3|auto_generated|divider|divider|StageOut[28]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[28]~76_combout\ = (\setTemps|s_Tlua\(6) & \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(6),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[28]~76_combout\);

-- Location: LCCOMB_X62_Y33_N28
\setTemps|Mod3|auto_generated|divider|divider|StageOut[28]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[28]~77_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[28]~77_combout\);

-- Location: LCCOMB_X62_Y35_N16
\setTemps|Mod3|auto_generated|divider|divider|StageOut[27]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[27]~78_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\setTemps|s_Tlua\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|s_Tlua\(5),
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[27]~78_combout\);

-- Location: LCCOMB_X62_Y35_N18
\setTemps|Mod3|auto_generated|divider|divider|StageOut[27]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[27]~79_combout\ = (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\setTemps|s_Tlua\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|s_Tlua\(5),
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[27]~79_combout\);

-- Location: LCCOMB_X62_Y33_N12
\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[27]~78_combout\) # (\setTemps|Mod3|auto_generated|divider|divider|StageOut[27]~79_combout\)))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\setTemps|Mod3|auto_generated|divider|divider|StageOut[27]~78_combout\) # (\setTemps|Mod3|auto_generated|divider|divider|StageOut[27]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[27]~78_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[27]~79_combout\,
	datad => VCC,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X62_Y33_N14
\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[28]~76_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[28]~77_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[28]~76_combout\ & 
-- (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[28]~77_combout\)))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|StageOut[28]~76_combout\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[28]~77_combout\ & 
-- !\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[28]~76_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[28]~77_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X62_Y33_N16
\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[29]~74_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[29]~75_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\setTemps|Mod3|auto_generated|divider|divider|StageOut[29]~74_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[29]~75_combout\)))))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[29]~74_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[29]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[29]~74_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[29]~75_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X62_Y33_N18
\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[30]~73_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[30]~72_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[30]~73_combout\ & 
-- (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[30]~72_combout\)))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|StageOut[30]~73_combout\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[30]~72_combout\ & 
-- !\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[30]~73_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[30]~72_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X62_Y33_N20
\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X63_Y33_N6
\setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~129_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\setTemps|s_Tlua\(8))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \setTemps|s_Tlua\(8),
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~129_combout\);

-- Location: LCCOMB_X63_Y33_N4
\setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~80_combout\ = (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~80_combout\);

-- Location: LCCOMB_X63_Y33_N12
\setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~130_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((!\setTemps|s_Tlua\(7)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \setTemps|s_Tlua\(7),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~130_combout\);

-- Location: LCCOMB_X63_Y33_N2
\setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~81_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~81_combout\);

-- Location: LCCOMB_X63_Y33_N10
\setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~131_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\setTemps|s_Tlua\(6)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \setTemps|s_Tlua\(6),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~131_combout\);

-- Location: LCCOMB_X63_Y33_N8
\setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~82_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~82_combout\);

-- Location: LCCOMB_X63_Y33_N30
\setTemps|Mod3|auto_generated|divider|divider|StageOut[37]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[37]~83_combout\ = (!\setTemps|s_Tlua\(5) & \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(5),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[37]~83_combout\);

-- Location: LCCOMB_X62_Y33_N30
\setTemps|Mod3|auto_generated|divider|divider|StageOut[37]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[37]~84_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[37]~84_combout\);

-- Location: LCCOMB_X62_Y35_N4
\setTemps|Mod3|auto_generated|divider|divider|StageOut[36]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[36]~86_combout\ = (\setTemps|s_Tlua\(4) & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(4),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[36]~86_combout\);

-- Location: LCCOMB_X63_Y33_N16
\setTemps|Mod3|auto_generated|divider|divider|StageOut[36]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[36]~85_combout\ = (\setTemps|s_Tlua\(4) & \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(4),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[36]~85_combout\);

-- Location: LCCOMB_X63_Y33_N18
\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[36]~86_combout\) # (\setTemps|Mod3|auto_generated|divider|divider|StageOut[36]~85_combout\)))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\setTemps|Mod3|auto_generated|divider|divider|StageOut[36]~86_combout\) # (\setTemps|Mod3|auto_generated|divider|divider|StageOut[36]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[36]~86_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[36]~85_combout\,
	datad => VCC,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X63_Y33_N20
\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[37]~83_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[37]~84_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[37]~83_combout\ & 
-- (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[37]~84_combout\)))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|StageOut[37]~83_combout\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[37]~84_combout\ & 
-- !\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[37]~83_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[37]~84_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X63_Y33_N22
\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~131_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~82_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~131_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~82_combout\)))))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~131_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~131_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~82_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X63_Y33_N24
\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~130_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~81_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~130_combout\ & 
-- (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~81_combout\)))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~130_combout\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~81_combout\ & 
-- !\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~130_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~81_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X63_Y33_N26
\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~129_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~80_combout\))))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~129_combout\) # 
-- ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~80_combout\) # (GND))))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~129_combout\) # ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~80_combout\) # 
-- (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~129_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~80_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X63_Y33_N28
\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X63_Y35_N26
\setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~87_combout\ = (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~87_combout\);

-- Location: LCCOMB_X63_Y33_N14
\setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~117_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~129_combout\) # 
-- ((\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[40]~129_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~117_combout\);

-- Location: LCCOMB_X62_Y35_N12
\setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~118_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~130_combout\) # 
-- ((\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \setTemps|Mod3|auto_generated|divider|divider|StageOut[39]~130_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~118_combout\);

-- Location: LCCOMB_X62_Y35_N22
\setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~88_combout\ = (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~88_combout\);

-- Location: LCCOMB_X63_Y33_N0
\setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~119_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~131_combout\) # 
-- ((!\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[38]~131_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~119_combout\);

-- Location: LCCOMB_X63_Y35_N0
\setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~89_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~89_combout\);

-- Location: LCCOMB_X62_Y35_N0
\setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~132_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((!\setTemps|s_Tlua\(5)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \setTemps|s_Tlua\(5),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~132_combout\);

-- Location: LCCOMB_X62_Y35_N20
\setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~90_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~90_combout\);

-- Location: LCCOMB_X62_Y35_N26
\setTemps|Mod3|auto_generated|divider|divider|StageOut[46]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[46]~92_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[46]~92_combout\);

-- Location: LCCOMB_X63_Y35_N2
\setTemps|Mod3|auto_generated|divider|divider|StageOut[46]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[46]~91_combout\ = (\setTemps|s_Tlua\(4) & \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(4),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[46]~91_combout\);

-- Location: LCCOMB_X63_Y35_N6
\setTemps|Mod3|auto_generated|divider|divider|StageOut[45]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[45]~94_combout\ = (\setTemps|s_Tlua\(3) & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(3),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[45]~94_combout\);

-- Location: LCCOMB_X63_Y35_N8
\setTemps|Mod3|auto_generated|divider|divider|StageOut[45]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[45]~93_combout\ = (\setTemps|s_Tlua\(3) & \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(3),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[45]~93_combout\);

-- Location: LCCOMB_X63_Y35_N12
\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[45]~94_combout\) # (\setTemps|Mod3|auto_generated|divider|divider|StageOut[45]~93_combout\)))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\setTemps|Mod3|auto_generated|divider|divider|StageOut[45]~94_combout\) # (\setTemps|Mod3|auto_generated|divider|divider|StageOut[45]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[45]~94_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[45]~93_combout\,
	datad => VCC,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X63_Y35_N14
\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[46]~92_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[46]~91_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[46]~92_combout\ & 
-- (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[46]~91_combout\)))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|StageOut[46]~92_combout\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[46]~91_combout\ & 
-- !\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[46]~92_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[46]~91_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X63_Y35_N16
\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~132_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~90_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~132_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~90_combout\)))))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~132_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~132_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~90_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X63_Y35_N18
\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~119_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~89_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~119_combout\ & 
-- (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~89_combout\)))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~119_combout\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~89_combout\ & 
-- !\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~119_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~89_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X63_Y35_N20
\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~118_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~88_combout\))))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~118_combout\) # 
-- ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~88_combout\) # (GND))))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~118_combout\) # ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~88_combout\) # 
-- (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~118_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~88_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X63_Y35_N22
\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~87_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~117_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~87_combout\ & 
-- (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~117_combout\)))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~87_combout\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~117_combout\ & 
-- !\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~87_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~117_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X63_Y35_N24
\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X63_Y35_N10
\setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~95_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~95_combout\);

-- Location: LCCOMB_X63_Y35_N28
\setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~120_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~117_combout\) # 
-- ((!\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \setTemps|Mod3|auto_generated|divider|divider|StageOut[50]~117_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~120_combout\);

-- Location: LCCOMB_X62_Y34_N20
\setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~96_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~96_combout\);

-- Location: LCCOMB_X62_Y35_N2
\setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~121_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~118_combout\) # 
-- ((\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[49]~118_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~121_combout\);

-- Location: LCCOMB_X63_Y35_N4
\setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~97_combout\ = (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~97_combout\);

-- Location: LCCOMB_X63_Y35_N30
\setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~122_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~119_combout\) # 
-- ((\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[48]~119_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~122_combout\);

-- Location: LCCOMB_X62_Y34_N30
\setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~98_combout\ = (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~98_combout\);

-- Location: LCCOMB_X62_Y35_N24
\setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~123_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~132_combout\) # 
-- ((!\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[47]~132_combout\,
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~123_combout\);

-- Location: LCCOMB_X62_Y35_N8
\setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~99_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~99_combout\);

-- Location: LCCOMB_X62_Y35_N6
\setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~133_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (\setTemps|s_Tlua\(4))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(4),
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~133_combout\);

-- Location: LCCOMB_X62_Y35_N30
\setTemps|Mod3|auto_generated|divider|divider|StageOut[55]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[55]~100_combout\ = (\setTemps|s_Tlua\(3) & \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(3),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[55]~100_combout\);

-- Location: LCCOMB_X61_Y34_N28
\setTemps|Mod3|auto_generated|divider|divider|StageOut[55]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[55]~101_combout\ = (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[55]~101_combout\);

-- Location: LCCOMB_X61_Y34_N8
\setTemps|Mod3|auto_generated|divider|divider|StageOut[54]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[54]~103_combout\ = (\setTemps|s_Tlua\(2) & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(2),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[54]~103_combout\);

-- Location: LCCOMB_X61_Y34_N6
\setTemps|Mod3|auto_generated|divider|divider|StageOut[54]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[54]~102_combout\ = (\setTemps|s_Tlua\(2) & \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(2),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[54]~102_combout\);

-- Location: LCCOMB_X62_Y34_N4
\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[54]~103_combout\) # (\setTemps|Mod3|auto_generated|divider|divider|StageOut[54]~102_combout\)))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\setTemps|Mod3|auto_generated|divider|divider|StageOut[54]~103_combout\) # (\setTemps|Mod3|auto_generated|divider|divider|StageOut[54]~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[54]~103_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[54]~102_combout\,
	datad => VCC,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X62_Y34_N6
\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[55]~100_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[55]~101_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[55]~100_combout\ & 
-- (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[55]~101_combout\)))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|StageOut[55]~100_combout\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[55]~101_combout\ & 
-- !\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[55]~100_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[55]~101_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X62_Y34_N8
\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~99_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~133_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~99_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~133_combout\)))))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~99_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~99_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~133_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X62_Y34_N10
\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~98_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~123_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~98_combout\ & 
-- (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~123_combout\)))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~98_combout\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~123_combout\ & 
-- !\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~98_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~123_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X62_Y34_N12
\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~97_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~122_combout\))))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~97_combout\) # 
-- ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~122_combout\) # (GND))))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~97_combout\) # ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~122_combout\) # 
-- (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~97_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~122_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X62_Y34_N14
\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~96_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~121_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~96_combout\ & 
-- (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~121_combout\)))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~96_combout\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~121_combout\ & 
-- !\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~96_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~121_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X62_Y34_N16
\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~95_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~120_combout\))))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~95_combout\) # 
-- ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~120_combout\) # (GND))))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~95_combout\) # ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~120_combout\) # 
-- (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~95_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~120_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X62_Y34_N18
\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X65_Y34_N4
\setTemps|Mod3|auto_generated|divider|divider|StageOut[63]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[63]~104_combout\ = (\setTemps|s_Tlua\(1) & \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(1),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[63]~104_combout\);

-- Location: LCCOMB_X65_Y34_N2
\setTemps|Mod3|auto_generated|divider|divider|StageOut[63]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[63]~105_combout\ = (\setTemps|s_Tlua\(1) & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(1),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[63]~105_combout\);

-- Location: LCCOMB_X63_Y34_N0
\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[63]~104_combout\) # (\setTemps|Mod3|auto_generated|divider|divider|StageOut[63]~105_combout\)))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\setTemps|Mod3|auto_generated|divider|divider|StageOut[63]~104_combout\) # (\setTemps|Mod3|auto_generated|divider|divider|StageOut[63]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[63]~104_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[63]~105_combout\,
	datad => VCC,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X62_Y34_N0
\setTemps|Mod3|auto_generated|divider|divider|StageOut[70]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[70]~106_combout\ = (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[70]~106_combout\);

-- Location: LCCOMB_X62_Y35_N10
\setTemps|Mod3|auto_generated|divider|divider|StageOut[70]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[70]~124_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~120_combout\) # 
-- ((\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[60]~120_combout\,
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[70]~124_combout\);

-- Location: LCCOMB_X62_Y34_N26
\setTemps|Mod3|auto_generated|divider|divider|StageOut[69]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[69]~107_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[69]~107_combout\);

-- Location: LCCOMB_X62_Y34_N24
\setTemps|Mod3|auto_generated|divider|divider|StageOut[69]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[69]~125_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~121_combout\) # 
-- ((!\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|StageOut[59]~121_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[69]~125_combout\);

-- Location: LCCOMB_X62_Y35_N28
\setTemps|Mod3|auto_generated|divider|divider|StageOut[68]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[68]~126_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~122_combout\) # 
-- ((\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \setTemps|Mod3|auto_generated|divider|divider|StageOut[58]~122_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[68]~126_combout\);

-- Location: LCCOMB_X62_Y34_N28
\setTemps|Mod3|auto_generated|divider|divider|StageOut[68]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[68]~108_combout\ = (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[68]~108_combout\);

-- Location: LCCOMB_X62_Y34_N2
\setTemps|Mod3|auto_generated|divider|divider|StageOut[67]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[67]~109_combout\ = (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[67]~109_combout\);

-- Location: LCCOMB_X62_Y34_N22
\setTemps|Mod3|auto_generated|divider|divider|StageOut[67]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[67]~127_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~123_combout\) # 
-- ((!\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \setTemps|Mod3|auto_generated|divider|divider|StageOut[57]~123_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[67]~127_combout\);

-- Location: LCCOMB_X62_Y35_N14
\setTemps|Mod3|auto_generated|divider|divider|StageOut[66]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[66]~128_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~133_combout\) # 
-- ((!\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[56]~133_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[66]~128_combout\);

-- Location: LCCOMB_X61_Y34_N10
\setTemps|Mod3|auto_generated|divider|divider|StageOut[66]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[66]~110_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[66]~110_combout\);

-- Location: LCCOMB_X63_Y34_N26
\setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~111_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~111_combout\);

-- Location: LCCOMB_X63_Y34_N18
\setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~134_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\setTemps|s_Tlua\(3))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \setTemps|s_Tlua\(3),
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~134_combout\);

-- Location: LCCOMB_X63_Y34_N30
\setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~113_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~113_combout\);

-- Location: LCCOMB_X63_Y34_N24
\setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~112_combout\ = (\setTemps|s_Tlua\(2) & \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(2),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~112_combout\);

-- Location: LCCOMB_X63_Y34_N2
\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~113_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~112_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~113_combout\ & 
-- (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~112_combout\)))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~113_combout\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~112_combout\ & 
-- !\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~113_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~112_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X63_Y34_N4
\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~111_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~134_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~111_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~134_combout\)))))
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~111_combout\) # 
-- (\setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~111_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~134_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X63_Y34_N6
\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|StageOut[66]~128_combout\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[66]~110_combout\ & 
-- !\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[66]~128_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[66]~110_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X63_Y34_N8
\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ = CARRY((\setTemps|Mod3|auto_generated|divider|divider|StageOut[67]~109_combout\) # ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[67]~127_combout\) # 
-- (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[67]~109_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[67]~127_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\);

-- Location: LCCOMB_X63_Y34_N10
\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|StageOut[68]~126_combout\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[68]~108_combout\ & 
-- !\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[68]~126_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[68]~108_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\);

-- Location: LCCOMB_X63_Y34_N12
\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\ = CARRY((\setTemps|Mod3|auto_generated|divider|divider|StageOut[69]~107_combout\) # ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[69]~125_combout\) # 
-- (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[69]~107_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[69]~125_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\);

-- Location: LCCOMB_X63_Y34_N14
\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\ = CARRY((!\setTemps|Mod3|auto_generated|divider|divider|StageOut[70]~106_combout\ & (!\setTemps|Mod3|auto_generated|divider|divider|StageOut[70]~124_combout\ & 
-- !\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[70]~106_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[70]~124_combout\,
	datad => VCC,
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\,
	cout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\);

-- Location: LCCOMB_X63_Y34_N16
\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X63_Y34_N20
\setTemps|Mod3|auto_generated|divider|divider|StageOut[73]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[73]~114_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\setTemps|s_Tlua\(1)))) # 
-- (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \setTemps|s_Tlua\(1),
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[73]~114_combout\);

-- Location: LCCOMB_X53_Y35_N12
\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \setTemps|s_Tgel\(6) $ (VCC)
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\setTemps|s_Tgel\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(6),
	datad => VCC,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X53_Y35_N14
\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\setTemps|s_Tgel\(7) & (\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\setTemps|s_Tgel\(7) & 
-- (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\setTemps|s_Tgel\(7) & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(7),
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X53_Y35_N16
\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\setTemps|s_Tgel\(8) & (\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\setTemps|s_Tgel\(8) & 
-- (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\setTemps|s_Tgel\(8) & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tgel\(8),
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X53_Y35_N18
\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X53_Y35_N10
\setTemps|Mod5|auto_generated|divider|divider|StageOut[30]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[30]~72_combout\ = (\setTemps|s_Tgel\(8) & \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(8),
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[30]~72_combout\);

-- Location: LCCOMB_X53_Y35_N24
\setTemps|Mod5|auto_generated|divider|divider|StageOut[30]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[30]~73_combout\ = (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[30]~73_combout\);

-- Location: LCCOMB_X53_Y35_N22
\setTemps|Mod5|auto_generated|divider|divider|StageOut[29]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[29]~74_combout\ = (\setTemps|s_Tgel\(7) & \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(7),
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[29]~74_combout\);

-- Location: LCCOMB_X53_Y35_N20
\setTemps|Mod5|auto_generated|divider|divider|StageOut[29]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[29]~75_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[29]~75_combout\);

-- Location: LCCOMB_X53_Y35_N30
\setTemps|Mod5|auto_generated|divider|divider|StageOut[28]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[28]~76_combout\ = (\setTemps|s_Tgel\(6) & \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(6),
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[28]~76_combout\);

-- Location: LCCOMB_X53_Y35_N28
\setTemps|Mod5|auto_generated|divider|divider|StageOut[28]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[28]~77_combout\ = (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[28]~77_combout\);

-- Location: LCCOMB_X53_Y35_N26
\setTemps|Mod5|auto_generated|divider|divider|StageOut[27]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[27]~79_combout\ = (!\setTemps|s_Tgel\(5) & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tgel\(5),
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[27]~79_combout\);

-- Location: LCCOMB_X54_Y35_N8
\setTemps|Mod5|auto_generated|divider|divider|StageOut[27]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[27]~78_combout\ = (!\setTemps|s_Tgel\(5) & \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(5),
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[27]~78_combout\);

-- Location: LCCOMB_X53_Y35_N0
\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[27]~79_combout\) # (\setTemps|Mod5|auto_generated|divider|divider|StageOut[27]~78_combout\)))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\setTemps|Mod5|auto_generated|divider|divider|StageOut[27]~79_combout\) # (\setTemps|Mod5|auto_generated|divider|divider|StageOut[27]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[27]~79_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[27]~78_combout\,
	datad => VCC,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X53_Y35_N2
\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[28]~76_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[28]~77_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[28]~76_combout\ & 
-- (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[28]~77_combout\)))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|StageOut[28]~76_combout\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[28]~77_combout\ & 
-- !\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[28]~76_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[28]~77_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X53_Y35_N4
\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[29]~74_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[29]~75_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\setTemps|Mod5|auto_generated|divider|divider|StageOut[29]~74_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[29]~75_combout\)))))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[29]~74_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[29]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[29]~74_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[29]~75_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X53_Y35_N6
\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[30]~72_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[30]~73_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[30]~72_combout\ & 
-- (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[30]~73_combout\)))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|StageOut[30]~72_combout\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[30]~73_combout\ & 
-- !\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[30]~72_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[30]~73_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X53_Y35_N8
\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X54_Y35_N6
\setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~80_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~80_combout\);

-- Location: LCCOMB_X54_Y35_N14
\setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~129_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\setTemps|s_Tgel\(8))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(8),
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~129_combout\);

-- Location: LCCOMB_X56_Y35_N20
\setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~81_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~81_combout\);

-- Location: LCCOMB_X54_Y35_N4
\setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~130_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\setTemps|s_Tgel\(7)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \setTemps|s_Tgel\(7),
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~130_combout\);

-- Location: LCCOMB_X54_Y35_N12
\setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~82_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~82_combout\);

-- Location: LCCOMB_X54_Y35_N18
\setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~131_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\setTemps|s_Tgel\(6)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \setTemps|s_Tgel\(6),
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~131_combout\);

-- Location: LCCOMB_X52_Y35_N0
\setTemps|Mod5|auto_generated|divider|divider|StageOut[37]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[37]~84_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[37]~84_combout\);

-- Location: LCCOMB_X54_Y35_N2
\setTemps|Mod5|auto_generated|divider|divider|StageOut[37]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[37]~83_combout\ = (!\setTemps|s_Tgel\(5) & \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(5),
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[37]~83_combout\);

-- Location: LCCOMB_X54_Y35_N10
\setTemps|Mod5|auto_generated|divider|divider|StageOut[36]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[36]~86_combout\ = (\setTemps|s_Tgel\(4) & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(4),
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[36]~86_combout\);

-- Location: LCCOMB_X54_Y35_N0
\setTemps|Mod5|auto_generated|divider|divider|StageOut[36]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[36]~85_combout\ = (\setTemps|s_Tgel\(4) & \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(4),
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[36]~85_combout\);

-- Location: LCCOMB_X54_Y35_N20
\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[36]~86_combout\) # (\setTemps|Mod5|auto_generated|divider|divider|StageOut[36]~85_combout\)))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\setTemps|Mod5|auto_generated|divider|divider|StageOut[36]~86_combout\) # (\setTemps|Mod5|auto_generated|divider|divider|StageOut[36]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[36]~86_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[36]~85_combout\,
	datad => VCC,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X54_Y35_N22
\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[37]~84_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[37]~83_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[37]~84_combout\ & 
-- (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[37]~83_combout\)))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|StageOut[37]~84_combout\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[37]~83_combout\ & 
-- !\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[37]~84_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[37]~83_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X54_Y35_N24
\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~82_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~131_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~82_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~131_combout\)))))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~82_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~82_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~131_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X54_Y35_N26
\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~81_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~130_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~81_combout\ & 
-- (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~130_combout\)))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~81_combout\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~130_combout\ & 
-- !\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~81_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~130_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X54_Y35_N28
\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~80_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~129_combout\))))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~80_combout\) # 
-- ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~129_combout\) # (GND))))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~80_combout\) # ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~129_combout\) # 
-- (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~80_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~129_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X54_Y35_N30
\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X55_Y35_N28
\setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~87_combout\ = (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~87_combout\);

-- Location: LCCOMB_X55_Y35_N24
\setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~117_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~129_combout\) # 
-- ((\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|StageOut[40]~129_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~117_combout\);

-- Location: LCCOMB_X56_Y35_N2
\setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~118_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~130_combout\) # 
-- ((!\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|StageOut[39]~130_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~118_combout\);

-- Location: LCCOMB_X55_Y35_N16
\setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~88_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~88_combout\);

-- Location: LCCOMB_X54_Y35_N16
\setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~119_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~131_combout\) # 
-- ((!\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[38]~131_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~119_combout\);

-- Location: LCCOMB_X55_Y35_N18
\setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~89_combout\ = (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~89_combout\);

-- Location: LCCOMB_X56_Y35_N4
\setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~132_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((!\setTemps|s_Tgel\(5)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \setTemps|s_Tgel\(5),
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~132_combout\);

-- Location: LCCOMB_X56_Y35_N14
\setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~90_combout\ = (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~90_combout\);

-- Location: LCCOMB_X55_Y35_N30
\setTemps|Mod5|auto_generated|divider|divider|StageOut[46]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[46]~92_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[46]~92_combout\);

-- Location: LCCOMB_X55_Y35_N20
\setTemps|Mod5|auto_generated|divider|divider|StageOut[46]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[46]~91_combout\ = (\setTemps|s_Tgel\(4) & \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(4),
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[46]~91_combout\);

-- Location: LCCOMB_X55_Y35_N26
\setTemps|Mod5|auto_generated|divider|divider|StageOut[45]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[45]~94_combout\ = (!\setTemps|s_Tgel\(3) & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(3),
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[45]~94_combout\);

-- Location: LCCOMB_X55_Y35_N0
\setTemps|Mod5|auto_generated|divider|divider|StageOut[45]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[45]~93_combout\ = (!\setTemps|s_Tgel\(3) & \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(3),
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[45]~93_combout\);

-- Location: LCCOMB_X55_Y35_N2
\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[45]~94_combout\) # (\setTemps|Mod5|auto_generated|divider|divider|StageOut[45]~93_combout\)))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\setTemps|Mod5|auto_generated|divider|divider|StageOut[45]~94_combout\) # (\setTemps|Mod5|auto_generated|divider|divider|StageOut[45]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[45]~94_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[45]~93_combout\,
	datad => VCC,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X55_Y35_N4
\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[46]~92_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[46]~91_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[46]~92_combout\ & 
-- (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[46]~91_combout\)))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|StageOut[46]~92_combout\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[46]~91_combout\ & 
-- !\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[46]~92_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[46]~91_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X55_Y35_N6
\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~132_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~90_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~132_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~90_combout\)))))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~132_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~132_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~90_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X55_Y35_N8
\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~119_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~89_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~119_combout\ & 
-- (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~89_combout\)))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~119_combout\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~89_combout\ & 
-- !\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~119_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~89_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X55_Y35_N10
\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~118_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~88_combout\))))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~118_combout\) # 
-- ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~88_combout\) # (GND))))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~118_combout\) # ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~88_combout\) # 
-- (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~118_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~88_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X55_Y35_N12
\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~87_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~117_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~87_combout\ & 
-- (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~117_combout\)))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~87_combout\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~117_combout\ & 
-- !\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~87_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~117_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X55_Y35_N14
\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X56_Y35_N0
\setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~95_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~95_combout\);

-- Location: LCCOMB_X56_Y35_N16
\setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~120_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~117_combout\) # 
-- ((!\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[50]~117_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~120_combout\);

-- Location: LCCOMB_X56_Y35_N22
\setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~121_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~118_combout\) # 
-- ((!\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[49]~118_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~121_combout\);

-- Location: LCCOMB_X56_Y35_N10
\setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~96_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~96_combout\);

-- Location: LCCOMB_X55_Y34_N8
\setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~97_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~97_combout\);

-- Location: LCCOMB_X55_Y35_N22
\setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~122_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~119_combout\) # 
-- ((\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[48]~119_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~122_combout\);

-- Location: LCCOMB_X56_Y35_N12
\setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~123_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~132_combout\) # 
-- ((!\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|StageOut[47]~132_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~123_combout\);

-- Location: LCCOMB_X55_Y34_N22
\setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~98_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~98_combout\);

-- Location: LCCOMB_X56_Y35_N30
\setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~133_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\setTemps|s_Tgel\(4)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \setTemps|s_Tgel\(4),
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~133_combout\);

-- Location: LCCOMB_X56_Y35_N8
\setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~99_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~99_combout\);

-- Location: LCCOMB_X55_Y34_N16
\setTemps|Mod5|auto_generated|divider|divider|StageOut[55]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[55]~100_combout\ = (!\setTemps|s_Tgel\(3) & \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(3),
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[55]~100_combout\);

-- Location: LCCOMB_X55_Y34_N6
\setTemps|Mod5|auto_generated|divider|divider|StageOut[55]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[55]~101_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[55]~101_combout\);

-- Location: LCCOMB_X55_Y34_N14
\setTemps|Mod5|auto_generated|divider|divider|StageOut[54]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[54]~103_combout\ = (\setTemps|s_Tgel\(2) & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(2),
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[54]~103_combout\);

-- Location: LCCOMB_X55_Y34_N4
\setTemps|Mod5|auto_generated|divider|divider|StageOut[54]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[54]~102_combout\ = (\setTemps|s_Tgel\(2) & \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(2),
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[54]~102_combout\);

-- Location: LCCOMB_X56_Y34_N12
\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[54]~103_combout\) # (\setTemps|Mod5|auto_generated|divider|divider|StageOut[54]~102_combout\)))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\setTemps|Mod5|auto_generated|divider|divider|StageOut[54]~103_combout\) # (\setTemps|Mod5|auto_generated|divider|divider|StageOut[54]~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[54]~103_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[54]~102_combout\,
	datad => VCC,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X56_Y34_N14
\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[55]~100_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[55]~101_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[55]~100_combout\ & 
-- (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[55]~101_combout\)))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|StageOut[55]~100_combout\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[55]~101_combout\ & 
-- !\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[55]~100_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[55]~101_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X56_Y34_N16
\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~133_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~99_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~133_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~99_combout\)))))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~133_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~133_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~99_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X56_Y34_N18
\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~123_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~98_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~123_combout\ & 
-- (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~98_combout\)))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~123_combout\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~98_combout\ & 
-- !\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~123_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~98_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X56_Y34_N20
\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~97_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~122_combout\))))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~97_combout\) # 
-- ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~122_combout\) # (GND))))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~97_combout\) # ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~122_combout\) # 
-- (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~97_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~122_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X56_Y34_N22
\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~121_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~96_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~121_combout\ & 
-- (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~96_combout\)))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~121_combout\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~96_combout\ & 
-- !\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~121_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~96_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X56_Y34_N24
\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~95_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~120_combout\))))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~95_combout\) # 
-- ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~120_combout\) # (GND))))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~95_combout\) # ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~120_combout\) # 
-- (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~95_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~120_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X56_Y34_N26
\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X57_Y34_N6
\setTemps|Mod5|auto_generated|divider|divider|StageOut[63]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[63]~105_combout\ = (\setTemps|s_Tgel\(1) & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tgel\(1),
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[63]~105_combout\);

-- Location: LCCOMB_X57_Y34_N4
\setTemps|Mod5|auto_generated|divider|divider|StageOut[63]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[63]~104_combout\ = (\setTemps|s_Tgel\(1) & \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tgel\(1),
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[63]~104_combout\);

-- Location: LCCOMB_X57_Y34_N8
\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[63]~105_combout\) # (\setTemps|Mod5|auto_generated|divider|divider|StageOut[63]~104_combout\)))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\setTemps|Mod5|auto_generated|divider|divider|StageOut[63]~105_combout\) # (\setTemps|Mod5|auto_generated|divider|divider|StageOut[63]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[63]~105_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[63]~104_combout\,
	datad => VCC,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X56_Y35_N26
\setTemps|Mod5|auto_generated|divider|divider|StageOut[70]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[70]~124_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~120_combout\) # 
-- ((!\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[60]~120_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[70]~124_combout\);

-- Location: LCCOMB_X57_Y34_N28
\setTemps|Mod5|auto_generated|divider|divider|StageOut[70]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[70]~106_combout\ = (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[70]~106_combout\);

-- Location: LCCOMB_X56_Y35_N28
\setTemps|Mod5|auto_generated|divider|divider|StageOut[69]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[69]~125_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~121_combout\) # 
-- ((!\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|StageOut[59]~121_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[69]~125_combout\);

-- Location: LCCOMB_X56_Y34_N4
\setTemps|Mod5|auto_generated|divider|divider|StageOut[69]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[69]~107_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[69]~107_combout\);

-- Location: LCCOMB_X56_Y34_N10
\setTemps|Mod5|auto_generated|divider|divider|StageOut[68]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[68]~108_combout\ = (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[68]~108_combout\);

-- Location: LCCOMB_X56_Y34_N28
\setTemps|Mod5|auto_generated|divider|divider|StageOut[68]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[68]~126_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~122_combout\) # 
-- ((!\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[58]~122_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[68]~126_combout\);

-- Location: LCCOMB_X56_Y34_N0
\setTemps|Mod5|auto_generated|divider|divider|StageOut[67]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[67]~109_combout\ = (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[67]~109_combout\);

-- Location: LCCOMB_X56_Y34_N6
\setTemps|Mod5|auto_generated|divider|divider|StageOut[67]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[67]~127_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~123_combout\) # 
-- ((!\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|StageOut[57]~123_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[67]~127_combout\);

-- Location: LCCOMB_X56_Y34_N2
\setTemps|Mod5|auto_generated|divider|divider|StageOut[66]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[66]~110_combout\ = (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[66]~110_combout\);

-- Location: LCCOMB_X56_Y35_N18
\setTemps|Mod5|auto_generated|divider|divider|StageOut[66]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[66]~128_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~133_combout\) # 
-- ((!\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|StageOut[56]~133_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[66]~128_combout\);

-- Location: LCCOMB_X56_Y34_N8
\setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~111_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~111_combout\);

-- Location: LCCOMB_X55_Y34_N24
\setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~134_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (!\setTemps|s_Tgel\(3))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(3),
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~134_combout\);

-- Location: LCCOMB_X57_Y34_N30
\setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~112_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \setTemps|s_Tgel\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|s_Tgel\(2),
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~112_combout\);

-- Location: LCCOMB_X56_Y34_N30
\setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~113_combout\ = (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~113_combout\);

-- Location: LCCOMB_X57_Y34_N10
\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~112_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~113_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~112_combout\ & 
-- (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~113_combout\)))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~112_combout\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~113_combout\ & 
-- !\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~112_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~113_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X57_Y34_N12
\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~111_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~134_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~111_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~134_combout\)))))
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~111_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~111_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~134_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X57_Y34_N14
\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|StageOut[66]~110_combout\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[66]~128_combout\ & 
-- !\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[66]~110_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[66]~128_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X57_Y34_N16
\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ = CARRY((\setTemps|Mod5|auto_generated|divider|divider|StageOut[67]~109_combout\) # ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[67]~127_combout\) # 
-- (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[67]~109_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[67]~127_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\);

-- Location: LCCOMB_X57_Y34_N18
\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|StageOut[68]~108_combout\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[68]~126_combout\ & 
-- !\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[68]~108_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[68]~126_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\);

-- Location: LCCOMB_X57_Y34_N20
\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\ = CARRY((\setTemps|Mod5|auto_generated|divider|divider|StageOut[69]~125_combout\) # ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[69]~107_combout\) # 
-- (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[69]~125_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[69]~107_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\);

-- Location: LCCOMB_X57_Y34_N22
\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\ = CARRY((!\setTemps|Mod5|auto_generated|divider|divider|StageOut[70]~124_combout\ & (!\setTemps|Mod5|auto_generated|divider|divider|StageOut[70]~106_combout\ & 
-- !\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[70]~124_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[70]~106_combout\,
	datad => VCC,
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\,
	cout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\);

-- Location: LCCOMB_X57_Y34_N24
\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X57_Y34_N26
\setTemps|Mod5|auto_generated|divider|divider|StageOut[73]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[73]~114_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\setTemps|s_Tgel\(1))) # 
-- (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tgel\(1),
	datac => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[73]~114_combout\);

-- Location: LCCOMB_X62_Y31_N2
\setTemps|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Equal2~2_combout\ = (\setTempFSM|current_state.set_tsol~q\) # ((!\setTempFSM|current_state.normal~q\) # (!\setTempFSM|current_state.set_tlua~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTempFSM|current_state.set_tsol~q\,
	datac => \setTempFSM|current_state.set_tlua~q\,
	datad => \setTempFSM|current_state.normal~q\,
	combout => \setTemps|Equal2~2_combout\);

-- Location: LCCOMB_X66_Y34_N18
\setTemps|s_decimas[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_decimas[1]~1_combout\ = (\setTemps|Equal2~2_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[73]~114_combout\))) # (!\setTemps|Equal2~2_combout\ & (\setTemps|Mod3|auto_generated|divider|divider|StageOut[73]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[73]~114_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[73]~114_combout\,
	datad => \setTemps|Equal2~2_combout\,
	combout => \setTemps|s_decimas[1]~1_combout\);

-- Location: LCCOMB_X68_Y31_N2
\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \setTemps|s_Tsol\(6) $ (GND)
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(!\setTemps|s_Tsol\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(6),
	datad => VCC,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X68_Y31_N4
\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\setTemps|s_Tsol\(7) & (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)) # (!\setTemps|s_Tsol\(7) & 
-- (\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((\setTemps|s_Tsol\(7) & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(7),
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X68_Y31_N6
\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\setTemps|s_Tsol\(8) & (\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\setTemps|s_Tsol\(8) & 
-- (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\setTemps|s_Tsol\(8) & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(8),
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X68_Y31_N8
\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X68_Y31_N10
\setTemps|Mod1|auto_generated|divider|divider|StageOut[30]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[30]~73_combout\ = (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[30]~73_combout\);

-- Location: LCCOMB_X68_Y31_N24
\setTemps|Mod1|auto_generated|divider|divider|StageOut[30]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[30]~72_combout\ = (\setTemps|s_Tsol\(8) & \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(8),
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[30]~72_combout\);

-- Location: LCCOMB_X68_Y31_N12
\setTemps|Mod1|auto_generated|divider|divider|StageOut[29]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[29]~75_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[29]~75_combout\);

-- Location: LCCOMB_X68_Y31_N28
\setTemps|Mod1|auto_generated|divider|divider|StageOut[29]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[29]~74_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\setTemps|s_Tsol\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|s_Tsol\(7),
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[29]~74_combout\);

-- Location: LCCOMB_X68_Y31_N30
\setTemps|Mod1|auto_generated|divider|divider|StageOut[28]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[28]~76_combout\ = (!\setTemps|s_Tsol\(6) & \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(6),
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[28]~76_combout\);

-- Location: LCCOMB_X68_Y31_N0
\setTemps|Mod1|auto_generated|divider|divider|StageOut[28]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[28]~77_combout\ = (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[28]~77_combout\);

-- Location: LCCOMB_X68_Y31_N26
\setTemps|Mod1|auto_generated|divider|divider|StageOut[27]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[27]~78_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \setTemps|s_Tsol\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|s_Tsol\(5),
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[27]~78_combout\);

-- Location: LCCOMB_X69_Y31_N0
\setTemps|Mod1|auto_generated|divider|divider|StageOut[27]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[27]~79_combout\ = (\setTemps|s_Tsol\(5) & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(5),
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[27]~79_combout\);

-- Location: LCCOMB_X68_Y31_N14
\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[27]~78_combout\) # (\setTemps|Mod1|auto_generated|divider|divider|StageOut[27]~79_combout\)))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\setTemps|Mod1|auto_generated|divider|divider|StageOut[27]~78_combout\) # (\setTemps|Mod1|auto_generated|divider|divider|StageOut[27]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[27]~78_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[27]~79_combout\,
	datad => VCC,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X68_Y31_N16
\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[28]~76_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[28]~77_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[28]~76_combout\ & 
-- (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[28]~77_combout\)))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|StageOut[28]~76_combout\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[28]~77_combout\ & 
-- !\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[28]~76_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[28]~77_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X68_Y31_N18
\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[29]~75_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[29]~74_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\setTemps|Mod1|auto_generated|divider|divider|StageOut[29]~75_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[29]~74_combout\)))))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[29]~75_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[29]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[29]~75_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[29]~74_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X68_Y31_N20
\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[30]~73_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[30]~72_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[30]~73_combout\ & 
-- (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[30]~72_combout\)))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|StageOut[30]~73_combout\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[30]~72_combout\ & 
-- !\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[30]~73_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[30]~72_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X68_Y31_N22
\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X67_Y31_N6
\setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\setTemps|s_Tsol\(8)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datab => \setTemps|s_Tsol\(8),
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\);

-- Location: LCCOMB_X67_Y31_N16
\setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~80_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~80_combout\);

-- Location: LCCOMB_X67_Y31_N12
\setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((!\setTemps|s_Tsol\(7)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \setTemps|s_Tsol\(7),
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\);

-- Location: LCCOMB_X67_Y31_N2
\setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~81_combout\ = (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~81_combout\);

-- Location: LCCOMB_X67_Y31_N8
\setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout\ = (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout\);

-- Location: LCCOMB_X67_Y31_N14
\setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (!\setTemps|s_Tsol\(6))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \setTemps|s_Tsol\(6),
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\);

-- Location: LCCOMB_X67_Y31_N10
\setTemps|Mod1|auto_generated|divider|divider|StageOut[37]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout\ = (\setTemps|s_Tsol\(5) & \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tsol\(5),
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout\);

-- Location: LCCOMB_X67_Y31_N0
\setTemps|Mod1|auto_generated|divider|divider|StageOut[37]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[37]~84_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[37]~84_combout\);

-- Location: LCCOMB_X65_Y31_N28
\setTemps|Mod1|auto_generated|divider|divider|StageOut[36]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout\ = (\setTemps|s_Tsol\(4) & \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(4),
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout\);

-- Location: LCCOMB_X65_Y31_N10
\setTemps|Mod1|auto_generated|divider|divider|StageOut[36]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[36]~86_combout\ = (\setTemps|s_Tsol\(4) & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(4),
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[36]~86_combout\);

-- Location: LCCOMB_X67_Y31_N20
\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout\) # (\setTemps|Mod1|auto_generated|divider|divider|StageOut[36]~86_combout\)))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\setTemps|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout\) # (\setTemps|Mod1|auto_generated|divider|divider|StageOut[36]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[36]~85_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[36]~86_combout\,
	datad => VCC,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X67_Y31_N22
\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[37]~84_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout\ & 
-- (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[37]~84_combout\)))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[37]~84_combout\ & 
-- !\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[37]~83_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[37]~84_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X67_Y31_N24
\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\)))))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~82_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X67_Y31_N26
\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~81_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\ & 
-- (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~81_combout\)))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~81_combout\ & 
-- !\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~81_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X67_Y31_N28
\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~80_combout\))))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\) # 
-- ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~80_combout\) # (GND))))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\) # ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~80_combout\) # 
-- (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~80_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X67_Y31_N30
\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X66_Y31_N12
\setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~87_combout\ = (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~87_combout\);

-- Location: LCCOMB_X67_Y31_N18
\setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\) # 
-- ((\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|StageOut[40]~129_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\);

-- Location: LCCOMB_X66_Y31_N10
\setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~88_combout\ = (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~88_combout\);

-- Location: LCCOMB_X66_Y31_N16
\setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\) # 
-- ((!\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[39]~130_combout\,
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\);

-- Location: LCCOMB_X67_Y31_N4
\setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\) # 
-- ((!\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \setTemps|Mod1|auto_generated|divider|divider|StageOut[38]~131_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\);

-- Location: LCCOMB_X66_Y31_N8
\setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~89_combout\ = (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~89_combout\);

-- Location: LCCOMB_X66_Y31_N6
\setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~90_combout\ = (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~90_combout\);

-- Location: LCCOMB_X66_Y31_N4
\setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\setTemps|s_Tsol\(5))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \setTemps|s_Tsol\(5),
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\);

-- Location: LCCOMB_X65_Y31_N16
\setTemps|Mod1|auto_generated|divider|divider|StageOut[46]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[46]~91_combout\ = (\setTemps|s_Tsol\(4) & \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(4),
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[46]~91_combout\);

-- Location: LCCOMB_X65_Y31_N6
\setTemps|Mod1|auto_generated|divider|divider|StageOut[46]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[46]~92_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[46]~92_combout\);

-- Location: LCCOMB_X65_Y31_N12
\setTemps|Mod1|auto_generated|divider|divider|StageOut[45]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[45]~93_combout\ = (!\setTemps|s_Tsol\(3) & \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(3),
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[45]~93_combout\);

-- Location: LCCOMB_X65_Y31_N30
\setTemps|Mod1|auto_generated|divider|divider|StageOut[45]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[45]~94_combout\ = (!\setTemps|s_Tsol\(3) & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(3),
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[45]~94_combout\);

-- Location: LCCOMB_X66_Y31_N18
\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[45]~93_combout\) # (\setTemps|Mod1|auto_generated|divider|divider|StageOut[45]~94_combout\)))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\setTemps|Mod1|auto_generated|divider|divider|StageOut[45]~93_combout\) # (\setTemps|Mod1|auto_generated|divider|divider|StageOut[45]~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[45]~93_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[45]~94_combout\,
	datad => VCC,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X66_Y31_N20
\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[46]~91_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[46]~92_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[46]~91_combout\ & 
-- (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[46]~92_combout\)))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|StageOut[46]~91_combout\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[46]~92_combout\ & 
-- !\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[46]~91_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[46]~92_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X66_Y31_N22
\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~90_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~90_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\)))))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~90_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~90_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X66_Y31_N24
\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~89_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\ & 
-- (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~89_combout\)))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~89_combout\ & 
-- !\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~89_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X66_Y31_N26
\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~88_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\))))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~88_combout\) # 
-- ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\) # (GND))))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~88_combout\) # ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\) # 
-- (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~88_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X66_Y31_N28
\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~87_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~87_combout\ & 
-- (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\)))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~87_combout\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\ & 
-- !\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~87_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X66_Y31_N30
\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X66_Y31_N14
\setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\) # 
-- ((!\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|StageOut[50]~117_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\);

-- Location: LCCOMB_X67_Y32_N0
\setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~95_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~95_combout\);

-- Location: LCCOMB_X67_Y32_N2
\setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~96_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~96_combout\);

-- Location: LCCOMB_X66_Y31_N0
\setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\) # 
-- ((!\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[49]~118_combout\,
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\);

-- Location: LCCOMB_X67_Y32_N20
\setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~97_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~97_combout\);

-- Location: LCCOMB_X67_Y32_N26
\setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\) # 
-- ((!\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \setTemps|Mod1|auto_generated|divider|divider|StageOut[48]~119_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\);

-- Location: LCCOMB_X66_Y31_N2
\setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\) # 
-- ((!\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[47]~132_combout\,
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\);

-- Location: LCCOMB_X67_Y32_N10
\setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~98_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~98_combout\);

-- Location: LCCOMB_X67_Y32_N30
\setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\setTemps|s_Tsol\(4)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \setTemps|s_Tsol\(4),
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\);

-- Location: LCCOMB_X67_Y32_N28
\setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~99_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~99_combout\);

-- Location: LCCOMB_X67_Y32_N4
\setTemps|Mod1|auto_generated|divider|divider|StageOut[55]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[55]~101_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[55]~101_combout\);

-- Location: LCCOMB_X67_Y32_N18
\setTemps|Mod1|auto_generated|divider|divider|StageOut[55]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[55]~100_combout\ = (!\setTemps|s_Tsol\(3) & \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(3),
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[55]~100_combout\);

-- Location: LCCOMB_X67_Y32_N6
\setTemps|Mod1|auto_generated|divider|divider|StageOut[54]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[54]~102_combout\ = (\setTemps|s_Tsol\(2) & \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tsol\(2),
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[54]~102_combout\);

-- Location: LCCOMB_X67_Y32_N12
\setTemps|Mod1|auto_generated|divider|divider|StageOut[54]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[54]~103_combout\ = (\setTemps|s_Tsol\(2) & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tsol\(2),
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[54]~103_combout\);

-- Location: LCCOMB_X66_Y32_N8
\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[54]~102_combout\) # (\setTemps|Mod1|auto_generated|divider|divider|StageOut[54]~103_combout\)))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\setTemps|Mod1|auto_generated|divider|divider|StageOut[54]~102_combout\) # (\setTemps|Mod1|auto_generated|divider|divider|StageOut[54]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[54]~102_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[54]~103_combout\,
	datad => VCC,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X66_Y32_N10
\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[55]~101_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[55]~100_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[55]~101_combout\ & 
-- (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[55]~100_combout\)))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|StageOut[55]~101_combout\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[55]~100_combout\ & 
-- !\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[55]~101_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[55]~100_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X66_Y32_N12
\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~99_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~99_combout\)))))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~99_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X66_Y32_N14
\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~98_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\ & 
-- (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~98_combout\)))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~98_combout\ & 
-- !\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~98_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X66_Y32_N16
\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~97_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\))))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~97_combout\) # 
-- ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\) # (GND))))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~97_combout\) # ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\) # 
-- (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~97_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X66_Y32_N18
\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~96_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~96_combout\ & 
-- (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\)))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~96_combout\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\ & 
-- !\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~96_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X66_Y32_N20
\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~95_combout\))))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\) # 
-- ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~95_combout\) # (GND))))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\) # ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~95_combout\) # 
-- (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~95_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X66_Y32_N22
\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X65_Y32_N28
\setTemps|Mod1|auto_generated|divider|divider|StageOut[63]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[63]~104_combout\ = (\setTemps|s_Tsol\(1) & \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(1),
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[63]~104_combout\);

-- Location: LCCOMB_X65_Y32_N20
\setTemps|Mod1|auto_generated|divider|divider|StageOut[63]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[63]~105_combout\ = (\setTemps|s_Tsol\(1) & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(1),
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[63]~105_combout\);

-- Location: LCCOMB_X65_Y32_N2
\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[63]~104_combout\) # (\setTemps|Mod1|auto_generated|divider|divider|StageOut[63]~105_combout\)))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\setTemps|Mod1|auto_generated|divider|divider|StageOut[63]~104_combout\) # (\setTemps|Mod1|auto_generated|divider|divider|StageOut[63]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[63]~104_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[63]~105_combout\,
	datad => VCC,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X66_Y32_N4
\setTemps|Mod1|auto_generated|divider|divider|StageOut[70]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[70]~124_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\) # 
-- ((!\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[70]~124_combout\);

-- Location: LCCOMB_X66_Y32_N0
\setTemps|Mod1|auto_generated|divider|divider|StageOut[70]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[70]~106_combout\ = (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[70]~106_combout\);

-- Location: LCCOMB_X66_Y32_N6
\setTemps|Mod1|auto_generated|divider|divider|StageOut[69]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[69]~107_combout\ = (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[69]~107_combout\);

-- Location: LCCOMB_X67_Y32_N16
\setTemps|Mod1|auto_generated|divider|divider|StageOut[69]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[69]~125_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\) # 
-- ((\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|StageOut[59]~121_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[69]~125_combout\);

-- Location: LCCOMB_X67_Y32_N14
\setTemps|Mod1|auto_generated|divider|divider|StageOut[68]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[68]~126_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\) # 
-- ((\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \setTemps|Mod1|auto_generated|divider|divider|StageOut[58]~122_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[68]~126_combout\);

-- Location: LCCOMB_X66_Y32_N28
\setTemps|Mod1|auto_generated|divider|divider|StageOut[68]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[68]~108_combout\ = (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[68]~108_combout\);

-- Location: LCCOMB_X66_Y32_N2
\setTemps|Mod1|auto_generated|divider|divider|StageOut[67]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[67]~127_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\) # 
-- ((!\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|StageOut[57]~123_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[67]~127_combout\);

-- Location: LCCOMB_X66_Y32_N26
\setTemps|Mod1|auto_generated|divider|divider|StageOut[67]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[67]~109_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[67]~109_combout\);

-- Location: LCCOMB_X66_Y32_N24
\setTemps|Mod1|auto_generated|divider|divider|StageOut[66]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[66]~110_combout\ = (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[66]~110_combout\);

-- Location: LCCOMB_X67_Y32_N8
\setTemps|Mod1|auto_generated|divider|divider|StageOut[66]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[66]~128_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\) # 
-- ((!\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[56]~133_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[66]~128_combout\);

-- Location: LCCOMB_X66_Y32_N30
\setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\ = (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\);

-- Location: LCCOMB_X67_Y32_N24
\setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((!\setTemps|s_Tsol\(3)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \setTemps|s_Tsol\(3),
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\);

-- Location: LCCOMB_X65_Y32_N30
\setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\ = (\setTemps|s_Tsol\(2) & \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(2),
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\);

-- Location: LCCOMB_X65_Y32_N0
\setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\);

-- Location: LCCOMB_X65_Y32_N4
\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\ & 
-- (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\)))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\ & 
-- !\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X65_Y32_N6
\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\)))))
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X65_Y32_N8
\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|StageOut[66]~110_combout\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[66]~128_combout\ & 
-- !\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[66]~110_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[66]~128_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X65_Y32_N10
\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ = CARRY((\setTemps|Mod1|auto_generated|divider|divider|StageOut[67]~127_combout\) # ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[67]~109_combout\) # 
-- (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[67]~127_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[67]~109_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\);

-- Location: LCCOMB_X65_Y32_N12
\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|StageOut[68]~126_combout\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[68]~108_combout\ & 
-- !\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[68]~126_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[68]~108_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\);

-- Location: LCCOMB_X65_Y32_N14
\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\ = CARRY((\setTemps|Mod1|auto_generated|divider|divider|StageOut[69]~107_combout\) # ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[69]~125_combout\) # 
-- (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[69]~107_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[69]~125_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\);

-- Location: LCCOMB_X65_Y32_N16
\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\ = CARRY((!\setTemps|Mod1|auto_generated|divider|divider|StageOut[70]~124_combout\ & (!\setTemps|Mod1|auto_generated|divider|divider|StageOut[70]~106_combout\ & 
-- !\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[70]~124_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[70]~106_combout\,
	datad => VCC,
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13_cout\,
	cout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\);

-- Location: LCCOMB_X65_Y32_N18
\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15_cout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X65_Y32_N26
\setTemps|Mod1|auto_generated|divider|divider|StageOut[73]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\setTemps|s_Tsol\(1)))) # 
-- (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \setTemps|s_Tsol\(1),
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\);

-- Location: FF_X66_Y34_N19
\setTemps|s_decimas[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|s_decimas[1]~1_combout\,
	asdata => \setTemps|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\,
	sload => \setTemps|Equal2~3_combout\,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_decimas\(1));

-- Location: LCCOMB_X66_Y30_N10
\setTemps|decimas[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|decimas[1]~feeder_combout\ = \setTemps|s_decimas\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \setTemps|s_decimas\(1),
	combout => \setTemps|decimas[1]~feeder_combout\);

-- Location: FF_X66_Y30_N11
\setTemps|decimas[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|decimas[1]~feeder_combout\,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|decimas\(1));

-- Location: LCCOMB_X57_Y34_N0
\setTemps|Mod5|auto_generated|divider|divider|StageOut[74]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[74]~115_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~113_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~112_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~113_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|StageOut[64]~112_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[74]~115_combout\);

-- Location: LCCOMB_X63_Y34_N22
\setTemps|Mod3|auto_generated|divider|divider|StageOut[74]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[74]~115_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~113_combout\) # 
-- ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~112_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (((\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~113_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[64]~112_combout\,
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[74]~115_combout\);

-- Location: LCCOMB_X66_Y34_N16
\setTemps|s_decimas[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_decimas[2]~2_combout\ = (\setTemps|Equal2~2_combout\ & (\setTemps|Mod5|auto_generated|divider|divider|StageOut[74]~115_combout\)) # (!\setTemps|Equal2~2_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[74]~115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|StageOut[74]~115_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[74]~115_combout\,
	datad => \setTemps|Equal2~2_combout\,
	combout => \setTemps|s_decimas[2]~2_combout\);

-- Location: LCCOMB_X65_Y32_N24
\setTemps|Mod1|auto_generated|divider|divider|StageOut[74]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\) # 
-- ((\setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (((\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~112_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[64]~113_combout\,
	datac => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\);

-- Location: FF_X66_Y34_N17
\setTemps|s_decimas[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|s_decimas[2]~2_combout\,
	asdata => \setTemps|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\,
	sload => \setTemps|Equal2~3_combout\,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_decimas\(2));

-- Location: LCCOMB_X66_Y30_N0
\setTemps|decimas[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|decimas[2]~feeder_combout\ = \setTemps|s_decimas\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \setTemps|s_decimas\(2),
	combout => \setTemps|decimas[2]~feeder_combout\);

-- Location: FF_X66_Y30_N1
\setTemps|decimas[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|decimas[2]~feeder_combout\,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|decimas\(2));

-- Location: LCCOMB_X63_Y34_N28
\setTemps|Mod3|auto_generated|divider|divider|StageOut[75]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod3|auto_generated|divider|divider|StageOut[75]~116_combout\ = (\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~111_combout\) # 
-- ((\setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~134_combout\)))) # (!\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (((\setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~111_combout\,
	datab => \setTemps|Mod3|auto_generated|divider|divider|StageOut[65]~134_combout\,
	datac => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \setTemps|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \setTemps|Mod3|auto_generated|divider|divider|StageOut[75]~116_combout\);

-- Location: LCCOMB_X57_Y34_N2
\setTemps|Mod5|auto_generated|divider|divider|StageOut[75]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod5|auto_generated|divider|divider|StageOut[75]~116_combout\ = (\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (((\setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~134_combout\) # 
-- (\setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~111_combout\)))) # (!\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~134_combout\,
	datad => \setTemps|Mod5|auto_generated|divider|divider|StageOut[65]~111_combout\,
	combout => \setTemps|Mod5|auto_generated|divider|divider|StageOut[75]~116_combout\);

-- Location: LCCOMB_X66_Y34_N22
\setTemps|s_decimas[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_decimas[3]~3_combout\ = (\setTemps|Equal2~2_combout\ & ((\setTemps|Mod5|auto_generated|divider|divider|StageOut[75]~116_combout\))) # (!\setTemps|Equal2~2_combout\ & (\setTemps|Mod3|auto_generated|divider|divider|StageOut[75]~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod3|auto_generated|divider|divider|StageOut[75]~116_combout\,
	datab => \setTemps|Mod5|auto_generated|divider|divider|StageOut[75]~116_combout\,
	datad => \setTemps|Equal2~2_combout\,
	combout => \setTemps|s_decimas[3]~3_combout\);

-- Location: LCCOMB_X65_Y32_N22
\setTemps|Mod1|auto_generated|divider|divider|StageOut[75]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\ = (\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (((\setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\) # 
-- (\setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\)))) # (!\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datab => \setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~134_combout\,
	datac => \setTemps|Mod1|auto_generated|divider|divider|StageOut[65]~111_combout\,
	datad => \setTemps|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \setTemps|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\);

-- Location: FF_X66_Y34_N23
\setTemps|s_decimas[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|s_decimas[3]~3_combout\,
	asdata => \setTemps|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\,
	sload => \setTemps|Equal2~3_combout\,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_decimas\(3));

-- Location: FF_X66_Y30_N31
\setTemps|decimas[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|s_decimas\(3),
	sload => VCC,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|decimas\(3));

-- Location: LCCOMB_X66_Y34_N24
\setTemps|s_decimas[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_decimas[0]~0_combout\ = (\setTemps|Equal2~2_combout\ & ((\setTemps|s_Tgel\(0)))) # (!\setTemps|Equal2~2_combout\ & (\setTemps|s_Tlua\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tlua\(0),
	datac => \setTemps|s_Tgel\(0),
	datad => \setTemps|Equal2~2_combout\,
	combout => \setTemps|s_decimas[0]~0_combout\);

-- Location: LCCOMB_X66_Y34_N28
\setTemps|s_decimas[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_decimas[0]~feeder_combout\ = \setTemps|s_decimas[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_decimas[0]~0_combout\,
	combout => \setTemps|s_decimas[0]~feeder_combout\);

-- Location: FF_X66_Y34_N29
\setTemps|s_decimas[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|s_decimas[0]~feeder_combout\,
	asdata => \setTemps|s_Tsol\(0),
	sload => \setTemps|Equal2~3_combout\,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_decimas\(0));

-- Location: FF_X66_Y30_N13
\setTemps|decimas[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|s_decimas\(0),
	sload => VCC,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|decimas\(0));

-- Location: LCCOMB_X66_Y30_N4
\setTemp_Tenths|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemp_Tenths|Mux6~0_combout\ = (\setTemps|decimas\(2) & (!\setTemps|decimas\(1) & (\setTemps|decimas\(3) $ (!\setTemps|decimas\(0))))) # (!\setTemps|decimas\(2) & (\setTemps|decimas\(0) & (\setTemps|decimas\(1) $ (!\setTemps|decimas\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|decimas\(1),
	datab => \setTemps|decimas\(2),
	datac => \setTemps|decimas\(3),
	datad => \setTemps|decimas\(0),
	combout => \setTemp_Tenths|Mux6~0_combout\);

-- Location: LCCOMB_X66_Y30_N18
\setTempTenthsHex|HexOut[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenthsHex|HexOut[0]~0_combout\ = (\setTemps|Equal2~0_combout\ & ((\setTemp_Tenths|Mux6~0_combout\))) # (!\setTemps|Equal2~0_combout\ & (\tAmb_Tenths|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tAmb_Tenths|Mux6~0_combout\,
	datab => \setTemp_Tenths|Mux6~0_combout\,
	datad => \setTemps|Equal2~0_combout\,
	combout => \setTempTenthsHex|HexOut[0]~0_combout\);

-- Location: LCCOMB_X66_Y29_N18
\tAmb_Tenths|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tAmb_Tenths|Mux5~0_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\ & ((\ambientSimulator|s_count\(0) & (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\)) # 
-- (!\ambientSimulator|s_count\(0) & ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\))))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\ & 
-- (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\ & (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\ $ (\ambientSimulator|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\,
	datac => \ambientSimulator|s_count\(0),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\,
	combout => \tAmb_Tenths|Mux5~0_combout\);

-- Location: LCCOMB_X66_Y30_N8
\setTemp_Tenths|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemp_Tenths|Mux5~0_combout\ = (\setTemps|decimas\(1) & ((\setTemps|decimas\(0) & ((\setTemps|decimas\(3)))) # (!\setTemps|decimas\(0) & (\setTemps|decimas\(2))))) # (!\setTemps|decimas\(1) & (\setTemps|decimas\(2) & (\setTemps|decimas\(3) $ 
-- (\setTemps|decimas\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|decimas\(1),
	datab => \setTemps|decimas\(2),
	datac => \setTemps|decimas\(3),
	datad => \setTemps|decimas\(0),
	combout => \setTemp_Tenths|Mux5~0_combout\);

-- Location: LCCOMB_X66_Y30_N22
\setTempTenthsHex|HexOut[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenthsHex|HexOut[1]~1_combout\ = (\setTemps|Equal2~0_combout\ & ((\setTemp_Tenths|Mux5~0_combout\))) # (!\setTemps|Equal2~0_combout\ & (\tAmb_Tenths|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tAmb_Tenths|Mux5~0_combout\,
	datab => \setTemp_Tenths|Mux5~0_combout\,
	datad => \setTemps|Equal2~0_combout\,
	combout => \setTempTenthsHex|HexOut[1]~1_combout\);

-- Location: LCCOMB_X66_Y29_N8
\tAmb_Tenths|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tAmb_Tenths|Mux4~0_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\ & (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\ & 
-- ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\) # (!\ambientSimulator|s_count\(0))))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\ & 
-- (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\ & (!\ambientSimulator|s_count\(0) & !\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\,
	datac => \ambientSimulator|s_count\(0),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\,
	combout => \tAmb_Tenths|Mux4~0_combout\);

-- Location: LCCOMB_X66_Y30_N24
\setTemp_Tenths|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemp_Tenths|Mux4~0_combout\ = (\setTemps|decimas\(2) & (\setTemps|decimas\(3) & ((\setTemps|decimas\(1)) # (!\setTemps|decimas\(0))))) # (!\setTemps|decimas\(2) & (\setTemps|decimas\(1) & (!\setTemps|decimas\(3) & !\setTemps|decimas\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|decimas\(1),
	datab => \setTemps|decimas\(2),
	datac => \setTemps|decimas\(3),
	datad => \setTemps|decimas\(0),
	combout => \setTemp_Tenths|Mux4~0_combout\);

-- Location: LCCOMB_X66_Y30_N14
\setTempTenthsHex|HexOut[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenthsHex|HexOut[2]~2_combout\ = (\setTemps|Equal2~0_combout\ & ((\setTemp_Tenths|Mux4~0_combout\))) # (!\setTemps|Equal2~0_combout\ & (\tAmb_Tenths|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tAmb_Tenths|Mux4~0_combout\,
	datab => \setTemp_Tenths|Mux4~0_combout\,
	datad => \setTemps|Equal2~0_combout\,
	combout => \setTempTenthsHex|HexOut[2]~2_combout\);

-- Location: LCCOMB_X66_Y29_N22
\tAmb_Tenths|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tAmb_Tenths|Mux3~0_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\ & ((\ambientSimulator|s_count\(0) & ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\))) # 
-- (!\ambientSimulator|s_count\(0) & (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\ & !\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\)))) # 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\ & (\ambientSimulator|s_count\(0) $ 
-- (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\,
	datac => \ambientSimulator|s_count\(0),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\,
	combout => \tAmb_Tenths|Mux3~0_combout\);

-- Location: LCCOMB_X66_Y30_N16
\setTemp_Tenths|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemp_Tenths|Mux3~0_combout\ = (\setTemps|decimas\(1) & ((\setTemps|decimas\(2) & ((\setTemps|decimas\(0)))) # (!\setTemps|decimas\(2) & (\setTemps|decimas\(3) & !\setTemps|decimas\(0))))) # (!\setTemps|decimas\(1) & (!\setTemps|decimas\(3) & 
-- (\setTemps|decimas\(2) $ (\setTemps|decimas\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|decimas\(1),
	datab => \setTemps|decimas\(2),
	datac => \setTemps|decimas\(3),
	datad => \setTemps|decimas\(0),
	combout => \setTemp_Tenths|Mux3~0_combout\);

-- Location: LCCOMB_X66_Y29_N20
\setTempTenthsHex|HexOut[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenthsHex|HexOut[3]~3_combout\ = (\setTemps|Equal2~0_combout\ & ((\setTemp_Tenths|Mux3~0_combout\))) # (!\setTemps|Equal2~0_combout\ & (\tAmb_Tenths|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tAmb_Tenths|Mux3~0_combout\,
	datac => \setTemps|Equal2~0_combout\,
	datad => \setTemp_Tenths|Mux3~0_combout\,
	combout => \setTempTenthsHex|HexOut[3]~3_combout\);

-- Location: LCCOMB_X66_Y30_N26
\setTemp_Tenths|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemp_Tenths|Mux2~0_combout\ = (\setTemps|decimas\(1) & (((!\setTemps|decimas\(3) & \setTemps|decimas\(0))))) # (!\setTemps|decimas\(1) & ((\setTemps|decimas\(2) & (!\setTemps|decimas\(3))) # (!\setTemps|decimas\(2) & ((\setTemps|decimas\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|decimas\(1),
	datab => \setTemps|decimas\(2),
	datac => \setTemps|decimas\(3),
	datad => \setTemps|decimas\(0),
	combout => \setTemp_Tenths|Mux2~0_combout\);

-- Location: LCCOMB_X66_Y29_N2
\tAmb_Tenths|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tAmb_Tenths|Mux2~0_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\ & (\ambientSimulator|s_count\(0)))) # 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\ & ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\)) # 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\ & ((\ambientSimulator|s_count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\,
	datac => \ambientSimulator|s_count\(0),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\,
	combout => \tAmb_Tenths|Mux2~0_combout\);

-- Location: LCCOMB_X66_Y30_N12
\setTempTenthsHex|HexOut[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenthsHex|HexOut[4]~4_combout\ = (\setTemps|Equal2~0_combout\ & (\setTemp_Tenths|Mux2~0_combout\)) # (!\setTemps|Equal2~0_combout\ & ((\tAmb_Tenths|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemp_Tenths|Mux2~0_combout\,
	datab => \tAmb_Tenths|Mux2~0_combout\,
	datad => \setTemps|Equal2~0_combout\,
	combout => \setTempTenthsHex|HexOut[4]~4_combout\);

-- Location: LCCOMB_X66_Y29_N0
\tAmb_Tenths|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tAmb_Tenths|Mux1~0_combout\ = (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\ & (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\ & ((\ambientSimulator|s_count\(0)) # 
-- (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\)))) # (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\ & (\ambientSimulator|s_count\(0) & 
-- (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\ $ (!\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\,
	datac => \ambientSimulator|s_count\(0),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\,
	combout => \tAmb_Tenths|Mux1~0_combout\);

-- Location: LCCOMB_X66_Y30_N28
\setTemp_Tenths|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemp_Tenths|Mux1~0_combout\ = (\setTemps|decimas\(1) & (!\setTemps|decimas\(3) & ((\setTemps|decimas\(0)) # (!\setTemps|decimas\(2))))) # (!\setTemps|decimas\(1) & (\setTemps|decimas\(0) & (\setTemps|decimas\(2) $ (!\setTemps|decimas\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|decimas\(1),
	datab => \setTemps|decimas\(2),
	datac => \setTemps|decimas\(3),
	datad => \setTemps|decimas\(0),
	combout => \setTemp_Tenths|Mux1~0_combout\);

-- Location: LCCOMB_X66_Y30_N2
\setTempTenthsHex|HexOut[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenthsHex|HexOut[5]~5_combout\ = (\setTemps|Equal2~0_combout\ & ((\setTemp_Tenths|Mux1~0_combout\))) # (!\setTemps|Equal2~0_combout\ & (\tAmb_Tenths|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tAmb_Tenths|Mux1~0_combout\,
	datac => \setTemps|Equal2~0_combout\,
	datad => \setTemp_Tenths|Mux1~0_combout\,
	combout => \setTempTenthsHex|HexOut[5]~5_combout\);

-- Location: LCCOMB_X66_Y29_N10
\tAmb_Tenths|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tAmb_Tenths|Mux0~0_combout\ = (\ambientSimulator|s_count\(0) & ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\) # (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\ $ 
-- (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\)))) # (!\ambientSimulator|s_count\(0) & ((\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\) # 
-- (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\ $ (\ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[75]~116_combout\,
	datab => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[73]~114_combout\,
	datac => \ambientSimulator|s_count\(0),
	datad => \ambientSimulator|Mod1|auto_generated|divider|divider|StageOut[74]~115_combout\,
	combout => \tAmb_Tenths|Mux0~0_combout\);

-- Location: LCCOMB_X66_Y30_N20
\setTemp_Tenths|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemp_Tenths|Mux0~0_combout\ = (\setTemps|decimas\(0) & ((\setTemps|decimas\(3)) # (\setTemps|decimas\(1) $ (\setTemps|decimas\(2))))) # (!\setTemps|decimas\(0) & ((\setTemps|decimas\(1)) # (\setTemps|decimas\(2) $ (\setTemps|decimas\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|decimas\(1),
	datab => \setTemps|decimas\(2),
	datac => \setTemps|decimas\(3),
	datad => \setTemps|decimas\(0),
	combout => \setTemp_Tenths|Mux0~0_combout\);

-- Location: LCCOMB_X66_Y29_N24
\setTempTenthsHex|HexOut[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenthsHex|HexOut[6]~6_combout\ = (\setTemps|Equal2~0_combout\ & ((\setTemp_Tenths|Mux0~0_combout\))) # (!\setTemps|Equal2~0_combout\ & (\tAmb_Tenths|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tAmb_Tenths|Mux0~0_combout\,
	datac => \setTemps|Equal2~0_combout\,
	datad => \setTemp_Tenths|Mux0~0_combout\,
	combout => \setTempTenthsHex|HexOut[6]~6_combout\);

-- Location: LCCOMB_X61_Y29_N20
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \ambientSimulator|s_count\(4) $ (GND)
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(!\ambientSimulator|s_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(4),
	datad => VCC,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X61_Y29_N22
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\ambientSimulator|s_count\(5) & (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\ambientSimulator|s_count\(5) & 
-- (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\ambientSimulator|s_count\(5) & !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(5),
	datad => VCC,
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X61_Y29_N24
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\ambientSimulator|s_count\(6) & ((GND) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\ambientSimulator|s_count\(6) & 
-- (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\ambientSimulator|s_count\(6)) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(6),
	datad => VCC,
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X61_Y29_N26
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\ambientSimulator|s_count\(7) & ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND))) # (!\ambientSimulator|s_count\(7) & 
-- (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((\ambientSimulator|s_count\(7)) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(7),
	datad => VCC,
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X61_Y29_N28
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\ambientSimulator|s_count\(8) & (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\ambientSimulator|s_count\(8) & 
-- (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\ambientSimulator|s_count\(8) & !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(8),
	datad => VCC,
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X61_Y29_N30
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X62_Y29_N22
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[60]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ambientSimulator|s_count\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ambientSimulator|s_count\(8),
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\);

-- Location: LCCOMB_X62_Y29_N20
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[60]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[60]~67_combout\ = (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[60]~67_combout\);

-- Location: LCCOMB_X61_Y29_N16
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[59]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[59]~68_combout\ = (!\ambientSimulator|s_count\(7) & \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(7),
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[59]~68_combout\);

-- Location: LCCOMB_X61_Y29_N6
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[59]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[59]~69_combout\ = (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[59]~69_combout\);

-- Location: LCCOMB_X62_Y29_N30
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[58]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\ = (\ambientSimulator|s_count\(6) & \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(6),
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\);

-- Location: LCCOMB_X62_Y29_N16
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[58]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[58]~71_combout\ = (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[58]~71_combout\);

-- Location: LCCOMB_X61_Y29_N0
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[57]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[57]~72_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ambientSimulator|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ambientSimulator|s_count\(5),
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[57]~72_combout\);

-- Location: LCCOMB_X61_Y29_N18
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[57]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[57]~73_combout\ = (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[57]~73_combout\);

-- Location: LCCOMB_X61_Y29_N10
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[56]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[56]~75_combout\ = (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[56]~75_combout\);

-- Location: LCCOMB_X61_Y29_N4
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[56]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[56]~74_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & !\ambientSimulator|s_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ambientSimulator|s_count\(4),
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[56]~74_combout\);

-- Location: LCCOMB_X62_Y29_N26
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[55]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[55]~76_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ambientSimulator|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ambientSimulator|s_count\(3),
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[55]~76_combout\);

-- Location: LCCOMB_X62_Y29_N24
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[55]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[55]~77_combout\ = (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ambientSimulator|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ambientSimulator|s_count\(3),
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[55]~77_combout\);

-- Location: LCCOMB_X62_Y29_N0
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[55]~76_combout\) # 
-- (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[55]~77_combout\)))
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[55]~76_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[55]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[55]~76_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[55]~77_combout\,
	datad => VCC,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X62_Y29_N2
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & 
-- (((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[56]~75_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[56]~74_combout\)))) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & 
-- (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[56]~75_combout\ & (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[56]~74_combout\)))
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[56]~75_combout\ & (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[56]~74_combout\ & 
-- !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[56]~75_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[56]~74_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X62_Y29_N4
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & 
-- ((((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[57]~72_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[57]~73_combout\))))) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ 
-- & ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[57]~72_combout\) # ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[57]~73_combout\) # (GND))))
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[57]~72_combout\) # ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[57]~73_combout\) # 
-- (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[57]~72_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[57]~73_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X62_Y29_N6
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\ & 
-- (((!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\ & ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[58]~71_combout\ 
-- & (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[58]~71_combout\ & ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) 
-- # (GND)))))
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\ & !\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[58]~71_combout\)) 
-- # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[58]~71_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X62_Y29_N8
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & 
-- (((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[59]~68_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[59]~69_combout\)))) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & 
-- ((((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[59]~68_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[59]~69_combout\)))))
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[59]~68_combout\) 
-- # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[59]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[59]~68_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[59]~69_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X62_Y29_N10
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & 
-- (((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[60]~67_combout\)))) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & 
-- (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\ & (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[60]~67_combout\)))
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\ & (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[60]~67_combout\ & 
-- !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[60]~67_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X62_Y29_N12
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X62_Y28_N16
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~81_combout\ = (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~81_combout\);

-- Location: LCCOMB_X61_Y29_N14
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~108_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ambientSimulator|s_count\(5)))) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \ambientSimulator|s_count\(5),
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~108_combout\);

-- Location: LCCOMB_X61_Y29_N12
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~109_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((!\ambientSimulator|s_count\(4)))) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ambientSimulator|s_count\(4),
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~109_combout\);

-- Location: LCCOMB_X63_Y28_N24
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~82_combout\ = (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~82_combout\);

-- Location: LCCOMB_X62_Y28_N14
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[65]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[65]~83_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ambientSimulator|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ambientSimulator|s_count\(3),
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[65]~83_combout\);

-- Location: LCCOMB_X62_Y28_N24
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[65]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[65]~84_combout\ = (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[65]~84_combout\);

-- Location: LCCOMB_X62_Y30_N18
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[54]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[54]~86_combout\ = (!\ambientSimulator|s_count\(2) & \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(2),
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[54]~86_combout\);

-- Location: LCCOMB_X62_Y30_N28
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[54]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[54]~87_combout\ = (!\ambientSimulator|s_count\(2) & !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(2),
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[54]~87_combout\);

-- Location: LCCOMB_X62_Y30_N16
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[54]~86_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[54]~87_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[54]~86_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[54]~87_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X63_Y28_N6
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[64]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[64]~88_combout\ = (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[64]~88_combout\);

-- Location: LCCOMB_X62_Y27_N26
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[64]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[64]~85_combout\ = (!\ambientSimulator|s_count\(2) & \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(2),
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[64]~85_combout\);

-- Location: LCCOMB_X63_Y28_N8
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[64]~88_combout\) # 
-- (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[64]~85_combout\)))
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[64]~88_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[64]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[64]~88_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[64]~85_combout\,
	datad => VCC,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X63_Y28_N10
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & 
-- (((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[65]~83_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[65]~84_combout\)))) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & 
-- (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[65]~83_combout\ & (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[65]~84_combout\)))
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[65]~83_combout\ & (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[65]~84_combout\ & 
-- !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[65]~83_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[65]~84_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X63_Y28_N12
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & 
-- ((((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~109_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~82_combout\))))) # 
-- (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~109_combout\) # ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~82_combout\) # 
-- (GND))))
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~109_combout\) # ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~82_combout\) 
-- # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~109_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~82_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X63_Y28_N14
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~81_combout\ & 
-- (((!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~81_combout\ & ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~108_combout\ 
-- & (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~108_combout\ & 
-- ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~81_combout\ & !\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~108_combout\)) 
-- # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~81_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~108_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X63_Y28_N0
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~78_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & 
-- !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~78_combout\);

-- Location: LCCOMB_X62_Y29_N18
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~105_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ambientSimulator|s_count\(8)))) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datac => \ambientSimulator|s_count\(8),
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~105_combout\);

-- Location: LCCOMB_X61_Y29_N8
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~106_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (!\ambientSimulator|s_count\(7))) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ambientSimulator|s_count\(7),
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~106_combout\);

-- Location: LCCOMB_X62_Y28_N18
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~79_combout\ = (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~79_combout\);

-- Location: LCCOMB_X63_Y28_N26
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~80_combout\ = (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~80_combout\);

-- Location: LCCOMB_X62_Y29_N28
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~107_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ambientSimulator|s_count\(6)))) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \ambientSimulator|s_count\(6),
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~107_combout\);

-- Location: LCCOMB_X63_Y28_N16
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & 
-- (((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~80_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~107_combout\)))) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ 
-- & ((((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~80_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~107_combout\)))))
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~80_combout\) 
-- # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~80_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~107_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X63_Y28_N18
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & 
-- (((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~106_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~79_combout\)))) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ 
-- & (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~106_combout\ & (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~79_combout\)))
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~106_combout\ & (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~79_combout\ 
-- & !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~106_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~79_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X63_Y28_N20
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & 
-- ((((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~78_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~105_combout\))))) # 
-- (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~78_combout\) # ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~105_combout\) # 
-- (GND))))
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~78_combout\) # ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~105_combout\) 
-- # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~78_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~105_combout\,
	datad => VCC,
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X63_Y28_N22
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X62_Y28_N2
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[77]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[77]~92_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & 
-- !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[77]~92_combout\);

-- Location: LCCOMB_X62_Y28_N10
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[77]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[77]~103_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~108_combout\) # ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & 
-- !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[67]~108_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[77]~103_combout\);

-- Location: LCCOMB_X62_Y28_N12
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[77]~92_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[77]~103_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[77]~92_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[77]~103_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X61_Y28_N12
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~89_combout\ = (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~89_combout\);

-- Location: LCCOMB_X63_Y28_N4
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~100_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~105_combout\) # ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & 
-- !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[70]~105_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~100_combout\);

-- Location: LCCOMB_X62_Y28_N6
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~90_combout\ = (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~90_combout\);

-- Location: LCCOMB_X62_Y28_N22
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~101_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~106_combout\) # ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & 
-- !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[69]~106_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~101_combout\);

-- Location: LCCOMB_X63_Y28_N2
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[78]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[78]~102_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~107_combout\) # ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & 
-- !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[68]~107_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[78]~102_combout\);

-- Location: LCCOMB_X61_Y28_N2
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[78]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[78]~91_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & 
-- !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[78]~91_combout\);

-- Location: LCCOMB_X61_Y28_N24
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[78]~102_combout\) # 
-- (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[78]~91_combout\)))
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[78]~102_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[78]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[78]~102_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[78]~91_combout\,
	datad => VCC,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X61_Y28_N26
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & 
-- (((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~90_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~101_combout\)))) # (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ 
-- & (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~90_combout\ & (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~101_combout\)))
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~90_combout\ & (!\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~101_combout\ & 
-- !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~90_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~101_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X61_Y28_N28
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- (((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~89_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~100_combout\)))) # (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ 
-- & ((((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~89_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~100_combout\)))))
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~89_combout\) 
-- # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~89_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~100_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X61_Y28_N30
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X61_Y28_N4
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[18]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[18]~46_combout\ = (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[18]~46_combout\);

-- Location: LCCOMB_X61_Y28_N8
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[18]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[18]~66_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~100_combout\) 
-- # ((!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[80]~100_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[18]~66_combout\);

-- Location: LCCOMB_X62_Y28_N20
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~67_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~101_combout\) 
-- # ((!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[79]~101_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~67_combout\);

-- Location: LCCOMB_X62_Y28_N28
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~47_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~47_combout\);

-- Location: LCCOMB_X61_Y28_N10
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~68_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[78]~102_combout\) 
-- # ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[78]~102_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~68_combout\);

-- Location: LCCOMB_X61_Y28_N6
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~48_combout\ = (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~48_combout\);

-- Location: LCCOMB_X62_Y28_N0
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[15]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[15]~49_combout\ = (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[15]~49_combout\);

-- Location: LCCOMB_X62_Y28_N8
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[15]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[15]~69_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[77]~103_combout\) 
-- # ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[77]~103_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[15]~69_combout\);

-- Location: LCCOMB_X61_Y28_N14
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[15]~49_combout\) # 
-- (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[15]~69_combout\)))
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[15]~49_combout\) # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[15]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[15]~49_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[15]~69_combout\,
	datad => VCC,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X61_Y28_N16
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~68_combout\) # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~48_combout\)))) # (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~68_combout\ & (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~48_combout\)))
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~68_combout\ & (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~48_combout\ & 
-- !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~68_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~48_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X61_Y28_N18
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- (((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~67_combout\) # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~47_combout\)))) # (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- ((((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~67_combout\) # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~47_combout\)))))
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~67_combout\) 
-- # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~67_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~47_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X61_Y28_N20
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[18]~46_combout\ & 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[18]~66_combout\ & !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[18]~46_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[18]~66_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X61_Y28_N22
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X62_Y28_N4
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~72_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[15]~69_combout\) 
-- # ((\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[15]~69_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~72_combout\);

-- Location: LCCOMB_X62_Y26_N2
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~52_combout\ = (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~52_combout\);

-- Location: LCCOMB_X62_Y26_N0
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[76]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[76]~93_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & 
-- !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[76]~93_combout\);

-- Location: LCCOMB_X63_Y28_N28
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[76]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[76]~104_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~109_combout\) # ((!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[66]~109_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[76]~104_combout\);

-- Location: LCCOMB_X62_Y26_N24
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[76]~93_combout\) # 
-- (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[76]~104_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[76]~93_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[76]~104_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X62_Y26_N30
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[20]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[20]~53_combout\ = (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[20]~53_combout\);

-- Location: LCCOMB_X62_Y26_N4
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[20]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[20]~73_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[76]~104_combout\) 
-- # ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[76]~104_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[20]~73_combout\);

-- Location: LCCOMB_X62_Y26_N14
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[20]~53_combout\) # 
-- (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[20]~73_combout\)))
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[20]~53_combout\) # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[20]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[20]~53_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[20]~73_combout\,
	datad => VCC,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X62_Y26_N16
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~72_combout\) # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~52_combout\)))) # (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~72_combout\ & (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~52_combout\)))
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~72_combout\ & (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~52_combout\ & 
-- !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~72_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~52_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X62_Y26_N10
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[23]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[23]~50_combout\ = (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[23]~50_combout\);

-- Location: LCCOMB_X62_Y28_N30
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[23]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[23]~70_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~67_combout\) 
-- # ((!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[17]~67_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[23]~70_combout\);

-- Location: LCCOMB_X62_Y26_N12
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~51_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & 
-- !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~51_combout\);

-- Location: LCCOMB_X61_Y28_N0
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~71_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~68_combout\) 
-- # ((!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[16]~68_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~71_combout\);

-- Location: LCCOMB_X62_Y26_N18
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- (((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~51_combout\) # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~71_combout\)))) # (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- ((((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~51_combout\) # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~71_combout\)))))
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~51_combout\) 
-- # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~51_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~71_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X62_Y26_N20
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[23]~50_combout\ & 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[23]~70_combout\ & !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[23]~50_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[23]~70_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X62_Y26_N22
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X62_Y26_N6
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~75_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~72_combout\) 
-- # ((\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[21]~72_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~75_combout\);

-- Location: LCCOMB_X63_Y26_N26
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[28]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[28]~54_combout\ = (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[28]~54_combout\);

-- Location: LCCOMB_X62_Y26_N28
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[28]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[28]~74_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~71_combout\) 
-- # ((!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[22]~71_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[28]~74_combout\);

-- Location: LCCOMB_X63_Y26_N12
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~55_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~55_combout\);

-- Location: LCCOMB_X62_Y26_N8
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~76_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[20]~73_combout\) 
-- # ((!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[20]~73_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~76_combout\);

-- Location: LCCOMB_X63_Y26_N2
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~56_combout\ = (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~56_combout\);

-- Location: LCCOMB_X62_Y28_N26
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[75]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[75]~110_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ambientSimulator|s_count\(3)))) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datab => \ambientSimulator|s_count\(3),
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[75]~110_combout\);

-- Location: LCCOMB_X63_Y26_N10
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[25]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[25]~77_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[75]~110_combout\) 
-- # ((!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[75]~110_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[25]~77_combout\);

-- Location: LCCOMB_X63_Y26_N4
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[75]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[75]~94_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & 
-- !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[75]~94_combout\);

-- Location: LCCOMB_X63_Y26_N28
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[75]~94_combout\) # 
-- (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[75]~110_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[75]~94_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[75]~110_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X63_Y26_N14
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[25]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[25]~57_combout\ = (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[25]~57_combout\);

-- Location: LCCOMB_X63_Y26_N16
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[25]~77_combout\) # 
-- (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[25]~57_combout\)))
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[25]~77_combout\) # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[25]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[25]~77_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[25]~57_combout\,
	datad => VCC,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X63_Y26_N18
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~76_combout\) # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~56_combout\)))) # (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~76_combout\ & (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~56_combout\)))
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~76_combout\ & (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~56_combout\ & 
-- !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~76_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~56_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X63_Y26_N20
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- (((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~55_combout\) # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~75_combout\)))) # (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- ((((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~55_combout\) # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~75_combout\)))))
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~55_combout\) 
-- # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~55_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~75_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X63_Y26_N22
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[28]~54_combout\ & 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[28]~74_combout\ & !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[28]~54_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[28]~74_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X63_Y26_N24
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X63_Y26_N6
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[33]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[33]~78_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~75_combout\) 
-- # ((\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[27]~75_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[33]~78_combout\);

-- Location: LCCOMB_X63_Y26_N8
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[33]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[33]~58_combout\ = (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[33]~58_combout\);

-- Location: LCCOMB_X63_Y27_N28
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~59_combout\ = (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~59_combout\);

-- Location: LCCOMB_X63_Y26_N0
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~79_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~76_combout\) 
-- # ((\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[26]~76_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~79_combout\);

-- Location: LCCOMB_X63_Y26_N30
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~80_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[25]~77_combout\) 
-- # ((!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[25]~77_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~80_combout\);

-- Location: LCCOMB_X63_Y27_N2
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~60_combout\ = (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~60_combout\);

-- Location: LCCOMB_X62_Y27_N20
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[74]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[74]~111_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((!\ambientSimulator|s_count\(2)))) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datab => \ambientSimulator|s_count\(2),
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[74]~111_combout\);

-- Location: LCCOMB_X62_Y27_N16
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[30]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[30]~81_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[74]~111_combout\) 
-- # ((!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[74]~111_combout\,
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[30]~81_combout\);

-- Location: LCCOMB_X62_Y27_N4
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[74]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[74]~95_combout\ = (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[74]~95_combout\);

-- Location: LCCOMB_X62_Y27_N28
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[74]~95_combout\) # 
-- (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[74]~111_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[74]~95_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[74]~111_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X62_Y27_N6
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\ = (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\);

-- Location: LCCOMB_X63_Y27_N14
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[30]~81_combout\) # 
-- (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\)))
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[30]~81_combout\) # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[30]~81_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\,
	datad => VCC,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X63_Y27_N16
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & 
-- (((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~80_combout\) # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~60_combout\)))) # (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~80_combout\ & (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~60_combout\)))
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~80_combout\ & (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~60_combout\ & 
-- !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~80_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X63_Y27_N18
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- (((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~59_combout\) # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~79_combout\)))) # (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- ((((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~59_combout\) # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~79_combout\)))))
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~59_combout\) 
-- # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~79_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X63_Y27_N20
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[33]~78_combout\ & 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[33]~58_combout\ & !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[33]~78_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[33]~58_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X63_Y27_N22
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X63_Y27_N24
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[38]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[38]~62_combout\ = (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[38]~62_combout\);

-- Location: LCCOMB_X63_Y27_N0
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[38]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[38]~82_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~79_combout\) 
-- # ((\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[32]~79_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[38]~82_combout\);

-- Location: LCCOMB_X63_Y27_N30
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[37]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[37]~83_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~80_combout\) 
-- # ((!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[31]~80_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[37]~83_combout\);

-- Location: LCCOMB_X63_Y27_N26
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[37]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[37]~63_combout\ = (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[37]~63_combout\);

-- Location: LCCOMB_X62_Y27_N0
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[36]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[36]~64_combout\ = (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[36]~64_combout\);

-- Location: LCCOMB_X62_Y27_N18
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[36]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[36]~84_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[30]~81_combout\) 
-- # ((\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ & !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[30]~81_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[36]~84_combout\);

-- Location: LCCOMB_X62_Y27_N30
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[63]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[63]~98_combout\ = (!\ambientSimulator|s_count\(1) & !\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(1),
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[63]~98_combout\);

-- Location: LCCOMB_X62_Y27_N12
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[63]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[63]~97_combout\ = (!\ambientSimulator|s_count\(1) & \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(1),
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[63]~97_combout\);

-- Location: LCCOMB_X62_Y27_N2
\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[63]~98_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[63]~97_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[63]~98_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[63]~97_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X62_Y27_N14
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[35]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[35]~85_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (!\ambientSimulator|s_count\(1))) # (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \ambientSimulator|s_count\(1),
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[35]~85_combout\);

-- Location: LCCOMB_X62_Y27_N8
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[73]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[73]~99_combout\ = (!\ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[73]~99_combout\);

-- Location: LCCOMB_X62_Y27_N10
\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[73]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[73]~96_combout\ = (!\ambientSimulator|s_count\(1) & \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(1),
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[73]~96_combout\);

-- Location: LCCOMB_X62_Y27_N24
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ = (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[73]~99_combout\) # (\ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[73]~96_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[73]~99_combout\,
	datad => \ambientSimulator|Mod0|auto_generated|divider|divider|StageOut[73]~96_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\);

-- Location: LCCOMB_X62_Y27_N22
\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[35]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[35]~65_combout\ = (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[35]~65_combout\);

-- Location: LCCOMB_X63_Y27_N4
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\ = CARRY((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[35]~85_combout\) # 
-- (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[35]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[35]~85_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[35]~65_combout\,
	datad => VCC,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\);

-- Location: LCCOMB_X63_Y27_N6
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\ = CARRY((!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[36]~64_combout\ & 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[36]~84_combout\ & !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[36]~64_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[36]~84_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\);

-- Location: LCCOMB_X63_Y27_N8
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\ = CARRY((!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\ & 
-- ((\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[37]~83_combout\) # (\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[37]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[37]~83_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[37]~63_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\);

-- Location: LCCOMB_X63_Y27_N10
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[38]~62_combout\ & 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|StageOut[38]~82_combout\ & !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[38]~62_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|StageOut[38]~82_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\,
	cout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X63_Y27_N12
\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X66_Y23_N20
\tAmb_Units|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tAmb_Units|Mux6~0_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ $ (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))) # 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \tAmb_Units|Mux6~0_combout\);

-- Location: LCCOMB_X58_Y37_N4
\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \setTemps|s_Tgel\(4) $ (VCC)
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\setTemps|s_Tgel\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(4),
	datad => VCC,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X58_Y37_N6
\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\setTemps|s_Tgel\(5) & (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # (!\setTemps|s_Tgel\(5) & 
-- (\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC))
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((\setTemps|s_Tgel\(5) & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(5),
	datad => VCC,
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X58_Y37_N8
\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\setTemps|s_Tgel\(6) & ((GND) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\setTemps|s_Tgel\(6) & 
-- (\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\setTemps|s_Tgel\(6)) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tgel\(6),
	datad => VCC,
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X58_Y37_N10
\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\setTemps|s_Tgel\(7) & (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\setTemps|s_Tgel\(7) & 
-- ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\setTemps|s_Tgel\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tgel\(7),
	datad => VCC,
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X58_Y37_N12
\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\setTemps|s_Tgel\(8) & (\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\setTemps|s_Tgel\(8) & 
-- (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\setTemps|s_Tgel\(8) & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tgel\(8),
	datad => VCC,
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X58_Y37_N14
\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X57_Y37_N28
\setTemps|Mod4|auto_generated|divider|divider|StageOut[56]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[56]~74_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|s_Tgel\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|s_Tgel\(4),
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[56]~74_combout\);

-- Location: LCCOMB_X58_Y37_N18
\setTemps|Mod4|auto_generated|divider|divider|StageOut[56]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[56]~75_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[56]~75_combout\);

-- Location: LCCOMB_X57_Y37_N20
\setTemps|Mod4|auto_generated|divider|divider|StageOut[55]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[55]~77_combout\ = (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & !\setTemps|s_Tgel\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|s_Tgel\(3),
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[55]~77_combout\);

-- Location: LCCOMB_X57_Y37_N22
\setTemps|Mod4|auto_generated|divider|divider|StageOut[55]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[55]~76_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & !\setTemps|s_Tgel\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|s_Tgel\(3),
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[55]~76_combout\);

-- Location: LCCOMB_X59_Y37_N12
\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\setTemps|Mod4|auto_generated|divider|divider|StageOut[55]~77_combout\) # (\setTemps|Mod4|auto_generated|divider|divider|StageOut[55]~76_combout\)))
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\setTemps|Mod4|auto_generated|divider|divider|StageOut[55]~77_combout\) # (\setTemps|Mod4|auto_generated|divider|divider|StageOut[55]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[55]~77_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|StageOut[55]~76_combout\,
	datad => VCC,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X59_Y37_N14
\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\setTemps|Mod4|auto_generated|divider|divider|StageOut[56]~74_combout\) # 
-- (\setTemps|Mod4|auto_generated|divider|divider|StageOut[56]~75_combout\)))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[56]~74_combout\ & 
-- (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[56]~75_combout\)))
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\setTemps|Mod4|auto_generated|divider|divider|StageOut[56]~74_combout\ & (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[56]~75_combout\ & 
-- !\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[56]~74_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|StageOut[56]~75_combout\,
	datad => VCC,
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X58_Y37_N26
\setTemps|Mod4|auto_generated|divider|divider|StageOut[60]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[60]~67_combout\ = (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[60]~67_combout\);

-- Location: LCCOMB_X58_Y37_N24
\setTemps|Mod4|auto_generated|divider|divider|StageOut[60]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[60]~66_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|s_Tgel\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|s_Tgel\(8),
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[60]~66_combout\);

-- Location: LCCOMB_X58_Y37_N16
\setTemps|Mod4|auto_generated|divider|divider|StageOut[59]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[59]~68_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|s_Tgel\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|s_Tgel\(7),
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[59]~68_combout\);

-- Location: LCCOMB_X58_Y37_N30
\setTemps|Mod4|auto_generated|divider|divider|StageOut[59]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[59]~69_combout\ = (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[59]~69_combout\);

-- Location: LCCOMB_X58_Y37_N2
\setTemps|Mod4|auto_generated|divider|divider|StageOut[58]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[58]~71_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[58]~71_combout\);

-- Location: LCCOMB_X58_Y37_N28
\setTemps|Mod4|auto_generated|divider|divider|StageOut[58]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[58]~70_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|s_Tgel\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|s_Tgel\(6),
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[58]~70_combout\);

-- Location: LCCOMB_X58_Y37_N0
\setTemps|Mod4|auto_generated|divider|divider|StageOut[57]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[57]~72_combout\ = (!\setTemps|s_Tgel\(5) & \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(5),
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[57]~72_combout\);

-- Location: LCCOMB_X58_Y37_N20
\setTemps|Mod4|auto_generated|divider|divider|StageOut[57]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[57]~73_combout\ = (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[57]~73_combout\);

-- Location: LCCOMB_X59_Y37_N16
\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\setTemps|Mod4|auto_generated|divider|divider|StageOut[57]~72_combout\) # 
-- (\setTemps|Mod4|auto_generated|divider|divider|StageOut[57]~73_combout\))))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[57]~72_combout\) # 
-- ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[57]~73_combout\) # (GND))))
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\setTemps|Mod4|auto_generated|divider|divider|StageOut[57]~72_combout\) # ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[57]~73_combout\) # 
-- (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[57]~72_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|StageOut[57]~73_combout\,
	datad => VCC,
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X59_Y37_N18
\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|StageOut[58]~71_combout\ & (((!\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[58]~71_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[58]~70_combout\ & (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[58]~70_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\setTemps|Mod4|auto_generated|divider|divider|StageOut[58]~71_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|StageOut[58]~70_combout\)) # 
-- (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[58]~71_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|StageOut[58]~70_combout\,
	datad => VCC,
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X59_Y37_N20
\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\setTemps|Mod4|auto_generated|divider|divider|StageOut[59]~68_combout\) # 
-- (\setTemps|Mod4|auto_generated|divider|divider|StageOut[59]~69_combout\)))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\setTemps|Mod4|auto_generated|divider|divider|StageOut[59]~68_combout\) # 
-- (\setTemps|Mod4|auto_generated|divider|divider|StageOut[59]~69_combout\)))))
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[59]~68_combout\) # 
-- (\setTemps|Mod4|auto_generated|divider|divider|StageOut[59]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[59]~68_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|StageOut[59]~69_combout\,
	datad => VCC,
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X59_Y37_N22
\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\setTemps|Mod4|auto_generated|divider|divider|StageOut[60]~67_combout\) # 
-- (\setTemps|Mod4|auto_generated|divider|divider|StageOut[60]~66_combout\)))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[60]~67_combout\ & 
-- (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[60]~66_combout\)))
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\setTemps|Mod4|auto_generated|divider|divider|StageOut[60]~67_combout\ & (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[60]~66_combout\ & 
-- !\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[60]~67_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|StageOut[60]~66_combout\,
	datad => VCC,
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X59_Y37_N24
\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X57_Y37_N26
\setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~101_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\setTemps|s_Tgel\(4)))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datab => \setTemps|s_Tgel\(4),
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~101_combout\);

-- Location: LCCOMB_X59_Y37_N26
\setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~97_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\setTemps|s_Tgel\(8))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \setTemps|s_Tgel\(8),
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~97_combout\);

-- Location: LCCOMB_X59_Y37_N4
\setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~78_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~78_combout\);

-- Location: LCCOMB_X59_Y37_N0
\setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~98_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\setTemps|s_Tgel\(7))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \setTemps|s_Tgel\(7),
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~98_combout\);

-- Location: LCCOMB_X59_Y37_N30
\setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~79_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~79_combout\);

-- Location: LCCOMB_X59_Y37_N6
\setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~99_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\setTemps|s_Tgel\(6)))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \setTemps|s_Tgel\(6),
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~99_combout\);

-- Location: LCCOMB_X59_Y37_N28
\setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~80_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~80_combout\);

-- Location: LCCOMB_X59_Y37_N10
\setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~81_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~81_combout\);

-- Location: LCCOMB_X57_Y37_N0
\setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~100_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((!\setTemps|s_Tgel\(5)))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datab => \setTemps|s_Tgel\(5),
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~100_combout\);

-- Location: LCCOMB_X59_Y37_N8
\setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~82_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~82_combout\);

-- Location: LCCOMB_X61_Y37_N20
\setTemps|Mod4|auto_generated|divider|divider|StageOut[65]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[65]~84_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[65]~84_combout\);

-- Location: LCCOMB_X58_Y37_N22
\setTemps|Mod4|auto_generated|divider|divider|StageOut[65]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[65]~83_combout\ = (!\setTemps|s_Tgel\(3) & \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(3),
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[65]~83_combout\);

-- Location: LCCOMB_X56_Y37_N6
\setTemps|Mod4|auto_generated|divider|divider|StageOut[64]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[64]~86_combout\ = (\setTemps|s_Tgel\(2) & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(2),
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[64]~86_combout\);

-- Location: LCCOMB_X56_Y37_N12
\setTemps|Mod4|auto_generated|divider|divider|StageOut[64]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[64]~85_combout\ = (\setTemps|s_Tgel\(2) & \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(2),
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[64]~85_combout\);

-- Location: LCCOMB_X60_Y37_N0
\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\setTemps|Mod4|auto_generated|divider|divider|StageOut[64]~86_combout\) # (\setTemps|Mod4|auto_generated|divider|divider|StageOut[64]~85_combout\)))
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\setTemps|Mod4|auto_generated|divider|divider|StageOut[64]~86_combout\) # (\setTemps|Mod4|auto_generated|divider|divider|StageOut[64]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[64]~86_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|StageOut[64]~85_combout\,
	datad => VCC,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X60_Y37_N2
\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\setTemps|Mod4|auto_generated|divider|divider|StageOut[65]~84_combout\) # 
-- (\setTemps|Mod4|auto_generated|divider|divider|StageOut[65]~83_combout\)))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[65]~84_combout\ & 
-- (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[65]~83_combout\)))
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\setTemps|Mod4|auto_generated|divider|divider|StageOut[65]~84_combout\ & (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[65]~83_combout\ & 
-- !\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[65]~84_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|StageOut[65]~83_combout\,
	datad => VCC,
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X60_Y37_N4
\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~82_combout\) # 
-- (\setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~101_combout\))))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~82_combout\) # 
-- ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~101_combout\) # (GND))))
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~82_combout\) # ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~101_combout\) # 
-- (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~82_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~101_combout\,
	datad => VCC,
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X60_Y37_N6
\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~81_combout\ & (((!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~81_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~100_combout\ & (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~100_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~81_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~100_combout\)) # 
-- (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~81_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~100_combout\,
	datad => VCC,
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X60_Y37_N8
\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~99_combout\) # 
-- (\setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~80_combout\)))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~99_combout\) # 
-- (\setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~80_combout\)))))
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~99_combout\) # 
-- (\setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~99_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~80_combout\,
	datad => VCC,
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X60_Y37_N10
\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~98_combout\) # 
-- (\setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~79_combout\)))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~98_combout\ & 
-- (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~79_combout\)))
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~98_combout\ & (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~79_combout\ & 
-- !\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~98_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~79_combout\,
	datad => VCC,
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X60_Y37_N12
\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((((\setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~97_combout\) # 
-- (\setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~78_combout\))))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~97_combout\) # 
-- ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~78_combout\) # (GND))))
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~97_combout\) # ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~78_combout\) # 
-- (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~97_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~78_combout\,
	datad => VCC,
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X60_Y37_N14
\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X62_Y37_N30
\setTemps|Mod4|auto_generated|divider|divider|StageOut[76]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[76]~96_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~101_combout\) # 
-- ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \setTemps|Mod4|auto_generated|divider|divider|StageOut[66]~101_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[76]~96_combout\);

-- Location: LCCOMB_X61_Y37_N30
\setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~92_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~97_combout\) # 
-- ((!\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datac => \setTemps|Mod4|auto_generated|divider|divider|StageOut[70]~97_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~92_combout\);

-- Location: LCCOMB_X60_Y37_N20
\setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~87_combout\ = (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~87_combout\);

-- Location: LCCOMB_X60_Y37_N22
\setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~93_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~98_combout\) # 
-- ((!\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[69]~98_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~93_combout\);

-- Location: LCCOMB_X60_Y37_N18
\setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~88_combout\ = (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~88_combout\);

-- Location: LCCOMB_X59_Y37_N2
\setTemps|Mod4|auto_generated|divider|divider|StageOut[78]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[78]~94_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~99_combout\) # 
-- ((!\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[68]~99_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[78]~94_combout\);

-- Location: LCCOMB_X60_Y37_N16
\setTemps|Mod4|auto_generated|divider|divider|StageOut[78]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[78]~89_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[78]~89_combout\);

-- Location: LCCOMB_X60_Y37_N24
\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\setTemps|Mod4|auto_generated|divider|divider|StageOut[78]~94_combout\) # (\setTemps|Mod4|auto_generated|divider|divider|StageOut[78]~89_combout\)))
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\setTemps|Mod4|auto_generated|divider|divider|StageOut[78]~94_combout\) # (\setTemps|Mod4|auto_generated|divider|divider|StageOut[78]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[78]~94_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|StageOut[78]~89_combout\,
	datad => VCC,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X60_Y37_N26
\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~93_combout\) # 
-- (\setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~88_combout\)))) # (!\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~93_combout\ & 
-- (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~88_combout\)))
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~93_combout\ & (!\setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~88_combout\ & 
-- !\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~93_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~88_combout\,
	datad => VCC,
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X60_Y37_N28
\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~92_combout\) # 
-- (\setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~87_combout\)))) # (!\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~92_combout\) # 
-- (\setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~87_combout\)))))
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~92_combout\) # 
-- (\setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~92_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~87_combout\,
	datad => VCC,
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X60_Y37_N30
\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X61_Y37_N22
\setTemps|Div5|auto_generated|divider|divider|StageOut[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[18]~58_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[18]~58_combout\);

-- Location: LCCOMB_X61_Y37_N24
\setTemps|Div5|auto_generated|divider|divider|StageOut[18]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[18]~77_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~92_combout\) # 
-- ((!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \setTemps|Mod4|auto_generated|divider|divider|StageOut[80]~92_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[18]~77_combout\);

-- Location: LCCOMB_X61_Y37_N26
\setTemps|Div5|auto_generated|divider|divider|StageOut[17]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[17]~78_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~93_combout\) # 
-- ((!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|StageOut[79]~93_combout\,
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[17]~78_combout\);

-- Location: LCCOMB_X61_Y37_N28
\setTemps|Div5|auto_generated|divider|divider|StageOut[17]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[17]~59_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[17]~59_combout\);

-- Location: LCCOMB_X61_Y37_N2
\setTemps|Div5|auto_generated|divider|divider|StageOut[16]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[16]~60_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[16]~60_combout\);

-- Location: LCCOMB_X61_Y37_N4
\setTemps|Div5|auto_generated|divider|divider|StageOut[16]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[16]~79_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[78]~94_combout\) # 
-- ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \setTemps|Mod4|auto_generated|divider|divider|StageOut[78]~94_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[16]~79_combout\);

-- Location: LCCOMB_X57_Y37_N30
\setTemps|Mod4|auto_generated|divider|divider|StageOut[77]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[77]~95_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~100_combout\) # 
-- ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|StageOut[67]~100_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[77]~95_combout\);

-- Location: LCCOMB_X61_Y37_N6
\setTemps|Div5|auto_generated|divider|divider|StageOut[15]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[15]~80_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[77]~95_combout\) # 
-- ((!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \setTemps|Mod4|auto_generated|divider|divider|StageOut[77]~95_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[15]~80_combout\);

-- Location: LCCOMB_X61_Y37_N0
\setTemps|Div5|auto_generated|divider|divider|StageOut[15]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[15]~81_combout\ = (!\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[77]~95_combout\) # 
-- ((!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \setTemps|Mod4|auto_generated|divider|divider|StageOut[77]~95_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[15]~81_combout\);

-- Location: LCCOMB_X61_Y37_N8
\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\setTemps|Div5|auto_generated|divider|divider|StageOut[15]~80_combout\) # (\setTemps|Div5|auto_generated|divider|divider|StageOut[15]~81_combout\)))
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\setTemps|Div5|auto_generated|divider|divider|StageOut[15]~80_combout\) # (\setTemps|Div5|auto_generated|divider|divider|StageOut[15]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[15]~80_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[15]~81_combout\,
	datad => VCC,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X61_Y37_N10
\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\setTemps|Div5|auto_generated|divider|divider|StageOut[16]~60_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[16]~79_combout\)))) # (!\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\setTemps|Div5|auto_generated|divider|divider|StageOut[16]~60_combout\ & 
-- (!\setTemps|Div5|auto_generated|divider|divider|StageOut[16]~79_combout\)))
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\setTemps|Div5|auto_generated|divider|divider|StageOut[16]~60_combout\ & (!\setTemps|Div5|auto_generated|divider|divider|StageOut[16]~79_combout\ & 
-- !\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[16]~60_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[16]~79_combout\,
	datad => VCC,
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X61_Y37_N12
\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\setTemps|Div5|auto_generated|divider|divider|StageOut[17]~78_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[17]~59_combout\)))) # (!\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\setTemps|Div5|auto_generated|divider|divider|StageOut[17]~78_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[17]~59_combout\)))))
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\setTemps|Div5|auto_generated|divider|divider|StageOut[17]~78_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[17]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[17]~78_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[17]~59_combout\,
	datad => VCC,
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X61_Y37_N14
\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\setTemps|Div5|auto_generated|divider|divider|StageOut[18]~58_combout\ & (!\setTemps|Div5|auto_generated|divider|divider|StageOut[18]~77_combout\ & 
-- !\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[18]~58_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[18]~77_combout\,
	datad => VCC,
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X61_Y37_N16
\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X62_Y37_N22
\setTemps|Div5|auto_generated|divider|divider|StageOut[20]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[20]~85_combout\ = (!\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[76]~96_combout\) # 
-- ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[76]~96_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[20]~85_combout\);

-- Location: LCCOMB_X62_Y37_N24
\setTemps|Div5|auto_generated|divider|divider|StageOut[23]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[23]~82_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Div5|auto_generated|divider|divider|StageOut[17]~78_combout\) # 
-- ((!\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|StageOut[17]~78_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[23]~82_combout\);

-- Location: LCCOMB_X62_Y37_N28
\setTemps|Div5|auto_generated|divider|divider|StageOut[23]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[23]~61_combout\ = (!\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[23]~61_combout\);

-- Location: LCCOMB_X62_Y37_N26
\setTemps|Div5|auto_generated|divider|divider|StageOut[22]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[22]~62_combout\ = (!\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[22]~62_combout\);

-- Location: LCCOMB_X61_Y37_N18
\setTemps|Div5|auto_generated|divider|divider|StageOut[22]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[22]~83_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Div5|auto_generated|divider|divider|StageOut[16]~79_combout\) # 
-- ((\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \setTemps|Div5|auto_generated|divider|divider|StageOut[16]~79_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[22]~83_combout\);

-- Location: LCCOMB_X62_Y37_N20
\setTemps|Div5|auto_generated|divider|divider|StageOut[21]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[21]~63_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Div5|auto_generated|divider|divider|StageOut[15]~81_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[15]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[15]~81_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[15]~80_combout\,
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[21]~63_combout\);

-- Location: LCCOMB_X62_Y37_N4
\setTemps|Div5|auto_generated|divider|divider|StageOut[21]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[21]~64_combout\ = (!\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[21]~64_combout\);

-- Location: LCCOMB_X62_Y37_N0
\setTemps|Div5|auto_generated|divider|divider|StageOut[20]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[20]~84_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[76]~96_combout\) # 
-- ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|StageOut[76]~96_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[20]~84_combout\);

-- Location: LCCOMB_X62_Y37_N6
\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\setTemps|Div5|auto_generated|divider|divider|StageOut[20]~85_combout\) # (\setTemps|Div5|auto_generated|divider|divider|StageOut[20]~84_combout\)))
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\setTemps|Div5|auto_generated|divider|divider|StageOut[20]~85_combout\) # (\setTemps|Div5|auto_generated|divider|divider|StageOut[20]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[20]~85_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[20]~84_combout\,
	datad => VCC,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X62_Y37_N8
\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\setTemps|Div5|auto_generated|divider|divider|StageOut[21]~63_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[21]~64_combout\)))) # (!\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\setTemps|Div5|auto_generated|divider|divider|StageOut[21]~63_combout\ & 
-- (!\setTemps|Div5|auto_generated|divider|divider|StageOut[21]~64_combout\)))
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\setTemps|Div5|auto_generated|divider|divider|StageOut[21]~63_combout\ & (!\setTemps|Div5|auto_generated|divider|divider|StageOut[21]~64_combout\ & 
-- !\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[21]~63_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[21]~64_combout\,
	datad => VCC,
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X62_Y37_N10
\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\setTemps|Div5|auto_generated|divider|divider|StageOut[22]~62_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[22]~83_combout\)))) # (!\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\setTemps|Div5|auto_generated|divider|divider|StageOut[22]~62_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[22]~83_combout\)))))
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\setTemps|Div5|auto_generated|divider|divider|StageOut[22]~62_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[22]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[22]~62_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[22]~83_combout\,
	datad => VCC,
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X62_Y37_N12
\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\setTemps|Div5|auto_generated|divider|divider|StageOut[23]~82_combout\ & (!\setTemps|Div5|auto_generated|divider|divider|StageOut[23]~61_combout\ & 
-- !\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[23]~82_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[23]~61_combout\,
	datad => VCC,
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X62_Y37_N14
\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X62_Y37_N16
\setTemps|Div5|auto_generated|divider|divider|StageOut[26]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[26]~67_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\setTemps|Div5|auto_generated|divider|divider|StageOut[20]~85_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[20]~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[20]~85_combout\,
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|StageOut[20]~84_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[26]~67_combout\);

-- Location: LCCOMB_X62_Y37_N2
\setTemps|Div5|auto_generated|divider|divider|StageOut[28]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[28]~65_combout\ = (!\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[28]~65_combout\);

-- Location: LCCOMB_X63_Y37_N28
\setTemps|Div5|auto_generated|divider|divider|StageOut[28]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[28]~86_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\setTemps|Div5|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- ((!\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \setTemps|Div5|auto_generated|divider|divider|StageOut[22]~83_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[28]~86_combout\);

-- Location: LCCOMB_X63_Y37_N26
\setTemps|Div5|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X63_Y37_N14
\setTemps|Div5|auto_generated|divider|divider|StageOut[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[27]~87_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\setTemps|Div5|auto_generated|divider|divider|StageOut[21]~63_combout\) # 
-- ((!\setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[21]~63_combout\,
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[27]~87_combout\);

-- Location: LCCOMB_X62_Y37_N18
\setTemps|Div5|auto_generated|divider|divider|StageOut[26]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[26]~68_combout\ = (!\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[26]~68_combout\);

-- Location: LCCOMB_X65_Y37_N22
\setTemps|Mod4|auto_generated|divider|divider|StageOut[75]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[75]~102_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((!\setTemps|s_Tgel\(3)))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datab => \setTemps|s_Tgel\(3),
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[75]~102_combout\);

-- Location: LCCOMB_X63_Y37_N22
\setTemps|Div5|auto_generated|divider|divider|StageOut[25]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[25]~89_combout\ = (!\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[75]~102_combout\) # 
-- ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \setTemps|Mod4|auto_generated|divider|divider|StageOut[75]~102_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[25]~89_combout\);

-- Location: LCCOMB_X63_Y37_N20
\setTemps|Div5|auto_generated|divider|divider|StageOut[25]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[25]~88_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|StageOut[75]~102_combout\) # 
-- ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \setTemps|Mod4|auto_generated|divider|divider|StageOut[75]~102_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[25]~88_combout\);

-- Location: LCCOMB_X63_Y37_N0
\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\setTemps|Div5|auto_generated|divider|divider|StageOut[25]~89_combout\) # (\setTemps|Div5|auto_generated|divider|divider|StageOut[25]~88_combout\)))
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\setTemps|Div5|auto_generated|divider|divider|StageOut[25]~89_combout\) # (\setTemps|Div5|auto_generated|divider|divider|StageOut[25]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[25]~89_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[25]~88_combout\,
	datad => VCC,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X63_Y37_N2
\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\setTemps|Div5|auto_generated|divider|divider|StageOut[26]~67_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[26]~68_combout\)))) # (!\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\setTemps|Div5|auto_generated|divider|divider|StageOut[26]~67_combout\ & 
-- (!\setTemps|Div5|auto_generated|divider|divider|StageOut[26]~68_combout\)))
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\setTemps|Div5|auto_generated|divider|divider|StageOut[26]~67_combout\ & (!\setTemps|Div5|auto_generated|divider|divider|StageOut[26]~68_combout\ & 
-- !\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[26]~67_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[26]~68_combout\,
	datad => VCC,
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X63_Y37_N4
\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\setTemps|Div5|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[27]~87_combout\)))) # (!\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\setTemps|Div5|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[27]~87_combout\)))))
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\setTemps|Div5|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[27]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[27]~87_combout\,
	datad => VCC,
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X63_Y37_N6
\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\setTemps|Div5|auto_generated|divider|divider|StageOut[28]~65_combout\ & (!\setTemps|Div5|auto_generated|divider|divider|StageOut[28]~86_combout\ & 
-- !\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[28]~65_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[28]~86_combout\,
	datad => VCC,
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X63_Y37_N8
\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X63_Y37_N30
\setTemps|Div5|auto_generated|divider|divider|StageOut[32]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[32]~91_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\setTemps|Div5|auto_generated|divider|divider|StageOut[26]~67_combout\) # 
-- ((\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[26]~67_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[32]~91_combout\);

-- Location: LCCOMB_X63_Y37_N24
\setTemps|Div5|auto_generated|divider|divider|StageOut[33]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[33]~90_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\setTemps|Div5|auto_generated|divider|divider|StageOut[27]~87_combout\) # 
-- ((!\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[27]~87_combout\,
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[33]~90_combout\);

-- Location: LCCOMB_X63_Y37_N16
\setTemps|Div5|auto_generated|divider|divider|StageOut[33]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[33]~69_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[33]~69_combout\);

-- Location: LCCOMB_X63_Y37_N10
\setTemps|Div5|auto_generated|divider|divider|StageOut[32]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[32]~70_combout\ = (!\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[32]~70_combout\);

-- Location: LCCOMB_X63_Y37_N18
\setTemps|Div5|auto_generated|divider|divider|StageOut[31]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[31]~72_combout\ = (!\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[31]~72_combout\);

-- Location: LCCOMB_X63_Y37_N12
\setTemps|Div5|auto_generated|divider|divider|StageOut[31]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[31]~71_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\setTemps|Div5|auto_generated|divider|divider|StageOut[25]~89_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[25]~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[25]~89_combout\,
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|StageOut[25]~88_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[31]~71_combout\);

-- Location: LCCOMB_X65_Y37_N8
\setTemps|Div5|auto_generated|divider|divider|StageOut[30]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[30]~96_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\setTemps|s_Tgel\(2))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(2),
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[30]~96_combout\);

-- Location: LCCOMB_X65_Y37_N6
\setTemps|Div5|auto_generated|divider|divider|StageOut[30]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[30]~97_combout\ = (!\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\setTemps|s_Tgel\(2))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(2),
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[30]~97_combout\);

-- Location: LCCOMB_X66_Y37_N8
\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\setTemps|Div5|auto_generated|divider|divider|StageOut[30]~96_combout\) # (\setTemps|Div5|auto_generated|divider|divider|StageOut[30]~97_combout\)))
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\setTemps|Div5|auto_generated|divider|divider|StageOut[30]~96_combout\) # (\setTemps|Div5|auto_generated|divider|divider|StageOut[30]~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[30]~96_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[30]~97_combout\,
	datad => VCC,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X66_Y37_N10
\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\setTemps|Div5|auto_generated|divider|divider|StageOut[31]~72_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[31]~71_combout\)))) # (!\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\setTemps|Div5|auto_generated|divider|divider|StageOut[31]~72_combout\ & 
-- (!\setTemps|Div5|auto_generated|divider|divider|StageOut[31]~71_combout\)))
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\setTemps|Div5|auto_generated|divider|divider|StageOut[31]~72_combout\ & (!\setTemps|Div5|auto_generated|divider|divider|StageOut[31]~71_combout\ & 
-- !\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[31]~72_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[31]~71_combout\,
	datad => VCC,
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X66_Y37_N12
\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\setTemps|Div5|auto_generated|divider|divider|StageOut[32]~91_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[32]~70_combout\)))) # (!\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\setTemps|Div5|auto_generated|divider|divider|StageOut[32]~91_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[32]~70_combout\)))))
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\setTemps|Div5|auto_generated|divider|divider|StageOut[32]~91_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[32]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[32]~91_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[32]~70_combout\,
	datad => VCC,
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X66_Y37_N14
\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\setTemps|Div5|auto_generated|divider|divider|StageOut[33]~90_combout\ & (!\setTemps|Div5|auto_generated|divider|divider|StageOut[33]~69_combout\ & 
-- !\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[33]~90_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[33]~69_combout\,
	datad => VCC,
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X66_Y37_N16
\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X66_Y37_N6
\setTemps|Div5|auto_generated|divider|divider|StageOut[38]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[38]~92_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\setTemps|Div5|auto_generated|divider|divider|StageOut[32]~91_combout\) # 
-- ((!\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[32]~91_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[38]~92_combout\);

-- Location: LCCOMB_X66_Y37_N20
\setTemps|Div5|auto_generated|divider|divider|StageOut[38]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[38]~73_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[38]~73_combout\);

-- Location: LCCOMB_X65_Y37_N16
\setTemps|Div5|auto_generated|divider|divider|StageOut[37]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[37]~93_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\setTemps|Div5|auto_generated|divider|divider|StageOut[31]~71_combout\) # 
-- ((!\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \setTemps|Div5|auto_generated|divider|divider|StageOut[31]~71_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[37]~93_combout\);

-- Location: LCCOMB_X66_Y37_N18
\setTemps|Div5|auto_generated|divider|divider|StageOut[37]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[37]~74_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[37]~74_combout\);

-- Location: LCCOMB_X65_Y37_N14
\setTemps|Div5|auto_generated|divider|divider|StageOut[36]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[36]~75_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\setTemps|Div5|auto_generated|divider|divider|StageOut[30]~97_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[30]~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[30]~97_combout\,
	datac => \setTemps|Div5|auto_generated|divider|divider|StageOut[30]~96_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[36]~75_combout\);

-- Location: LCCOMB_X66_Y37_N0
\setTemps|Div5|auto_generated|divider|divider|StageOut[36]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[36]~76_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[36]~76_combout\);

-- Location: LCCOMB_X65_Y37_N4
\setTemps|Mod4|auto_generated|divider|divider|StageOut[63]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[63]~90_combout\ = (\setTemps|s_Tgel\(1) & \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(1),
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[63]~90_combout\);

-- Location: LCCOMB_X65_Y37_N10
\setTemps|Mod4|auto_generated|divider|divider|StageOut[63]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|StageOut[63]~91_combout\ = (\setTemps|s_Tgel\(1) & !\setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(1),
	datad => \setTemps|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|StageOut[63]~91_combout\);

-- Location: LCCOMB_X65_Y37_N24
\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\setTemps|Mod4|auto_generated|divider|divider|StageOut[63]~90_combout\) # (\setTemps|Mod4|auto_generated|divider|divider|StageOut[63]~91_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod4|auto_generated|divider|divider|StageOut[63]~90_combout\,
	datad => \setTemps|Mod4|auto_generated|divider|divider|StageOut[63]~91_combout\,
	combout => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X66_Y37_N4
\setTemps|Div5|auto_generated|divider|divider|StageOut[35]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[35]~95_combout\ = (!\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\setTemps|s_Tgel\(1))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(1),
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[35]~95_combout\);

-- Location: LCCOMB_X66_Y37_N2
\setTemps|Div5|auto_generated|divider|divider|StageOut[35]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|StageOut[35]~94_combout\ = (\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\setTemps|s_Tgel\(1))) # (!\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(1),
	datab => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datac => \setTemps|Mod4|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|StageOut[35]~94_combout\);

-- Location: LCCOMB_X66_Y37_N22
\setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\ = CARRY((\setTemps|Div5|auto_generated|divider|divider|StageOut[35]~95_combout\) # (\setTemps|Div5|auto_generated|divider|divider|StageOut[35]~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[35]~95_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[35]~94_combout\,
	datad => VCC,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\);

-- Location: LCCOMB_X66_Y37_N24
\setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\ = CARRY((!\setTemps|Div5|auto_generated|divider|divider|StageOut[36]~75_combout\ & (!\setTemps|Div5|auto_generated|divider|divider|StageOut[36]~76_combout\ & 
-- !\setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[36]~75_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[36]~76_combout\,
	datad => VCC,
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\);

-- Location: LCCOMB_X66_Y37_N26
\setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\ = CARRY((!\setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\ & ((\setTemps|Div5|auto_generated|divider|divider|StageOut[37]~93_combout\) # 
-- (\setTemps|Div5|auto_generated|divider|divider|StageOut[37]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[37]~93_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[37]~74_combout\,
	datad => VCC,
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\);

-- Location: LCCOMB_X66_Y37_N28
\setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\setTemps|Div5|auto_generated|divider|divider|StageOut[38]~92_combout\ & (!\setTemps|Div5|auto_generated|divider|divider|StageOut[38]~73_combout\ & 
-- !\setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|StageOut[38]~92_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|StageOut[38]~73_combout\,
	datad => VCC,
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\,
	cout => \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X66_Y37_N30
\setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X66_Y35_N2
\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \setTemps|s_Tlua\(4) $ (VCC)
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\setTemps|s_Tlua\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(4),
	datad => VCC,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X66_Y35_N4
\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\setTemps|s_Tlua\(5) & (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # (!\setTemps|s_Tlua\(5) & 
-- (\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC))
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((\setTemps|s_Tlua\(5) & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tlua\(5),
	datad => VCC,
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X66_Y35_N6
\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\setTemps|s_Tlua\(6) & ((GND) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\setTemps|s_Tlua\(6) & 
-- (\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\setTemps|s_Tlua\(6)) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(6),
	datad => VCC,
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X66_Y35_N8
\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\setTemps|s_Tlua\(7) & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND))) # (!\setTemps|s_Tlua\(7) & 
-- (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((\setTemps|s_Tlua\(7)) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tlua\(7),
	datad => VCC,
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X66_Y35_N10
\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\setTemps|s_Tlua\(8) & (\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\setTemps|s_Tlua\(8) & 
-- (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\setTemps|s_Tlua\(8) & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(8),
	datad => VCC,
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X66_Y35_N12
\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X67_Y35_N20
\setTemps|Mod2|auto_generated|divider|divider|StageOut[60]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[60]~66_combout\ = (\setTemps|s_Tlua\(8) & \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tlua\(8),
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[60]~66_combout\);

-- Location: LCCOMB_X67_Y35_N28
\setTemps|Mod2|auto_generated|divider|divider|StageOut[60]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[60]~67_combout\ = (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[60]~67_combout\);

-- Location: LCCOMB_X67_Y35_N22
\setTemps|Mod2|auto_generated|divider|divider|StageOut[59]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[59]~68_combout\ = (!\setTemps|s_Tlua\(7) & \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(7),
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[59]~68_combout\);

-- Location: LCCOMB_X67_Y35_N16
\setTemps|Mod2|auto_generated|divider|divider|StageOut[59]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[59]~69_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[59]~69_combout\);

-- Location: LCCOMB_X66_Y35_N0
\setTemps|Mod2|auto_generated|divider|divider|StageOut[58]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[58]~71_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[58]~71_combout\);

-- Location: LCCOMB_X68_Y35_N28
\setTemps|Mod2|auto_generated|divider|divider|StageOut[58]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[58]~70_combout\ = (\setTemps|s_Tlua\(6) & \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(6),
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[58]~70_combout\);

-- Location: LCCOMB_X68_Y35_N30
\setTemps|Mod2|auto_generated|divider|divider|StageOut[57]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[57]~72_combout\ = (!\setTemps|s_Tlua\(5) & \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(5),
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[57]~72_combout\);

-- Location: LCCOMB_X68_Y35_N8
\setTemps|Mod2|auto_generated|divider|divider|StageOut[57]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[57]~73_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[57]~73_combout\);

-- Location: LCCOMB_X68_Y35_N6
\setTemps|Mod2|auto_generated|divider|divider|StageOut[56]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[56]~74_combout\ = (\setTemps|s_Tlua\(4) & \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(4),
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[56]~74_combout\);

-- Location: LCCOMB_X68_Y35_N24
\setTemps|Mod2|auto_generated|divider|divider|StageOut[56]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[56]~75_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[56]~75_combout\);

-- Location: LCCOMB_X68_Y35_N20
\setTemps|Mod2|auto_generated|divider|divider|StageOut[55]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[55]~77_combout\ = (\setTemps|s_Tlua\(3) & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(3),
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[55]~77_combout\);

-- Location: LCCOMB_X68_Y35_N18
\setTemps|Mod2|auto_generated|divider|divider|StageOut[55]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[55]~76_combout\ = (\setTemps|s_Tlua\(3) & \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(3),
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[55]~76_combout\);

-- Location: LCCOMB_X67_Y35_N2
\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\setTemps|Mod2|auto_generated|divider|divider|StageOut[55]~77_combout\) # (\setTemps|Mod2|auto_generated|divider|divider|StageOut[55]~76_combout\)))
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\setTemps|Mod2|auto_generated|divider|divider|StageOut[55]~77_combout\) # (\setTemps|Mod2|auto_generated|divider|divider|StageOut[55]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[55]~77_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[55]~76_combout\,
	datad => VCC,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X67_Y35_N4
\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\setTemps|Mod2|auto_generated|divider|divider|StageOut[56]~74_combout\) # 
-- (\setTemps|Mod2|auto_generated|divider|divider|StageOut[56]~75_combout\)))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[56]~74_combout\ & 
-- (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[56]~75_combout\)))
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\setTemps|Mod2|auto_generated|divider|divider|StageOut[56]~74_combout\ & (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[56]~75_combout\ & 
-- !\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[56]~74_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[56]~75_combout\,
	datad => VCC,
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X67_Y35_N6
\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\setTemps|Mod2|auto_generated|divider|divider|StageOut[57]~72_combout\) # 
-- (\setTemps|Mod2|auto_generated|divider|divider|StageOut[57]~73_combout\))))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[57]~72_combout\) # 
-- ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[57]~73_combout\) # (GND))))
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\setTemps|Mod2|auto_generated|divider|divider|StageOut[57]~72_combout\) # ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[57]~73_combout\) # 
-- (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[57]~72_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[57]~73_combout\,
	datad => VCC,
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X67_Y35_N8
\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|StageOut[58]~71_combout\ & (((!\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[58]~71_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[58]~70_combout\ & (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[58]~70_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\setTemps|Mod2|auto_generated|divider|divider|StageOut[58]~71_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|StageOut[58]~70_combout\)) # 
-- (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[58]~71_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[58]~70_combout\,
	datad => VCC,
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X67_Y35_N10
\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\setTemps|Mod2|auto_generated|divider|divider|StageOut[59]~68_combout\) # 
-- (\setTemps|Mod2|auto_generated|divider|divider|StageOut[59]~69_combout\)))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\setTemps|Mod2|auto_generated|divider|divider|StageOut[59]~68_combout\) # 
-- (\setTemps|Mod2|auto_generated|divider|divider|StageOut[59]~69_combout\)))))
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[59]~68_combout\) # 
-- (\setTemps|Mod2|auto_generated|divider|divider|StageOut[59]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[59]~68_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[59]~69_combout\,
	datad => VCC,
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X67_Y35_N12
\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\setTemps|Mod2|auto_generated|divider|divider|StageOut[60]~66_combout\) # 
-- (\setTemps|Mod2|auto_generated|divider|divider|StageOut[60]~67_combout\)))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[60]~66_combout\ & 
-- (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[60]~67_combout\)))
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\setTemps|Mod2|auto_generated|divider|divider|StageOut[60]~66_combout\ & (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[60]~67_combout\ & 
-- !\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[60]~66_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[60]~67_combout\,
	datad => VCC,
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X67_Y35_N14
\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X67_Y35_N26
\setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~78_combout\ = (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~78_combout\);

-- Location: LCCOMB_X67_Y35_N30
\setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~97_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\setTemps|s_Tlua\(8))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \setTemps|s_Tlua\(8),
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~97_combout\);

-- Location: LCCOMB_X68_Y35_N0
\setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~98_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (!\setTemps|s_Tlua\(7))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \setTemps|s_Tlua\(7),
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~98_combout\);

-- Location: LCCOMB_X67_Y35_N24
\setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~79_combout\ = (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~79_combout\);

-- Location: LCCOMB_X67_Y35_N18
\setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~80_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~80_combout\);

-- Location: LCCOMB_X68_Y35_N22
\setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~99_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\setTemps|s_Tlua\(6))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(6),
	datab => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~99_combout\);

-- Location: LCCOMB_X67_Y35_N0
\setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~81_combout\ = (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~81_combout\);

-- Location: LCCOMB_X68_Y35_N12
\setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~100_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (!\setTemps|s_Tlua\(5))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \setTemps|s_Tlua\(5),
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~100_combout\);

-- Location: LCCOMB_X67_Y38_N26
\setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~82_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~82_combout\);

-- Location: LCCOMB_X68_Y35_N14
\setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~101_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\setTemps|s_Tlua\(4))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \setTemps|s_Tlua\(4),
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~101_combout\);

-- Location: LCCOMB_X67_Y38_N14
\setTemps|Mod2|auto_generated|divider|divider|StageOut[65]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[65]~84_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[65]~84_combout\);

-- Location: LCCOMB_X67_Y38_N20
\setTemps|Mod2|auto_generated|divider|divider|StageOut[65]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[65]~83_combout\ = (\setTemps|s_Tlua\(3) & \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tlua\(3),
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[65]~83_combout\);

-- Location: LCCOMB_X67_Y38_N8
\setTemps|Mod2|auto_generated|divider|divider|StageOut[64]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[64]~85_combout\ = (\setTemps|s_Tlua\(2) & \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(2),
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[64]~85_combout\);

-- Location: LCCOMB_X67_Y38_N6
\setTemps|Mod2|auto_generated|divider|divider|StageOut[64]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[64]~86_combout\ = (\setTemps|s_Tlua\(2) & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(2),
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[64]~86_combout\);

-- Location: LCCOMB_X68_Y38_N6
\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\setTemps|Mod2|auto_generated|divider|divider|StageOut[64]~85_combout\) # (\setTemps|Mod2|auto_generated|divider|divider|StageOut[64]~86_combout\)))
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\setTemps|Mod2|auto_generated|divider|divider|StageOut[64]~85_combout\) # (\setTemps|Mod2|auto_generated|divider|divider|StageOut[64]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[64]~85_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[64]~86_combout\,
	datad => VCC,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X68_Y38_N8
\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\setTemps|Mod2|auto_generated|divider|divider|StageOut[65]~84_combout\) # 
-- (\setTemps|Mod2|auto_generated|divider|divider|StageOut[65]~83_combout\)))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[65]~84_combout\ & 
-- (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[65]~83_combout\)))
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\setTemps|Mod2|auto_generated|divider|divider|StageOut[65]~84_combout\ & (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[65]~83_combout\ & 
-- !\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[65]~84_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[65]~83_combout\,
	datad => VCC,
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X68_Y38_N10
\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~82_combout\) # 
-- (\setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~101_combout\))))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~82_combout\) # 
-- ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~101_combout\) # (GND))))
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~82_combout\) # ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~101_combout\) # 
-- (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~82_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~101_combout\,
	datad => VCC,
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X68_Y38_N12
\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~81_combout\ & (((!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~81_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~100_combout\ & (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~100_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~81_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~100_combout\)) # 
-- (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~81_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~100_combout\,
	datad => VCC,
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X68_Y38_N14
\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~80_combout\) # 
-- (\setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~99_combout\)))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~80_combout\) # 
-- (\setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~99_combout\)))))
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~80_combout\) # 
-- (\setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~80_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~99_combout\,
	datad => VCC,
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X68_Y38_N16
\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~98_combout\) # 
-- (\setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~79_combout\)))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~98_combout\ & 
-- (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~79_combout\)))
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~98_combout\ & (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~79_combout\ & 
-- !\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~98_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~79_combout\,
	datad => VCC,
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X68_Y38_N18
\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((((\setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~78_combout\) # 
-- (\setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~97_combout\))))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~78_combout\) # 
-- ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~97_combout\) # (GND))))
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~78_combout\) # ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~97_combout\) # 
-- (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~78_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~97_combout\,
	datad => VCC,
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X68_Y38_N20
\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X68_Y38_N30
\setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~92_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~97_combout\) # 
-- ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[70]~97_combout\,
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~92_combout\);

-- Location: LCCOMB_X68_Y38_N4
\setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~87_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~87_combout\);

-- Location: LCCOMB_X68_Y35_N26
\setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~93_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~98_combout\) # 
-- ((!\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[69]~98_combout\,
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~93_combout\);

-- Location: LCCOMB_X68_Y38_N2
\setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~88_combout\ = (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~88_combout\);

-- Location: LCCOMB_X68_Y35_N16
\setTemps|Mod2|auto_generated|divider|divider|StageOut[78]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[78]~94_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~99_combout\) # 
-- ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \setTemps|Mod2|auto_generated|divider|divider|StageOut[68]~99_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[78]~94_combout\);

-- Location: LCCOMB_X68_Y38_N0
\setTemps|Mod2|auto_generated|divider|divider|StageOut[78]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[78]~89_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[78]~89_combout\);

-- Location: LCCOMB_X68_Y38_N22
\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\setTemps|Mod2|auto_generated|divider|divider|StageOut[78]~94_combout\) # (\setTemps|Mod2|auto_generated|divider|divider|StageOut[78]~89_combout\)))
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\setTemps|Mod2|auto_generated|divider|divider|StageOut[78]~94_combout\) # (\setTemps|Mod2|auto_generated|divider|divider|StageOut[78]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[78]~94_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[78]~89_combout\,
	datad => VCC,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X68_Y38_N24
\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~93_combout\) # 
-- (\setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~88_combout\)))) # (!\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~93_combout\ & 
-- (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~88_combout\)))
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~93_combout\ & (!\setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~88_combout\ & 
-- !\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~93_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~88_combout\,
	datad => VCC,
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X68_Y38_N26
\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~92_combout\) # 
-- (\setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~87_combout\)))) # (!\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~92_combout\) # 
-- (\setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~87_combout\)))))
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~92_combout\) # 
-- (\setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~92_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~87_combout\,
	datad => VCC,
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X68_Y38_N28
\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X69_Y38_N24
\setTemps|Div3|auto_generated|divider|divider|StageOut[18]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[18]~77_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~92_combout\) # 
-- ((!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[80]~92_combout\,
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[18]~77_combout\);

-- Location: LCCOMB_X69_Y38_N16
\setTemps|Div3|auto_generated|divider|divider|StageOut[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[18]~58_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[18]~58_combout\);

-- Location: LCCOMB_X69_Y38_N30
\setTemps|Div3|auto_generated|divider|divider|StageOut[17]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[17]~59_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[17]~59_combout\);

-- Location: LCCOMB_X69_Y38_N14
\setTemps|Div3|auto_generated|divider|divider|StageOut[17]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[17]~78_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~93_combout\) # 
-- ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \setTemps|Mod2|auto_generated|divider|divider|StageOut[79]~93_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[17]~78_combout\);

-- Location: LCCOMB_X68_Y35_N2
\setTemps|Div3|auto_generated|divider|divider|StageOut[16]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[16]~79_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[78]~94_combout\) # 
-- ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|StageOut[78]~94_combout\,
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[16]~79_combout\);

-- Location: LCCOMB_X69_Y38_N2
\setTemps|Div3|auto_generated|divider|divider|StageOut[16]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[16]~60_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[16]~60_combout\);

-- Location: LCCOMB_X69_Y38_N0
\setTemps|Mod2|auto_generated|divider|divider|StageOut[77]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[77]~95_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~100_combout\) # 
-- ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[67]~100_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[77]~95_combout\);

-- Location: LCCOMB_X69_Y38_N22
\setTemps|Div3|auto_generated|divider|divider|StageOut[15]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[15]~80_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[77]~95_combout\) # 
-- ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \setTemps|Mod2|auto_generated|divider|divider|StageOut[77]~95_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[15]~80_combout\);

-- Location: LCCOMB_X69_Y38_N28
\setTemps|Div3|auto_generated|divider|divider|StageOut[15]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[15]~81_combout\ = (!\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[77]~95_combout\) # 
-- ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \setTemps|Mod2|auto_generated|divider|divider|StageOut[77]~95_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[15]~81_combout\);

-- Location: LCCOMB_X69_Y38_N4
\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\setTemps|Div3|auto_generated|divider|divider|StageOut[15]~80_combout\) # (\setTemps|Div3|auto_generated|divider|divider|StageOut[15]~81_combout\)))
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\setTemps|Div3|auto_generated|divider|divider|StageOut[15]~80_combout\) # (\setTemps|Div3|auto_generated|divider|divider|StageOut[15]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[15]~80_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[15]~81_combout\,
	datad => VCC,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X69_Y38_N6
\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\setTemps|Div3|auto_generated|divider|divider|StageOut[16]~79_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[16]~60_combout\)))) # (!\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\setTemps|Div3|auto_generated|divider|divider|StageOut[16]~79_combout\ & 
-- (!\setTemps|Div3|auto_generated|divider|divider|StageOut[16]~60_combout\)))
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\setTemps|Div3|auto_generated|divider|divider|StageOut[16]~79_combout\ & (!\setTemps|Div3|auto_generated|divider|divider|StageOut[16]~60_combout\ & 
-- !\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[16]~79_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[16]~60_combout\,
	datad => VCC,
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X69_Y38_N8
\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\setTemps|Div3|auto_generated|divider|divider|StageOut[17]~59_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[17]~78_combout\)))) # (!\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\setTemps|Div3|auto_generated|divider|divider|StageOut[17]~59_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[17]~78_combout\)))))
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\setTemps|Div3|auto_generated|divider|divider|StageOut[17]~59_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[17]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[17]~59_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[17]~78_combout\,
	datad => VCC,
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X69_Y38_N10
\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\setTemps|Div3|auto_generated|divider|divider|StageOut[18]~77_combout\ & (!\setTemps|Div3|auto_generated|divider|divider|StageOut[18]~58_combout\ & 
-- !\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[18]~77_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[18]~58_combout\,
	datad => VCC,
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X69_Y38_N12
\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X69_Y38_N18
\setTemps|Div3|auto_generated|divider|divider|StageOut[22]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[22]~83_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Div3|auto_generated|divider|divider|StageOut[16]~79_combout\) # 
-- ((\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[16]~79_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[22]~83_combout\);

-- Location: LCCOMB_X68_Y34_N6
\setTemps|Div3|auto_generated|divider|divider|StageOut[23]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[23]~82_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Div3|auto_generated|divider|divider|StageOut[17]~78_combout\) # 
-- ((\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[17]~78_combout\,
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[23]~82_combout\);

-- Location: LCCOMB_X69_Y38_N20
\setTemps|Div3|auto_generated|divider|divider|StageOut[23]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[23]~61_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[23]~61_combout\);

-- Location: LCCOMB_X68_Y34_N0
\setTemps|Div3|auto_generated|divider|divider|StageOut[22]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[22]~62_combout\ = (!\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[22]~62_combout\);

-- Location: LCCOMB_X68_Y34_N22
\setTemps|Div3|auto_generated|divider|divider|StageOut[21]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[21]~64_combout\ = (!\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[21]~64_combout\);

-- Location: LCCOMB_X69_Y38_N26
\setTemps|Div3|auto_generated|divider|divider|StageOut[21]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[21]~63_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Div3|auto_generated|divider|divider|StageOut[15]~81_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[15]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[15]~81_combout\,
	datac => \setTemps|Div3|auto_generated|divider|divider|StageOut[15]~80_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[21]~63_combout\);

-- Location: LCCOMB_X68_Y34_N20
\setTemps|Mod2|auto_generated|divider|divider|StageOut[76]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[76]~96_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~101_combout\) # 
-- ((!\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \setTemps|Mod2|auto_generated|divider|divider|StageOut[66]~101_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[76]~96_combout\);

-- Location: LCCOMB_X68_Y34_N26
\setTemps|Div3|auto_generated|divider|divider|StageOut[20]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[20]~85_combout\ = (!\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[76]~96_combout\) # 
-- ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|StageOut[76]~96_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[20]~85_combout\);

-- Location: LCCOMB_X68_Y34_N24
\setTemps|Div3|auto_generated|divider|divider|StageOut[20]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[20]~84_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[76]~96_combout\) # 
-- ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|StageOut[76]~96_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[20]~84_combout\);

-- Location: LCCOMB_X68_Y34_N10
\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\setTemps|Div3|auto_generated|divider|divider|StageOut[20]~85_combout\) # (\setTemps|Div3|auto_generated|divider|divider|StageOut[20]~84_combout\)))
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\setTemps|Div3|auto_generated|divider|divider|StageOut[20]~85_combout\) # (\setTemps|Div3|auto_generated|divider|divider|StageOut[20]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[20]~85_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[20]~84_combout\,
	datad => VCC,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X68_Y34_N12
\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\setTemps|Div3|auto_generated|divider|divider|StageOut[21]~64_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[21]~63_combout\)))) # (!\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\setTemps|Div3|auto_generated|divider|divider|StageOut[21]~64_combout\ & 
-- (!\setTemps|Div3|auto_generated|divider|divider|StageOut[21]~63_combout\)))
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\setTemps|Div3|auto_generated|divider|divider|StageOut[21]~64_combout\ & (!\setTemps|Div3|auto_generated|divider|divider|StageOut[21]~63_combout\ & 
-- !\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[21]~64_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[21]~63_combout\,
	datad => VCC,
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X68_Y34_N14
\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\setTemps|Div3|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[22]~62_combout\)))) # (!\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\setTemps|Div3|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[22]~62_combout\)))))
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\setTemps|Div3|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[22]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[22]~83_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[22]~62_combout\,
	datad => VCC,
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X68_Y34_N16
\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\setTemps|Div3|auto_generated|divider|divider|StageOut[23]~82_combout\ & (!\setTemps|Div3|auto_generated|divider|divider|StageOut[23]~61_combout\ & 
-- !\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[23]~82_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[23]~61_combout\,
	datad => VCC,
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y34_N18
\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X67_Y34_N12
\setTemps|Div3|auto_generated|divider|divider|StageOut[28]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[28]~86_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\setTemps|Div3|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- ((!\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \setTemps|Div3|auto_generated|divider|divider|StageOut[22]~83_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[28]~86_combout\);

-- Location: LCCOMB_X67_Y34_N28
\setTemps|Div3|auto_generated|divider|divider|StageOut[28]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[28]~65_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[28]~65_combout\);

-- Location: LCCOMB_X67_Y34_N30
\setTemps|Div3|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X67_Y34_N14
\setTemps|Div3|auto_generated|divider|divider|StageOut[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[27]~87_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\setTemps|Div3|auto_generated|divider|divider|StageOut[21]~63_combout\) # 
-- ((!\setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \setTemps|Div3|auto_generated|divider|divider|StageOut[21]~63_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[27]~87_combout\);

-- Location: LCCOMB_X68_Y34_N4
\setTemps|Div3|auto_generated|divider|divider|StageOut[26]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[26]~67_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\setTemps|Div3|auto_generated|divider|divider|StageOut[20]~84_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[20]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[20]~84_combout\,
	datac => \setTemps|Div3|auto_generated|divider|divider|StageOut[20]~85_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[26]~67_combout\);

-- Location: LCCOMB_X67_Y34_N16
\setTemps|Div3|auto_generated|divider|divider|StageOut[26]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[26]~68_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[26]~68_combout\);

-- Location: LCCOMB_X68_Y34_N8
\setTemps|Mod2|auto_generated|divider|divider|StageOut[75]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\setTemps|s_Tlua\(3))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(3),
	datab => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\);

-- Location: LCCOMB_X68_Y34_N30
\setTemps|Div3|auto_generated|divider|divider|StageOut[25]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[25]~89_combout\ = (!\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\) # 
-- ((!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[25]~89_combout\);

-- Location: LCCOMB_X68_Y34_N28
\setTemps|Div3|auto_generated|divider|divider|StageOut[25]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[25]~88_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\) # 
-- ((!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|StageOut[75]~102_combout\,
	datab => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[25]~88_combout\);

-- Location: LCCOMB_X67_Y34_N18
\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\setTemps|Div3|auto_generated|divider|divider|StageOut[25]~89_combout\) # (\setTemps|Div3|auto_generated|divider|divider|StageOut[25]~88_combout\)))
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\setTemps|Div3|auto_generated|divider|divider|StageOut[25]~89_combout\) # (\setTemps|Div3|auto_generated|divider|divider|StageOut[25]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[25]~89_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[25]~88_combout\,
	datad => VCC,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X67_Y34_N20
\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\setTemps|Div3|auto_generated|divider|divider|StageOut[26]~67_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[26]~68_combout\)))) # (!\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\setTemps|Div3|auto_generated|divider|divider|StageOut[26]~67_combout\ & 
-- (!\setTemps|Div3|auto_generated|divider|divider|StageOut[26]~68_combout\)))
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\setTemps|Div3|auto_generated|divider|divider|StageOut[26]~67_combout\ & (!\setTemps|Div3|auto_generated|divider|divider|StageOut[26]~68_combout\ & 
-- !\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[26]~67_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[26]~68_combout\,
	datad => VCC,
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X67_Y34_N22
\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\setTemps|Div3|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[27]~87_combout\)))) # (!\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\setTemps|Div3|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[27]~87_combout\)))))
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\setTemps|Div3|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[27]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[27]~87_combout\,
	datad => VCC,
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X67_Y34_N24
\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\setTemps|Div3|auto_generated|divider|divider|StageOut[28]~86_combout\ & (!\setTemps|Div3|auto_generated|divider|divider|StageOut[28]~65_combout\ & 
-- !\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[28]~86_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[28]~65_combout\,
	datad => VCC,
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X67_Y34_N26
\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X68_Y37_N14
\setTemps|Div3|auto_generated|divider|divider|StageOut[32]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[32]~91_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\setTemps|Div3|auto_generated|divider|divider|StageOut[26]~67_combout\) # 
-- ((\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[26]~67_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[32]~91_combout\);

-- Location: LCCOMB_X67_Y34_N10
\setTemps|Div3|auto_generated|divider|divider|StageOut[33]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[33]~69_combout\ = (!\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[33]~69_combout\);

-- Location: LCCOMB_X68_Y37_N16
\setTemps|Div3|auto_generated|divider|divider|StageOut[33]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[33]~90_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\setTemps|Div3|auto_generated|divider|divider|StageOut[27]~87_combout\) # 
-- ((\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[27]~87_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[33]~90_combout\);

-- Location: LCCOMB_X68_Y37_N12
\setTemps|Div3|auto_generated|divider|divider|StageOut[32]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[32]~70_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[32]~70_combout\);

-- Location: LCCOMB_X68_Y37_N30
\setTemps|Div3|auto_generated|divider|divider|StageOut[31]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[31]~71_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\setTemps|Div3|auto_generated|divider|divider|StageOut[25]~89_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[25]~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[25]~89_combout\,
	datac => \setTemps|Div3|auto_generated|divider|divider|StageOut[25]~88_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[31]~71_combout\);

-- Location: LCCOMB_X68_Y37_N8
\setTemps|Div3|auto_generated|divider|divider|StageOut[31]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[31]~72_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[31]~72_combout\);

-- Location: LCCOMB_X67_Y34_N2
\setTemps|Div3|auto_generated|divider|divider|StageOut[30]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[30]~97_combout\ = (!\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\setTemps|s_Tlua\(2))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(2),
	datab => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[30]~97_combout\);

-- Location: LCCOMB_X67_Y34_N8
\setTemps|Div3|auto_generated|divider|divider|StageOut[30]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[30]~96_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\setTemps|s_Tlua\(2))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(2),
	datab => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[30]~96_combout\);

-- Location: LCCOMB_X68_Y37_N20
\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\setTemps|Div3|auto_generated|divider|divider|StageOut[30]~97_combout\) # (\setTemps|Div3|auto_generated|divider|divider|StageOut[30]~96_combout\)))
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\setTemps|Div3|auto_generated|divider|divider|StageOut[30]~97_combout\) # (\setTemps|Div3|auto_generated|divider|divider|StageOut[30]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[30]~97_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[30]~96_combout\,
	datad => VCC,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X68_Y37_N22
\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\setTemps|Div3|auto_generated|divider|divider|StageOut[31]~71_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[31]~72_combout\)))) # (!\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\setTemps|Div3|auto_generated|divider|divider|StageOut[31]~71_combout\ & 
-- (!\setTemps|Div3|auto_generated|divider|divider|StageOut[31]~72_combout\)))
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\setTemps|Div3|auto_generated|divider|divider|StageOut[31]~71_combout\ & (!\setTemps|Div3|auto_generated|divider|divider|StageOut[31]~72_combout\ & 
-- !\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[31]~71_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[31]~72_combout\,
	datad => VCC,
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X68_Y37_N24
\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\setTemps|Div3|auto_generated|divider|divider|StageOut[32]~70_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[32]~91_combout\)))) # (!\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\setTemps|Div3|auto_generated|divider|divider|StageOut[32]~70_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[32]~91_combout\)))))
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\setTemps|Div3|auto_generated|divider|divider|StageOut[32]~70_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[32]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[32]~70_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[32]~91_combout\,
	datad => VCC,
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X68_Y37_N26
\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\setTemps|Div3|auto_generated|divider|divider|StageOut[33]~69_combout\ & (!\setTemps|Div3|auto_generated|divider|divider|StageOut[33]~90_combout\ & 
-- !\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[33]~69_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[33]~90_combout\,
	datad => VCC,
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y37_N28
\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X67_Y37_N12
\setTemps|Div3|auto_generated|divider|divider|StageOut[38]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[38]~92_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\setTemps|Div3|auto_generated|divider|divider|StageOut[32]~91_combout\) # 
-- ((!\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \setTemps|Div3|auto_generated|divider|divider|StageOut[32]~91_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[38]~92_combout\);

-- Location: LCCOMB_X68_Y37_N10
\setTemps|Div3|auto_generated|divider|divider|StageOut[38]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[38]~73_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[38]~73_combout\);

-- Location: LCCOMB_X68_Y37_N4
\setTemps|Div3|auto_generated|divider|divider|StageOut[37]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[37]~74_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[37]~74_combout\);

-- Location: LCCOMB_X68_Y37_N0
\setTemps|Div3|auto_generated|divider|divider|StageOut[37]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[37]~93_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\setTemps|Div3|auto_generated|divider|divider|StageOut[31]~71_combout\) # 
-- ((!\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \setTemps|Div3|auto_generated|divider|divider|StageOut[31]~71_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[37]~93_combout\);

-- Location: LCCOMB_X68_Y37_N2
\setTemps|Div3|auto_generated|divider|divider|StageOut[36]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[36]~76_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[36]~76_combout\);

-- Location: LCCOMB_X67_Y37_N0
\setTemps|Div3|auto_generated|divider|divider|StageOut[36]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[36]~75_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\setTemps|Div3|auto_generated|divider|divider|StageOut[30]~96_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[30]~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[30]~96_combout\,
	datac => \setTemps|Div3|auto_generated|divider|divider|StageOut[30]~97_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[36]~75_combout\);

-- Location: LCCOMB_X67_Y38_N4
\setTemps|Mod2|auto_generated|divider|divider|StageOut[63]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[63]~90_combout\ = (\setTemps|s_Tlua\(1) & \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(1),
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[63]~90_combout\);

-- Location: LCCOMB_X67_Y38_N18
\setTemps|Mod2|auto_generated|divider|divider|StageOut[63]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|StageOut[63]~91_combout\ = (\setTemps|s_Tlua\(1) & !\setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(1),
	datad => \setTemps|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|StageOut[63]~91_combout\);

-- Location: LCCOMB_X67_Y38_N28
\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\setTemps|Mod2|auto_generated|divider|divider|StageOut[63]~90_combout\) # (\setTemps|Mod2|auto_generated|divider|divider|StageOut[63]~91_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod2|auto_generated|divider|divider|StageOut[63]~90_combout\,
	datad => \setTemps|Mod2|auto_generated|divider|divider|StageOut[63]~91_combout\,
	combout => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X68_Y37_N6
\setTemps|Div3|auto_generated|divider|divider|StageOut[35]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[35]~94_combout\ = (\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\setTemps|s_Tlua\(1)))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datab => \setTemps|s_Tlua\(1),
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[35]~94_combout\);

-- Location: LCCOMB_X68_Y37_N18
\setTemps|Div3|auto_generated|divider|divider|StageOut[35]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|StageOut[35]~95_combout\ = (!\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\setTemps|s_Tlua\(1)))) # (!\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datab => \setTemps|s_Tlua\(1),
	datac => \setTemps|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|StageOut[35]~95_combout\);

-- Location: LCCOMB_X67_Y37_N2
\setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\ = CARRY((\setTemps|Div3|auto_generated|divider|divider|StageOut[35]~94_combout\) # (\setTemps|Div3|auto_generated|divider|divider|StageOut[35]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[35]~94_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[35]~95_combout\,
	datad => VCC,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\);

-- Location: LCCOMB_X67_Y37_N4
\setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\ = CARRY((!\setTemps|Div3|auto_generated|divider|divider|StageOut[36]~76_combout\ & (!\setTemps|Div3|auto_generated|divider|divider|StageOut[36]~75_combout\ & 
-- !\setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[36]~76_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[36]~75_combout\,
	datad => VCC,
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\);

-- Location: LCCOMB_X67_Y37_N6
\setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\ = CARRY((!\setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\ & ((\setTemps|Div3|auto_generated|divider|divider|StageOut[37]~74_combout\) # 
-- (\setTemps|Div3|auto_generated|divider|divider|StageOut[37]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[37]~74_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[37]~93_combout\,
	datad => VCC,
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\);

-- Location: LCCOMB_X67_Y37_N8
\setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\setTemps|Div3|auto_generated|divider|divider|StageOut[38]~92_combout\ & (!\setTemps|Div3|auto_generated|divider|divider|StageOut[38]~73_combout\ & 
-- !\setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div3|auto_generated|divider|divider|StageOut[38]~92_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|StageOut[38]~73_combout\,
	datad => VCC,
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\,
	cout => \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X67_Y37_N10
\setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X67_Y37_N16
\setTemps|s_unidades[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_unidades[0]~0_combout\ = (\setTemps|Equal2~2_combout\ & (!\setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!\setTemps|Equal2~2_combout\ & 
-- ((!\setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Equal2~2_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \setTemps|s_unidades[0]~0_combout\);

-- Location: LCCOMB_X66_Y33_N0
\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \setTemps|s_Tsol\(4) $ (VCC)
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\setTemps|s_Tsol\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tsol\(4),
	datad => VCC,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X66_Y33_N2
\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\setTemps|s_Tsol\(5) & (\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\setTemps|s_Tsol\(5) & 
-- (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\setTemps|s_Tsol\(5) & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tsol\(5),
	datad => VCC,
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X66_Y33_N4
\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\setTemps|s_Tsol\(6) & (\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND))) # (!\setTemps|s_Tsol\(6) & ((GND) # 
-- (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((!\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\) # (!\setTemps|s_Tsol\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tsol\(6),
	datad => VCC,
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X66_Y33_N6
\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\setTemps|s_Tsol\(7) & ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND))) # (!\setTemps|s_Tsol\(7) & 
-- (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((\setTemps|s_Tsol\(7)) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(7),
	datad => VCC,
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X66_Y33_N8
\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\setTemps|s_Tsol\(8) & (\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\setTemps|s_Tsol\(8) & 
-- (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\setTemps|s_Tsol\(8) & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(8),
	datad => VCC,
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X66_Y33_N10
\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X67_Y33_N30
\setTemps|Mod0|auto_generated|divider|divider|StageOut[60]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[60]~67_combout\ = (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[60]~67_combout\);

-- Location: LCCOMB_X67_Y33_N20
\setTemps|Mod0|auto_generated|divider|divider|StageOut[60]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\ = (\setTemps|s_Tsol\(8) & \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(8),
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\);

-- Location: LCCOMB_X66_Y33_N16
\setTemps|Mod0|auto_generated|divider|divider|StageOut[59]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[59]~68_combout\ = (!\setTemps|s_Tsol\(7) & \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(7),
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[59]~68_combout\);

-- Location: LCCOMB_X66_Y33_N18
\setTemps|Mod0|auto_generated|divider|divider|StageOut[59]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[59]~69_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[59]~69_combout\);

-- Location: LCCOMB_X66_Y33_N26
\setTemps|Mod0|auto_generated|divider|divider|StageOut[58]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\ = (!\setTemps|s_Tsol\(6) & \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tsol\(6),
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\);

-- Location: LCCOMB_X66_Y33_N20
\setTemps|Mod0|auto_generated|divider|divider|StageOut[58]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[58]~71_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[58]~71_combout\);

-- Location: LCCOMB_X66_Y33_N12
\setTemps|Mod0|auto_generated|divider|divider|StageOut[57]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[57]~72_combout\ = (\setTemps|s_Tsol\(5) & \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tsol\(5),
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[57]~72_combout\);

-- Location: LCCOMB_X66_Y33_N30
\setTemps|Mod0|auto_generated|divider|divider|StageOut[57]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[57]~73_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[57]~73_combout\);

-- Location: LCCOMB_X66_Y33_N28
\setTemps|Mod0|auto_generated|divider|divider|StageOut[56]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[56]~75_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[56]~75_combout\);

-- Location: LCCOMB_X66_Y33_N22
\setTemps|Mod0|auto_generated|divider|divider|StageOut[56]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[56]~74_combout\ = (\setTemps|s_Tsol\(4) & \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tsol\(4),
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[56]~74_combout\);

-- Location: LCCOMB_X66_Y33_N14
\setTemps|Mod0|auto_generated|divider|divider|StageOut[55]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[55]~77_combout\ = (!\setTemps|s_Tsol\(3) & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tsol\(3),
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[55]~77_combout\);

-- Location: LCCOMB_X66_Y33_N24
\setTemps|Mod0|auto_generated|divider|divider|StageOut[55]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[55]~76_combout\ = (!\setTemps|s_Tsol\(3) & \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tsol\(3),
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[55]~76_combout\);

-- Location: LCCOMB_X67_Y33_N6
\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\setTemps|Mod0|auto_generated|divider|divider|StageOut[55]~77_combout\) # (\setTemps|Mod0|auto_generated|divider|divider|StageOut[55]~76_combout\)))
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\setTemps|Mod0|auto_generated|divider|divider|StageOut[55]~77_combout\) # (\setTemps|Mod0|auto_generated|divider|divider|StageOut[55]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[55]~77_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[55]~76_combout\,
	datad => VCC,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X67_Y33_N8
\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\setTemps|Mod0|auto_generated|divider|divider|StageOut[56]~75_combout\) # 
-- (\setTemps|Mod0|auto_generated|divider|divider|StageOut[56]~74_combout\)))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[56]~75_combout\ & 
-- (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[56]~74_combout\)))
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\setTemps|Mod0|auto_generated|divider|divider|StageOut[56]~75_combout\ & (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[56]~74_combout\ & 
-- !\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[56]~75_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[56]~74_combout\,
	datad => VCC,
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X67_Y33_N10
\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\setTemps|Mod0|auto_generated|divider|divider|StageOut[57]~72_combout\) # 
-- (\setTemps|Mod0|auto_generated|divider|divider|StageOut[57]~73_combout\))))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[57]~72_combout\) # 
-- ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[57]~73_combout\) # (GND))))
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\setTemps|Mod0|auto_generated|divider|divider|StageOut[57]~72_combout\) # ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[57]~73_combout\) # 
-- (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[57]~72_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[57]~73_combout\,
	datad => VCC,
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X67_Y33_N12
\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\ & (((!\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[58]~71_combout\ & (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[58]~71_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\setTemps|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|StageOut[58]~71_combout\)) # 
-- (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[58]~71_combout\,
	datad => VCC,
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X67_Y33_N14
\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\setTemps|Mod0|auto_generated|divider|divider|StageOut[59]~68_combout\) # 
-- (\setTemps|Mod0|auto_generated|divider|divider|StageOut[59]~69_combout\)))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\setTemps|Mod0|auto_generated|divider|divider|StageOut[59]~68_combout\) # 
-- (\setTemps|Mod0|auto_generated|divider|divider|StageOut[59]~69_combout\)))))
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[59]~68_combout\) # 
-- (\setTemps|Mod0|auto_generated|divider|divider|StageOut[59]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[59]~68_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[59]~69_combout\,
	datad => VCC,
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X67_Y33_N16
\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\setTemps|Mod0|auto_generated|divider|divider|StageOut[60]~67_combout\) # 
-- (\setTemps|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\)))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[60]~67_combout\ & 
-- (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\)))
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\setTemps|Mod0|auto_generated|divider|divider|StageOut[60]~67_combout\ & (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\ & 
-- !\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[60]~67_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\,
	datad => VCC,
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X67_Y33_N18
\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X67_Y33_N26
\setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~97_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\setTemps|s_Tsol\(8)))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \setTemps|s_Tsol\(8),
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~97_combout\);

-- Location: LCCOMB_X67_Y33_N28
\setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~78_combout\ = (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~78_combout\);

-- Location: LCCOMB_X69_Y33_N30
\setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~98_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((!\setTemps|s_Tsol\(7)))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datab => \setTemps|s_Tsol\(7),
	datac => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~98_combout\);

-- Location: LCCOMB_X67_Y33_N4
\setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~79_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~79_combout\);

-- Location: LCCOMB_X69_Y33_N4
\setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~99_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((!\setTemps|s_Tsol\(6)))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datab => \setTemps|s_Tsol\(6),
	datac => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~99_combout\);

-- Location: LCCOMB_X67_Y33_N22
\setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~80_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~80_combout\);

-- Location: LCCOMB_X67_Y33_N24
\setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~81_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~81_combout\);

-- Location: LCCOMB_X69_Y33_N22
\setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~100_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\setTemps|s_Tsol\(5))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \setTemps|s_Tsol\(5),
	datac => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~100_combout\);

-- Location: LCCOMB_X67_Y33_N2
\setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~82_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~82_combout\);

-- Location: LCCOMB_X69_Y33_N24
\setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~101_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\setTemps|s_Tsol\(4))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(4),
	datab => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \setTemps|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~101_combout\);

-- Location: LCCOMB_X69_Y33_N20
\setTemps|Mod0|auto_generated|divider|divider|StageOut[65]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[65]~83_combout\ = (!\setTemps|s_Tsol\(3) & \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(3),
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[65]~83_combout\);

-- Location: LCCOMB_X69_Y33_N18
\setTemps|Mod0|auto_generated|divider|divider|StageOut[65]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[65]~84_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[65]~84_combout\);

-- Location: LCCOMB_X69_Y33_N6
\setTemps|Mod0|auto_generated|divider|divider|StageOut[64]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[64]~86_combout\ = (\setTemps|s_Tsol\(2) & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(2),
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[64]~86_combout\);

-- Location: LCCOMB_X69_Y33_N28
\setTemps|Mod0|auto_generated|divider|divider|StageOut[64]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[64]~85_combout\ = (\setTemps|s_Tsol\(2) & \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(2),
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[64]~85_combout\);

-- Location: LCCOMB_X68_Y33_N2
\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\setTemps|Mod0|auto_generated|divider|divider|StageOut[64]~86_combout\) # (\setTemps|Mod0|auto_generated|divider|divider|StageOut[64]~85_combout\)))
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\setTemps|Mod0|auto_generated|divider|divider|StageOut[64]~86_combout\) # (\setTemps|Mod0|auto_generated|divider|divider|StageOut[64]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[64]~86_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[64]~85_combout\,
	datad => VCC,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X68_Y33_N4
\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\setTemps|Mod0|auto_generated|divider|divider|StageOut[65]~83_combout\) # 
-- (\setTemps|Mod0|auto_generated|divider|divider|StageOut[65]~84_combout\)))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[65]~83_combout\ & 
-- (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[65]~84_combout\)))
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\setTemps|Mod0|auto_generated|divider|divider|StageOut[65]~83_combout\ & (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[65]~84_combout\ & 
-- !\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[65]~83_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[65]~84_combout\,
	datad => VCC,
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X68_Y33_N6
\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~82_combout\) # 
-- (\setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~101_combout\))))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~82_combout\) # 
-- ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~101_combout\) # (GND))))
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~82_combout\) # ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~101_combout\) # 
-- (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~82_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~101_combout\,
	datad => VCC,
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X68_Y33_N8
\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~81_combout\ & (((!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~81_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~100_combout\ & (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~100_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~81_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~100_combout\)) # 
-- (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~81_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~100_combout\,
	datad => VCC,
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X68_Y33_N10
\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~99_combout\) # 
-- (\setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~80_combout\)))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~99_combout\) # 
-- (\setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~80_combout\)))))
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~99_combout\) # 
-- (\setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~99_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~80_combout\,
	datad => VCC,
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X68_Y33_N12
\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~98_combout\) # 
-- (\setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~79_combout\)))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~98_combout\ & 
-- (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~79_combout\)))
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~98_combout\ & (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~79_combout\ & 
-- !\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~98_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~79_combout\,
	datad => VCC,
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X68_Y33_N14
\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((((\setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~97_combout\) # 
-- (\setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~78_combout\))))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~97_combout\) # 
-- ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~78_combout\) # (GND))))
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~97_combout\) # ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~78_combout\) # 
-- (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~97_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~78_combout\,
	datad => VCC,
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X68_Y33_N16
\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X67_Y33_N0
\setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~92_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~97_combout\) # 
-- ((!\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[70]~97_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~92_combout\);

-- Location: LCCOMB_X68_Y33_N0
\setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~87_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~87_combout\);

-- Location: LCCOMB_X68_Y33_N22
\setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~88_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~88_combout\);

-- Location: LCCOMB_X69_Y33_N16
\setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~93_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~98_combout\) # 
-- ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[69]~98_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datac => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~93_combout\);

-- Location: LCCOMB_X69_Y33_N2
\setTemps|Mod0|auto_generated|divider|divider|StageOut[78]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[78]~94_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~99_combout\) # 
-- ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[68]~99_combout\,
	datac => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[78]~94_combout\);

-- Location: LCCOMB_X68_Y33_N20
\setTemps|Mod0|auto_generated|divider|divider|StageOut[78]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[78]~89_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[78]~89_combout\);

-- Location: LCCOMB_X68_Y33_N24
\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\setTemps|Mod0|auto_generated|divider|divider|StageOut[78]~94_combout\) # (\setTemps|Mod0|auto_generated|divider|divider|StageOut[78]~89_combout\)))
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\setTemps|Mod0|auto_generated|divider|divider|StageOut[78]~94_combout\) # (\setTemps|Mod0|auto_generated|divider|divider|StageOut[78]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[78]~94_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[78]~89_combout\,
	datad => VCC,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X68_Y33_N26
\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~88_combout\) # 
-- (\setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~93_combout\)))) # (!\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~88_combout\ & 
-- (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~93_combout\)))
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~88_combout\ & (!\setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~93_combout\ & 
-- !\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~88_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~93_combout\,
	datad => VCC,
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X68_Y33_N28
\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~92_combout\) # 
-- (\setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~87_combout\)))) # (!\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~92_combout\) # 
-- (\setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~87_combout\)))))
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~92_combout\) # 
-- (\setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~92_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~87_combout\,
	datad => VCC,
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X68_Y33_N30
\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X68_Y33_N18
\setTemps|Div1|auto_generated|divider|divider|StageOut[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[18]~58_combout\ = (!\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[18]~58_combout\);

-- Location: LCCOMB_X69_Y36_N14
\setTemps|Div1|auto_generated|divider|divider|StageOut[18]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[18]~77_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~92_combout\) # 
-- ((!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[80]~92_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[18]~77_combout\);

-- Location: LCCOMB_X69_Y33_N0
\setTemps|Div1|auto_generated|divider|divider|StageOut[17]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[17]~78_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~93_combout\) # 
-- ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[79]~93_combout\,
	datac => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[17]~78_combout\);

-- Location: LCCOMB_X69_Y36_N28
\setTemps|Div1|auto_generated|divider|divider|StageOut[17]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[17]~59_combout\ = (!\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[17]~59_combout\);

-- Location: LCCOMB_X69_Y36_N12
\setTemps|Div1|auto_generated|divider|divider|StageOut[16]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[16]~79_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[78]~94_combout\) # 
-- ((!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[78]~94_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[16]~79_combout\);

-- Location: LCCOMB_X69_Y36_N16
\setTemps|Div1|auto_generated|divider|divider|StageOut[16]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[16]~60_combout\ = (!\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[16]~60_combout\);

-- Location: LCCOMB_X69_Y33_N10
\setTemps|Mod0|auto_generated|divider|divider|StageOut[77]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[77]~95_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~100_combout\) # 
-- ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[67]~100_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[77]~95_combout\);

-- Location: LCCOMB_X69_Y36_N30
\setTemps|Div1|auto_generated|divider|divider|StageOut[15]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[15]~80_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[77]~95_combout\) # 
-- ((!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[77]~95_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[15]~80_combout\);

-- Location: LCCOMB_X69_Y33_N12
\setTemps|Div1|auto_generated|divider|divider|StageOut[15]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[15]~81_combout\ = (!\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[77]~95_combout\) # 
-- ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|StageOut[77]~95_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[15]~81_combout\);

-- Location: LCCOMB_X69_Y36_N2
\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\setTemps|Div1|auto_generated|divider|divider|StageOut[15]~80_combout\) # (\setTemps|Div1|auto_generated|divider|divider|StageOut[15]~81_combout\)))
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\setTemps|Div1|auto_generated|divider|divider|StageOut[15]~80_combout\) # (\setTemps|Div1|auto_generated|divider|divider|StageOut[15]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[15]~80_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[15]~81_combout\,
	datad => VCC,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X69_Y36_N4
\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\setTemps|Div1|auto_generated|divider|divider|StageOut[16]~79_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[16]~60_combout\)))) # (!\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\setTemps|Div1|auto_generated|divider|divider|StageOut[16]~79_combout\ & 
-- (!\setTemps|Div1|auto_generated|divider|divider|StageOut[16]~60_combout\)))
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\setTemps|Div1|auto_generated|divider|divider|StageOut[16]~79_combout\ & (!\setTemps|Div1|auto_generated|divider|divider|StageOut[16]~60_combout\ & 
-- !\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[16]~79_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[16]~60_combout\,
	datad => VCC,
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X69_Y36_N6
\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\setTemps|Div1|auto_generated|divider|divider|StageOut[17]~78_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[17]~59_combout\)))) # (!\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\setTemps|Div1|auto_generated|divider|divider|StageOut[17]~78_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[17]~59_combout\)))))
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\setTemps|Div1|auto_generated|divider|divider|StageOut[17]~78_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[17]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[17]~78_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[17]~59_combout\,
	datad => VCC,
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X69_Y36_N8
\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\setTemps|Div1|auto_generated|divider|divider|StageOut[18]~58_combout\ & (!\setTemps|Div1|auto_generated|divider|divider|StageOut[18]~77_combout\ & 
-- !\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[18]~58_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[18]~77_combout\,
	datad => VCC,
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X69_Y36_N10
\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X68_Y36_N10
\setTemps|Div1|auto_generated|divider|divider|StageOut[23]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[23]~82_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Div1|auto_generated|divider|divider|StageOut[17]~78_combout\) # 
-- ((!\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|StageOut[17]~78_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[23]~82_combout\);

-- Location: LCCOMB_X69_Y36_N22
\setTemps|Div1|auto_generated|divider|divider|StageOut[23]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[23]~61_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[23]~61_combout\);

-- Location: LCCOMB_X68_Y36_N12
\setTemps|Div1|auto_generated|divider|divider|StageOut[22]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[22]~83_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Div1|auto_generated|divider|divider|StageOut[16]~79_combout\) # 
-- ((!\setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[16]~79_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[22]~83_combout\);

-- Location: LCCOMB_X69_Y36_N0
\setTemps|Div1|auto_generated|divider|divider|StageOut[22]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[22]~62_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[22]~62_combout\);

-- Location: LCCOMB_X69_Y36_N20
\setTemps|Div1|auto_generated|divider|divider|StageOut[21]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[21]~64_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[21]~64_combout\);

-- Location: LCCOMB_X69_Y36_N26
\setTemps|Div1|auto_generated|divider|divider|StageOut[21]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[21]~63_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Div1|auto_generated|divider|divider|StageOut[15]~81_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[15]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[15]~81_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|StageOut[15]~80_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[21]~63_combout\);

-- Location: LCCOMB_X68_Y36_N14
\setTemps|Mod0|auto_generated|divider|divider|StageOut[76]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[76]~96_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~101_combout\) # 
-- ((!\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \setTemps|Mod0|auto_generated|divider|divider|StageOut[66]~101_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[76]~96_combout\);

-- Location: LCCOMB_X68_Y36_N22
\setTemps|Div1|auto_generated|divider|divider|StageOut[20]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[20]~85_combout\ = (!\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[76]~96_combout\) # 
-- ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[76]~96_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[20]~85_combout\);

-- Location: LCCOMB_X68_Y36_N24
\setTemps|Div1|auto_generated|divider|divider|StageOut[20]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[20]~84_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[76]~96_combout\) # 
-- ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[76]~96_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[20]~84_combout\);

-- Location: LCCOMB_X68_Y36_N0
\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\setTemps|Div1|auto_generated|divider|divider|StageOut[20]~85_combout\) # (\setTemps|Div1|auto_generated|divider|divider|StageOut[20]~84_combout\)))
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\setTemps|Div1|auto_generated|divider|divider|StageOut[20]~85_combout\) # (\setTemps|Div1|auto_generated|divider|divider|StageOut[20]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[20]~85_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[20]~84_combout\,
	datad => VCC,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X68_Y36_N2
\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\setTemps|Div1|auto_generated|divider|divider|StageOut[21]~64_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[21]~63_combout\)))) # (!\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\setTemps|Div1|auto_generated|divider|divider|StageOut[21]~64_combout\ & 
-- (!\setTemps|Div1|auto_generated|divider|divider|StageOut[21]~63_combout\)))
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\setTemps|Div1|auto_generated|divider|divider|StageOut[21]~64_combout\ & (!\setTemps|Div1|auto_generated|divider|divider|StageOut[21]~63_combout\ & 
-- !\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[21]~64_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[21]~63_combout\,
	datad => VCC,
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X68_Y36_N4
\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\setTemps|Div1|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[22]~62_combout\)))) # (!\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\setTemps|Div1|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[22]~62_combout\)))))
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\setTemps|Div1|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[22]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[22]~83_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[22]~62_combout\,
	datad => VCC,
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X68_Y36_N6
\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\setTemps|Div1|auto_generated|divider|divider|StageOut[23]~82_combout\ & (!\setTemps|Div1|auto_generated|divider|divider|StageOut[23]~61_combout\ & 
-- !\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[23]~82_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[23]~61_combout\,
	datad => VCC,
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y36_N8
\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X68_Y36_N20
\setTemps|Div1|auto_generated|divider|divider|StageOut[26]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[26]~68_combout\ = (!\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[26]~68_combout\);

-- Location: LCCOMB_X68_Y36_N26
\setTemps|Div1|auto_generated|divider|divider|StageOut[26]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[26]~67_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\setTemps|Div1|auto_generated|divider|divider|StageOut[20]~85_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[20]~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[20]~85_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[20]~84_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[26]~67_combout\);

-- Location: LCCOMB_X69_Y33_N26
\setTemps|Mod0|auto_generated|divider|divider|StageOut[75]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[75]~102_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (!\setTemps|s_Tsol\(3))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \setTemps|s_Tsol\(3),
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[75]~102_combout\);

-- Location: LCCOMB_X68_Y36_N30
\setTemps|Div1|auto_generated|divider|divider|StageOut[25]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[25]~89_combout\ = (!\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[75]~102_combout\) # 
-- ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|StageOut[75]~102_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[25]~89_combout\);

-- Location: LCCOMB_X68_Y36_N28
\setTemps|Div1|auto_generated|divider|divider|StageOut[25]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[25]~88_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|StageOut[75]~102_combout\) # 
-- ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datab => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|StageOut[75]~102_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[25]~88_combout\);

-- Location: LCCOMB_X67_Y36_N12
\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\setTemps|Div1|auto_generated|divider|divider|StageOut[25]~89_combout\) # (\setTemps|Div1|auto_generated|divider|divider|StageOut[25]~88_combout\)))
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\setTemps|Div1|auto_generated|divider|divider|StageOut[25]~89_combout\) # (\setTemps|Div1|auto_generated|divider|divider|StageOut[25]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[25]~89_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[25]~88_combout\,
	datad => VCC,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X67_Y36_N14
\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\setTemps|Div1|auto_generated|divider|divider|StageOut[26]~68_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[26]~67_combout\)))) # (!\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\setTemps|Div1|auto_generated|divider|divider|StageOut[26]~68_combout\ & 
-- (!\setTemps|Div1|auto_generated|divider|divider|StageOut[26]~67_combout\)))
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\setTemps|Div1|auto_generated|divider|divider|StageOut[26]~68_combout\ & (!\setTemps|Div1|auto_generated|divider|divider|StageOut[26]~67_combout\ & 
-- !\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[26]~68_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[26]~67_combout\,
	datad => VCC,
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X67_Y36_N10
\setTemps|Div1|auto_generated|divider|divider|StageOut[28]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[28]~86_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\setTemps|Div1|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- ((!\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[22]~83_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[28]~86_combout\);

-- Location: LCCOMB_X68_Y36_N18
\setTemps|Div1|auto_generated|divider|divider|StageOut[28]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[28]~65_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[28]~65_combout\);

-- Location: LCCOMB_X67_Y36_N26
\setTemps|Div1|auto_generated|divider|divider|StageOut[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[27]~87_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\setTemps|Div1|auto_generated|divider|divider|StageOut[21]~63_combout\) # 
-- ((!\setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|StageOut[21]~63_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[27]~87_combout\);

-- Location: LCCOMB_X68_Y36_N16
\setTemps|Div1|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\ = (!\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X67_Y36_N16
\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\setTemps|Div1|auto_generated|divider|divider|StageOut[27]~87_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\)))) # (!\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\setTemps|Div1|auto_generated|divider|divider|StageOut[27]~87_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\)))))
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\setTemps|Div1|auto_generated|divider|divider|StageOut[27]~87_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[27]~87_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => VCC,
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X67_Y36_N18
\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\setTemps|Div1|auto_generated|divider|divider|StageOut[28]~86_combout\ & (!\setTemps|Div1|auto_generated|divider|divider|StageOut[28]~65_combout\ & 
-- !\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[28]~86_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[28]~65_combout\,
	datad => VCC,
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X67_Y36_N20
\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X67_Y36_N4
\setTemps|Div1|auto_generated|divider|divider|StageOut[32]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[32]~70_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[32]~70_combout\);

-- Location: LCCOMB_X67_Y36_N8
\setTemps|Div1|auto_generated|divider|divider|StageOut[32]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[32]~91_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\setTemps|Div1|auto_generated|divider|divider|StageOut[26]~67_combout\) # 
-- ((!\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[26]~67_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[32]~91_combout\);

-- Location: LCCOMB_X67_Y36_N30
\setTemps|Div1|auto_generated|divider|divider|StageOut[31]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[31]~71_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\setTemps|Div1|auto_generated|divider|divider|StageOut[25]~88_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[25]~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[25]~88_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|StageOut[25]~89_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[31]~71_combout\);

-- Location: LCCOMB_X67_Y36_N28
\setTemps|Div1|auto_generated|divider|divider|StageOut[31]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[31]~72_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[31]~72_combout\);

-- Location: LCCOMB_X66_Y36_N10
\setTemps|Div1|auto_generated|divider|divider|StageOut[30]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[30]~97_combout\ = (!\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\setTemps|s_Tsol\(2)))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datab => \setTemps|s_Tsol\(2),
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[30]~97_combout\);

-- Location: LCCOMB_X66_Y36_N20
\setTemps|Div1|auto_generated|divider|divider|StageOut[30]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[30]~96_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\setTemps|s_Tsol\(2)))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datab => \setTemps|s_Tsol\(2),
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[30]~96_combout\);

-- Location: LCCOMB_X66_Y36_N0
\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\setTemps|Div1|auto_generated|divider|divider|StageOut[30]~97_combout\) # (\setTemps|Div1|auto_generated|divider|divider|StageOut[30]~96_combout\)))
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\setTemps|Div1|auto_generated|divider|divider|StageOut[30]~97_combout\) # (\setTemps|Div1|auto_generated|divider|divider|StageOut[30]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[30]~97_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[30]~96_combout\,
	datad => VCC,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X66_Y36_N2
\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\setTemps|Div1|auto_generated|divider|divider|StageOut[31]~71_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[31]~72_combout\)))) # (!\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\setTemps|Div1|auto_generated|divider|divider|StageOut[31]~71_combout\ & 
-- (!\setTemps|Div1|auto_generated|divider|divider|StageOut[31]~72_combout\)))
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\setTemps|Div1|auto_generated|divider|divider|StageOut[31]~71_combout\ & (!\setTemps|Div1|auto_generated|divider|divider|StageOut[31]~72_combout\ & 
-- !\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[31]~71_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[31]~72_combout\,
	datad => VCC,
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X66_Y36_N4
\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\setTemps|Div1|auto_generated|divider|divider|StageOut[32]~70_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[32]~91_combout\)))) # (!\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\setTemps|Div1|auto_generated|divider|divider|StageOut[32]~70_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[32]~91_combout\)))))
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\setTemps|Div1|auto_generated|divider|divider|StageOut[32]~70_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[32]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[32]~70_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[32]~91_combout\,
	datad => VCC,
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X67_Y36_N2
\setTemps|Div1|auto_generated|divider|divider|StageOut[33]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[33]~69_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[33]~69_combout\);

-- Location: LCCOMB_X66_Y36_N14
\setTemps|Div1|auto_generated|divider|divider|StageOut[33]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[33]~90_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\setTemps|Div1|auto_generated|divider|divider|StageOut[27]~87_combout\) # 
-- ((!\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|StageOut[27]~87_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[33]~90_combout\);

-- Location: LCCOMB_X66_Y36_N6
\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\setTemps|Div1|auto_generated|divider|divider|StageOut[33]~69_combout\ & (!\setTemps|Div1|auto_generated|divider|divider|StageOut[33]~90_combout\ & 
-- !\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[33]~69_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[33]~90_combout\,
	datad => VCC,
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X66_Y36_N8
\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X66_Y36_N16
\setTemps|Div1|auto_generated|divider|divider|StageOut[38]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[38]~73_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[38]~73_combout\);

-- Location: LCCOMB_X67_Y36_N6
\setTemps|Div1|auto_generated|divider|divider|StageOut[38]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[38]~92_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\setTemps|Div1|auto_generated|divider|divider|StageOut[32]~91_combout\) # 
-- ((!\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[32]~91_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[38]~92_combout\);

-- Location: LCCOMB_X66_Y36_N18
\setTemps|Div1|auto_generated|divider|divider|StageOut[37]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[37]~74_combout\ = (!\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[37]~74_combout\);

-- Location: LCCOMB_X67_Y37_N18
\setTemps|Div1|auto_generated|divider|divider|StageOut[37]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[37]~93_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\setTemps|Div1|auto_generated|divider|divider|StageOut[31]~71_combout\) # 
-- ((\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[31]~71_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[37]~93_combout\);

-- Location: LCCOMB_X67_Y37_N30
\setTemps|Div1|auto_generated|divider|divider|StageOut[36]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[36]~76_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[36]~76_combout\);

-- Location: LCCOMB_X66_Y36_N12
\setTemps|Div1|auto_generated|divider|divider|StageOut[36]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[36]~75_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\setTemps|Div1|auto_generated|divider|divider|StageOut[30]~97_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[30]~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[30]~97_combout\,
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \setTemps|Div1|auto_generated|divider|divider|StageOut[30]~96_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[36]~75_combout\);

-- Location: LCCOMB_X66_Y36_N28
\setTemps|Mod0|auto_generated|divider|divider|StageOut[63]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[63]~91_combout\ = (\setTemps|s_Tsol\(1) & !\setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(1),
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[63]~91_combout\);

-- Location: LCCOMB_X66_Y36_N30
\setTemps|Mod0|auto_generated|divider|divider|StageOut[63]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|StageOut[63]~90_combout\ = (\setTemps|s_Tsol\(1) & \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(1),
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|StageOut[63]~90_combout\);

-- Location: LCCOMB_X66_Y36_N26
\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\setTemps|Mod0|auto_generated|divider|divider|StageOut[63]~91_combout\) # (\setTemps|Mod0|auto_generated|divider|divider|StageOut[63]~90_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Mod0|auto_generated|divider|divider|StageOut[63]~91_combout\,
	datac => \setTemps|Mod0|auto_generated|divider|divider|StageOut[63]~90_combout\,
	combout => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X66_Y36_N24
\setTemps|Div1|auto_generated|divider|divider|StageOut[35]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[35]~94_combout\ = (\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\setTemps|s_Tsol\(1)))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datab => \setTemps|s_Tsol\(1),
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[35]~94_combout\);

-- Location: LCCOMB_X66_Y36_N22
\setTemps|Div1|auto_generated|divider|divider|StageOut[35]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|StageOut[35]~95_combout\ = (!\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\setTemps|s_Tsol\(1)))) # (!\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datab => \setTemps|s_Tsol\(1),
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \setTemps|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|StageOut[35]~95_combout\);

-- Location: LCCOMB_X67_Y37_N20
\setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\ = CARRY((\setTemps|Div1|auto_generated|divider|divider|StageOut[35]~94_combout\) # (\setTemps|Div1|auto_generated|divider|divider|StageOut[35]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[35]~94_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[35]~95_combout\,
	datad => VCC,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\);

-- Location: LCCOMB_X67_Y37_N22
\setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\ = CARRY((!\setTemps|Div1|auto_generated|divider|divider|StageOut[36]~76_combout\ & (!\setTemps|Div1|auto_generated|divider|divider|StageOut[36]~75_combout\ & 
-- !\setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[36]~76_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[36]~75_combout\,
	datad => VCC,
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1_cout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\);

-- Location: LCCOMB_X67_Y37_N24
\setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\ = CARRY((!\setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\ & ((\setTemps|Div1|auto_generated|divider|divider|StageOut[37]~74_combout\) # 
-- (\setTemps|Div1|auto_generated|divider|divider|StageOut[37]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[37]~74_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[37]~93_combout\,
	datad => VCC,
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3_cout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\);

-- Location: LCCOMB_X67_Y37_N26
\setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\setTemps|Div1|auto_generated|divider|divider|StageOut[38]~73_combout\ & (!\setTemps|Div1|auto_generated|divider|divider|StageOut[38]~92_combout\ & 
-- !\setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div1|auto_generated|divider|divider|StageOut[38]~73_combout\,
	datab => \setTemps|Div1|auto_generated|divider|divider|StageOut[38]~92_combout\,
	datad => VCC,
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5_cout\,
	cout => \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X67_Y37_N28
\setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X67_Y37_N14
\setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_wirecell_combout\ = !\setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_wirecell_combout\);

-- Location: FF_X67_Y37_N17
\setTemps|s_unidades[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|s_unidades[0]~0_combout\,
	asdata => \setTemps|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_wirecell_combout\,
	sload => \setTemps|Equal2~3_combout\,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_unidades\(0));

-- Location: FF_X66_Y30_N15
\setTemps|unidades[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|s_unidades\(0),
	sload => VCC,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|unidades\(0));

-- Location: LCCOMB_X67_Y36_N0
\setTemps|s_unidades[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_unidades[1]~1_combout\ = (\setTemps|Equal2~2_combout\ & (!\setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\setTemps|Equal2~2_combout\ & 
-- ((!\setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Equal2~2_combout\,
	datab => \setTemps|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \setTemps|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|s_unidades[1]~1_combout\);

-- Location: LCCOMB_X67_Y36_N22
\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_wirecell_combout\ = !\setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_wirecell_combout\);

-- Location: FF_X67_Y36_N1
\setTemps|s_unidades[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|s_unidades[1]~1_combout\,
	asdata => \setTemps|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_wirecell_combout\,
	sload => \setTemps|Equal2~3_combout\,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_unidades\(1));

-- Location: FF_X66_Y30_N23
\setTemps|unidades[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|s_unidades\(1),
	sload => VCC,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|unidades\(1));

-- Location: LCCOMB_X66_Y34_N30
\setTemps|s_unidades[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_unidades[3]~3_combout\ = (\setTemps|Equal2~2_combout\ & (!\setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!\setTemps|Equal2~2_combout\ & 
-- ((!\setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \setTemps|Equal2~2_combout\,
	combout => \setTemps|s_unidades[3]~3_combout\);

-- Location: LCCOMB_X67_Y36_N24
\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_wirecell_combout\ = !\setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_wirecell_combout\);

-- Location: FF_X66_Y34_N31
\setTemps|s_unidades[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|s_unidades[3]~3_combout\,
	asdata => \setTemps|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_wirecell_combout\,
	sload => \setTemps|Equal2~3_combout\,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_unidades\(3));

-- Location: FF_X66_Y30_N19
\setTemps|unidades[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|s_unidades\(3),
	sload => VCC,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|unidades\(3));

-- Location: LCCOMB_X66_Y34_N20
\setTemps|s_unidades[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_unidades[2]~2_combout\ = (\setTemps|Equal2~2_combout\ & (!\setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # (!\setTemps|Equal2~2_combout\ & 
-- ((!\setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \setTemps|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \setTemps|Equal2~2_combout\,
	combout => \setTemps|s_unidades[2]~2_combout\);

-- Location: LCCOMB_X66_Y34_N8
\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_wirecell_combout\ = !\setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_wirecell_combout\);

-- Location: FF_X66_Y34_N21
\setTemps|s_unidades[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|s_unidades[2]~2_combout\,
	asdata => \setTemps|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_wirecell_combout\,
	sload => \setTemps|Equal2~3_combout\,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_unidades\(2));

-- Location: LCCOMB_X66_Y30_N6
\setTemps|unidades[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|unidades[2]~feeder_combout\ = \setTemps|s_unidades\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \setTemps|s_unidades\(2),
	combout => \setTemps|unidades[2]~feeder_combout\);

-- Location: FF_X66_Y30_N7
\setTemps|unidades[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|unidades[2]~feeder_combout\,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|unidades\(2));

-- Location: LCCOMB_X66_Y27_N8
\setTemp_Units|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemp_Units|Mux6~0_combout\ = (\setTemps|unidades\(3) & (\setTemps|unidades\(0) & (\setTemps|unidades\(1) $ (\setTemps|unidades\(2))))) # (!\setTemps|unidades\(3) & (!\setTemps|unidades\(1) & (\setTemps|unidades\(0) $ (\setTemps|unidades\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|unidades\(0),
	datab => \setTemps|unidades\(1),
	datac => \setTemps|unidades\(3),
	datad => \setTemps|unidades\(2),
	combout => \setTemp_Units|Mux6~0_combout\);

-- Location: LCCOMB_X66_Y23_N26
\setTempUnitsHex|HexOut[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempUnitsHex|HexOut[0]~0_combout\ = (\setTemps|Equal2~0_combout\ & ((\setTemp_Units|Mux6~0_combout\))) # (!\setTemps|Equal2~0_combout\ & (\tAmb_Units|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tAmb_Units|Mux6~0_combout\,
	datac => \setTemps|Equal2~0_combout\,
	datad => \setTemp_Units|Mux6~0_combout\,
	combout => \setTempUnitsHex|HexOut[0]~0_combout\);

-- Location: LCCOMB_X66_Y23_N12
\tAmb_Units|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tAmb_Units|Mux5~0_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ $ (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))) # 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- ((!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \tAmb_Units|Mux5~0_combout\);

-- Location: LCCOMB_X66_Y27_N6
\setTemp_Units|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemp_Units|Mux5~0_combout\ = (\setTemps|unidades\(1) & ((\setTemps|unidades\(0) & (\setTemps|unidades\(3))) # (!\setTemps|unidades\(0) & ((\setTemps|unidades\(2)))))) # (!\setTemps|unidades\(1) & (\setTemps|unidades\(2) & (\setTemps|unidades\(0) $ 
-- (\setTemps|unidades\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|unidades\(0),
	datab => \setTemps|unidades\(1),
	datac => \setTemps|unidades\(3),
	datad => \setTemps|unidades\(2),
	combout => \setTemp_Units|Mux5~0_combout\);

-- Location: LCCOMB_X66_Y23_N18
\setTempUnitsHex|HexOut[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempUnitsHex|HexOut[1]~1_combout\ = (\setTemps|Equal2~0_combout\ & ((\setTemp_Units|Mux5~0_combout\))) # (!\setTemps|Equal2~0_combout\ & (\tAmb_Units|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tAmb_Units|Mux5~0_combout\,
	datac => \setTemps|Equal2~0_combout\,
	datad => \setTemp_Units|Mux5~0_combout\,
	combout => \setTempUnitsHex|HexOut[1]~1_combout\);

-- Location: LCCOMB_X66_Y23_N4
\tAmb_Units|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tAmb_Units|Mux4~0_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))) # 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\) # (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \tAmb_Units|Mux4~0_combout\);

-- Location: LCCOMB_X66_Y27_N12
\setTemp_Units|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemp_Units|Mux4~0_combout\ = (\setTemps|unidades\(3) & (\setTemps|unidades\(2) & ((\setTemps|unidades\(1)) # (!\setTemps|unidades\(0))))) # (!\setTemps|unidades\(3) & (!\setTemps|unidades\(0) & (\setTemps|unidades\(1) & !\setTemps|unidades\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|unidades\(0),
	datab => \setTemps|unidades\(1),
	datac => \setTemps|unidades\(3),
	datad => \setTemps|unidades\(2),
	combout => \setTemp_Units|Mux4~0_combout\);

-- Location: LCCOMB_X66_Y27_N22
\setTempUnitsHex|HexOut[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempUnitsHex|HexOut[2]~2_combout\ = (\setTemps|Equal2~0_combout\ & ((\setTemp_Units|Mux4~0_combout\))) # (!\setTemps|Equal2~0_combout\ & (\tAmb_Units|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Equal2~0_combout\,
	datac => \tAmb_Units|Mux4~0_combout\,
	datad => \setTemp_Units|Mux4~0_combout\,
	combout => \setTempUnitsHex|HexOut[2]~2_combout\);

-- Location: LCCOMB_X66_Y23_N6
\tAmb_Units|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tAmb_Units|Mux3~0_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ $ (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))) # 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \tAmb_Units|Mux3~0_combout\);

-- Location: LCCOMB_X66_Y27_N28
\setTemp_Units|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemp_Units|Mux3~0_combout\ = (\setTemps|unidades\(1) & ((\setTemps|unidades\(0) & ((\setTemps|unidades\(2)))) # (!\setTemps|unidades\(0) & (\setTemps|unidades\(3) & !\setTemps|unidades\(2))))) # (!\setTemps|unidades\(1) & (!\setTemps|unidades\(3) & 
-- (\setTemps|unidades\(0) $ (\setTemps|unidades\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|unidades\(0),
	datab => \setTemps|unidades\(1),
	datac => \setTemps|unidades\(3),
	datad => \setTemps|unidades\(2),
	combout => \setTemp_Units|Mux3~0_combout\);

-- Location: LCCOMB_X66_Y23_N24
\setTempUnitsHex|HexOut[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempUnitsHex|HexOut[3]~3_combout\ = (\setTemps|Equal2~0_combout\ & ((\setTemp_Units|Mux3~0_combout\))) # (!\setTemps|Equal2~0_combout\ & (\tAmb_Units|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tAmb_Units|Mux3~0_combout\,
	datac => \setTemps|Equal2~0_combout\,
	datad => \setTemp_Units|Mux3~0_combout\,
	combout => \setTempUnitsHex|HexOut[3]~3_combout\);

-- Location: LCCOMB_X66_Y23_N10
\tAmb_Units|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tAmb_Units|Mux2~0_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))) # (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \tAmb_Units|Mux2~0_combout\);

-- Location: LCCOMB_X66_Y27_N10
\setTemp_Units|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemp_Units|Mux2~0_combout\ = (\setTemps|unidades\(1) & (\setTemps|unidades\(0) & (!\setTemps|unidades\(3)))) # (!\setTemps|unidades\(1) & ((\setTemps|unidades\(2) & ((!\setTemps|unidades\(3)))) # (!\setTemps|unidades\(2) & (\setTemps|unidades\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|unidades\(0),
	datab => \setTemps|unidades\(1),
	datac => \setTemps|unidades\(3),
	datad => \setTemps|unidades\(2),
	combout => \setTemp_Units|Mux2~0_combout\);

-- Location: LCCOMB_X66_Y23_N8
\setTempUnitsHex|HexOut[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempUnitsHex|HexOut[4]~4_combout\ = (\setTemps|Equal2~0_combout\ & ((\setTemp_Units|Mux2~0_combout\))) # (!\setTemps|Equal2~0_combout\ & (\tAmb_Units|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tAmb_Units|Mux2~0_combout\,
	datac => \setTemps|Equal2~0_combout\,
	datad => \setTemp_Units|Mux2~0_combout\,
	combout => \setTempUnitsHex|HexOut[4]~4_combout\);

-- Location: LCCOMB_X66_Y23_N22
\tAmb_Units|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tAmb_Units|Mux1~0_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))) # 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ 
-- (((!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \tAmb_Units|Mux1~0_combout\);

-- Location: LCCOMB_X66_Y27_N20
\setTemp_Units|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemp_Units|Mux1~0_combout\ = (\setTemps|unidades\(0) & (\setTemps|unidades\(3) $ (((\setTemps|unidades\(1)) # (!\setTemps|unidades\(2)))))) # (!\setTemps|unidades\(0) & (\setTemps|unidades\(1) & (!\setTemps|unidades\(3) & !\setTemps|unidades\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|unidades\(0),
	datab => \setTemps|unidades\(1),
	datac => \setTemps|unidades\(3),
	datad => \setTemps|unidades\(2),
	combout => \setTemp_Units|Mux1~0_combout\);

-- Location: LCCOMB_X66_Y23_N0
\setTempUnitsHex|HexOut[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempUnitsHex|HexOut[5]~5_combout\ = (\setTemps|Equal2~0_combout\ & ((\setTemp_Units|Mux1~0_combout\))) # (!\setTemps|Equal2~0_combout\ & (\tAmb_Units|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tAmb_Units|Mux1~0_combout\,
	datac => \setTemps|Equal2~0_combout\,
	datad => \setTemp_Units|Mux1~0_combout\,
	combout => \setTempUnitsHex|HexOut[5]~5_combout\);

-- Location: LCCOMB_X66_Y23_N30
\tAmb_Units|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tAmb_Units|Mux0~0_combout\ = (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ 
-- (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))) # 
-- (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ 
-- (\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ambientSimulator|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \tAmb_Units|Mux0~0_combout\);

-- Location: LCCOMB_X66_Y27_N18
\setTemp_Units|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemp_Units|Mux0~0_combout\ = (\setTemps|unidades\(0) & ((\setTemps|unidades\(3)) # (\setTemps|unidades\(1) $ (\setTemps|unidades\(2))))) # (!\setTemps|unidades\(0) & ((\setTemps|unidades\(1)) # (\setTemps|unidades\(3) $ (\setTemps|unidades\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|unidades\(0),
	datab => \setTemps|unidades\(1),
	datac => \setTemps|unidades\(3),
	datad => \setTemps|unidades\(2),
	combout => \setTemp_Units|Mux0~0_combout\);

-- Location: LCCOMB_X66_Y23_N28
\setTempUnitsHex|HexOut[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempUnitsHex|HexOut[6]~6_combout\ = (\setTemps|Equal2~0_combout\ & ((\setTemp_Units|Mux0~0_combout\))) # (!\setTemps|Equal2~0_combout\ & (\tAmb_Units|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tAmb_Units|Mux0~0_combout\,
	datac => \setTemps|Equal2~0_combout\,
	datad => \setTemp_Units|Mux0~0_combout\,
	combout => \setTempUnitsHex|HexOut[6]~6_combout\);

-- Location: LCCOMB_X60_Y31_N4
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \ambientSimulator|s_count\(4) $ (GND)
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(!\ambientSimulator|s_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(4),
	datad => VCC,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X60_Y31_N6
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\ambientSimulator|s_count\(5) & (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\ambientSimulator|s_count\(5) & 
-- (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\ambientSimulator|s_count\(5) & !\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(5),
	datad => VCC,
	cin => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X60_Y31_N8
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\ambientSimulator|s_count\(6) & ((GND) # (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\ambientSimulator|s_count\(6) & 
-- (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\ambientSimulator|s_count\(6)) # (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(6),
	datad => VCC,
	cin => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X60_Y31_N10
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\ambientSimulator|s_count\(7) & ((\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND))) # (!\ambientSimulator|s_count\(7) & 
-- (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((\ambientSimulator|s_count\(7)) # (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(7),
	datad => VCC,
	cin => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X60_Y31_N12
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\ambientSimulator|s_count\(8) & (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\ambientSimulator|s_count\(8) & 
-- (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\ambientSimulator|s_count\(8) & !\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(8),
	datad => VCC,
	cin => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X60_Y31_N14
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X60_Y31_N16
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[54]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[54]~33_combout\ = (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[54]~33_combout\);

-- Location: LCCOMB_X61_Y32_N4
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[54]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[54]~32_combout\ = (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ambientSimulator|s_count\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ambientSimulator|s_count\(8),
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[54]~32_combout\);

-- Location: LCCOMB_X61_Y32_N26
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[53]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[53]~34_combout\ = (!\ambientSimulator|s_count\(7) & \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(7),
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[53]~34_combout\);

-- Location: LCCOMB_X60_Y31_N22
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[53]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[53]~35_combout\ = (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[53]~35_combout\);

-- Location: LCCOMB_X60_Y31_N20
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[52]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[52]~37_combout\ = (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[52]~37_combout\);

-- Location: LCCOMB_X61_Y32_N24
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[52]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[52]~36_combout\ = (\ambientSimulator|s_count\(6) & \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(6),
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[52]~36_combout\);

-- Location: LCCOMB_X61_Y32_N6
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[51]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[51]~38_combout\ = (\ambientSimulator|s_count\(5) & \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(5),
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[51]~38_combout\);

-- Location: LCCOMB_X60_Y31_N26
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[51]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[51]~39_combout\ = (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[51]~39_combout\);

-- Location: LCCOMB_X60_Y31_N28
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[50]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[50]~41_combout\ = (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[50]~41_combout\);

-- Location: LCCOMB_X61_Y32_N8
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[50]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[50]~40_combout\ = (!\ambientSimulator|s_count\(4) & \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(4),
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[50]~40_combout\);

-- Location: LCCOMB_X61_Y32_N30
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[49]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[49]~43_combout\ = (\ambientSimulator|s_count\(3) & !\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(3),
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[49]~43_combout\);

-- Location: LCCOMB_X61_Y32_N28
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[49]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[49]~42_combout\ = (\ambientSimulator|s_count\(3) & \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|s_count\(3),
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[49]~42_combout\);

-- Location: LCCOMB_X61_Y32_N10
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[49]~43_combout\) # 
-- (\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[49]~42_combout\)))
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[49]~43_combout\) # (\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[49]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[49]~43_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[49]~42_combout\,
	datad => VCC,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X61_Y32_N12
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & 
-- (((\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[50]~41_combout\) # (\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[50]~40_combout\)))) # (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & 
-- (!\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[50]~41_combout\ & (!\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[50]~40_combout\)))
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[50]~41_combout\ & (!\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[50]~40_combout\ & 
-- !\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[50]~41_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[50]~40_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X61_Y32_N14
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & 
-- ((((\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[51]~38_combout\) # (\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[51]~39_combout\))))) # (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ 
-- & ((\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[51]~38_combout\) # ((\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[51]~39_combout\) # (GND))))
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[51]~38_combout\) # ((\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[51]~39_combout\) # 
-- (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[51]~38_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[51]~39_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X61_Y32_N16
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[52]~37_combout\ & 
-- (((!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # (!\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[52]~37_combout\ & ((\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[52]~36_combout\ 
-- & (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[52]~36_combout\ & ((\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) 
-- # (GND)))))
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[52]~37_combout\ & !\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[52]~36_combout\)) 
-- # (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[52]~37_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[52]~36_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X61_Y32_N18
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & 
-- (((\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[53]~34_combout\) # (\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[53]~35_combout\)))) # (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & 
-- ((((\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[53]~34_combout\) # (\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[53]~35_combout\)))))
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[53]~34_combout\) 
-- # (\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[53]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[53]~34_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[53]~35_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X61_Y32_N20
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[54]~33_combout\ & 
-- (!\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[54]~32_combout\ & !\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[54]~33_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[54]~32_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X61_Y32_N22
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X62_Y31_N8
\setTempTenHex|HexOut[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[0]~23_combout\ = (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (((\setTempFSM|current_state.set_tsol~q\ & \setTempFSM|current_state.set_tlua~q\)) # 
-- (!\setTempFSM|current_state.normal~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTempFSM|current_state.set_tsol~q\,
	datab => \setTempFSM|current_state.normal~q\,
	datac => \setTempFSM|current_state.set_tlua~q\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTempTenHex|HexOut[0]~23_combout\);

-- Location: LCCOMB_X60_Y38_N20
\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \setTemps|s_Tgel\(4) $ (VCC)
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\setTemps|s_Tgel\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(4),
	datad => VCC,
	combout => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X60_Y38_N22
\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\setTemps|s_Tgel\(5) & (!\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # (!\setTemps|s_Tgel\(5) & 
-- (\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC))
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((\setTemps|s_Tgel\(5) & !\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(5),
	datad => VCC,
	cin => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X60_Y38_N24
\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\setTemps|s_Tgel\(6) & ((GND) # (!\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\setTemps|s_Tgel\(6) & 
-- (\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\setTemps|s_Tgel\(6)) # (!\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(6),
	datad => VCC,
	cin => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X60_Y38_N26
\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\setTemps|s_Tgel\(7) & (!\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\setTemps|s_Tgel\(7) & 
-- ((\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\setTemps|s_Tgel\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tgel\(7),
	datad => VCC,
	cin => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X60_Y38_N28
\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\setTemps|s_Tgel\(8) & (\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\setTemps|s_Tgel\(8) & 
-- (!\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\setTemps|s_Tgel\(8) & !\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tgel\(8),
	datad => VCC,
	cin => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X60_Y38_N30
\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X59_Y33_N10
\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \setTemps|s_Tlua\(4) $ (VCC)
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\setTemps|s_Tlua\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tlua\(4),
	datad => VCC,
	combout => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X59_Y33_N12
\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\setTemps|s_Tlua\(5) & (!\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # (!\setTemps|s_Tlua\(5) & 
-- (\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC))
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((\setTemps|s_Tlua\(5) & !\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tlua\(5),
	datad => VCC,
	cin => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X59_Y33_N14
\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\setTemps|s_Tlua\(6) & ((GND) # (!\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\setTemps|s_Tlua\(6) & 
-- (\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\setTemps|s_Tlua\(6)) # (!\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tlua\(6),
	datad => VCC,
	cin => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X59_Y33_N16
\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\setTemps|s_Tlua\(7) & ((\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND))) # (!\setTemps|s_Tlua\(7) & 
-- (!\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((\setTemps|s_Tlua\(7)) # (!\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tlua\(7),
	datad => VCC,
	cin => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X59_Y33_N18
\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\setTemps|s_Tlua\(8) & (\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\setTemps|s_Tlua\(8) & 
-- (!\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\setTemps|s_Tlua\(8) & !\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tlua\(8),
	datad => VCC,
	cin => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X59_Y33_N20
\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X66_Y34_N10
\setTemps|s_dezenas[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_dezenas[2]~2_combout\ = (\setTemps|Equal2~2_combout\ & (!\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)) # (!\setTemps|Equal2~2_combout\ & 
-- ((!\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Equal2~2_combout\,
	combout => \setTemps|s_dezenas[2]~2_combout\);

-- Location: LCCOMB_X68_Y30_N6
\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \setTemps|s_Tsol\(4) $ (VCC)
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\setTemps|s_Tsol\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(4),
	datad => VCC,
	combout => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X68_Y30_N8
\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\setTemps|s_Tsol\(5) & (\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\setTemps|s_Tsol\(5) & 
-- (!\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\setTemps|s_Tsol\(5) & !\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(5),
	datad => VCC,
	cin => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X68_Y30_N10
\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\setTemps|s_Tsol\(6) & (\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND))) # (!\setTemps|s_Tsol\(6) & ((GND) # 
-- (!\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((!\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\) # (!\setTemps|s_Tsol\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(6),
	datad => VCC,
	cin => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X68_Y30_N12
\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\setTemps|s_Tsol\(7) & ((\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND))) # (!\setTemps|s_Tsol\(7) & 
-- (!\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((\setTemps|s_Tsol\(7)) # (!\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tsol\(7),
	datad => VCC,
	cin => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X68_Y30_N14
\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\setTemps|s_Tsol\(8) & (\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\setTemps|s_Tsol\(8) & 
-- (!\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\setTemps|s_Tsol\(8) & !\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(8),
	datad => VCC,
	cin => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X68_Y30_N16
\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X70_Y30_N26
\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell_combout\ = !\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell_combout\);

-- Location: FF_X66_Y34_N11
\setTemps|s_dezenas[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|s_dezenas[2]~2_combout\,
	asdata => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_wirecell_combout\,
	sload => \setTemps|Equal2~3_combout\,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_dezenas\(2));

-- Location: FF_X63_Y31_N19
\setTemps|dezenas[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|s_dezenas\(2),
	sload => VCC,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|dezenas\(2));

-- Location: LCCOMB_X59_Y33_N0
\setTemps|Div2|auto_generated|divider|divider|StageOut[54]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[54]~32_combout\ = (\setTemps|s_Tlua\(8) & \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(8),
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[54]~32_combout\);

-- Location: LCCOMB_X59_Y33_N22
\setTemps|Div2|auto_generated|divider|divider|StageOut[54]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[54]~33_combout\ = (!\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[54]~33_combout\);

-- Location: LCCOMB_X59_Y33_N26
\setTemps|Div2|auto_generated|divider|divider|StageOut[53]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[53]~35_combout\ = (!\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[53]~35_combout\);

-- Location: LCCOMB_X59_Y33_N28
\setTemps|Div2|auto_generated|divider|divider|StageOut[53]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[53]~34_combout\ = (!\setTemps|s_Tlua\(7) & \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(7),
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[53]~34_combout\);

-- Location: LCCOMB_X59_Y33_N2
\setTemps|Div2|auto_generated|divider|divider|StageOut[52]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[52]~37_combout\ = (\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[52]~37_combout\);

-- Location: LCCOMB_X59_Y33_N4
\setTemps|Div2|auto_generated|divider|divider|StageOut[52]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[52]~36_combout\ = (\setTemps|s_Tlua\(6) & \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tlua\(6),
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[52]~36_combout\);

-- Location: LCCOMB_X59_Y33_N24
\setTemps|Div2|auto_generated|divider|divider|StageOut[51]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[51]~38_combout\ = (!\setTemps|s_Tlua\(5) & \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|s_Tlua\(5),
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[51]~38_combout\);

-- Location: LCCOMB_X59_Y33_N6
\setTemps|Div2|auto_generated|divider|divider|StageOut[51]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[51]~39_combout\ = (!\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[51]~39_combout\);

-- Location: LCCOMB_X60_Y33_N30
\setTemps|Div2|auto_generated|divider|divider|StageOut[50]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[50]~41_combout\ = (!\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[50]~41_combout\);

-- Location: LCCOMB_X60_Y33_N8
\setTemps|Div2|auto_generated|divider|divider|StageOut[50]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[50]~40_combout\ = (\setTemps|s_Tlua\(4) & \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(4),
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[50]~40_combout\);

-- Location: LCCOMB_X59_Y33_N8
\setTemps|Div2|auto_generated|divider|divider|StageOut[49]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[49]~42_combout\ = (\setTemps|s_Tlua\(3) & \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(3),
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[49]~42_combout\);

-- Location: LCCOMB_X59_Y33_N30
\setTemps|Div2|auto_generated|divider|divider|StageOut[49]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[49]~43_combout\ = (\setTemps|s_Tlua\(3) & !\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(3),
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[49]~43_combout\);

-- Location: LCCOMB_X60_Y33_N10
\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\setTemps|Div2|auto_generated|divider|divider|StageOut[49]~42_combout\) # (\setTemps|Div2|auto_generated|divider|divider|StageOut[49]~43_combout\)))
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\setTemps|Div2|auto_generated|divider|divider|StageOut[49]~42_combout\) # (\setTemps|Div2|auto_generated|divider|divider|StageOut[49]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div2|auto_generated|divider|divider|StageOut[49]~42_combout\,
	datab => \setTemps|Div2|auto_generated|divider|divider|StageOut[49]~43_combout\,
	datad => VCC,
	combout => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X60_Y33_N12
\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\setTemps|Div2|auto_generated|divider|divider|StageOut[50]~41_combout\) # 
-- (\setTemps|Div2|auto_generated|divider|divider|StageOut[50]~40_combout\)))) # (!\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\setTemps|Div2|auto_generated|divider|divider|StageOut[50]~41_combout\ & 
-- (!\setTemps|Div2|auto_generated|divider|divider|StageOut[50]~40_combout\)))
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\setTemps|Div2|auto_generated|divider|divider|StageOut[50]~41_combout\ & (!\setTemps|Div2|auto_generated|divider|divider|StageOut[50]~40_combout\ & 
-- !\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div2|auto_generated|divider|divider|StageOut[50]~41_combout\,
	datab => \setTemps|Div2|auto_generated|divider|divider|StageOut[50]~40_combout\,
	datad => VCC,
	cin => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X60_Y33_N14
\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\setTemps|Div2|auto_generated|divider|divider|StageOut[51]~38_combout\) # 
-- (\setTemps|Div2|auto_generated|divider|divider|StageOut[51]~39_combout\))))) # (!\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\setTemps|Div2|auto_generated|divider|divider|StageOut[51]~38_combout\) # 
-- ((\setTemps|Div2|auto_generated|divider|divider|StageOut[51]~39_combout\) # (GND))))
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\setTemps|Div2|auto_generated|divider|divider|StageOut[51]~38_combout\) # ((\setTemps|Div2|auto_generated|divider|divider|StageOut[51]~39_combout\) # 
-- (!\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div2|auto_generated|divider|divider|StageOut[51]~38_combout\,
	datab => \setTemps|Div2|auto_generated|divider|divider|StageOut[51]~39_combout\,
	datad => VCC,
	cin => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X60_Y33_N16
\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\setTemps|Div2|auto_generated|divider|divider|StageOut[52]~37_combout\ & (((!\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\setTemps|Div2|auto_generated|divider|divider|StageOut[52]~37_combout\ & ((\setTemps|Div2|auto_generated|divider|divider|StageOut[52]~36_combout\ & (!\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\setTemps|Div2|auto_generated|divider|divider|StageOut[52]~36_combout\ & ((\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\setTemps|Div2|auto_generated|divider|divider|StageOut[52]~37_combout\ & !\setTemps|Div2|auto_generated|divider|divider|StageOut[52]~36_combout\)) # 
-- (!\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div2|auto_generated|divider|divider|StageOut[52]~37_combout\,
	datab => \setTemps|Div2|auto_generated|divider|divider|StageOut[52]~36_combout\,
	datad => VCC,
	cin => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X60_Y33_N18
\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\setTemps|Div2|auto_generated|divider|divider|StageOut[53]~35_combout\) # 
-- (\setTemps|Div2|auto_generated|divider|divider|StageOut[53]~34_combout\)))) # (!\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\setTemps|Div2|auto_generated|divider|divider|StageOut[53]~35_combout\) # 
-- (\setTemps|Div2|auto_generated|divider|divider|StageOut[53]~34_combout\)))))
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\setTemps|Div2|auto_generated|divider|divider|StageOut[53]~35_combout\) # 
-- (\setTemps|Div2|auto_generated|divider|divider|StageOut[53]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div2|auto_generated|divider|divider|StageOut[53]~35_combout\,
	datab => \setTemps|Div2|auto_generated|divider|divider|StageOut[53]~34_combout\,
	datad => VCC,
	cin => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X60_Y33_N20
\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\setTemps|Div2|auto_generated|divider|divider|StageOut[54]~32_combout\ & (!\setTemps|Div2|auto_generated|divider|divider|StageOut[54]~33_combout\ & 
-- !\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div2|auto_generated|divider|divider|StageOut[54]~32_combout\,
	datab => \setTemps|Div2|auto_generated|divider|divider|StageOut[54]~33_combout\,
	datad => VCC,
	cin => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X60_Y33_N22
\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X60_Y38_N16
\setTemps|Div4|auto_generated|divider|divider|StageOut[54]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[54]~32_combout\ = (\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|s_Tgel\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|s_Tgel\(8),
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[54]~32_combout\);

-- Location: LCCOMB_X60_Y38_N6
\setTemps|Div4|auto_generated|divider|divider|StageOut[54]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[54]~33_combout\ = (!\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[54]~33_combout\);

-- Location: LCCOMB_X61_Y38_N30
\setTemps|Div4|auto_generated|divider|divider|StageOut[53]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[53]~35_combout\ = (\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[53]~35_combout\);

-- Location: LCCOMB_X61_Y38_N28
\setTemps|Div4|auto_generated|divider|divider|StageOut[53]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[53]~34_combout\ = (\setTemps|s_Tgel\(7) & \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(7),
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[53]~34_combout\);

-- Location: LCCOMB_X60_Y38_N0
\setTemps|Div4|auto_generated|divider|divider|StageOut[52]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[52]~36_combout\ = (\setTemps|s_Tgel\(6) & \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(6),
	datac => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[52]~36_combout\);

-- Location: LCCOMB_X60_Y38_N18
\setTemps|Div4|auto_generated|divider|divider|StageOut[52]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[52]~37_combout\ = (!\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[52]~37_combout\);

-- Location: LCCOMB_X60_Y38_N12
\setTemps|Div4|auto_generated|divider|divider|StageOut[51]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[51]~38_combout\ = (!\setTemps|s_Tgel\(5) & \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(5),
	datac => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[51]~38_combout\);

-- Location: LCCOMB_X61_Y38_N24
\setTemps|Div4|auto_generated|divider|divider|StageOut[51]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[51]~39_combout\ = (!\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[51]~39_combout\);

-- Location: LCCOMB_X60_Y38_N14
\setTemps|Div4|auto_generated|divider|divider|StageOut[50]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[50]~40_combout\ = (\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|s_Tgel\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|s_Tgel\(4),
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[50]~40_combout\);

-- Location: LCCOMB_X61_Y38_N2
\setTemps|Div4|auto_generated|divider|divider|StageOut[50]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[50]~41_combout\ = (!\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[50]~41_combout\);

-- Location: LCCOMB_X61_Y38_N26
\setTemps|Div4|auto_generated|divider|divider|StageOut[49]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[49]~42_combout\ = (!\setTemps|s_Tgel\(3) & \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(3),
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[49]~42_combout\);

-- Location: LCCOMB_X61_Y38_N0
\setTemps|Div4|auto_generated|divider|divider|StageOut[49]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[49]~43_combout\ = (!\setTemps|s_Tgel\(3) & !\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(3),
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[49]~43_combout\);

-- Location: LCCOMB_X61_Y38_N8
\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\setTemps|Div4|auto_generated|divider|divider|StageOut[49]~42_combout\) # (\setTemps|Div4|auto_generated|divider|divider|StageOut[49]~43_combout\)))
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\setTemps|Div4|auto_generated|divider|divider|StageOut[49]~42_combout\) # (\setTemps|Div4|auto_generated|divider|divider|StageOut[49]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|StageOut[49]~42_combout\,
	datab => \setTemps|Div4|auto_generated|divider|divider|StageOut[49]~43_combout\,
	datad => VCC,
	combout => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X61_Y38_N10
\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\setTemps|Div4|auto_generated|divider|divider|StageOut[50]~40_combout\) # 
-- (\setTemps|Div4|auto_generated|divider|divider|StageOut[50]~41_combout\)))) # (!\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\setTemps|Div4|auto_generated|divider|divider|StageOut[50]~40_combout\ & 
-- (!\setTemps|Div4|auto_generated|divider|divider|StageOut[50]~41_combout\)))
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\setTemps|Div4|auto_generated|divider|divider|StageOut[50]~40_combout\ & (!\setTemps|Div4|auto_generated|divider|divider|StageOut[50]~41_combout\ & 
-- !\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|StageOut[50]~40_combout\,
	datab => \setTemps|Div4|auto_generated|divider|divider|StageOut[50]~41_combout\,
	datad => VCC,
	cin => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X61_Y38_N12
\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\setTemps|Div4|auto_generated|divider|divider|StageOut[51]~38_combout\) # 
-- (\setTemps|Div4|auto_generated|divider|divider|StageOut[51]~39_combout\))))) # (!\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\setTemps|Div4|auto_generated|divider|divider|StageOut[51]~38_combout\) # 
-- ((\setTemps|Div4|auto_generated|divider|divider|StageOut[51]~39_combout\) # (GND))))
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\setTemps|Div4|auto_generated|divider|divider|StageOut[51]~38_combout\) # ((\setTemps|Div4|auto_generated|divider|divider|StageOut[51]~39_combout\) # 
-- (!\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|StageOut[51]~38_combout\,
	datab => \setTemps|Div4|auto_generated|divider|divider|StageOut[51]~39_combout\,
	datad => VCC,
	cin => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X61_Y38_N14
\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\setTemps|Div4|auto_generated|divider|divider|StageOut[52]~36_combout\ & (((!\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\setTemps|Div4|auto_generated|divider|divider|StageOut[52]~36_combout\ & ((\setTemps|Div4|auto_generated|divider|divider|StageOut[52]~37_combout\ & (!\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\setTemps|Div4|auto_generated|divider|divider|StageOut[52]~37_combout\ & ((\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\setTemps|Div4|auto_generated|divider|divider|StageOut[52]~36_combout\ & !\setTemps|Div4|auto_generated|divider|divider|StageOut[52]~37_combout\)) # 
-- (!\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|StageOut[52]~36_combout\,
	datab => \setTemps|Div4|auto_generated|divider|divider|StageOut[52]~37_combout\,
	datad => VCC,
	cin => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X61_Y38_N16
\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\setTemps|Div4|auto_generated|divider|divider|StageOut[53]~35_combout\) # 
-- (\setTemps|Div4|auto_generated|divider|divider|StageOut[53]~34_combout\)))) # (!\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\setTemps|Div4|auto_generated|divider|divider|StageOut[53]~35_combout\) # 
-- (\setTemps|Div4|auto_generated|divider|divider|StageOut[53]~34_combout\)))))
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\setTemps|Div4|auto_generated|divider|divider|StageOut[53]~35_combout\) # 
-- (\setTemps|Div4|auto_generated|divider|divider|StageOut[53]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|StageOut[53]~35_combout\,
	datab => \setTemps|Div4|auto_generated|divider|divider|StageOut[53]~34_combout\,
	datad => VCC,
	cin => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X61_Y38_N18
\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\setTemps|Div4|auto_generated|divider|divider|StageOut[54]~32_combout\ & (!\setTemps|Div4|auto_generated|divider|divider|StageOut[54]~33_combout\ & 
-- !\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|StageOut[54]~32_combout\,
	datab => \setTemps|Div4|auto_generated|divider|divider|StageOut[54]~33_combout\,
	datad => VCC,
	cin => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X61_Y38_N20
\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X61_Y33_N0
\setTemps|s_dezenas[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_dezenas[1]~1_combout\ = (\setTemps|Equal2~2_combout\ & ((!\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))) # (!\setTemps|Equal2~2_combout\ & 
-- (!\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Equal2~2_combout\,
	datab => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|s_dezenas[1]~1_combout\);

-- Location: LCCOMB_X68_Y30_N2
\setTemps|Div0|auto_generated|divider|divider|StageOut[54]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[54]~33_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[54]~33_combout\);

-- Location: LCCOMB_X68_Y30_N4
\setTemps|Div0|auto_generated|divider|divider|StageOut[54]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[54]~32_combout\ = (\setTemps|s_Tsol\(8) & \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(8),
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[54]~32_combout\);

-- Location: LCCOMB_X70_Y30_N30
\setTemps|Div0|auto_generated|divider|divider|StageOut[53]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[53]~34_combout\ = (!\setTemps|s_Tsol\(7) & \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(7),
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[53]~34_combout\);

-- Location: LCCOMB_X70_Y30_N24
\setTemps|Div0|auto_generated|divider|divider|StageOut[53]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[53]~35_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[53]~35_combout\);

-- Location: LCCOMB_X68_Y30_N26
\setTemps|Div0|auto_generated|divider|divider|StageOut[52]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[52]~37_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[52]~37_combout\);

-- Location: LCCOMB_X68_Y30_N24
\setTemps|Div0|auto_generated|divider|divider|StageOut[52]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[52]~36_combout\ = (!\setTemps|s_Tsol\(6) & \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(6),
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[52]~36_combout\);

-- Location: LCCOMB_X68_Y30_N20
\setTemps|Div0|auto_generated|divider|divider|StageOut[51]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[51]~38_combout\ = (\setTemps|s_Tsol\(5) & \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(5),
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[51]~38_combout\);

-- Location: LCCOMB_X69_Y30_N14
\setTemps|Div0|auto_generated|divider|divider|StageOut[51]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[51]~39_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[51]~39_combout\);

-- Location: LCCOMB_X68_Y30_N0
\setTemps|Div0|auto_generated|divider|divider|StageOut[50]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[50]~41_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[50]~41_combout\);

-- Location: LCCOMB_X68_Y30_N30
\setTemps|Div0|auto_generated|divider|divider|StageOut[50]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[50]~40_combout\ = (\setTemps|s_Tsol\(4) & \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(4),
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[50]~40_combout\);

-- Location: LCCOMB_X70_Y30_N2
\setTemps|Div0|auto_generated|divider|divider|StageOut[49]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[49]~42_combout\ = (!\setTemps|s_Tsol\(3) & \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(3),
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[49]~42_combout\);

-- Location: LCCOMB_X70_Y30_N28
\setTemps|Div0|auto_generated|divider|divider|StageOut[49]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[49]~43_combout\ = (!\setTemps|s_Tsol\(3) & !\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(3),
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[49]~43_combout\);

-- Location: LCCOMB_X69_Y30_N0
\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\setTemps|Div0|auto_generated|divider|divider|StageOut[49]~42_combout\) # (\setTemps|Div0|auto_generated|divider|divider|StageOut[49]~43_combout\)))
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\setTemps|Div0|auto_generated|divider|divider|StageOut[49]~42_combout\) # (\setTemps|Div0|auto_generated|divider|divider|StageOut[49]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|StageOut[49]~42_combout\,
	datab => \setTemps|Div0|auto_generated|divider|divider|StageOut[49]~43_combout\,
	datad => VCC,
	combout => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X69_Y30_N2
\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\setTemps|Div0|auto_generated|divider|divider|StageOut[50]~41_combout\) # 
-- (\setTemps|Div0|auto_generated|divider|divider|StageOut[50]~40_combout\)))) # (!\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\setTemps|Div0|auto_generated|divider|divider|StageOut[50]~41_combout\ & 
-- (!\setTemps|Div0|auto_generated|divider|divider|StageOut[50]~40_combout\)))
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\setTemps|Div0|auto_generated|divider|divider|StageOut[50]~41_combout\ & (!\setTemps|Div0|auto_generated|divider|divider|StageOut[50]~40_combout\ & 
-- !\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|StageOut[50]~41_combout\,
	datab => \setTemps|Div0|auto_generated|divider|divider|StageOut[50]~40_combout\,
	datad => VCC,
	cin => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X69_Y30_N4
\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\setTemps|Div0|auto_generated|divider|divider|StageOut[51]~38_combout\) # 
-- (\setTemps|Div0|auto_generated|divider|divider|StageOut[51]~39_combout\))))) # (!\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\setTemps|Div0|auto_generated|divider|divider|StageOut[51]~38_combout\) # 
-- ((\setTemps|Div0|auto_generated|divider|divider|StageOut[51]~39_combout\) # (GND))))
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\setTemps|Div0|auto_generated|divider|divider|StageOut[51]~38_combout\) # ((\setTemps|Div0|auto_generated|divider|divider|StageOut[51]~39_combout\) # 
-- (!\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|StageOut[51]~38_combout\,
	datab => \setTemps|Div0|auto_generated|divider|divider|StageOut[51]~39_combout\,
	datad => VCC,
	cin => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X69_Y30_N6
\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\setTemps|Div0|auto_generated|divider|divider|StageOut[52]~37_combout\ & (((!\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\setTemps|Div0|auto_generated|divider|divider|StageOut[52]~37_combout\ & ((\setTemps|Div0|auto_generated|divider|divider|StageOut[52]~36_combout\ & (!\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\setTemps|Div0|auto_generated|divider|divider|StageOut[52]~36_combout\ & ((\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\setTemps|Div0|auto_generated|divider|divider|StageOut[52]~37_combout\ & !\setTemps|Div0|auto_generated|divider|divider|StageOut[52]~36_combout\)) # 
-- (!\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|StageOut[52]~37_combout\,
	datab => \setTemps|Div0|auto_generated|divider|divider|StageOut[52]~36_combout\,
	datad => VCC,
	cin => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X69_Y30_N8
\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\setTemps|Div0|auto_generated|divider|divider|StageOut[53]~34_combout\) # 
-- (\setTemps|Div0|auto_generated|divider|divider|StageOut[53]~35_combout\)))) # (!\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\setTemps|Div0|auto_generated|divider|divider|StageOut[53]~34_combout\) # 
-- (\setTemps|Div0|auto_generated|divider|divider|StageOut[53]~35_combout\)))))
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\setTemps|Div0|auto_generated|divider|divider|StageOut[53]~34_combout\) # 
-- (\setTemps|Div0|auto_generated|divider|divider|StageOut[53]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|StageOut[53]~34_combout\,
	datab => \setTemps|Div0|auto_generated|divider|divider|StageOut[53]~35_combout\,
	datad => VCC,
	cin => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X69_Y30_N10
\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\setTemps|Div0|auto_generated|divider|divider|StageOut[54]~33_combout\ & (!\setTemps|Div0|auto_generated|divider|divider|StageOut[54]~32_combout\ & 
-- !\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|StageOut[54]~33_combout\,
	datab => \setTemps|Div0|auto_generated|divider|divider|StageOut[54]~32_combout\,
	datad => VCC,
	cin => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X69_Y30_N12
\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X66_Y30_N30
\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell_combout\ = !\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell_combout\);

-- Location: FF_X61_Y33_N1
\setTemps|s_dezenas[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|s_dezenas[1]~1_combout\,
	asdata => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_wirecell_combout\,
	sload => \setTemps|Equal2~3_combout\,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_dezenas\(1));

-- Location: FF_X63_Y31_N25
\setTemps|dezenas[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|s_dezenas\(1),
	sload => VCC,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|dezenas\(1));

-- Location: LCCOMB_X62_Y38_N6
\setTemps|Div4|auto_generated|divider|divider|StageOut[62]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[62]~44_combout\ = (\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[62]~44_combout\);

-- Location: LCCOMB_X61_Y38_N6
\setTemps|Div4|auto_generated|divider|divider|StageOut[62]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[62]~54_combout\ = (\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\setTemps|s_Tgel\(7))) # (!\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(7),
	datab => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[62]~54_combout\);

-- Location: LCCOMB_X60_Y38_N8
\setTemps|Div4|auto_generated|divider|divider|StageOut[61]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[61]~55_combout\ = (\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\setTemps|s_Tgel\(6))) # (!\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \setTemps|s_Tgel\(6),
	datac => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[61]~55_combout\);

-- Location: LCCOMB_X61_Y38_N22
\setTemps|Div4|auto_generated|divider|divider|StageOut[61]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[61]~45_combout\ = (\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[61]~45_combout\);

-- Location: LCCOMB_X60_Y38_N2
\setTemps|Div4|auto_generated|divider|divider|StageOut[60]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[60]~56_combout\ = (\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((!\setTemps|s_Tgel\(5)))) # (!\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datab => \setTemps|s_Tgel\(5),
	datac => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[60]~56_combout\);

-- Location: LCCOMB_X62_Y38_N0
\setTemps|Div4|auto_generated|divider|divider|StageOut[60]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[60]~46_combout\ = (!\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[60]~46_combout\);

-- Location: LCCOMB_X62_Y38_N10
\setTemps|Div4|auto_generated|divider|divider|StageOut[59]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[59]~47_combout\ = (!\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[59]~47_combout\);

-- Location: LCCOMB_X60_Y38_N4
\setTemps|Div4|auto_generated|divider|divider|StageOut[59]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[59]~57_combout\ = (\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\setTemps|s_Tgel\(4)))) # (!\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|s_Tgel\(4),
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[59]~57_combout\);

-- Location: LCCOMB_X62_Y38_N12
\setTemps|Div4|auto_generated|divider|divider|StageOut[58]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[58]~49_combout\ = (\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[58]~49_combout\);

-- Location: LCCOMB_X61_Y38_N4
\setTemps|Div4|auto_generated|divider|divider|StageOut[58]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[58]~48_combout\ = (!\setTemps|s_Tgel\(3) & \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tgel\(3),
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[58]~48_combout\);

-- Location: LCCOMB_X62_Y38_N30
\setTemps|Div4|auto_generated|divider|divider|StageOut[57]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[57]~50_combout\ = (\setTemps|s_Tgel\(2) & \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(2),
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[57]~50_combout\);

-- Location: LCCOMB_X62_Y38_N4
\setTemps|Div4|auto_generated|divider|divider|StageOut[48]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[48]~52_combout\ = (\setTemps|s_Tgel\(2) & !\setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(2),
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[48]~52_combout\);

-- Location: LCCOMB_X62_Y38_N28
\setTemps|Div4|auto_generated|divider|divider|StageOut[48]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[48]~51_combout\ = (\setTemps|s_Tgel\(2) & \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tgel\(2),
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[48]~51_combout\);

-- Location: LCCOMB_X62_Y38_N8
\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\setTemps|Div4|auto_generated|divider|divider|StageOut[48]~52_combout\) # (\setTemps|Div4|auto_generated|divider|divider|StageOut[48]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div4|auto_generated|divider|divider|StageOut[48]~52_combout\,
	datad => \setTemps|Div4|auto_generated|divider|divider|StageOut[48]~51_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X62_Y38_N2
\setTemps|Div4|auto_generated|divider|divider|StageOut[57]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|StageOut[57]~53_combout\ = (\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datad => \setTemps|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|StageOut[57]~53_combout\);

-- Location: LCCOMB_X62_Y38_N14
\setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\ = CARRY((\setTemps|Div4|auto_generated|divider|divider|StageOut[57]~50_combout\) # (\setTemps|Div4|auto_generated|divider|divider|StageOut[57]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|StageOut[57]~50_combout\,
	datab => \setTemps|Div4|auto_generated|divider|divider|StageOut[57]~53_combout\,
	datad => VCC,
	cout => \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\);

-- Location: LCCOMB_X62_Y38_N16
\setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\ = CARRY((!\setTemps|Div4|auto_generated|divider|divider|StageOut[58]~49_combout\ & (!\setTemps|Div4|auto_generated|divider|divider|StageOut[58]~48_combout\ & 
-- !\setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|StageOut[58]~49_combout\,
	datab => \setTemps|Div4|auto_generated|divider|divider|StageOut[58]~48_combout\,
	datad => VCC,
	cin => \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\,
	cout => \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\);

-- Location: LCCOMB_X62_Y38_N18
\setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\ = CARRY((\setTemps|Div4|auto_generated|divider|divider|StageOut[59]~47_combout\) # ((\setTemps|Div4|auto_generated|divider|divider|StageOut[59]~57_combout\) # 
-- (!\setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|StageOut[59]~47_combout\,
	datab => \setTemps|Div4|auto_generated|divider|divider|StageOut[59]~57_combout\,
	datad => VCC,
	cin => \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\,
	cout => \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\);

-- Location: LCCOMB_X62_Y38_N20
\setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\ = CARRY(((!\setTemps|Div4|auto_generated|divider|divider|StageOut[60]~56_combout\ & !\setTemps|Div4|auto_generated|divider|divider|StageOut[60]~46_combout\)) # 
-- (!\setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|StageOut[60]~56_combout\,
	datab => \setTemps|Div4|auto_generated|divider|divider|StageOut[60]~46_combout\,
	datad => VCC,
	cin => \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\,
	cout => \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\);

-- Location: LCCOMB_X62_Y38_N22
\setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ = CARRY((!\setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\ & ((\setTemps|Div4|auto_generated|divider|divider|StageOut[61]~55_combout\) # 
-- (\setTemps|Div4|auto_generated|divider|divider|StageOut[61]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|StageOut[61]~55_combout\,
	datab => \setTemps|Div4|auto_generated|divider|divider|StageOut[61]~45_combout\,
	datad => VCC,
	cin => \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\,
	cout => \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\);

-- Location: LCCOMB_X62_Y38_N24
\setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\setTemps|Div4|auto_generated|divider|divider|StageOut[62]~44_combout\ & (!\setTemps|Div4|auto_generated|divider|divider|StageOut[62]~54_combout\ & 
-- !\setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datab => \setTemps|Div4|auto_generated|divider|divider|StageOut[62]~54_combout\,
	datad => VCC,
	cin => \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\,
	cout => \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X62_Y38_N26
\setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X60_Y33_N0
\setTemps|Div2|auto_generated|divider|divider|StageOut[62]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[62]~54_combout\ = (\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((!\setTemps|s_Tlua\(7)))) # (!\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datab => \setTemps|s_Tlua\(7),
	datac => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[62]~54_combout\);

-- Location: LCCOMB_X60_Y33_N24
\setTemps|Div2|auto_generated|divider|divider|StageOut[62]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[62]~44_combout\ = (!\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[62]~44_combout\);

-- Location: LCCOMB_X60_Y33_N2
\setTemps|Div2|auto_generated|divider|divider|StageOut[61]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[61]~55_combout\ = (\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\setTemps|s_Tlua\(6)))) # (!\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datab => \setTemps|s_Tlua\(6),
	datac => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[61]~55_combout\);

-- Location: LCCOMB_X61_Y33_N4
\setTemps|Div2|auto_generated|divider|divider|StageOut[61]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[61]~45_combout\ = (\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[61]~45_combout\);

-- Location: LCCOMB_X61_Y33_N30
\setTemps|Div2|auto_generated|divider|divider|StageOut[60]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[60]~46_combout\ = (!\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[60]~46_combout\);

-- Location: LCCOMB_X60_Y33_N4
\setTemps|Div2|auto_generated|divider|divider|StageOut[60]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[60]~56_combout\ = (\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (!\setTemps|s_Tlua\(5))) # (!\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(5),
	datab => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[60]~56_combout\);

-- Location: LCCOMB_X60_Y33_N26
\setTemps|Div2|auto_generated|divider|divider|StageOut[59]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[59]~57_combout\ = (\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\setTemps|s_Tlua\(4))) # (!\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tlua\(4),
	datab => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[59]~57_combout\);

-- Location: LCCOMB_X60_Y33_N6
\setTemps|Div2|auto_generated|divider|divider|StageOut[59]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[59]~47_combout\ = (!\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[59]~47_combout\);

-- Location: LCCOMB_X61_Y33_N12
\setTemps|Div2|auto_generated|divider|divider|StageOut[58]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[58]~48_combout\ = (\setTemps|s_Tlua\(3) & \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(3),
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[58]~48_combout\);

-- Location: LCCOMB_X60_Y33_N28
\setTemps|Div2|auto_generated|divider|divider|StageOut[58]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[58]~49_combout\ = (!\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[58]~49_combout\);

-- Location: LCCOMB_X61_Y33_N6
\setTemps|Div2|auto_generated|divider|divider|StageOut[57]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[57]~50_combout\ = (\setTemps|s_Tlua\(2) & \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(2),
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[57]~50_combout\);

-- Location: LCCOMB_X61_Y33_N8
\setTemps|Div2|auto_generated|divider|divider|StageOut[48]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[48]~51_combout\ = (\setTemps|s_Tlua\(2) & \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(2),
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[48]~51_combout\);

-- Location: LCCOMB_X61_Y33_N10
\setTemps|Div2|auto_generated|divider|divider|StageOut[48]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[48]~52_combout\ = (\setTemps|s_Tlua\(2) & !\setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tlua\(2),
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[48]~52_combout\);

-- Location: LCCOMB_X61_Y33_N14
\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\setTemps|Div2|auto_generated|divider|divider|StageOut[48]~51_combout\) # (\setTemps|Div2|auto_generated|divider|divider|StageOut[48]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div2|auto_generated|divider|divider|StageOut[48]~51_combout\,
	datad => \setTemps|Div2|auto_generated|divider|divider|StageOut[48]~52_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X61_Y33_N2
\setTemps|Div2|auto_generated|divider|divider|StageOut[57]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|StageOut[57]~53_combout\ = (\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datad => \setTemps|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|StageOut[57]~53_combout\);

-- Location: LCCOMB_X61_Y33_N16
\setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\ = CARRY((\setTemps|Div2|auto_generated|divider|divider|StageOut[57]~50_combout\) # (\setTemps|Div2|auto_generated|divider|divider|StageOut[57]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div2|auto_generated|divider|divider|StageOut[57]~50_combout\,
	datab => \setTemps|Div2|auto_generated|divider|divider|StageOut[57]~53_combout\,
	datad => VCC,
	cout => \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\);

-- Location: LCCOMB_X61_Y33_N18
\setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\ = CARRY((!\setTemps|Div2|auto_generated|divider|divider|StageOut[58]~48_combout\ & (!\setTemps|Div2|auto_generated|divider|divider|StageOut[58]~49_combout\ & 
-- !\setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div2|auto_generated|divider|divider|StageOut[58]~48_combout\,
	datab => \setTemps|Div2|auto_generated|divider|divider|StageOut[58]~49_combout\,
	datad => VCC,
	cin => \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\,
	cout => \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\);

-- Location: LCCOMB_X61_Y33_N20
\setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\ = CARRY((\setTemps|Div2|auto_generated|divider|divider|StageOut[59]~57_combout\) # ((\setTemps|Div2|auto_generated|divider|divider|StageOut[59]~47_combout\) # 
-- (!\setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div2|auto_generated|divider|divider|StageOut[59]~57_combout\,
	datab => \setTemps|Div2|auto_generated|divider|divider|StageOut[59]~47_combout\,
	datad => VCC,
	cin => \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\,
	cout => \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\);

-- Location: LCCOMB_X61_Y33_N22
\setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\ = CARRY(((!\setTemps|Div2|auto_generated|divider|divider|StageOut[60]~46_combout\ & !\setTemps|Div2|auto_generated|divider|divider|StageOut[60]~56_combout\)) # 
-- (!\setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div2|auto_generated|divider|divider|StageOut[60]~46_combout\,
	datab => \setTemps|Div2|auto_generated|divider|divider|StageOut[60]~56_combout\,
	datad => VCC,
	cin => \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\,
	cout => \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\);

-- Location: LCCOMB_X61_Y33_N24
\setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ = CARRY((!\setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\ & ((\setTemps|Div2|auto_generated|divider|divider|StageOut[61]~55_combout\) # 
-- (\setTemps|Div2|auto_generated|divider|divider|StageOut[61]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div2|auto_generated|divider|divider|StageOut[61]~55_combout\,
	datab => \setTemps|Div2|auto_generated|divider|divider|StageOut[61]~45_combout\,
	datad => VCC,
	cin => \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\,
	cout => \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\);

-- Location: LCCOMB_X61_Y33_N26
\setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\setTemps|Div2|auto_generated|divider|divider|StageOut[62]~54_combout\ & (!\setTemps|Div2|auto_generated|divider|divider|StageOut[62]~44_combout\ & 
-- !\setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div2|auto_generated|divider|divider|StageOut[62]~54_combout\,
	datab => \setTemps|Div2|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datad => VCC,
	cin => \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\,
	cout => \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X61_Y33_N28
\setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X66_Y34_N4
\setTemps|s_dezenas[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|s_dezenas[0]~0_combout\ = (\setTemps|Equal2~2_combout\ & (!\setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)) # (!\setTemps|Equal2~2_combout\ & 
-- ((!\setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \setTemps|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \setTemps|Equal2~2_combout\,
	combout => \setTemps|s_dezenas[0]~0_combout\);

-- Location: LCCOMB_X70_Y30_N6
\setTemps|Div0|auto_generated|divider|divider|StageOut[62]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[62]~44_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[62]~44_combout\);

-- Location: LCCOMB_X70_Y30_N0
\setTemps|Div0|auto_generated|divider|divider|StageOut[62]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[62]~54_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (!\setTemps|s_Tsol\(7))) # (!\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(7),
	datab => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[62]~54_combout\);

-- Location: LCCOMB_X70_Y30_N20
\setTemps|Div0|auto_generated|divider|divider|StageOut[61]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[61]~45_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[61]~45_combout\);

-- Location: LCCOMB_X68_Y30_N22
\setTemps|Div0|auto_generated|divider|divider|StageOut[61]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[61]~55_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((!\setTemps|s_Tsol\(6)))) # (!\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datab => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \setTemps|s_Tsol\(6),
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[61]~55_combout\);

-- Location: LCCOMB_X68_Y30_N28
\setTemps|Div0|auto_generated|divider|divider|StageOut[60]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[60]~56_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\setTemps|s_Tsol\(5))) # (!\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|s_Tsol\(5),
	datab => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datac => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[60]~56_combout\);

-- Location: LCCOMB_X69_Y30_N16
\setTemps|Div0|auto_generated|divider|divider|StageOut[60]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[60]~46_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[60]~46_combout\);

-- Location: LCCOMB_X68_Y30_N18
\setTemps|Div0|auto_generated|divider|divider|StageOut[59]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[59]~57_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\setTemps|s_Tsol\(4)))) # (!\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datab => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \setTemps|s_Tsol\(4),
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[59]~57_combout\);

-- Location: LCCOMB_X70_Y30_N10
\setTemps|Div0|auto_generated|divider|divider|StageOut[59]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[59]~47_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[59]~47_combout\);

-- Location: LCCOMB_X70_Y30_N22
\setTemps|Div0|auto_generated|divider|divider|StageOut[58]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[58]~49_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[58]~49_combout\);

-- Location: LCCOMB_X70_Y30_N16
\setTemps|Div0|auto_generated|divider|divider|StageOut[58]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[58]~48_combout\ = (!\setTemps|s_Tsol\(3) & \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(3),
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[58]~48_combout\);

-- Location: LCCOMB_X70_Y30_N4
\setTemps|Div0|auto_generated|divider|divider|StageOut[57]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[57]~50_combout\ = (\setTemps|s_Tsol\(2) & \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(2),
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[57]~50_combout\);

-- Location: LCCOMB_X70_Y30_N8
\setTemps|Div0|auto_generated|divider|divider|StageOut[48]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[48]~52_combout\ = (\setTemps|s_Tsol\(2) & !\setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(2),
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[48]~52_combout\);

-- Location: LCCOMB_X70_Y30_N18
\setTemps|Div0|auto_generated|divider|divider|StageOut[48]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[48]~51_combout\ = (\setTemps|s_Tsol\(2) & \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|s_Tsol\(2),
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[48]~51_combout\);

-- Location: LCCOMB_X70_Y30_N12
\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\setTemps|Div0|auto_generated|divider|divider|StageOut[48]~52_combout\) # (\setTemps|Div0|auto_generated|divider|divider|StageOut[48]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \setTemps|Div0|auto_generated|divider|divider|StageOut[48]~52_combout\,
	datad => \setTemps|Div0|auto_generated|divider|divider|StageOut[48]~51_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X70_Y30_N14
\setTemps|Div0|auto_generated|divider|divider|StageOut[57]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|StageOut[57]~53_combout\ = (\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|StageOut[57]~53_combout\);

-- Location: LCCOMB_X69_Y30_N18
\setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\ = CARRY((\setTemps|Div0|auto_generated|divider|divider|StageOut[57]~50_combout\) # (\setTemps|Div0|auto_generated|divider|divider|StageOut[57]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|StageOut[57]~50_combout\,
	datab => \setTemps|Div0|auto_generated|divider|divider|StageOut[57]~53_combout\,
	datad => VCC,
	cout => \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\);

-- Location: LCCOMB_X69_Y30_N20
\setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\ = CARRY((!\setTemps|Div0|auto_generated|divider|divider|StageOut[58]~49_combout\ & (!\setTemps|Div0|auto_generated|divider|divider|StageOut[58]~48_combout\ & 
-- !\setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|StageOut[58]~49_combout\,
	datab => \setTemps|Div0|auto_generated|divider|divider|StageOut[58]~48_combout\,
	datad => VCC,
	cin => \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\,
	cout => \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\);

-- Location: LCCOMB_X69_Y30_N22
\setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\ = CARRY((\setTemps|Div0|auto_generated|divider|divider|StageOut[59]~57_combout\) # ((\setTemps|Div0|auto_generated|divider|divider|StageOut[59]~47_combout\) # 
-- (!\setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|StageOut[59]~57_combout\,
	datab => \setTemps|Div0|auto_generated|divider|divider|StageOut[59]~47_combout\,
	datad => VCC,
	cin => \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\,
	cout => \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\);

-- Location: LCCOMB_X69_Y30_N24
\setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\ = CARRY(((!\setTemps|Div0|auto_generated|divider|divider|StageOut[60]~56_combout\ & !\setTemps|Div0|auto_generated|divider|divider|StageOut[60]~46_combout\)) # 
-- (!\setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|StageOut[60]~56_combout\,
	datab => \setTemps|Div0|auto_generated|divider|divider|StageOut[60]~46_combout\,
	datad => VCC,
	cin => \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\,
	cout => \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\);

-- Location: LCCOMB_X69_Y30_N26
\setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ = CARRY((!\setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\ & ((\setTemps|Div0|auto_generated|divider|divider|StageOut[61]~45_combout\) # 
-- (\setTemps|Div0|auto_generated|divider|divider|StageOut[61]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|StageOut[61]~45_combout\,
	datab => \setTemps|Div0|auto_generated|divider|divider|StageOut[61]~55_combout\,
	datad => VCC,
	cin => \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\,
	cout => \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\);

-- Location: LCCOMB_X69_Y30_N28
\setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\setTemps|Div0|auto_generated|divider|divider|StageOut[62]~44_combout\ & (!\setTemps|Div0|auto_generated|divider|divider|StageOut[62]~54_combout\ & 
-- !\setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Div0|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datab => \setTemps|Div0|auto_generated|divider|divider|StageOut[62]~54_combout\,
	datad => VCC,
	cin => \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\,
	cout => \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X69_Y30_N30
\setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X66_Y34_N26
\setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell_combout\ = !\setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell_combout\);

-- Location: FF_X66_Y34_N5
\setTemps|s_dezenas[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|s_dezenas[0]~0_combout\,
	asdata => \setTemps|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_wirecell_combout\,
	sload => \setTemps|Equal2~3_combout\,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|s_dezenas\(0));

-- Location: FF_X63_Y31_N1
\setTemps|dezenas[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|s_dezenas\(0),
	sload => VCC,
	ena => \setTemps|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|dezenas\(0));

-- Location: LCCOMB_X63_Y31_N30
\setTempTenHex|HexOut[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[0]~4_combout\ = (!\setTemps|dezenas\(1) & (\setTemps|Equal2~0_combout\ & (\setTemps|dezenas\(2) $ (\setTemps|dezenas\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|dezenas\(2),
	datab => \setTemps|dezenas\(1),
	datac => \setTemps|Equal2~0_combout\,
	datad => \setTemps|dezenas\(0),
	combout => \setTempTenHex|HexOut[0]~4_combout\);

-- Location: LCCOMB_X61_Y32_N0
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[62]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[62]~44_combout\ = (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[62]~44_combout\);

-- Location: LCCOMB_X60_Y31_N30
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[62]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[62]~54_combout\ = (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (!\ambientSimulator|s_count\(7))) # (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(7),
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[62]~54_combout\);

-- Location: LCCOMB_X60_Y31_N0
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[61]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[61]~55_combout\ = (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ambientSimulator|s_count\(6)))) # (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ambientSimulator|s_count\(6),
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[61]~55_combout\);

-- Location: LCCOMB_X61_Y31_N2
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[61]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[61]~45_combout\ = (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[61]~45_combout\);

-- Location: LCCOMB_X61_Y31_N12
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[60]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[60]~46_combout\ = (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[60]~46_combout\);

-- Location: LCCOMB_X60_Y31_N18
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[60]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[60]~56_combout\ = (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\ambientSimulator|s_count\(5))) # (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(5),
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[60]~56_combout\);

-- Location: LCCOMB_X61_Y31_N10
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[59]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[59]~47_combout\ = (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[59]~47_combout\);

-- Location: LCCOMB_X60_Y31_N24
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[59]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[59]~57_combout\ = (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (!\ambientSimulator|s_count\(4))) # (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(4),
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[59]~57_combout\);

-- Location: LCCOMB_X62_Y31_N4
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[58]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[58]~48_combout\ = (\ambientSimulator|s_count\(3) & \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|s_count\(3),
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[58]~48_combout\);

-- Location: LCCOMB_X61_Y31_N8
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[58]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[58]~49_combout\ = (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[58]~49_combout\);

-- Location: LCCOMB_X61_Y31_N6
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[57]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[57]~50_combout\ = (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & !\ambientSimulator|s_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ambientSimulator|s_count\(2),
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[57]~50_combout\);

-- Location: LCCOMB_X61_Y31_N4
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[48]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[48]~51_combout\ = (!\ambientSimulator|s_count\(2) & \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(2),
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[48]~51_combout\);

-- Location: LCCOMB_X61_Y31_N14
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[48]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[48]~52_combout\ = (!\ambientSimulator|s_count\(2) & !\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ambientSimulator|s_count\(2),
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[48]~52_combout\);

-- Location: LCCOMB_X61_Y31_N16
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[48]~51_combout\) # (\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[48]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[48]~51_combout\,
	datac => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[48]~52_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X61_Y31_N0
\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[57]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[57]~53_combout\ = (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[57]~53_combout\);

-- Location: LCCOMB_X61_Y31_N18
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\ = CARRY((\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[57]~50_combout\) # 
-- (\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[57]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[57]~50_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[57]~53_combout\,
	datad => VCC,
	cout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\);

-- Location: LCCOMB_X61_Y31_N20
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\ = CARRY((!\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[58]~48_combout\ & 
-- (!\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[58]~49_combout\ & !\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[58]~48_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[58]~49_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1_cout\,
	cout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\);

-- Location: LCCOMB_X61_Y31_N22
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\ = CARRY((\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[59]~47_combout\) # 
-- ((\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[59]~57_combout\) # (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[59]~47_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[59]~57_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3_cout\,
	cout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\);

-- Location: LCCOMB_X61_Y31_N24
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\ = CARRY(((!\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[60]~46_combout\ & 
-- !\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[60]~56_combout\)) # (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[60]~46_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[60]~56_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5_cout\,
	cout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\);

-- Location: LCCOMB_X61_Y31_N26
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ = CARRY((!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\ & 
-- ((\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[61]~55_combout\) # (\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[61]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[61]~55_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[61]~45_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7_cout\,
	cout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\);

-- Location: LCCOMB_X61_Y31_N28
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[62]~44_combout\ & 
-- (!\ambientSimulator|Div0|auto_generated|divider|divider|StageOut[62]~54_combout\ & !\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[62]~44_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|StageOut[62]~54_combout\,
	datad => VCC,
	cin => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\,
	cout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X61_Y31_N30
\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X63_Y31_N4
\setTempTenHex|HexOut[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[0]~5_combout\ = (\setTempTenHex|HexOut[0]~4_combout\) # ((\setTempTenHex|HexOut[0]~23_combout\ & (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ $ 
-- (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTempTenHex|HexOut[0]~23_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \setTempTenHex|HexOut[0]~4_combout\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \setTempTenHex|HexOut[0]~5_combout\);

-- Location: LCCOMB_X63_Y31_N22
\setTempTenHex|HexOut[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[1]~6_combout\ = (\setTemps|dezenas\(2) & (\setTemps|Equal2~0_combout\ & (\setTemps|dezenas\(1) $ (\setTemps|dezenas\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|dezenas\(2),
	datab => \setTemps|dezenas\(1),
	datac => \setTemps|Equal2~0_combout\,
	datad => \setTemps|dezenas\(0),
	combout => \setTempTenHex|HexOut[1]~6_combout\);

-- Location: LCCOMB_X62_Y31_N16
\setTempTenHex|HexOut[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[1]~24_combout\ = (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (((\setTempFSM|current_state.set_tsol~q\ & \setTempFSM|current_state.set_tlua~q\)) # 
-- (!\setTempFSM|current_state.normal~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTempFSM|current_state.set_tsol~q\,
	datab => \setTempFSM|current_state.set_tlua~q\,
	datac => \setTempFSM|current_state.normal~q\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \setTempTenHex|HexOut[1]~24_combout\);

-- Location: LCCOMB_X63_Y31_N12
\setTempTenHex|HexOut[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[1]~7_combout\ = (\setTempTenHex|HexOut[1]~6_combout\) # ((\setTempTenHex|HexOut[1]~24_combout\ & (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ $ 
-- (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTempTenHex|HexOut[1]~6_combout\,
	datab => \setTempTenHex|HexOut[1]~24_combout\,
	datac => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \setTempTenHex|HexOut[1]~7_combout\);

-- Location: LCCOMB_X63_Y31_N2
\setTempTenHex|HexOut[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[2]~8_combout\ = (!\setTemps|dezenas\(2) & (\setTemps|dezenas\(1) & (\setTemps|Equal2~0_combout\ & !\setTemps|dezenas\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|dezenas\(2),
	datab => \setTemps|dezenas\(1),
	datac => \setTemps|Equal2~0_combout\,
	datad => \setTemps|dezenas\(0),
	combout => \setTempTenHex|HexOut[2]~8_combout\);

-- Location: LCCOMB_X63_Y31_N20
\setTempTenHex|HexOut[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[2]~9_combout\ = (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & !\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTempTenHex|HexOut[2]~9_combout\);

-- Location: LCCOMB_X63_Y31_N26
\setTempTenHex|HexOut[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[2]~10_combout\ = (\setTempTenHex|HexOut[2]~8_combout\) # ((\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & (!\setTemps|Equal2~0_combout\ & \setTempTenHex|HexOut[2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTempTenHex|HexOut[2]~8_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \setTemps|Equal2~0_combout\,
	datad => \setTempTenHex|HexOut[2]~9_combout\,
	combout => \setTempTenHex|HexOut[2]~10_combout\);

-- Location: LCCOMB_X63_Y31_N14
\setTempTenHex|HexOut[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[3]~12_combout\ = (\setTemps|dezenas\(1) & (\setTemps|dezenas\(2) & \setTemps|dezenas\(0))) # (!\setTemps|dezenas\(1) & (\setTemps|dezenas\(2) $ (\setTemps|dezenas\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|dezenas\(1),
	datac => \setTemps|dezenas\(2),
	datad => \setTemps|dezenas\(0),
	combout => \setTempTenHex|HexOut[3]~12_combout\);

-- Location: LCCOMB_X63_Y31_N8
\setTempTenHex|HexOut[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[3]~11_combout\ = (!\setTemps|Equal2~0_combout\ & ((\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ 
-- & !\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)) # (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ $ (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Equal2~0_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \setTempTenHex|HexOut[3]~11_combout\);

-- Location: LCCOMB_X63_Y31_N16
\setTempTenHex|HexOut[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[3]~13_combout\ = (\setTempTenHex|HexOut[3]~11_combout\) # ((\setTempTenHex|HexOut[3]~12_combout\ & \setTemps|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTempTenHex|HexOut[3]~12_combout\,
	datac => \setTemps|Equal2~0_combout\,
	datad => \setTempTenHex|HexOut[3]~11_combout\,
	combout => \setTempTenHex|HexOut[3]~13_combout\);

-- Location: LCCOMB_X62_Y31_N26
\setTempTenHex|HexOut[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[5]~15_combout\ = (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \setTempTenHex|HexOut[5]~15_combout\);

-- Location: LCCOMB_X63_Y31_N0
\setTempTenHex|HexOut[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[4]~14_combout\ = (\setTemps|dezenas\(0)) # ((\setTemps|dezenas\(2) & !\setTemps|dezenas\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|dezenas\(2),
	datac => \setTemps|dezenas\(0),
	datad => \setTemps|dezenas\(1),
	combout => \setTempTenHex|HexOut[4]~14_combout\);

-- Location: LCCOMB_X63_Y31_N10
\setTempTenHex|HexOut[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[4]~16_combout\ = (\setTemps|Equal2~0_combout\ & (((\setTempTenHex|HexOut[4]~14_combout\)))) # (!\setTemps|Equal2~0_combout\ & ((\setTempTenHex|HexOut[5]~15_combout\) # 
-- ((!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTempTenHex|HexOut[5]~15_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \setTemps|Equal2~0_combout\,
	datad => \setTempTenHex|HexOut[4]~14_combout\,
	combout => \setTempTenHex|HexOut[4]~16_combout\);

-- Location: LCCOMB_X63_Y31_N28
\setTempTenHex|HexOut[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[5]~17_combout\ = (!\setTemps|Equal2~0_combout\ & ((\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\) # (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))) # 
-- (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- !\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|Equal2~0_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \setTempTenHex|HexOut[5]~17_combout\);

-- Location: LCCOMB_X63_Y31_N18
\setTempTenHex|HexOut[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[5]~18_combout\ = (\setTemps|dezenas\(1) & ((\setTemps|dezenas\(0)) # (!\setTemps|dezenas\(2)))) # (!\setTemps|dezenas\(1) & (!\setTemps|dezenas\(2) & \setTemps|dezenas\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|dezenas\(1),
	datac => \setTemps|dezenas\(2),
	datad => \setTemps|dezenas\(0),
	combout => \setTempTenHex|HexOut[5]~18_combout\);

-- Location: LCCOMB_X63_Y31_N6
\setTempTenHex|HexOut[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[5]~19_combout\ = (\setTempTenHex|HexOut[5]~17_combout\) # ((\setTemps|Equal2~0_combout\ & \setTempTenHex|HexOut[5]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTempTenHex|HexOut[5]~17_combout\,
	datac => \setTemps|Equal2~0_combout\,
	datad => \setTempTenHex|HexOut[5]~18_combout\,
	combout => \setTempTenHex|HexOut[5]~19_combout\);

-- Location: LCCOMB_X62_Y31_N14
\setTempTenHex|HexOut[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[6]~20_combout\ = (!\setTemps|Equal2~0_combout\ & ((\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))) # (!\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\) # (\ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ambientSimulator|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \setTemps|Equal2~0_combout\,
	combout => \setTempTenHex|HexOut[6]~20_combout\);

-- Location: LCCOMB_X63_Y31_N24
\setTempTenHex|HexOut[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[6]~21_combout\ = (\setTemps|dezenas\(2) & ((!\setTemps|dezenas\(0)) # (!\setTemps|dezenas\(1)))) # (!\setTemps|dezenas\(2) & (\setTemps|dezenas\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|dezenas\(2),
	datac => \setTemps|dezenas\(1),
	datad => \setTemps|dezenas\(0),
	combout => \setTempTenHex|HexOut[6]~21_combout\);

-- Location: LCCOMB_X62_Y31_N22
\setTempTenHex|HexOut[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTempTenHex|HexOut[6]~22_combout\ = (\setTempTenHex|HexOut[6]~20_combout\) # ((\setTemps|Equal2~0_combout\ & \setTempTenHex|HexOut[6]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Equal2~0_combout\,
	datac => \setTempTenHex|HexOut[6]~20_combout\,
	datad => \setTempTenHex|HexOut[6]~21_combout\,
	combout => \setTempTenHex|HexOut[6]~22_combout\);

-- Location: LCCOMB_X59_Y36_N10
\romSchedule|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \romSchedule|Mux1~0_combout\ = (\digitalClock|hourJoin|Add1~6_combout\ & (\digitalClock|hourJoin|Add1~0_combout\ & ((!\digitalClock|hourJoin|Add1~2_combout\)))) # (!\digitalClock|hourJoin|Add1~6_combout\ & (\digitalClock|hourJoin|Add1~2_combout\ & 
-- (\digitalClock|hourJoin|Add1~0_combout\ $ (\digitalClock|hourUnit|s_value\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \digitalClock|hourJoin|Add1~0_combout\,
	datab => \digitalClock|hourUnit|s_value\(0),
	datac => \digitalClock|hourJoin|Add1~6_combout\,
	datad => \digitalClock|hourJoin|Add1~2_combout\,
	combout => \romSchedule|Mux1~0_combout\);

-- Location: LCCOMB_X58_Y36_N12
\selectTemp_Lights|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux11~0_combout\ = (\romSchedule|Mux0~2_combout\) # ((\digitalClock|hourJoin|Add1~4_combout\) # (!\romSchedule|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \romSchedule|Mux0~2_combout\,
	datac => \romSchedule|Mux1~0_combout\,
	datad => \digitalClock|hourJoin|Add1~4_combout\,
	combout => \selectTemp_Lights|Mux11~0_combout\);

-- Location: CLKCTRL_G15
\selectTemp_Lights|Mux11~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \selectTemp_Lights|Mux11~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \selectTemp_Lights|Mux11~0clkctrl_outclk\);

-- Location: LCCOMB_X58_Y36_N20
\selectTemp_Lights|light[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|light\(0) = (GLOBAL(\selectTemp_Lights|Mux11~0clkctrl_outclk\) & (\romSchedule|Mux0~1_combout\)) # (!GLOBAL(\selectTemp_Lights|Mux11~0clkctrl_outclk\) & ((\selectTemp_Lights|light\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \romSchedule|Mux0~1_combout\,
	datac => \selectTemp_Lights|Mux11~0clkctrl_outclk\,
	datad => \selectTemp_Lights|light\(0),
	combout => \selectTemp_Lights|light\(0));

-- Location: LCCOMB_X58_Y36_N16
\selectTemp_Lights|light[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|light\(3) = (GLOBAL(\selectTemp_Lights|Mux11~0clkctrl_outclk\) & ((\romSchedule|Mux1~2_combout\))) # (!GLOBAL(\selectTemp_Lights|Mux11~0clkctrl_outclk\) & (\selectTemp_Lights|light\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \selectTemp_Lights|light\(3),
	datac => \selectTemp_Lights|Mux11~0clkctrl_outclk\,
	datad => \romSchedule|Mux1~2_combout\,
	combout => \selectTemp_Lights|light\(3));

-- Location: LCCOMB_X59_Y36_N8
\selectTemp_Lights|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|Mux12~0_combout\ = (!\digitalClock|hourJoin|Add1~4_combout\ & ((\romSchedule|Mux1~0_combout\) # (!\romSchedule|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \romSchedule|Mux0~2_combout\,
	datab => \digitalClock|hourJoin|Add1~4_combout\,
	datad => \romSchedule|Mux1~0_combout\,
	combout => \selectTemp_Lights|Mux12~0_combout\);

-- Location: LCCOMB_X59_Y36_N4
\selectTemp_Lights|light[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \selectTemp_Lights|light\(6) = (GLOBAL(\selectTemp_Lights|Mux11~0clkctrl_outclk\) & ((!\selectTemp_Lights|Mux12~0_combout\))) # (!GLOBAL(\selectTemp_Lights|Mux11~0clkctrl_outclk\) & (\selectTemp_Lights|light\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \selectTemp_Lights|light\(6),
	datac => \selectTemp_Lights|Mux11~0clkctrl_outclk\,
	datad => \selectTemp_Lights|Mux12~0_combout\,
	combout => \selectTemp_Lights|light\(6));

-- Location: FF_X66_Y30_N3
\setTemps|secondlight[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|Equal2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|secondlight\(8));

-- Location: LCCOMB_X62_Y31_N24
\setTemps|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|Equal2~1_combout\ = (\setTempFSM|current_state.normal~q\ & (!\setTempFSM|current_state.set_tlua~q\ & !\setTempFSM|current_state.set_tsol~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTempFSM|current_state.normal~q\,
	datac => \setTempFSM|current_state.set_tlua~q\,
	datad => \setTempFSM|current_state.set_tsol~q\,
	combout => \setTemps|Equal2~1_combout\);

-- Location: FF_X63_Y35_N5
\setTemps|light[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \setTemps|Equal2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|light\(11));

-- Location: LCCOMB_X66_Y34_N12
\setTemps|light[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|light[14]~1_combout\ = !\setTemps|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \setTemps|Equal2~2_combout\,
	combout => \setTemps|light[14]~1_combout\);

-- Location: LCCOMB_X66_Y34_N14
\setTemps|light[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|light[14]~feeder_combout\ = \setTemps|light[14]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \setTemps|light[14]~1_combout\,
	combout => \setTemps|light[14]~feeder_combout\);

-- Location: FF_X66_Y34_N15
\setTemps|light[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|light[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|light\(14));

-- Location: LCCOMB_X61_Y36_N8
\setTemps|light[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \setTemps|light[17]~feeder_combout\ = \setTemps|Equal2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \setTemps|Equal2~3_combout\,
	combout => \setTemps|light[17]~feeder_combout\);

-- Location: FF_X61_Y36_N9
\setTemps|light[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \setTemps|light[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \setTemps|light\(17));

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

ww_LEDG(0) <= \LEDG[0]~output_o\;

ww_LEDG(1) <= \LEDG[1]~output_o\;

ww_LEDG(2) <= \LEDG[2]~output_o\;

ww_LEDG(3) <= \LEDG[3]~output_o\;

ww_LEDG(4) <= \LEDG[4]~output_o\;

ww_LEDG(5) <= \LEDG[5]~output_o\;

ww_LEDG(6) <= \LEDG[6]~output_o\;

ww_LEDG(7) <= \LEDG[7]~output_o\;

ww_LEDG(8) <= \LEDG[8]~output_o\;

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_LEDR(10) <= \LEDR[10]~output_o\;

ww_LEDR(11) <= \LEDR[11]~output_o\;

ww_LEDR(12) <= \LEDR[12]~output_o\;

ww_LEDR(13) <= \LEDR[13]~output_o\;

ww_LEDR(14) <= \LEDR[14]~output_o\;

ww_LEDR(15) <= \LEDR[15]~output_o\;

ww_LEDR(16) <= \LEDR[16]~output_o\;

ww_LEDR(17) <= \LEDR[17]~output_o\;
END structure;


