and r0, r1, r0 
rsb r1, r0, r2, lsl #31 
mov r2, r1 
lsr r2, r2, #1 
ror r1, r2, #1 
