read_verilog <<EOF
`ifndef a
`ifdef b
`endif
`else
`endif
EOF
