// Seed: 2110891325
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_3;
  assign id_3 = id_3[-1];
  wire id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_5 = 32'd16
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_3,
      id_7
  );
  input wire _id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  logic [-1 : id_5  !=  1] id_9;
  logic id_10 = 1;
endmodule
