{
  "module_name": "r9a07g043-cpg.c",
  "hash_id": "0450c12e108ccc6a238aa079844dcd6c9911a9bd0c77a391c30af0914fcbc3da",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/renesas/r9a07g043-cpg.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/device.h>\n#include <linux/init.h>\n#include <linux/kernel.h>\n\n#include <dt-bindings/clock/r9a07g043-cpg.h>\n\n#include \"rzg2l-cpg.h\"\n\nenum clk_ids {\n\t \n\tLAST_DT_CORE_CLK = R9A07G043_CLK_P0_DIV2,\n\n\t \n\tCLK_EXTAL,\n\n\t \n\tCLK_OSC_DIV1000,\n\tCLK_PLL1,\n\tCLK_PLL2,\n\tCLK_PLL2_DIV2,\n\tCLK_PLL2_DIV2_8,\n\tCLK_PLL2_DIV2_10,\n\tCLK_PLL3,\n\tCLK_PLL3_400,\n\tCLK_PLL3_533,\n\tCLK_PLL3_DIV2,\n\tCLK_PLL3_DIV2_4,\n\tCLK_PLL3_DIV2_4_2,\n\tCLK_SEL_PLL3_3,\n\tCLK_DIV_PLL3_C,\n#ifdef CONFIG_ARM64\n\tCLK_PLL5,\n\tCLK_PLL5_500,\n\tCLK_PLL5_250,\n#endif\n\tCLK_PLL6,\n\tCLK_PLL6_250,\n\tCLK_P1_DIV2,\n\tCLK_PLL2_800,\n\tCLK_PLL2_SDHI_533,\n\tCLK_PLL2_SDHI_400,\n\tCLK_PLL2_SDHI_266,\n\tCLK_SD0_DIV4,\n\tCLK_SD1_DIV4,\n\n\t \n\tMOD_CLK_BASE,\n};\n\n \nstatic const struct clk_div_table dtable_1_8[] = {\n\t{0, 1},\n\t{1, 2},\n\t{2, 4},\n\t{3, 8},\n\t{0, 0},\n};\n\nstatic const struct clk_div_table dtable_1_32[] = {\n\t{0, 1},\n\t{1, 2},\n\t{2, 4},\n\t{3, 8},\n\t{4, 32},\n\t{0, 0},\n};\n\n \nstatic const char * const sel_pll3_3[] = { \".pll3_533\", \".pll3_400\" };\nstatic const char * const sel_pll6_2[]\t= { \".pll6_250\", \".pll5_250\" };\nstatic const char * const sel_shdi[] = { \".clk_533\", \".clk_400\", \".clk_266\" };\n\nstatic const struct cpg_core_clk r9a07g043_core_clks[] __initconst = {\n\t \n\tDEF_INPUT(\"extal\", CLK_EXTAL),\n\n\t \n\tDEF_FIXED(\".osc\", R9A07G043_OSCCLK, CLK_EXTAL, 1, 1),\n\tDEF_FIXED(\".osc_div1000\", CLK_OSC_DIV1000, CLK_EXTAL, 1, 1000),\n\tDEF_SAMPLL(\".pll1\", CLK_PLL1, CLK_EXTAL, PLL146_CONF(0)),\n\tDEF_FIXED(\".pll2\", CLK_PLL2, CLK_EXTAL, 200, 3),\n\tDEF_FIXED(\".pll2_div2\", CLK_PLL2_DIV2, CLK_PLL2, 1, 2),\n\tDEF_FIXED(\".clk_800\", CLK_PLL2_800, CLK_PLL2, 1, 2),\n\tDEF_FIXED(\".clk_533\", CLK_PLL2_SDHI_533, CLK_PLL2, 1, 3),\n\tDEF_FIXED(\".clk_400\", CLK_PLL2_SDHI_400, CLK_PLL2_800, 1, 2),\n\tDEF_FIXED(\".clk_266\", CLK_PLL2_SDHI_266, CLK_PLL2_SDHI_533, 1, 2),\n\tDEF_FIXED(\".pll2_div2_8\", CLK_PLL2_DIV2_8, CLK_PLL2_DIV2, 1, 8),\n\tDEF_FIXED(\".pll2_div2_10\", CLK_PLL2_DIV2_10, CLK_PLL2_DIV2, 1, 10),\n\tDEF_FIXED(\".pll3\", CLK_PLL3, CLK_EXTAL, 200, 3),\n\tDEF_FIXED(\".pll3_div2\", CLK_PLL3_DIV2, CLK_PLL3, 1, 2),\n\tDEF_FIXED(\".pll3_div2_4\", CLK_PLL3_DIV2_4, CLK_PLL3_DIV2, 1, 4),\n\tDEF_FIXED(\".pll3_div2_4_2\", CLK_PLL3_DIV2_4_2, CLK_PLL3_DIV2_4, 1, 2),\n\tDEF_FIXED(\".pll3_400\", CLK_PLL3_400, CLK_PLL3, 1, 4),\n\tDEF_FIXED(\".pll3_533\", CLK_PLL3_533, CLK_PLL3, 1, 3),\n\tDEF_MUX_RO(\".sel_pll3_3\", CLK_SEL_PLL3_3, SEL_PLL3_3, sel_pll3_3),\n\tDEF_DIV(\"divpl3c\", CLK_DIV_PLL3_C, CLK_SEL_PLL3_3, DIVPL3C, dtable_1_32),\n#ifdef CONFIG_ARM64\n\tDEF_FIXED(\".pll5\", CLK_PLL5, CLK_EXTAL, 125, 1),\n\tDEF_FIXED(\".pll5_500\", CLK_PLL5_500, CLK_PLL5, 1, 6),\n\tDEF_FIXED(\".pll5_250\", CLK_PLL5_250, CLK_PLL5_500, 1, 2),\n#endif\n\tDEF_FIXED(\".pll6\", CLK_PLL6, CLK_EXTAL, 125, 6),\n\tDEF_FIXED(\".pll6_250\", CLK_PLL6_250, CLK_PLL6, 1, 2),\n\n\t \n\tDEF_DIV(\"I\", R9A07G043_CLK_I, CLK_PLL1, DIVPL1A, dtable_1_8),\n\tDEF_DIV(\"P0\", R9A07G043_CLK_P0, CLK_PLL2_DIV2_8, DIVPL2A, dtable_1_32),\n\tDEF_FIXED(\"P0_DIV2\", R9A07G043_CLK_P0_DIV2, R9A07G043_CLK_P0, 1, 2),\n\tDEF_FIXED(\"TSU\", R9A07G043_CLK_TSU, CLK_PLL2_DIV2_10, 1, 1),\n\tDEF_DIV(\"P1\", R9A07G043_CLK_P1, CLK_PLL3_DIV2_4, DIVPL3B, dtable_1_32),\n\tDEF_FIXED(\"P1_DIV2\", CLK_P1_DIV2, R9A07G043_CLK_P1, 1, 2),\n\tDEF_DIV(\"P2\", R9A07G043_CLK_P2, CLK_PLL3_DIV2_4_2, DIVPL3A, dtable_1_32),\n\tDEF_FIXED(\"M0\", R9A07G043_CLK_M0, CLK_PLL3_DIV2_4, 1, 1),\n\tDEF_FIXED(\"ZT\", R9A07G043_CLK_ZT, CLK_PLL3_DIV2_4_2, 1, 1),\n\tDEF_MUX(\"HP\", R9A07G043_CLK_HP, SEL_PLL6_2, sel_pll6_2),\n\tDEF_FIXED(\"SPI0\", R9A07G043_CLK_SPI0, CLK_DIV_PLL3_C, 1, 2),\n\tDEF_FIXED(\"SPI1\", R9A07G043_CLK_SPI1, CLK_DIV_PLL3_C, 1, 4),\n\tDEF_SD_MUX(\"SD0\", R9A07G043_CLK_SD0, SEL_SDHI0, sel_shdi),\n\tDEF_SD_MUX(\"SD1\", R9A07G043_CLK_SD1, SEL_SDHI1, sel_shdi),\n\tDEF_FIXED(\"SD0_DIV4\", CLK_SD0_DIV4, R9A07G043_CLK_SD0, 1, 4),\n\tDEF_FIXED(\"SD1_DIV4\", CLK_SD1_DIV4, R9A07G043_CLK_SD1, 1, 4),\n};\n\nstatic struct rzg2l_mod_clk r9a07g043_mod_clks[] = {\n#ifdef CONFIG_ARM64\n\tDEF_MOD(\"gic\",\t\tR9A07G043_GIC600_GICCLK, R9A07G043_CLK_P1,\n\t\t\t\t0x514, 0),\n\tDEF_MOD(\"ia55_pclk\",\tR9A07G043_IA55_PCLK, R9A07G043_CLK_P2,\n\t\t\t\t0x518, 0),\n\tDEF_MOD(\"ia55_clk\",\tR9A07G043_IA55_CLK, R9A07G043_CLK_P1,\n\t\t\t\t0x518, 1),\n#endif\n#ifdef CONFIG_RISCV\n\tDEF_MOD(\"iax45_pclk\",\tR9A07G043_IAX45_PCLK, R9A07G043_CLK_P2,\n\t\t\t\t0x518, 0),\n\tDEF_MOD(\"iax45_clk\",\tR9A07G043_IAX45_CLK, R9A07G043_CLK_P1,\n\t\t\t\t0x518, 1),\n#endif\n\tDEF_MOD(\"dmac_aclk\",\tR9A07G043_DMAC_ACLK, R9A07G043_CLK_P1,\n\t\t\t\t0x52c, 0),\n\tDEF_MOD(\"dmac_pclk\",\tR9A07G043_DMAC_PCLK, CLK_P1_DIV2,\n\t\t\t\t0x52c, 1),\n\tDEF_MOD(\"ostm0_pclk\",\tR9A07G043_OSTM0_PCLK, R9A07G043_CLK_P0,\n\t\t\t\t0x534, 0),\n\tDEF_MOD(\"ostm1_pclk\",\tR9A07G043_OSTM1_PCLK, R9A07G043_CLK_P0,\n\t\t\t\t0x534, 1),\n\tDEF_MOD(\"ostm2_pclk\",\tR9A07G043_OSTM2_PCLK, R9A07G043_CLK_P0,\n\t\t\t\t0x534, 2),\n\tDEF_MOD(\"mtu_x_mck\",\tR9A07G043_MTU_X_MCK_MTU3, R9A07G043_CLK_P0,\n\t\t\t\t0x538, 0),\n\tDEF_MOD(\"wdt0_pclk\",\tR9A07G043_WDT0_PCLK, R9A07G043_CLK_P0,\n\t\t\t\t0x548, 0),\n\tDEF_MOD(\"wdt0_clk\",\tR9A07G043_WDT0_CLK, R9A07G043_OSCCLK,\n\t\t\t\t0x548, 1),\n\tDEF_MOD(\"spi_clk2\",\tR9A07G043_SPI_CLK2, R9A07G043_CLK_SPI1,\n\t\t\t\t0x550, 0),\n\tDEF_MOD(\"spi_clk\",\tR9A07G043_SPI_CLK, R9A07G043_CLK_SPI0,\n\t\t\t\t0x550, 1),\n\tDEF_MOD(\"sdhi0_imclk\",\tR9A07G043_SDHI0_IMCLK, CLK_SD0_DIV4,\n\t\t\t\t0x554, 0),\n\tDEF_MOD(\"sdhi0_imclk2\",\tR9A07G043_SDHI0_IMCLK2, CLK_SD0_DIV4,\n\t\t\t\t0x554, 1),\n\tDEF_MOD(\"sdhi0_clk_hs\",\tR9A07G043_SDHI0_CLK_HS, R9A07G043_CLK_SD0,\n\t\t\t\t0x554, 2),\n\tDEF_MOD(\"sdhi0_aclk\",\tR9A07G043_SDHI0_ACLK, R9A07G043_CLK_P1,\n\t\t\t\t0x554, 3),\n\tDEF_MOD(\"sdhi1_imclk\",\tR9A07G043_SDHI1_IMCLK, CLK_SD1_DIV4,\n\t\t\t\t0x554, 4),\n\tDEF_MOD(\"sdhi1_imclk2\",\tR9A07G043_SDHI1_IMCLK2, CLK_SD1_DIV4,\n\t\t\t\t0x554, 5),\n\tDEF_MOD(\"sdhi1_clk_hs\",\tR9A07G043_SDHI1_CLK_HS, R9A07G043_CLK_SD1,\n\t\t\t\t0x554, 6),\n\tDEF_MOD(\"sdhi1_aclk\",\tR9A07G043_SDHI1_ACLK, R9A07G043_CLK_P1,\n\t\t\t\t0x554, 7),\n\tDEF_MOD(\"ssi0_pclk\",\tR9A07G043_SSI0_PCLK2, R9A07G043_CLK_P0,\n\t\t\t\t0x570, 0),\n\tDEF_MOD(\"ssi0_sfr\",\tR9A07G043_SSI0_PCLK_SFR, R9A07G043_CLK_P0,\n\t\t\t\t0x570, 1),\n\tDEF_MOD(\"ssi1_pclk\",\tR9A07G043_SSI1_PCLK2, R9A07G043_CLK_P0,\n\t\t\t\t0x570, 2),\n\tDEF_MOD(\"ssi1_sfr\",\tR9A07G043_SSI1_PCLK_SFR, R9A07G043_CLK_P0,\n\t\t\t\t0x570, 3),\n\tDEF_MOD(\"ssi2_pclk\",\tR9A07G043_SSI2_PCLK2, R9A07G043_CLK_P0,\n\t\t\t\t0x570, 4),\n\tDEF_MOD(\"ssi2_sfr\",\tR9A07G043_SSI2_PCLK_SFR, R9A07G043_CLK_P0,\n\t\t\t\t0x570, 5),\n\tDEF_MOD(\"ssi3_pclk\",\tR9A07G043_SSI3_PCLK2, R9A07G043_CLK_P0,\n\t\t\t\t0x570, 6),\n\tDEF_MOD(\"ssi3_sfr\",\tR9A07G043_SSI3_PCLK_SFR, R9A07G043_CLK_P0,\n\t\t\t\t0x570, 7),\n\tDEF_MOD(\"usb0_host\",\tR9A07G043_USB_U2H0_HCLK, R9A07G043_CLK_P1,\n\t\t\t\t0x578, 0),\n\tDEF_MOD(\"usb1_host\",\tR9A07G043_USB_U2H1_HCLK, R9A07G043_CLK_P1,\n\t\t\t\t0x578, 1),\n\tDEF_MOD(\"usb0_func\",\tR9A07G043_USB_U2P_EXR_CPUCLK, R9A07G043_CLK_P1,\n\t\t\t\t0x578, 2),\n\tDEF_MOD(\"usb_pclk\",\tR9A07G043_USB_PCLK, R9A07G043_CLK_P1,\n\t\t\t\t0x578, 3),\n\tDEF_COUPLED(\"eth0_axi\",\tR9A07G043_ETH0_CLK_AXI, R9A07G043_CLK_M0,\n\t\t\t\t0x57c, 0),\n\tDEF_COUPLED(\"eth0_chi\",\tR9A07G043_ETH0_CLK_CHI, R9A07G043_CLK_ZT,\n\t\t\t\t0x57c, 0),\n\tDEF_COUPLED(\"eth1_axi\",\tR9A07G043_ETH1_CLK_AXI, R9A07G043_CLK_M0,\n\t\t\t\t0x57c, 1),\n\tDEF_COUPLED(\"eth1_chi\",\tR9A07G043_ETH1_CLK_CHI, R9A07G043_CLK_ZT,\n\t\t\t\t0x57c, 1),\n\tDEF_MOD(\"i2c0\",\t\tR9A07G043_I2C0_PCLK, R9A07G043_CLK_P0,\n\t\t\t\t0x580, 0),\n\tDEF_MOD(\"i2c1\",\t\tR9A07G043_I2C1_PCLK, R9A07G043_CLK_P0,\n\t\t\t\t0x580, 1),\n\tDEF_MOD(\"i2c2\",\t\tR9A07G043_I2C2_PCLK, R9A07G043_CLK_P0,\n\t\t\t\t0x580, 2),\n\tDEF_MOD(\"i2c3\",\t\tR9A07G043_I2C3_PCLK, R9A07G043_CLK_P0,\n\t\t\t\t0x580, 3),\n\tDEF_MOD(\"scif0\",\tR9A07G043_SCIF0_CLK_PCK, R9A07G043_CLK_P0,\n\t\t\t\t0x584, 0),\n\tDEF_MOD(\"scif1\",\tR9A07G043_SCIF1_CLK_PCK, R9A07G043_CLK_P0,\n\t\t\t\t0x584, 1),\n\tDEF_MOD(\"scif2\",\tR9A07G043_SCIF2_CLK_PCK, R9A07G043_CLK_P0,\n\t\t\t\t0x584, 2),\n\tDEF_MOD(\"scif3\",\tR9A07G043_SCIF3_CLK_PCK, R9A07G043_CLK_P0,\n\t\t\t\t0x584, 3),\n\tDEF_MOD(\"scif4\",\tR9A07G043_SCIF4_CLK_PCK, R9A07G043_CLK_P0,\n\t\t\t\t0x584, 4),\n\tDEF_MOD(\"sci0\",\t\tR9A07G043_SCI0_CLKP, R9A07G043_CLK_P0,\n\t\t\t\t0x588, 0),\n\tDEF_MOD(\"sci1\",\t\tR9A07G043_SCI1_CLKP, R9A07G043_CLK_P0,\n\t\t\t\t0x588, 1),\n\tDEF_MOD(\"rspi0\",\tR9A07G043_RSPI0_CLKB, R9A07G043_CLK_P0,\n\t\t\t\t0x590, 0),\n\tDEF_MOD(\"rspi1\",\tR9A07G043_RSPI1_CLKB, R9A07G043_CLK_P0,\n\t\t\t\t0x590, 1),\n\tDEF_MOD(\"rspi2\",\tR9A07G043_RSPI2_CLKB, R9A07G043_CLK_P0,\n\t\t\t\t0x590, 2),\n\tDEF_MOD(\"canfd\",\tR9A07G043_CANFD_PCLK, R9A07G043_CLK_P0,\n\t\t\t\t0x594, 0),\n\tDEF_MOD(\"gpio\",\t\tR9A07G043_GPIO_HCLK, R9A07G043_OSCCLK,\n\t\t\t\t0x598, 0),\n\tDEF_MOD(\"adc_adclk\",\tR9A07G043_ADC_ADCLK, R9A07G043_CLK_TSU,\n\t\t\t\t0x5a8, 0),\n\tDEF_MOD(\"adc_pclk\",\tR9A07G043_ADC_PCLK, R9A07G043_CLK_P0,\n\t\t\t\t0x5a8, 1),\n\tDEF_MOD(\"tsu_pclk\",\tR9A07G043_TSU_PCLK, R9A07G043_CLK_TSU,\n\t\t\t\t0x5ac, 0),\n};\n\nstatic struct rzg2l_reset r9a07g043_resets[] = {\n#ifdef CONFIG_ARM64\n\tDEF_RST(R9A07G043_GIC600_GICRESET_N, 0x814, 0),\n\tDEF_RST(R9A07G043_GIC600_DBG_GICRESET_N, 0x814, 1),\n\tDEF_RST(R9A07G043_IA55_RESETN, 0x818, 0),\n#endif\n#ifdef CONFIG_RISCV\n\tDEF_RST(R9A07G043_IAX45_RESETN, 0x818, 0),\n#endif\n\tDEF_RST(R9A07G043_DMAC_ARESETN, 0x82c, 0),\n\tDEF_RST(R9A07G043_DMAC_RST_ASYNC, 0x82c, 1),\n\tDEF_RST(R9A07G043_OSTM0_PRESETZ, 0x834, 0),\n\tDEF_RST(R9A07G043_OSTM1_PRESETZ, 0x834, 1),\n\tDEF_RST(R9A07G043_OSTM2_PRESETZ, 0x834, 2),\n\tDEF_RST(R9A07G043_MTU_X_PRESET_MTU3, 0x838, 0),\n\tDEF_RST(R9A07G043_WDT0_PRESETN, 0x848, 0),\n\tDEF_RST(R9A07G043_SPI_RST, 0x850, 0),\n\tDEF_RST(R9A07G043_SDHI0_IXRST, 0x854, 0),\n\tDEF_RST(R9A07G043_SDHI1_IXRST, 0x854, 1),\n\tDEF_RST(R9A07G043_SSI0_RST_M2_REG, 0x870, 0),\n\tDEF_RST(R9A07G043_SSI1_RST_M2_REG, 0x870, 1),\n\tDEF_RST(R9A07G043_SSI2_RST_M2_REG, 0x870, 2),\n\tDEF_RST(R9A07G043_SSI3_RST_M2_REG, 0x870, 3),\n\tDEF_RST(R9A07G043_USB_U2H0_HRESETN, 0x878, 0),\n\tDEF_RST(R9A07G043_USB_U2H1_HRESETN, 0x878, 1),\n\tDEF_RST(R9A07G043_USB_U2P_EXL_SYSRST, 0x878, 2),\n\tDEF_RST(R9A07G043_USB_PRESETN, 0x878, 3),\n\tDEF_RST(R9A07G043_ETH0_RST_HW_N, 0x87c, 0),\n\tDEF_RST(R9A07G043_ETH1_RST_HW_N, 0x87c, 1),\n\tDEF_RST(R9A07G043_I2C0_MRST, 0x880, 0),\n\tDEF_RST(R9A07G043_I2C1_MRST, 0x880, 1),\n\tDEF_RST(R9A07G043_I2C2_MRST, 0x880, 2),\n\tDEF_RST(R9A07G043_I2C3_MRST, 0x880, 3),\n\tDEF_RST(R9A07G043_SCIF0_RST_SYSTEM_N, 0x884, 0),\n\tDEF_RST(R9A07G043_SCIF1_RST_SYSTEM_N, 0x884, 1),\n\tDEF_RST(R9A07G043_SCIF2_RST_SYSTEM_N, 0x884, 2),\n\tDEF_RST(R9A07G043_SCIF3_RST_SYSTEM_N, 0x884, 3),\n\tDEF_RST(R9A07G043_SCIF4_RST_SYSTEM_N, 0x884, 4),\n\tDEF_RST(R9A07G043_SCI0_RST, 0x888, 0),\n\tDEF_RST(R9A07G043_SCI1_RST, 0x888, 1),\n\tDEF_RST(R9A07G043_RSPI0_RST, 0x890, 0),\n\tDEF_RST(R9A07G043_RSPI1_RST, 0x890, 1),\n\tDEF_RST(R9A07G043_RSPI2_RST, 0x890, 2),\n\tDEF_RST(R9A07G043_CANFD_RSTP_N, 0x894, 0),\n\tDEF_RST(R9A07G043_CANFD_RSTC_N, 0x894, 1),\n\tDEF_RST(R9A07G043_GPIO_RSTN, 0x898, 0),\n\tDEF_RST(R9A07G043_GPIO_PORT_RESETN, 0x898, 1),\n\tDEF_RST(R9A07G043_GPIO_SPARE_RESETN, 0x898, 2),\n\tDEF_RST(R9A07G043_ADC_PRESETN, 0x8a8, 0),\n\tDEF_RST(R9A07G043_ADC_ADRST_N, 0x8a8, 1),\n\tDEF_RST(R9A07G043_TSU_PRESETN, 0x8ac, 0),\n};\n\nstatic const unsigned int r9a07g043_crit_mod_clks[] __initconst = {\n#ifdef CONFIG_ARM64\n\tMOD_CLK_BASE + R9A07G043_GIC600_GICCLK,\n\tMOD_CLK_BASE + R9A07G043_IA55_CLK,\n#endif\n#ifdef CONFIG_RISCV\n\tMOD_CLK_BASE + R9A07G043_IAX45_CLK,\n#endif\n\tMOD_CLK_BASE + R9A07G043_DMAC_ACLK,\n};\n\nconst struct rzg2l_cpg_info r9a07g043_cpg_info = {\n\t \n\t.core_clks = r9a07g043_core_clks,\n\t.num_core_clks = ARRAY_SIZE(r9a07g043_core_clks),\n\t.last_dt_core_clk = LAST_DT_CORE_CLK,\n\t.num_total_core_clks = MOD_CLK_BASE,\n\n\t \n\t.crit_mod_clks = r9a07g043_crit_mod_clks,\n\t.num_crit_mod_clks = ARRAY_SIZE(r9a07g043_crit_mod_clks),\n\n\t \n\t.mod_clks = r9a07g043_mod_clks,\n\t.num_mod_clks = ARRAY_SIZE(r9a07g043_mod_clks),\n#ifdef CONFIG_ARM64\n\t.num_hw_mod_clks = R9A07G043_TSU_PCLK + 1,\n#endif\n#ifdef CONFIG_RISCV\n\t.num_hw_mod_clks = R9A07G043_IAX45_PCLK + 1,\n#endif\n\n\t \n\t.resets = r9a07g043_resets,\n#ifdef CONFIG_ARM64\n\t.num_resets = R9A07G043_TSU_PRESETN + 1,  \n#endif\n#ifdef CONFIG_RISCV\n\t.num_resets = R9A07G043_IAX45_RESETN + 1,  \n#endif\n\n\t.has_clk_mon_regs = true,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}