$date
	Fri Nov 15 13:41:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module multiplicador_tb $end
$var wire 16 ! Y [15:0] $end
$var wire 2 " Q_LSB [1:0] $end
$var parameter 32 # N $end
$var reg 8 $ A [7:0] $end
$var reg 8 % B [7:0] $end
$var reg 1 & clk $end
$var reg 5 ' mult_control [4:0] $end
$var reg 1 ( rst $end
$scope module uut $end
$var wire 8 ) A [7:0] $end
$var wire 8 * B [7:0] $end
$var wire 1 & clk $end
$var wire 5 + mult_control [4:0] $end
$var wire 1 ( rst $end
$var wire 16 , Y [15:0] $end
$var wire 2 - Q_LSB [1:0] $end
$var parameter 32 . N $end
$var reg 8 / HQ [7:0] $end
$var reg 8 0 LQ [7:0] $end
$var reg 8 1 M [7:0] $end
$var reg 1 2 Q_1 $end
$var reg 8 3 adder_sub_out [7:0] $end
$var reg 16 4 shift [15:0] $end
$scope begin $unm_blk_74 $end
$var reg 8 5 temp_HQ [7:0] $end
$var reg 8 6 temp_LQ [7:0] $end
$var reg 1 7 temp_Q_1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 .
b1000 #
$end
#0
$dumpvars
x7
bx 6
bx 5
bx 4
bx 3
02
bx 1
b0 0
b0 /
b0 -
b0 ,
b0 +
b0 *
b0 )
1(
b0 '
0&
b0 %
b0 $
b0 "
b0 !
$end
#5000
b0 1
b0 4
1&
#10000
0&
0(
#15000
b0 3
07
b0 6
b0 5
1&
#20000
0&
b11110000 $
b11110000 )
b10000 '
b10000 +
#25000
b11110000 1
1&
#30000
0&
b0 '
b0 +
#35000
b11110000 3
1&
#40000
0&
b1111 %
b1111 *
b1000 '
b1000 +
#45000
b11110 4
1&
#50000
0&
b0 '
b0 +
#55000
b10 "
b10 -
b1111 !
b1111 ,
b1111 0
b1111 6
1&
#60000
0&
b101 '
b101 +
#65000
b1111000000011110 4
1&
#70000
0&
b1 '
b1 +
#75000
b1111000000001111 !
b1111000000001111 ,
b11110000 /
b11110000 5
1&
#80000
0&
b11 '
b11 +
#85000
b11100000 3
b1111100000001111 4
1&
#90000
0&
b1 '
b1 +
#95000
b11 "
b11 -
12
b111 0
b1111100000000111 !
b1111100000000111 ,
b11111000 /
17
b111 6
b11111000 5
1&
#100000
0&
#105000
b11101000 3
1&
#110000
0&
#115000
1&
#120000
0&
#125000
1&
#130000
0&
#135000
1&
#140000
0&
