The error occurs because the code is trying to drive (assign a value to) an input port. In VHDL, input ports are read-only, which means you cannot assign any values to them within your architecture.

In your code, the line

â€ƒâ€ƒinput1 <= '0';

is attempting to change the value of input1 even though it is declared as an input. This causes the error:

â€ƒâ€ƒ"ERROR: [Synth 8-1789] cannot update 'in' object input1 â€¦"

To fix the issue, you have two options:

1. If input1 is meant to be an externally driven signal (i.e., it should only be read by the design), remove the internal assignment to input1. The test bench or external circuitry should drive input1.

2. If you intended input1 to be driven internally, then you need to change its port mode from in to out (or inout, depending on your design requirements).

Choose the appropriate fix based on what the intended behavior of input1 is supposed to be.

ðŸ” Related Documents:

- source_documents\verilog_fsm.pdf: case with simulation tools (like ModelSim), however. ModelSim will not correct your sensitivity
list bugs, and your simulations will be plagued with odd errors. Furthermore, the synthesis tools
catching your errors is not guarenteed. An easy way to avoid these potential problems is to use
always@( * ) as opposed to always@(Input1 or Input 2 or ...).
4. Lastly, a very subtle point which perhaps has the potential to cause the most frustration is latch...

- source_documents\Quick Start Guide to Verilog.pdf: begin
if (!reset)
port_out_00 <Â¼ 8â€™h00;
else
if ((address Â¼Â¼ 8â€™hE0) && (write))
port_out_00 <Â¼ data_in;
end
//-- port_out_01 (address E1)
always @ (posedge clock or negedge reset)
begin
if (!reset)
port_out_01 <Â¼ 8â€™h00;
else
if ((address Â¼Â¼ 8â€™hE1) && (write))
port_out_01 <Â¼ data_in;
end
:
â€œthe rest of the output port models go here. . .â€
:
11.3.3.4 Implementation of Input Ports in Verilog
The input ports do not contain storage but do require a mechanism to selectively route their...

- source_documents\Quick Start Guide to Verilog.pdf: 6.1.3
Can a test bench be simulated?
6.1.4
Can a test bench be synthesized?
6.1.5
Design a Verilog test bench to verify the func-
tional operation of the system in Fig. 6.1. Your
test bench should drive in each input code for
the vector ABCD in the order they would
appear in a truth table (i.e., â€œ0000,â€ â€œ0001,â€
â€œ0010,â€ . . .). Your test bench should use a pro-
cedural
block
and
individual
signal
assignments for each pattern. Your test bench
should change the input pattern every 10 ns.
Fig. 6.1...

- source_documents\Quick Start Guide to Verilog.pdf: each
input
pattern
and
then
print
either
â€œPASSâ€ or â€œFAILâ€ depending on the output of
the DUT.
6.3.3
Design a Verilog test bench to verify the func-
tional operation of the system in Fig. 6.3. Your
test bench should drive in each input code for
the vector ABCD in the order they would
appear in a truth table (i.e., â€œ0000,â€ â€œ0001,â€
â€œ0010,â€ . . .). Your test bench should change
the input pattern every 10 ns. Your test bench
should include automatic result checking for
each
input
pattern
and
then...

- source_documents\Quick Start Guide to Verilog.pdf: ROM[12] Â¼ BRA;
ROM[13] Â¼ 8â€™h00;
end
11.3.2
Add the functionality to the computer model
from 11.3.1 the ability to perform the LDA_DIR
instruction. Simulate your computer system
using the following program that will continually
read from port_in_00 and write its contents to
port_out_00:
initial
begin
ROM[0] Â¼ LDA_DIR;
ROM[1] Â¼ 8â€™hF0;
ROM[2] Â¼ STA_DIR;
ROM[3] Â¼ 8â€™hE0;
ROM[4] Â¼ BRA;
ROM[5] Â¼ 8â€™h00;
end
11.3.3
Add the functionality to the computer model
from
11.3.2
the
ability
to
perform
the...

- source_documents\Quick Start Guide to Verilog.pdf: appear in a truth table (i.e., â€œ0000,â€ â€œ0001,â€
â€œ0010,â€ . . .). Your test bench should read in a
new input pattern every 10 ns. Your test bench
should
write
the
input
pattern
and
the
corresponding output of the DUT to an external
ï¬le called â€œoutput.txt.â€
6.4.2
Design a Verilog test bench to verify the func-
tional operation of the system in Fig. 6.2. Your
test bench read in the input patterns from an
external ï¬le called â€œinput.txt.â€ This ï¬le should...
