{"vcs1":{"timestamp_begin":1682328581.626765367, "rt":0.77, "ut":0.25, "st":0.13}}
{"vcselab":{"timestamp_begin":1682328582.432854973, "rt":1.17, "ut":0.20, "st":0.28}}
{"link":{"timestamp_begin":1682328583.632893073, "rt":3.18, "ut":0.06, "st":1.76}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682328581.325711765}
{"VCS_COMP_START_TIME": 1682328581.325711765}
{"VCS_COMP_END_TIME": 1682328589.000149208}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341308}}
{"stitch_vcselab": {"peak_mem": 239048}}
