#  XUPV5-LX110T Evaluation Platform
# Net fpga_0_RS232_Uart_1_RX_pin LOC = BB23  |  IOSTANDARD=LVCMOS33;
# Net fpga_0_RS232_Uart_1_TX_pin LOC = BB21  |  IOSTANDARD=LVCMOS33;
# Net fpga_0_RS232_Uart_1_RTS_pin LOC = BA22  |  IOSTANDARD=LVCMOS33;
# Net fpga_0_RS232_Uart_1_CTS_pin LOC = BB22  |  IOSTANDARD=LVCMOS33;
# Net fpga_0_Ethernet_MAC_PHY_rst_n_pin LOC=AR20  |  IOSTANDARD = LVCMOS33  |  TIG;
# Net fpga_0_Ethernet_MAC_PHY_MDC_pin LOC=AK23  |  IOSTANDARD = LVCMOS33;
# Net fpga_0_Ethernet_MAC_PHY_MDIO_pin LOC=AL20  |  IOSTANDARD = LVCMOS33;
# Net fpga_0_clk_1_sys_clk_pin TNM_NET = sys_clk_pin;
# TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;
# Net fpga_0_clk_1_sys_clk_pin TNM_NET = sys_clk_pin  |  LOC = AN25  |  IOSTANDARD=LVCMOS33;
# Net fpga_0_rst_1_sys_rst_pin TIG;
# Net fpga_0_rst_1_sys_rst_pin LOC = AL24  |  IOSTANDARD=LVCMOS33  |  PULLUP;
