{
  "config": {
      "config_xilinx": {
          "xilinx_version": "2019.2",
          "xilinx_proxy": "ssh -NfD 9050 alex@donnager.eng.warwick.ac.uk"
      },
      "config_tools":{
          "tools_path":"/tools/Xilinx"
      },
      "config_vivado": {
          "vivado_path": "/tools/Xilinx/Vivado",
          "vivado_params": "-nojou -nolog"
      },
      "config_sdk": {
        "sdk_path": "/tools/Xilinx/Vitis",
        "sdk_params": ""
    },
      "config_petalinux": {
          "petalinux_path": "/home/alex/Petalinux",
          "petalinux_params": ""
      },
      "config_run": {
          "static_synth": 1,
          "rm_synth": 1,
          "pr_impl": 1,
          "pr_verify": 1,
          "gen_bitstream": 1
      },
      "config_settings": {
          "top_file": "top.v",
          "check_dependencies": false,
          "cores" : 8
      }
  },
  "project": {
      "project_name": "example",
      "project_owner": "bucknalla",
      "project_device": {
          "name": "ultra96v2",
          "family": "zynq-ultrascale",
          "device": "xczu3eg",
          "package": "-sbva484",
          "speed": "-1",
          "option": "-e",
          "board": "em.avnet.com:ultra96v2:part0:1.0",
          "version": "1.2",
          "constraint": "default.xdc"
      }
  },
  "design": {
      "design_name": "base",
      "design_owner": "bucknalla",
      "design_directory": "rtl",
      "design_default_mode": "mode_a",
      "design_mode": {
          "mode_a": {
              "name": "Demo PR Project 0",
              "pr_module": "partial_led_test_v1_0_S00_AXI",
              "pr_cell": [
                  "partial_led_test_v1_0_S00_AXI_inst",
                  "demo"
              ],
              "pr_regions": {
                    "region_a":{
                        "pblock":[
                            "SLICE_X36Y121:SLICE_X47Y155 DSP48E2_X3Y50:DSP48E2_X4Y61 RAMB18_X5Y50:RAMB18_X5Y61 RAMB36_X5Y25:RAMB36_X5Y30"
                        ],
                        "default_config":"config_a",
                        "valid_configs":["axis_fifo_top_a","axis_fifo_top_b","axis_fifo_top_c"]
                    },
                    "region_b":{
                        "pblock":[
                            "SLICE_X36Y60:SLICE_X48Y96 DSP48E2_X3Y24:DSP48E2_X4Y37 RAMB18_X5Y24:RAMB18_X5Y37 RAMB36_X5Y12:RAMB36_X5Y18"
                        ],
                        "default_config":"config_b",
                        "valid_configs":["axis_fifo_top_a","axis_fifo_top_b","axis_fifo_top_c"]
                    }
              },
              "configs": {
                  "config_a": {
                      "modules": {
                          "fft": {
                              "desc": "FFT Implementation using Xilinx FFT IP Core",
                              "rtl": [
                                  "mode_a.v",
                                  "top_a.v"
                              ],
                              "top_module": "top_a.v",
                              "top_cell": "axis_fifo_top_a"
                          }
                      }
                  },
                  "config_b": {
                      "modules": {
                          "aes": {
                              "desc": "Pure Verilog AES Implementation using AXI",
                              "rtl": [
                                  "mode_b.v",
                                  "top_b.v"
                              ],
                              "ip": [
                                "test.xci"
                              ],
                              "top_module": "top_b.v",
                              "top_cell": "axis_fifo_top_b"
                          }
                      }
                  },
                  "config_c": {
                      "modules": {
                          "fir": {
                              "desc": "HLS FIR Filter using AXIS",
                              "rtl": [
                                  "mode_c.v",
                                  "aes_core.v",
                                  "aes_decipher_block.v",
                                  "aes_encipher_block.v",
                                  "aes_inv_sbox.v",
                                  "aes_key_mem.v",
                                  "aes_sbox.v",
                                  "aes.v",
                                  "top_c.v"
                              ],
                              "top_module": "top_c.v",
                              "top_cell": "axis_fifo_top_c"
                          }
                      }
                  }
              }
          }
      },
      "design_static" : {
        "name": "Demo PR Project 0",
        "rtl": ["static.v"],
        "top": "static",
        "xdc": ["ultra96.xdc"]
      }
  },
  "linux": {
      "linux_device_tree": {
          "device_tree_config": {
              "udmabuf": {
                  "size": 0
              }
          }
      }
  }
}
