
LSO_FOC-IPM-out-X-NUCLEO-IHM08M1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b1c  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c8  08008cf8  08008cf8  00009cf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090c0  080090c0  0000b408  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080090c0  080090c0  0000a0c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090c8  080090c8  0000b408  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090c8  080090c8  0000a0c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080090cc  080090cc  0000a0cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000408  20000000  080090d0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001608  20000408  080094d8  0000b408  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001a10  080094d8  0000ba10  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b408  2**0
                  CONTENTS, READONLY
 12 .debug_line   00043f9e  00000000  00000000  0000b438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 00000094  00000000  00000000  0004f3d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0004315b  00000000  00000000  0004f46a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00008159  00000000  00000000  000925c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001cf0  00000000  00000000  0009a720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00101df7  00000000  00000000  0009c410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000032a1  00000000  00000000  0019e207  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 0001ce7f  00000000  00000000  001a14a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002d65c  00000000  00000000  001be327  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001eb983  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00005068  00000000  00000000  001eb9c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000408 	.word	0x20000408
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08008cdc 	.word	0x08008cdc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000040c 	.word	0x2000040c
 8000214:	08008cdc 	.word	0x08008cdc

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <__aeabi_uldivmod>:
 8000b90:	b953      	cbnz	r3, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b92:	b94a      	cbnz	r2, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b94:	2900      	cmp	r1, #0
 8000b96:	bf08      	it	eq
 8000b98:	2800      	cmpeq	r0, #0
 8000b9a:	bf1c      	itt	ne
 8000b9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ba4:	f000 b988 	b.w	8000eb8 <__aeabi_idiv0>
 8000ba8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb0:	f000 f806 	bl	8000bc0 <__udivmoddi4>
 8000bb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bbc:	b004      	add	sp, #16
 8000bbe:	4770      	bx	lr

08000bc0 <__udivmoddi4>:
 8000bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc4:	9d08      	ldr	r5, [sp, #32]
 8000bc6:	468e      	mov	lr, r1
 8000bc8:	4604      	mov	r4, r0
 8000bca:	4688      	mov	r8, r1
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d14a      	bne.n	8000c66 <__udivmoddi4+0xa6>
 8000bd0:	428a      	cmp	r2, r1
 8000bd2:	4617      	mov	r7, r2
 8000bd4:	d962      	bls.n	8000c9c <__udivmoddi4+0xdc>
 8000bd6:	fab2 f682 	clz	r6, r2
 8000bda:	b14e      	cbz	r6, 8000bf0 <__udivmoddi4+0x30>
 8000bdc:	f1c6 0320 	rsb	r3, r6, #32
 8000be0:	fa01 f806 	lsl.w	r8, r1, r6
 8000be4:	fa20 f303 	lsr.w	r3, r0, r3
 8000be8:	40b7      	lsls	r7, r6
 8000bea:	ea43 0808 	orr.w	r8, r3, r8
 8000bee:	40b4      	lsls	r4, r6
 8000bf0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bf4:	fa1f fc87 	uxth.w	ip, r7
 8000bf8:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bfc:	0c23      	lsrs	r3, r4, #16
 8000bfe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c02:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c06:	fb01 f20c 	mul.w	r2, r1, ip
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d909      	bls.n	8000c22 <__udivmoddi4+0x62>
 8000c0e:	18fb      	adds	r3, r7, r3
 8000c10:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c14:	f080 80ea 	bcs.w	8000dec <__udivmoddi4+0x22c>
 8000c18:	429a      	cmp	r2, r3
 8000c1a:	f240 80e7 	bls.w	8000dec <__udivmoddi4+0x22c>
 8000c1e:	3902      	subs	r1, #2
 8000c20:	443b      	add	r3, r7
 8000c22:	1a9a      	subs	r2, r3, r2
 8000c24:	b2a3      	uxth	r3, r4
 8000c26:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c2a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c32:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c36:	459c      	cmp	ip, r3
 8000c38:	d909      	bls.n	8000c4e <__udivmoddi4+0x8e>
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c40:	f080 80d6 	bcs.w	8000df0 <__udivmoddi4+0x230>
 8000c44:	459c      	cmp	ip, r3
 8000c46:	f240 80d3 	bls.w	8000df0 <__udivmoddi4+0x230>
 8000c4a:	443b      	add	r3, r7
 8000c4c:	3802      	subs	r0, #2
 8000c4e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c52:	eba3 030c 	sub.w	r3, r3, ip
 8000c56:	2100      	movs	r1, #0
 8000c58:	b11d      	cbz	r5, 8000c62 <__udivmoddi4+0xa2>
 8000c5a:	40f3      	lsrs	r3, r6
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c66:	428b      	cmp	r3, r1
 8000c68:	d905      	bls.n	8000c76 <__udivmoddi4+0xb6>
 8000c6a:	b10d      	cbz	r5, 8000c70 <__udivmoddi4+0xb0>
 8000c6c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c70:	2100      	movs	r1, #0
 8000c72:	4608      	mov	r0, r1
 8000c74:	e7f5      	b.n	8000c62 <__udivmoddi4+0xa2>
 8000c76:	fab3 f183 	clz	r1, r3
 8000c7a:	2900      	cmp	r1, #0
 8000c7c:	d146      	bne.n	8000d0c <__udivmoddi4+0x14c>
 8000c7e:	4573      	cmp	r3, lr
 8000c80:	d302      	bcc.n	8000c88 <__udivmoddi4+0xc8>
 8000c82:	4282      	cmp	r2, r0
 8000c84:	f200 8105 	bhi.w	8000e92 <__udivmoddi4+0x2d2>
 8000c88:	1a84      	subs	r4, r0, r2
 8000c8a:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c8e:	2001      	movs	r0, #1
 8000c90:	4690      	mov	r8, r2
 8000c92:	2d00      	cmp	r5, #0
 8000c94:	d0e5      	beq.n	8000c62 <__udivmoddi4+0xa2>
 8000c96:	e9c5 4800 	strd	r4, r8, [r5]
 8000c9a:	e7e2      	b.n	8000c62 <__udivmoddi4+0xa2>
 8000c9c:	2a00      	cmp	r2, #0
 8000c9e:	f000 8090 	beq.w	8000dc2 <__udivmoddi4+0x202>
 8000ca2:	fab2 f682 	clz	r6, r2
 8000ca6:	2e00      	cmp	r6, #0
 8000ca8:	f040 80a4 	bne.w	8000df4 <__udivmoddi4+0x234>
 8000cac:	1a8a      	subs	r2, r1, r2
 8000cae:	0c03      	lsrs	r3, r0, #16
 8000cb0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb4:	b280      	uxth	r0, r0
 8000cb6:	b2bc      	uxth	r4, r7
 8000cb8:	2101      	movs	r1, #1
 8000cba:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cbe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cc6:	fb04 f20c 	mul.w	r2, r4, ip
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	d907      	bls.n	8000cde <__udivmoddi4+0x11e>
 8000cce:	18fb      	adds	r3, r7, r3
 8000cd0:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cd4:	d202      	bcs.n	8000cdc <__udivmoddi4+0x11c>
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	f200 80e0 	bhi.w	8000e9c <__udivmoddi4+0x2dc>
 8000cdc:	46c4      	mov	ip, r8
 8000cde:	1a9b      	subs	r3, r3, r2
 8000ce0:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ce4:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ce8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cec:	fb02 f404 	mul.w	r4, r2, r4
 8000cf0:	429c      	cmp	r4, r3
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x144>
 8000cf4:	18fb      	adds	r3, r7, r3
 8000cf6:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x142>
 8000cfc:	429c      	cmp	r4, r3
 8000cfe:	f200 80ca 	bhi.w	8000e96 <__udivmoddi4+0x2d6>
 8000d02:	4602      	mov	r2, r0
 8000d04:	1b1b      	subs	r3, r3, r4
 8000d06:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d0a:	e7a5      	b.n	8000c58 <__udivmoddi4+0x98>
 8000d0c:	f1c1 0620 	rsb	r6, r1, #32
 8000d10:	408b      	lsls	r3, r1
 8000d12:	fa22 f706 	lsr.w	r7, r2, r6
 8000d16:	431f      	orrs	r7, r3
 8000d18:	fa0e f401 	lsl.w	r4, lr, r1
 8000d1c:	fa20 f306 	lsr.w	r3, r0, r6
 8000d20:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d24:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d28:	4323      	orrs	r3, r4
 8000d2a:	fa00 f801 	lsl.w	r8, r0, r1
 8000d2e:	fa1f fc87 	uxth.w	ip, r7
 8000d32:	fbbe f0f9 	udiv	r0, lr, r9
 8000d36:	0c1c      	lsrs	r4, r3, #16
 8000d38:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d3c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d40:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d44:	45a6      	cmp	lr, r4
 8000d46:	fa02 f201 	lsl.w	r2, r2, r1
 8000d4a:	d909      	bls.n	8000d60 <__udivmoddi4+0x1a0>
 8000d4c:	193c      	adds	r4, r7, r4
 8000d4e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d52:	f080 809c 	bcs.w	8000e8e <__udivmoddi4+0x2ce>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f240 8099 	bls.w	8000e8e <__udivmoddi4+0x2ce>
 8000d5c:	3802      	subs	r0, #2
 8000d5e:	443c      	add	r4, r7
 8000d60:	eba4 040e 	sub.w	r4, r4, lr
 8000d64:	fa1f fe83 	uxth.w	lr, r3
 8000d68:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d6c:	fb09 4413 	mls	r4, r9, r3, r4
 8000d70:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d74:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d78:	45a4      	cmp	ip, r4
 8000d7a:	d908      	bls.n	8000d8e <__udivmoddi4+0x1ce>
 8000d7c:	193c      	adds	r4, r7, r4
 8000d7e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d82:	f080 8082 	bcs.w	8000e8a <__udivmoddi4+0x2ca>
 8000d86:	45a4      	cmp	ip, r4
 8000d88:	d97f      	bls.n	8000e8a <__udivmoddi4+0x2ca>
 8000d8a:	3b02      	subs	r3, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d92:	eba4 040c 	sub.w	r4, r4, ip
 8000d96:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d9a:	4564      	cmp	r4, ip
 8000d9c:	4673      	mov	r3, lr
 8000d9e:	46e1      	mov	r9, ip
 8000da0:	d362      	bcc.n	8000e68 <__udivmoddi4+0x2a8>
 8000da2:	d05f      	beq.n	8000e64 <__udivmoddi4+0x2a4>
 8000da4:	b15d      	cbz	r5, 8000dbe <__udivmoddi4+0x1fe>
 8000da6:	ebb8 0203 	subs.w	r2, r8, r3
 8000daa:	eb64 0409 	sbc.w	r4, r4, r9
 8000dae:	fa04 f606 	lsl.w	r6, r4, r6
 8000db2:	fa22 f301 	lsr.w	r3, r2, r1
 8000db6:	431e      	orrs	r6, r3
 8000db8:	40cc      	lsrs	r4, r1
 8000dba:	e9c5 6400 	strd	r6, r4, [r5]
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	e74f      	b.n	8000c62 <__udivmoddi4+0xa2>
 8000dc2:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dc6:	0c01      	lsrs	r1, r0, #16
 8000dc8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000dcc:	b280      	uxth	r0, r0
 8000dce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dd2:	463b      	mov	r3, r7
 8000dd4:	4638      	mov	r0, r7
 8000dd6:	463c      	mov	r4, r7
 8000dd8:	46b8      	mov	r8, r7
 8000dda:	46be      	mov	lr, r7
 8000ddc:	2620      	movs	r6, #32
 8000dde:	fbb1 f1f7 	udiv	r1, r1, r7
 8000de2:	eba2 0208 	sub.w	r2, r2, r8
 8000de6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000dea:	e766      	b.n	8000cba <__udivmoddi4+0xfa>
 8000dec:	4601      	mov	r1, r0
 8000dee:	e718      	b.n	8000c22 <__udivmoddi4+0x62>
 8000df0:	4610      	mov	r0, r2
 8000df2:	e72c      	b.n	8000c4e <__udivmoddi4+0x8e>
 8000df4:	f1c6 0220 	rsb	r2, r6, #32
 8000df8:	fa2e f302 	lsr.w	r3, lr, r2
 8000dfc:	40b7      	lsls	r7, r6
 8000dfe:	40b1      	lsls	r1, r6
 8000e00:	fa20 f202 	lsr.w	r2, r0, r2
 8000e04:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e08:	430a      	orrs	r2, r1
 8000e0a:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e0e:	b2bc      	uxth	r4, r7
 8000e10:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e14:	0c11      	lsrs	r1, r2, #16
 8000e16:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e1a:	fb08 f904 	mul.w	r9, r8, r4
 8000e1e:	40b0      	lsls	r0, r6
 8000e20:	4589      	cmp	r9, r1
 8000e22:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e26:	b280      	uxth	r0, r0
 8000e28:	d93e      	bls.n	8000ea8 <__udivmoddi4+0x2e8>
 8000e2a:	1879      	adds	r1, r7, r1
 8000e2c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e30:	d201      	bcs.n	8000e36 <__udivmoddi4+0x276>
 8000e32:	4589      	cmp	r9, r1
 8000e34:	d81f      	bhi.n	8000e76 <__udivmoddi4+0x2b6>
 8000e36:	eba1 0109 	sub.w	r1, r1, r9
 8000e3a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e3e:	fb09 f804 	mul.w	r8, r9, r4
 8000e42:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e46:	b292      	uxth	r2, r2
 8000e48:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e4c:	4542      	cmp	r2, r8
 8000e4e:	d229      	bcs.n	8000ea4 <__udivmoddi4+0x2e4>
 8000e50:	18ba      	adds	r2, r7, r2
 8000e52:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e56:	d2c4      	bcs.n	8000de2 <__udivmoddi4+0x222>
 8000e58:	4542      	cmp	r2, r8
 8000e5a:	d2c2      	bcs.n	8000de2 <__udivmoddi4+0x222>
 8000e5c:	f1a9 0102 	sub.w	r1, r9, #2
 8000e60:	443a      	add	r2, r7
 8000e62:	e7be      	b.n	8000de2 <__udivmoddi4+0x222>
 8000e64:	45f0      	cmp	r8, lr
 8000e66:	d29d      	bcs.n	8000da4 <__udivmoddi4+0x1e4>
 8000e68:	ebbe 0302 	subs.w	r3, lr, r2
 8000e6c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e70:	3801      	subs	r0, #1
 8000e72:	46e1      	mov	r9, ip
 8000e74:	e796      	b.n	8000da4 <__udivmoddi4+0x1e4>
 8000e76:	eba7 0909 	sub.w	r9, r7, r9
 8000e7a:	4449      	add	r1, r9
 8000e7c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e80:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e84:	fb09 f804 	mul.w	r8, r9, r4
 8000e88:	e7db      	b.n	8000e42 <__udivmoddi4+0x282>
 8000e8a:	4673      	mov	r3, lr
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1ce>
 8000e8e:	4650      	mov	r0, sl
 8000e90:	e766      	b.n	8000d60 <__udivmoddi4+0x1a0>
 8000e92:	4608      	mov	r0, r1
 8000e94:	e6fd      	b.n	8000c92 <__udivmoddi4+0xd2>
 8000e96:	443b      	add	r3, r7
 8000e98:	3a02      	subs	r2, #2
 8000e9a:	e733      	b.n	8000d04 <__udivmoddi4+0x144>
 8000e9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea0:	443b      	add	r3, r7
 8000ea2:	e71c      	b.n	8000cde <__udivmoddi4+0x11e>
 8000ea4:	4649      	mov	r1, r9
 8000ea6:	e79c      	b.n	8000de2 <__udivmoddi4+0x222>
 8000ea8:	eba1 0109 	sub.w	r1, r1, r9
 8000eac:	46c4      	mov	ip, r8
 8000eae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eb2:	fb09 f804 	mul.w	r8, r9, r4
 8000eb6:	e7c4      	b.n	8000e42 <__udivmoddi4+0x282>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ebc:	480d      	ldr	r0, [pc, #52]	@ (8000ef4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ebe:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ec0:	f003 fa1c 	bl	80042fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ec4:	480c      	ldr	r0, [pc, #48]	@ (8000ef8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ec6:	490d      	ldr	r1, [pc, #52]	@ (8000efc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ec8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f00 <LoopForever+0xe>)
  movs r3, #0
 8000eca:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000ecc:	e002      	b.n	8000ed4 <LoopCopyDataInit>

08000ece <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ece:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ed2:	3304      	adds	r3, #4

08000ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ed6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed8:	d3f9      	bcc.n	8000ece <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eda:	4a0a      	ldr	r2, [pc, #40]	@ (8000f04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000edc:	4c0a      	ldr	r4, [pc, #40]	@ (8000f08 <LoopForever+0x16>)
  movs r3, #0
 8000ede:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ee0:	e001      	b.n	8000ee6 <LoopFillZerobss>

08000ee2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ee2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee4:	3204      	adds	r2, #4

08000ee6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ee6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee8:	d3fb      	bcc.n	8000ee2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000eea:	f007 fd8f 	bl	8008a0c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000eee:	f000 fc27 	bl	8001740 <main>

08000ef2 <LoopForever>:

LoopForever:
    b LoopForever
 8000ef2:	e7fe      	b.n	8000ef2 <LoopForever>
  ldr   r0, =_estack
 8000ef4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000ef8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000efc:	20000408 	.word	0x20000408
  ldr r2, =_sidata
 8000f00:	080090d0 	.word	0x080090d0
  ldr r2, =_sbss
 8000f04:	20000408 	.word	0x20000408
  ldr r4, =_ebss
 8000f08:	20001a10 	.word	0x20001a10

08000f0c <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f0c:	e7fe      	b.n	8000f0c <BusFault_Handler>
	...

08000f10 <ASPEP_start>:
  * @brief  Starts ASPEP communication by configuring UART.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 8000f10:	b570      	push	{r4, r5, r6, lr}
 8000f12:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->ASPEPIp);
 8000f14:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8000f16:	6940      	ldr	r0, [r0, #20]
 8000f18:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000f1a:	2300      	movs	r3, #0
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
    /* Configure UART to receive first packet*/
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000f1c:	6d65      	ldr	r5, [r4, #84]	@ 0x54
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000f1e:	f8a4 3064 	strh.w	r3, [r4, #100]	@ 0x64
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 8000f22:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000f26:	6960      	ldr	r0, [r4, #20]
 8000f28:	f104 011c 	add.w	r1, r4, #28
 8000f2c:	462b      	mov	r3, r5
 8000f2e:	2204      	movs	r2, #4
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000f30:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000f34:	4718      	bx	r3
 8000f36:	bf00      	nop

08000f38 <ASPEP_sendBeacon>:
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  * @param  *capabilities Matched capabilities between controller and performer
  */
void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 8000f38:	b410      	push	{r4}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
             | (((uint32_t)capabilities->version) << 4U)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000f3a:	780b      	ldrb	r3, [r1, #0]
             | (((uint32_t)capabilities->version) << 4U)
 8000f3c:	790a      	ldrb	r2, [r1, #4]
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 8000f3e:	f891 c002 	ldrb.w	ip, [r1, #2]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000f42:	4c1e      	ldr	r4, [pc, #120]	@ (8000fbc <ASPEP_sendBeacon+0x84>)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000f44:	01db      	lsls	r3, r3, #7
 8000f46:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
 8000f4a:	784a      	ldrb	r2, [r1, #1]
 8000f4c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8000f50:	78ca      	ldrb	r2, [r1, #3]
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 8000f52:	ea43 338c 	orr.w	r3, r3, ip, lsl #14
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8000f56:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000f5a:	b2da      	uxtb	r2, r3
 8000f5c:	f042 0205 	orr.w	r2, r2, #5
  header &= 0x0fffffffU;
 8000f60:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000f64:	5ca2      	ldrb	r2, [r4, r2]
 8000f66:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8000f6a:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000f6c:	5ca2      	ldrb	r2, [r4, r2]
 8000f6e:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
 8000f72:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000f74:	5ca2      	ldrb	r2, [r4, r2]
 8000f76:	4c12      	ldr	r4, [pc, #72]	@ (8000fc0 <ASPEP_sendBeacon+0x88>)
 8000f78:	ea82 6211 	eor.w	r2, r2, r1, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 8000f7c:	5ca2      	ldrb	r2, [r4, r2]
 8000f7e:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8000f82:	f043 0305 	orr.w	r3, r3, #5
 8000f86:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f88:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000f8a:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8000f8c:	b14b      	cbz	r3, 8000fa2 <ASPEP_sendBeacon+0x6a>
  __ASM volatile ("cpsie i" : : : "memory");
 8000f8e:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 8000f90:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8000f94:	b913      	cbnz	r3, 8000f9c <ASPEP_sendBeacon+0x64>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 8000f96:	2302      	movs	r3, #2
 8000f98:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 8000f9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000fa0:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000fa2:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000fac:	6481      	str	r1, [r0, #72]	@ 0x48
 8000fae:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000fb0:	2204      	movs	r2, #4
 8000fb2:	6d83      	ldr	r3, [r0, #88]	@ 0x58
}
 8000fb4:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000fb8:	6940      	ldr	r0, [r0, #20]
 8000fba:	4718      	bx	r3
 8000fbc:	08008d08 	.word	0x08008d08
 8000fc0:	08008cf8 	.word	0x08008cf8

08000fc4 <ASPEP_sendPing>:
{
 8000fc4:	b430      	push	{r4, r5}
                   | (uint32_t)((uint32_t)cBit << 5U)
 8000fc6:	014b      	lsls	r3, r1, #5
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 8000fc8:	f890 c060 	ldrb.w	ip, [r0, #96]	@ 0x60
    uint8_t ipID = pHandle->liid & 0xFU;
 8000fcc:	f890 4063 	ldrb.w	r4, [r0, #99]	@ 0x63
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000fd0:	4d1d      	ldr	r5, [pc, #116]	@ (8001048 <ASPEP_sendPing+0x84>)
                   | (uint32_t)((uint32_t)cBit << 5U)
 8000fd2:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000fd6:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
                   | (uint32_t)((uint32_t)Nbit << 6U)
 8000fda:	f00c 0101 	and.w	r1, ip, #1
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000fde:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8000fe2:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
                   | (uint32_t)((uint32_t)ipID << 8U)
 8000fe6:	f004 040f 	and.w	r4, r4, #15
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000fea:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000fee:	b2da      	uxtb	r2, r3
 8000ff0:	4c16      	ldr	r4, [pc, #88]	@ (800104c <ASPEP_sendPing+0x88>)
 8000ff2:	f042 0206 	orr.w	r2, r2, #6
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000ff6:	f043 0106 	orr.w	r1, r3, #6
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000ffa:	5ca2      	ldrb	r2, [r4, r2]
 8000ffc:	ea82 2213 	eor.w	r2, r2, r3, lsr #8
 8001000:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8001002:	5ca2      	ldrb	r2, [r4, r2]
 8001004:	ea82 4213 	eor.w	r2, r2, r3, lsr #16
 8001008:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800100a:	5ca2      	ldrb	r2, [r4, r2]
 800100c:	ea82 6313 	eor.w	r3, r2, r3, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 8001010:	5ceb      	ldrb	r3, [r5, r3]
 8001012:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8001016:	6203      	str	r3, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8001018:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 800101a:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 800101c:	b143      	cbz	r3, 8001030 <ASPEP_sendPing+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 800101e:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8001020:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8001024:	b913      	cbnz	r3, 800102c <ASPEP_sendPing+0x68>
          pHandle->ctrlBuffer.state = pending;
 8001026:	2302      	movs	r3, #2
 8001028:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 800102c:	bc30      	pop	{r4, r5}
 800102e:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8001030:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 8001034:	2303      	movs	r3, #3
 8001036:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 800103a:	6481      	str	r1, [r0, #72]	@ 0x48
 800103c:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 800103e:	2204      	movs	r2, #4
 8001040:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8001042:	6940      	ldr	r0, [r0, #20]
}
 8001044:	bc30      	pop	{r4, r5}
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8001046:	4718      	bx	r3
 8001048:	08008cf8 	.word	0x08008cf8
 800104c:	08008d08 	.word	0x08008d08

08001050 <ASPEP_getBuffer>:
    if (MCTL_SYNC == syncAsync)
 8001050:	2a0a      	cmp	r2, #10
 8001052:	d009      	beq.n	8001068 <ASPEP_getBuffer+0x18>
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 8001054:	f890 3036 	ldrb.w	r3, [r0, #54]	@ 0x36
 8001058:	2b01      	cmp	r3, #1
 800105a:	d91d      	bls.n	8001098 <ASPEP_getBuffer+0x48>
 800105c:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8001060:	2b01      	cmp	r3, #1
 8001062:	d90d      	bls.n	8001080 <ASPEP_getBuffer+0x30>
        result = false;
 8001064:	2000      	movs	r0, #0
}
 8001066:	4770      	bx	lr
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 8001068:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
 800106c:	2b01      	cmp	r3, #1
 800106e:	d8f9      	bhi.n	8001064 <ASPEP_getBuffer+0x14>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 8001070:	6a83      	ldr	r3, [r0, #40]	@ 0x28
        pHandle->syncBuffer.state = writeLock;
 8001072:	2201      	movs	r2, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 8001074:	3304      	adds	r3, #4
 8001076:	600b      	str	r3, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 8001078:	f880 202e 	strb.w	r2, [r0, #46]	@ 0x2e
  bool result = true;
 800107c:	2001      	movs	r0, #1
 800107e:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8001080:	6b83      	ldr	r3, [r0, #56]	@ 0x38
          pHandle->asyncBufferB.state = writeLock;
 8001082:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 8001086:	f100 0238 	add.w	r2, r0, #56	@ 0x38
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 800108a:	3304      	adds	r3, #4
          pHandle->asyncBufferB.state = writeLock;
 800108c:	f880 c03e 	strb.w	ip, [r0, #62]	@ 0x3e
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 8001090:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8001092:	600b      	str	r3, [r1, #0]
  bool result = true;
 8001094:	2001      	movs	r0, #1
 8001096:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8001098:	6b03      	ldr	r3, [r0, #48]	@ 0x30
          pHandle->asyncBufferA.state = writeLock;
 800109a:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 800109e:	f100 0230 	add.w	r2, r0, #48	@ 0x30
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80010a2:	3304      	adds	r3, #4
          pHandle->asyncBufferA.state = writeLock;
 80010a4:	f880 c036 	strb.w	ip, [r0, #54]	@ 0x36
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80010a8:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80010aa:	600b      	str	r3, [r1, #0]
 80010ac:	e7f2      	b.n	8001094 <ASPEP_getBuffer+0x44>
 80010ae:	bf00      	nop

080010b0 <ASPEP_sendPacket>:
{
 80010b0:	4684      	mov	ip, r0
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 80010b2:	f890 0064 	ldrb.w	r0, [r0, #100]	@ 0x64
 80010b6:	2802      	cmp	r0, #2
 80010b8:	d001      	beq.n	80010be <ASPEP_sendPacket+0xe>
      result = ASPEP_NOT_CONNECTED;
 80010ba:	2002      	movs	r0, #2
 80010bc:	4770      	bx	lr
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 80010be:	ea43 1002 	orr.w	r0, r3, r2, lsl #4
      *header = tmpHeader;
 80010c2:	f841 0c04 	str.w	r0, [r1, #-4]
      if (1U == pHandle->Capabilities.DATA_CRC)
 80010c6:	f89c 006c 	ldrb.w	r0, [ip, #108]	@ 0x6c
 80010ca:	2801      	cmp	r0, #1
 80010cc:	d104      	bne.n	80010d8 <ASPEP_sendPacket+0x28>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 80010ce:	f64f 60ca 	movw	r0, #65226	@ 0xfeca
 80010d2:	5288      	strh	r0, [r1, r2]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 80010d4:	3202      	adds	r2, #2
 80010d6:	b292      	uxth	r2, r2
      if (MCTL_SYNC == syncAsync)
 80010d8:	2b0a      	cmp	r3, #10
 80010da:	d105      	bne.n	80010e8 <ASPEP_sendPacket+0x38>
        if (pSupHandle->MCP_PacketAvailable)
 80010dc:	f89c 0010 	ldrb.w	r0, [ip, #16]
 80010e0:	b348      	cbz	r0, 8001136 <ASPEP_sendPacket+0x86>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from controller is processed*/
 80010e2:	2000      	movs	r0, #0
 80010e4:	f88c 0010 	strb.w	r0, [ip, #16]
  uint32_t header = *headerPtr;
 80010e8:	f851 0c04 	ldr.w	r0, [r1, #-4]
{
 80010ec:	b570      	push	{r4, r5, r6, lr}
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 80010ee:	4d34      	ldr	r5, [pc, #208]	@ (80011c0 <ASPEP_sendPacket+0x110>)
 80010f0:	b2c4      	uxtb	r4, r0
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 80010f2:	3204      	adds	r2, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80010f4:	5d2e      	ldrb	r6, [r5, r4]
 80010f6:	f3c0 2407 	ubfx	r4, r0, #8, #8
 80010fa:	4074      	eors	r4, r6
      header--; /* Header ues 4*8 bits on top of txBuffer*/
 80010fc:	f1a1 0e04 	sub.w	lr, r1, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8001100:	5d2e      	ldrb	r6, [r5, r4]
 8001102:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8001106:	4074      	eors	r4, r6
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8001108:	b292      	uxth	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800110a:	5d2c      	ldrb	r4, [r5, r4]
 800110c:	f3c0 6503 	ubfx	r5, r0, #24, #4
 8001110:	406c      	eors	r4, r5
 8001112:	4d2c      	ldr	r5, [pc, #176]	@ (80011c4 <ASPEP_sendPacket+0x114>)
  *headerPtr |= (uint32_t)crc << 28;
 8001114:	5d2c      	ldrb	r4, [r5, r4]
 8001116:	ea40 7004 	orr.w	r0, r0, r4, lsl #28
 800111a:	f841 0c04 	str.w	r0, [r1, #-4]
  __ASM volatile ("cpsid i" : : : "memory");
 800111e:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8001120:	f8dc 1048 	ldr.w	r1, [ip, #72]	@ 0x48
 8001124:	b1b9      	cbz	r1, 8001156 <ASPEP_sendPacket+0xa6>
  __ASM volatile ("cpsie i" : : : "memory");
 8001126:	b662      	cpsie	i
      if (MCTL_ASYNC == dataType)
 8001128:	2b09      	cmp	r3, #9
 800112a:	d006      	beq.n	800113a <ASPEP_sendPacket+0x8a>
      else if (MCTL_SYNC == dataType)
 800112c:	2b0a      	cmp	r3, #10
 800112e:	d02a      	beq.n	8001186 <ASPEP_sendPacket+0xd6>
      else if(ASPEP_CTRL == dataType)
 8001130:	b37b      	cbz	r3, 8001192 <ASPEP_sendPacket+0xe2>
  uint8_t result = ASPEP_OK;
 8001132:	2000      	movs	r0, #0
}
 8001134:	bd70      	pop	{r4, r5, r6, pc}
          result = MCTL_SYNC_NOT_EXPECTED;
 8001136:	2001      	movs	r0, #1
}
 8001138:	4770      	bx	lr
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 800113a:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 800113e:	6819      	ldr	r1, [r3, #0]
  uint8_t result = ASPEP_OK;
 8001140:	458e      	cmp	lr, r1
 8001142:	bf14      	ite	ne
 8001144:	2003      	movne	r0, #3
 8001146:	2000      	moveq	r0, #0
        if (NULL == pHandle->asyncNextBuffer)
 8001148:	f8dc 1044 	ldr.w	r1, [ip, #68]	@ 0x44
 800114c:	b3a1      	cbz	r1, 80011b8 <ASPEP_sendPacket+0x108>
        pHandle->lastRequestedAsyncBuff->state = pending;
 800114e:	2102      	movs	r1, #2
 8001150:	7199      	strb	r1, [r3, #6]
        pHandle->lastRequestedAsyncBuff->length = bufferLength;
 8001152:	809a      	strh	r2, [r3, #4]
}
 8001154:	bd70      	pop	{r4, r5, r6, pc}
      if (MCTL_ASYNC == dataType)
 8001156:	2b09      	cmp	r3, #9
 8001158:	d029      	beq.n	80011ae <ASPEP_sendPacket+0xfe>
      else if (MCTL_SYNC == dataType)
 800115a:	2b0a      	cmp	r3, #10
        pHandle->syncBuffer.state = readLock;
 800115c:	f04f 0303 	mov.w	r3, #3
 8001160:	bf0b      	itete	eq
 8001162:	f88c 302e 	strbeq.w	r3, [ip, #46]	@ 0x2e
        pHandle->ctrlBuffer.state = readLock;
 8001166:	f88c 3024 	strbne.w	r3, [ip, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 800116a:	f10c 0328 	addeq.w	r3, ip, #40	@ 0x28
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 800116e:	f10c 0320 	addne.w	r3, ip, #32
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 8001172:	f8cc 3048 	str.w	r3, [ip, #72]	@ 0x48
 8001176:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8001178:	f8dc 3058 	ldr.w	r3, [ip, #88]	@ 0x58
 800117c:	f8dc 0014 	ldr.w	r0, [ip, #20]
 8001180:	4671      	mov	r1, lr
 8001182:	4798      	blx	r3
 8001184:	e7d5      	b.n	8001132 <ASPEP_sendPacket+0x82>
        if (pHandle -> syncBuffer.state != writeLock)
 8001186:	f89c 302e 	ldrb.w	r3, [ip, #46]	@ 0x2e
 800118a:	2b01      	cmp	r3, #1
 800118c:	d009      	beq.n	80011a2 <ASPEP_sendPacket+0xf2>
          result = ASPEP_BUFFER_ERROR;
 800118e:	2003      	movs	r0, #3
}
 8001190:	bd70      	pop	{r4, r5, r6, pc}
        if (pHandle->ctrlBuffer.state != available)
 8001192:	f89c 3024 	ldrb.w	r3, [ip, #36]	@ 0x24
 8001196:	2b00      	cmp	r3, #0
 8001198:	d1f9      	bne.n	800118e <ASPEP_sendPacket+0xde>
          pHandle->ctrlBuffer.state = pending;
 800119a:	2302      	movs	r3, #2
 800119c:	f88c 3024 	strb.w	r3, [ip, #36]	@ 0x24
 80011a0:	e7c7      	b.n	8001132 <ASPEP_sendPacket+0x82>
          pHandle->syncBuffer.state = pending;
 80011a2:	2302      	movs	r3, #2
 80011a4:	f88c 302e 	strb.w	r3, [ip, #46]	@ 0x2e
          pHandle->syncBuffer.length = bufferLength;
 80011a8:	f8ac 202c 	strh.w	r2, [ip, #44]	@ 0x2c
 80011ac:	e7c1      	b.n	8001132 <ASPEP_sendPacket+0x82>
        pHandle->lastRequestedAsyncBuff->state = readLock;
 80011ae:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 80011b2:	2103      	movs	r1, #3
 80011b4:	7199      	strb	r1, [r3, #6]
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 80011b6:	e7dc      	b.n	8001172 <ASPEP_sendPacket+0xc2>
          pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 80011b8:	f8cc 3044 	str.w	r3, [ip, #68]	@ 0x44
 80011bc:	e7c7      	b.n	800114e <ASPEP_sendPacket+0x9e>
 80011be:	bf00      	nop
 80011c0:	08008d08 	.word	0x08008d08
 80011c4:	08008cf8 	.word	0x08008cf8

080011c8 <ASPEP_HWDataTransmittedIT>:
  * Therefore, there is no need to protect this ISR against another higher priority ISR (HF Task).
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 80011c8:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 80011ca:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 80011ce:	2b03      	cmp	r3, #3
{
 80011d0:	4604      	mov	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 80011d2:	d013      	beq.n	80011fc <ASPEP_HWDataTransmittedIT+0x34>
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
 80011d4:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 80011d6:	2100      	movs	r1, #0
 80011d8:	7191      	strb	r1, [r2, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 80011da:	f890 202e 	ldrb.w	r2, [r0, #46]	@ 0x2e
 80011de:	2a02      	cmp	r2, #2
 80011e0:	d013      	beq.n	800120a <ASPEP_HWDataTransmittedIT+0x42>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d11d      	bne.n	8001222 <ASPEP_HWDataTransmittedIT+0x5a>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 80011e6:	f100 0120 	add.w	r1, r0, #32
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 80011ea:	6d83      	ldr	r3, [r0, #88]	@ 0x58
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 80011ec:	6481      	str	r1, [r0, #72]	@ 0x48
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 80011ee:	2204      	movs	r2, #4
 80011f0:	6940      	ldr	r0, [r0, #20]
 80011f2:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 80011f4:	2303      	movs	r3, #3
 80011f6:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      __enable_irq();
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 80011fa:	bd10      	pop	{r4, pc}
    if (pHandle->syncBuffer.state == pending)
 80011fc:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
      pHandle->ctrlBuffer.state = available;
 8001200:	2200      	movs	r2, #0
    if (pHandle->syncBuffer.state == pending)
 8001202:	2b02      	cmp	r3, #2
      pHandle->ctrlBuffer.state = available;
 8001204:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    if (pHandle->syncBuffer.state == pending)
 8001208:	d10b      	bne.n	8001222 <ASPEP_HWDataTransmittedIT+0x5a>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 800120a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800120e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8001210:	64a0      	str	r0, [r4, #72]	@ 0x48
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 8001212:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
 8001214:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001216:	6960      	ldr	r0, [r4, #20]
 8001218:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 800121a:	2303      	movs	r3, #3
 800121c:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
}
 8001220:	bd10      	pop	{r4, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 8001222:	b672      	cpsid	i
      if (pHandle->asyncNextBuffer != NULL)
 8001224:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001226:	b1cb      	cbz	r3, 800125c <ASPEP_HWDataTransmittedIT+0x94>
        pHandle->asyncNextBuffer->state = readLock;
 8001228:	2203      	movs	r2, #3
        pHandle->lockBuffer = (void *)pHandle->asyncNextBuffer;
 800122a:	64a3      	str	r3, [r4, #72]	@ 0x48
        pHandle->asyncNextBuffer->state = readLock;
 800122c:	719a      	strb	r2, [r3, #6]
        pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 800122e:	6819      	ldr	r1, [r3, #0]
 8001230:	889a      	ldrh	r2, [r3, #4]
 8001232:	6960      	ldr	r0, [r4, #20]
 8001234:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001236:	4798      	blx	r3
        if ((pHandle->asyncBufferA.state == pending) || (pHandle->asyncBufferB.state == pending))
 8001238:	f894 3036 	ldrb.w	r3, [r4, #54]	@ 0x36
 800123c:	2b02      	cmp	r3, #2
 800123e:	d007      	beq.n	8001250 <ASPEP_HWDataTransmittedIT+0x88>
 8001240:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8001244:	2b02      	cmp	r3, #2
 8001246:	d003      	beq.n	8001250 <ASPEP_HWDataTransmittedIT+0x88>
          pHandle->asyncNextBuffer = NULL;
 8001248:	2300      	movs	r3, #0
 800124a:	6463      	str	r3, [r4, #68]	@ 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 800124c:	b662      	cpsie	i
}
 800124e:	bd10      	pop	{r4, pc}
          uint32_t temp = (uint32_t)&pHandle->asyncBufferA + (uint32_t)&pHandle->asyncBufferB
 8001250:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8001252:	0063      	lsls	r3, r4, #1
 8001254:	3368      	adds	r3, #104	@ 0x68
 8001256:	1a9b      	subs	r3, r3, r2
          pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp; //cstat !MISRAC2012-Rule-11.4
 8001258:	6463      	str	r3, [r4, #68]	@ 0x44
        {
 800125a:	e7f7      	b.n	800124c <ASPEP_HWDataTransmittedIT+0x84>
        pHandle->lockBuffer = NULL;
 800125c:	64a3      	str	r3, [r4, #72]	@ 0x48
 800125e:	e7f5      	b.n	800124c <ASPEP_HWDataTransmittedIT+0x84>

08001260 <ASPEP_RXframeProcess>:
  * @param  *packetLength Length of the packet to be processed
  *
  * @return Returns the buffer of data transmitted by the MCP controller device
  */
uint8_t *ASPEP_RXframeProcess(MCTL_Handle_t *pSupHandle, uint16_t *packetLength)
{
 8001260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    uint16_t packetNumber;
#if VALID_CRC_DATA
    bool validCRCData = true;
#endif
    *packetLength = 0;
    if (pHandle->NewPacketAvailable)
 8001264:	f890 5061 	ldrb.w	r5, [r0, #97]	@ 0x61
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 8001268:	69c2      	ldr	r2, [r0, #28]
    *packetLength = 0;
 800126a:	2300      	movs	r3, #0
{
 800126c:	4604      	mov	r4, r0
    *packetLength = 0;
 800126e:	800b      	strh	r3, [r1, #0]
    if (pHandle->NewPacketAvailable)
 8001270:	b19d      	cbz	r5, 800129a <ASPEP_RXframeProcess+0x3a>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 8001272:	f890 5064 	ldrb.w	r5, [r0, #100]	@ 0x64
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 8001276:	f880 3061 	strb.w	r3, [r0, #97]	@ 0x61
      switch (pHandle->ASPEP_State)
 800127a:	2d01      	cmp	r5, #1
 800127c:	d04e      	beq.n	800131c <ASPEP_RXframeProcess+0xbc>
 800127e:	2d02      	cmp	r5, #2
 8001280:	d012      	beq.n	80012a8 <ASPEP_RXframeProcess+0x48>
 8001282:	b9d5      	cbnz	r5, 80012ba <ASPEP_RXframeProcess+0x5a>
      {
        case ASPEP_IDLE:
        {
          if (BEACON == pHandle->rxPacketType)
 8001284:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8001286:	2b05      	cmp	r3, #5
 8001288:	d062      	beq.n	8001350 <ASPEP_RXframeProcess+0xf0>
              /* Nothing to do, controller has to send back new beacon with matching capabilities */
            }
            /* Beacon Packet must be answered*/
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
          }
          else if (PING == pHandle->rxPacketType)
 800128a:	2b06      	cmp	r3, #6
 800128c:	d115      	bne.n	80012ba <ASPEP_RXframeProcess+0x5a>
          {
            /* In Listening for controller performer, */
            packetNumber = (uint16_t)((packetHeader & 0x0FFFF000U) >> (uint16_t)12U);
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 800128e:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8001292:	4629      	mov	r1, r5
 8001294:	f7ff fe96 	bl	8000fc4 <ASPEP_sendPing>
 8001298:	e00f      	b.n	80012ba <ASPEP_RXframeProcess+0x5a>
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
    }
    else if (pHandle->badPacketFlag > ASPEP_OK)
 800129a:	f890 3062 	ldrb.w	r3, [r0, #98]	@ 0x62
 800129e:	b9b3      	cbnz	r3, 80012ce <ASPEP_RXframeProcess+0x6e>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 80012a0:	2500      	movs	r5, #0
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
  return (result);
}
 80012a2:	4628      	mov	r0, r5
 80012a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if (BEACON == pHandle->rxPacketType)
 80012a8:	6e85      	ldr	r5, [r0, #104]	@ 0x68
 80012aa:	2d05      	cmp	r5, #5
 80012ac:	f000 80d9 	beq.w	8001462 <ASPEP_RXframeProcess+0x202>
          else if (PING == pHandle->rxPacketType)
 80012b0:	2d06      	cmp	r5, #6
 80012b2:	f000 8125 	beq.w	8001500 <ASPEP_RXframeProcess+0x2a0>
          else if (DATA_PACKET == pHandle->rxPacketType)
 80012b6:	2d09      	cmp	r5, #9
 80012b8:	d03e      	beq.n	8001338 <ASPEP_RXframeProcess+0xd8>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 80012ba:	2500      	movs	r5, #0
      pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80012bc:	6960      	ldr	r0, [r4, #20]
 80012be:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80012c0:	2204      	movs	r2, #4
 80012c2:	f104 011c 	add.w	r1, r4, #28
 80012c6:	4798      	blx	r3
}
 80012c8:	4628      	mov	r0, r5
 80012ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 80012ce:	eb03 2303 	add.w	r3, r3, r3, lsl #8
 80012d2:	021b      	lsls	r3, r3, #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80012d4:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80012d8:	488c      	ldr	r0, [pc, #560]	@ (800150c <ASPEP_RXframeProcess+0x2ac>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80012da:	4d8d      	ldr	r5, [pc, #564]	@ (8001510 <ASPEP_RXframeProcess+0x2b0>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80012dc:	f082 0209 	eor.w	r2, r2, #9
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 80012e0:	f043 010f 	orr.w	r1, r3, #15
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 80012e4:	5c82      	ldrb	r2, [r0, r2]
 80012e6:	ea82 4313 	eor.w	r3, r2, r3, lsr #16
 80012ea:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80012ec:	5cc3      	ldrb	r3, [r0, r3]
  *headerPtr |= (uint32_t)crc << 28;
 80012ee:	5ceb      	ldrb	r3, [r5, r3]
 80012f0:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 80012f4:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80012f6:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80012f8:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	f000 80f4 	beq.w	80014e8 <ASPEP_RXframeProcess+0x288>
  __ASM volatile ("cpsie i" : : : "memory");
 8001300:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8001302:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8001306:	b913      	cbnz	r3, 800130e <ASPEP_RXframeProcess+0xae>
          pHandle->ctrlBuffer.state = pending;
 8001308:	2302      	movs	r3, #2
 800130a:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      pHandle->badPacketFlag = ASPEP_OK;
 800130e:	2200      	movs	r2, #0
      pHandle->fASPEP_HWSync(pHandle->ASPEPIp);
 8001310:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001312:	6960      	ldr	r0, [r4, #20]
      pHandle->badPacketFlag = ASPEP_OK;
 8001314:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
      pHandle->fASPEP_HWSync(pHandle->ASPEPIp);
 8001318:	4798      	blx	r3
 800131a:	e7c1      	b.n	80012a0 <ASPEP_RXframeProcess+0x40>
          if (BEACON == pHandle->rxPacketType)
 800131c:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 800131e:	2905      	cmp	r1, #5
 8001320:	d064      	beq.n	80013ec <ASPEP_RXframeProcess+0x18c>
          else if (PING == pHandle->rxPacketType)
 8001322:	2906      	cmp	r1, #6
 8001324:	d1c9      	bne.n	80012ba <ASPEP_RXframeProcess+0x5a>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8001326:	f3c2 320f 	ubfx	r2, r2, #12, #16
 800132a:	4629      	mov	r1, r5
 800132c:	f7ff fe4a 	bl	8000fc4 <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 8001330:	2302      	movs	r3, #2
 8001332:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
 8001336:	e7c0      	b.n	80012ba <ASPEP_RXframeProcess+0x5a>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8001338:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
              *packetLength = pHandle->rxLengthASPEP;
 800133c:	f8b0 205c 	ldrh.w	r2, [r0, #92]	@ 0x5c
              result = pHandle->rxBuffer;
 8001340:	69a5      	ldr	r5, [r4, #24]
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8001342:	3301      	adds	r3, #1
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8001344:	2001      	movs	r0, #1
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8001346:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 800134a:	7420      	strb	r0, [r4, #16]
              *packetLength = pHandle->rxLengthASPEP;
 800134c:	800a      	strh	r2, [r1, #0]
              result = pHandle->rxBuffer;
 800134e:	e7b5      	b.n	80012bc <ASPEP_RXframeProcess+0x5c>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8001350:	f894 c01d 	ldrb.w	ip, [r4, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001354:	f894 306d 	ldrb.w	r3, [r4, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8001358:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800135a:	f894 606c 	ldrb.w	r6, [r4, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 800135e:	f894 706e 	ldrb.w	r7, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001362:	f894 906f 	ldrb.w	r9, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8001366:	f00c 0c3f 	and.w	ip, ip, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 800136a:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800136c:	4563      	cmp	r3, ip
 800136e:	bf28      	it	cs
 8001370:	4663      	movcs	r3, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001372:	42b0      	cmp	r0, r6
 8001374:	4601      	mov	r1, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8001376:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800137a:	bf28      	it	cs
 800137c:	4631      	movcs	r1, r6
 800137e:	f361 0507 	bfi	r5, r1, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8001382:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001386:	45b8      	cmp	r8, r7
 8001388:	4641      	mov	r1, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800138a:	f363 250f 	bfi	r5, r3, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 800138e:	bf28      	it	cs
 8001390:	4639      	movcs	r1, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001392:	45ca      	cmp	sl, r9
 8001394:	46d6      	mov	lr, sl
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001396:	f361 4517 	bfi	r5, r1, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800139a:	bf28      	it	cs
 800139c:	46ce      	movcs	lr, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800139e:	f36e 651f 	bfi	r5, lr, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80013a2:	42b0      	cmp	r0, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80013a4:	66e5      	str	r5, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80013a6:	d81b      	bhi.n	80013e0 <ASPEP_RXframeProcess+0x180>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 80013a8:	459c      	cmp	ip, r3
 80013aa:	d819      	bhi.n	80013e0 <ASPEP_RXframeProcess+0x180>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 80013ac:	45b8      	cmp	r8, r7
 80013ae:	d817      	bhi.n	80013e0 <ASPEP_RXframeProcess+0x180>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 80013b0:	45ca      	cmp	sl, r9
 80013b2:	d815      	bhi.n	80013e0 <ASPEP_RXframeProcess+0x180>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 80013b4:	f894 0070 	ldrb.w	r0, [r4, #112]	@ 0x70
 80013b8:	f3c2 1202 	ubfx	r2, r2, #4, #3
 80013bc:	4290      	cmp	r0, r2
 80013be:	d10f      	bne.n	80013e0 <ASPEP_RXframeProcess+0x180>
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80013c0:	1c4a      	adds	r2, r1, #1
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80013c2:	3301      	adds	r3, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80013c4:	b2d2      	uxtb	r2, r2
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80013c6:	b2db      	uxtb	r3, r3
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80013c8:	0152      	lsls	r2, r2, #5
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 80013ca:	ea4f 1e8e 	mov.w	lr, lr, lsl #6
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80013ce:	015b      	lsls	r3, r3, #5
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 80013d0:	2101      	movs	r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80013d2:	81a2      	strh	r2, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 80013d4:	f8a4 e00e 	strh.w	lr, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80013d8:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 80013dc:	f884 1064 	strb.w	r1, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 80013e0:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 80013e4:	4620      	mov	r0, r4
 80013e6:	f7ff fda7 	bl	8000f38 <ASPEP_sendBeacon>
 80013ea:	e766      	b.n	80012ba <ASPEP_RXframeProcess+0x5a>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80013ec:	7f45      	ldrb	r5, [r0, #29]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80013ee:	f890 c06c 	ldrb.w	ip, [r0, #108]	@ 0x6c
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 80013f2:	7f01      	ldrb	r1, [r0, #28]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80013f4:	f890 006d 	ldrb.w	r0, [r0, #109]	@ 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80013f8:	f894 606e 	ldrb.w	r6, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80013fc:	f894 e06f 	ldrb.w	lr, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8001400:	f005 053f 	and.w	r5, r5, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8001404:	09c9      	lsrs	r1, r1, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001406:	42a8      	cmp	r0, r5
 8001408:	bf28      	it	cs
 800140a:	4628      	movcs	r0, r5
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800140c:	4561      	cmp	r1, ip
 800140e:	460f      	mov	r7, r1
 8001410:	bf28      	it	cs
 8001412:	4667      	movcs	r7, ip
 8001414:	f367 0307 	bfi	r3, r7, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8001418:	f3c2 3786 	ubfx	r7, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 800141c:	f3c2 5846 	ubfx	r8, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001420:	42b7      	cmp	r7, r6
 8001422:	46b9      	mov	r9, r7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001424:	f360 230f 	bfi	r3, r0, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001428:	bf28      	it	cs
 800142a:	46b1      	movcs	r9, r6
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800142c:	45f0      	cmp	r8, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800142e:	f369 4317 	bfi	r3, r9, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001432:	46c1      	mov	r9, r8
 8001434:	bf28      	it	cs
 8001436:	46f1      	movcs	r9, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001438:	f369 631f 	bfi	r3, r9, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 800143c:	4561      	cmp	r1, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800143e:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8001440:	d80b      	bhi.n	800145a <ASPEP_RXframeProcess+0x1fa>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8001442:	4285      	cmp	r5, r0
 8001444:	d809      	bhi.n	800145a <ASPEP_RXframeProcess+0x1fa>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8001446:	42b7      	cmp	r7, r6
 8001448:	d807      	bhi.n	800145a <ASPEP_RXframeProcess+0x1fa>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 800144a:	45f0      	cmp	r8, lr
 800144c:	d805      	bhi.n	800145a <ASPEP_RXframeProcess+0x1fa>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 800144e:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8001452:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8001456:	4293      	cmp	r3, r2
 8001458:	d0c2      	beq.n	80013e0 <ASPEP_RXframeProcess+0x180>
              pHandle->ASPEP_State = ASPEP_IDLE;
 800145a:	2300      	movs	r3, #0
 800145c:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
 8001460:	e7be      	b.n	80013e0 <ASPEP_RXframeProcess+0x180>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8001462:	f894 c01d 	ldrb.w	ip, [r4, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001466:	f894 506d 	ldrb.w	r5, [r4, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 800146a:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800146c:	f894 e06c 	ldrb.w	lr, [r4, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001470:	f894 606e 	ldrb.w	r6, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001474:	f894 806f 	ldrb.w	r8, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8001478:	f00c 0c3f 	and.w	ip, ip, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 800147c:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800147e:	4565      	cmp	r5, ip
 8001480:	bf28      	it	cs
 8001482:	4665      	movcs	r5, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001484:	4570      	cmp	r0, lr
 8001486:	4607      	mov	r7, r0
 8001488:	4619      	mov	r1, r3
 800148a:	bf28      	it	cs
 800148c:	4677      	movcs	r7, lr
 800148e:	f367 0107 	bfi	r1, r7, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8001492:	f3c2 3786 	ubfx	r7, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8001496:	f3c2 5946 	ubfx	r9, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 800149a:	42b7      	cmp	r7, r6
 800149c:	46ba      	mov	sl, r7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800149e:	f365 210f 	bfi	r1, r5, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80014a2:	bf28      	it	cs
 80014a4:	46b2      	movcs	sl, r6
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80014a6:	45c1      	cmp	r9, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80014a8:	f36a 4117 	bfi	r1, sl, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80014ac:	46ca      	mov	sl, r9
 80014ae:	bf28      	it	cs
 80014b0:	46c2      	movcs	sl, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80014b2:	f36a 611f 	bfi	r1, sl, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80014b6:	4570      	cmp	r0, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80014b8:	66e1      	str	r1, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80014ba:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 80014be:	d80d      	bhi.n	80014dc <ASPEP_RXframeProcess+0x27c>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 80014c0:	45ac      	cmp	ip, r5
 80014c2:	d80b      	bhi.n	80014dc <ASPEP_RXframeProcess+0x27c>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 80014c4:	42b7      	cmp	r7, r6
 80014c6:	d809      	bhi.n	80014dc <ASPEP_RXframeProcess+0x27c>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 80014c8:	45c1      	cmp	r9, r8
 80014ca:	d807      	bhi.n	80014dc <ASPEP_RXframeProcess+0x27c>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 80014cc:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 80014d0:	f3c2 1202 	ubfx	r2, r2, #4, #3
 80014d4:	1a9b      	subs	r3, r3, r2
 80014d6:	fab3 f383 	clz	r3, r3
 80014da:	095b      	lsrs	r3, r3, #5
 80014dc:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 80014e0:	4620      	mov	r0, r4
 80014e2:	f7ff fd29 	bl	8000f38 <ASPEP_sendBeacon>
 80014e6:	e6e8      	b.n	80012ba <ASPEP_RXframeProcess+0x5a>
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80014e8:	f104 0120 	add.w	r1, r4, #32
        pHandle->ctrlBuffer.state = readLock;
 80014ec:	2303      	movs	r3, #3
 80014ee:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80014f2:	64a1      	str	r1, [r4, #72]	@ 0x48
 80014f4:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 80014f6:	2204      	movs	r2, #4
 80014f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80014fa:	6960      	ldr	r0, [r4, #20]
 80014fc:	4798      	blx	r3
 80014fe:	e706      	b.n	800130e <ASPEP_RXframeProcess+0xae>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8001500:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8001504:	2101      	movs	r1, #1
 8001506:	f7ff fd5d 	bl	8000fc4 <ASPEP_sendPing>
 800150a:	e6d6      	b.n	80012ba <ASPEP_RXframeProcess+0x5a>
 800150c:	08008d08 	.word	0x08008d08
 8001510:	08008cf8 	.word	0x08008cf8

08001514 <ASPEP_HWDataReceivedIT>:
  * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be configured after.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 8001514:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->ASPEP_TL_State)
 8001516:	f890 3065 	ldrb.w	r3, [r0, #101]	@ 0x65
{
 800151a:	4604      	mov	r4, r0
    switch (pHandle->ASPEP_TL_State)
 800151c:	b143      	cbz	r3, 8001530 <ASPEP_HWDataReceivedIT+0x1c>
 800151e:	2b01      	cmp	r3, #1
 8001520:	d000      	beq.n	8001524 <ASPEP_HWDataReceivedIT+0x10>
        break;
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8001522:	bd10      	pop	{r4, pc}
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8001524:	2200      	movs	r2, #0
 8001526:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
        pHandle->NewPacketAvailable = true;
 800152a:	f880 3061 	strb.w	r3, [r0, #97]	@ 0x61
}
 800152e:	bd10      	pop	{r4, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8001530:	69c1      	ldr	r1, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8001532:	4a1f      	ldr	r2, [pc, #124]	@ (80015b0 <ASPEP_HWDataReceivedIT+0x9c>)
 8001534:	b2cb      	uxtb	r3, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8001536:	5cd3      	ldrb	r3, [r2, r3]
 8001538:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 800153c:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800153e:	5cd3      	ldrb	r3, [r2, r3]
 8001540:	ea83 4311 	eor.w	r3, r3, r1, lsr #16
 8001544:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 8001546:	5cd3      	ldrb	r3, [r2, r3]
 8001548:	ea83 6311 	eor.w	r3, r3, r1, lsr #24
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 800154c:	5cd3      	ldrb	r3, [r2, r3]
 800154e:	b95b      	cbnz	r3, 8001568 <ASPEP_HWDataReceivedIT+0x54>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8001550:	7f03      	ldrb	r3, [r0, #28]
 8001552:	f003 030f 	and.w	r3, r3, #15
          switch (pHandle->rxPacketType)
 8001556:	2b06      	cmp	r3, #6
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8001558:	6683      	str	r3, [r0, #104]	@ 0x68
          switch (pHandle->rxPacketType)
 800155a:	d809      	bhi.n	8001570 <ASPEP_HWDataReceivedIT+0x5c>
 800155c:	2b04      	cmp	r3, #4
 800155e:	d91f      	bls.n	80015a0 <ASPEP_HWDataReceivedIT+0x8c>
              pHandle->NewPacketAvailable = true;
 8001560:	2301      	movs	r3, #1
 8001562:	f884 3061 	strb.w	r3, [r4, #97]	@ 0x61
}
 8001566:	bd10      	pop	{r4, pc}
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 8001568:	2304      	movs	r3, #4
 800156a:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 800156e:	bd10      	pop	{r4, pc}
          switch (pHandle->rxPacketType)
 8001570:	2b09      	cmp	r3, #9
 8001572:	d115      	bne.n	80015a0 <ASPEP_HWDataReceivedIT+0x8c>
              pHandle->rxLengthASPEP = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 8001574:	8b83      	ldrh	r3, [r0, #28]
 8001576:	091b      	lsrs	r3, r3, #4
 8001578:	f8a0 305c 	strh.w	r3, [r0, #92]	@ 0x5c
              if (0U == pHandle->rxLengthASPEP) /* data packet with length 0 is a valid packet */
 800157c:	2b00      	cmp	r3, #0
 800157e:	d0ef      	beq.n	8001560 <ASPEP_HWDataReceivedIT+0x4c>
              else if (pHandle->rxLengthASPEP <= pHandle->maxRXPayload)
 8001580:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 8001584:	429a      	cmp	r2, r3
 8001586:	d30f      	bcc.n	80015a8 <ASPEP_HWDataReceivedIT+0x94>
                pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 8001588:	f890 206c 	ldrb.w	r2, [r0, #108]	@ 0x6c
 800158c:	6981      	ldr	r1, [r0, #24]
 800158e:	6940      	ldr	r0, [r0, #20]
 8001590:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8001594:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001596:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 8001598:	2301      	movs	r3, #1
 800159a:	f884 3065 	strb.w	r3, [r4, #101]	@ 0x65
}
 800159e:	bd10      	pop	{r4, pc}
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 80015a0:	2301      	movs	r3, #1
 80015a2:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
}
 80015a6:	bd10      	pop	{r4, pc}
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 80015a8:	2302      	movs	r3, #2
 80015aa:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 80015ae:	bd10      	pop	{r4, pc}
 80015b0:	08008d08 	.word	0x08008d08

080015b4 <ASPEP_HWReset>:
  * @brief  Resets DMA after debugger has stopped the MCU.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWReset(ASPEP_Handle_t *pHandle)
{
 80015b4:	4601      	mov	r1, r0
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 80015b6:	2200      	movs	r2, #0
 80015b8:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80015bc:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80015be:	6940      	ldr	r0, [r0, #20]
 80015c0:	2204      	movs	r2, #4
 80015c2:	311c      	adds	r1, #28
 80015c4:	4718      	bx	r3
 80015c6:	bf00      	nop

080015c8 <HF_GetIDSize>:
#include "register_interface.h"
#include "mc_config.h"

uint8_t HF_GetIDSize(uint16_t dataID)
{
  uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 80015c8:	f000 0038 	and.w	r0, r0, #56	@ 0x38
 80015cc:	3808      	subs	r0, #8
 80015ce:	b2c0      	uxtb	r0, r0
 80015d0:	2810      	cmp	r0, #16
 80015d2:	bf9a      	itte	ls
 80015d4:	4b01      	ldrls	r3, [pc, #4]	@ (80015dc <HF_GetIDSize+0x14>)
 80015d6:	5c18      	ldrbls	r0, [r3, r0]
 80015d8:	2000      	movhi	r0, #0
      break;
    }
  }

  return (result);
}
 80015da:	4770      	bx	lr
 80015dc:	08008e08 	.word	0x08008e08

080015e0 <HF_GetPtrReg>:

    MCI_Handle_t *pMCIN = &Mci[0];
    uint16_t regID = dataID & REG_MASK;
    uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;

    switch (typeID)
 80015e0:	f000 0338 	and.w	r3, r0, #56	@ 0x38
 80015e4:	2b10      	cmp	r3, #16
 80015e6:	d003      	beq.n	80015f0 <HF_GetPtrReg+0x10>
 80015e8:	4b34      	ldr	r3, [pc, #208]	@ (80016bc <HF_GetPtrReg+0xdc>)
      }

      default:
      {
        *dataPtr = &nullData16;
        retVal = HF_ERROR_UNKNOWN_REG;
 80015ea:	2005      	movs	r0, #5
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 80015ec:	600b      	str	r3, [r1, #0]
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 80015ee:	4770      	bx	lr
    uint16_t regID = dataID & REG_MASK;
 80015f0:	f020 0007 	bic.w	r0, r0, #7
        switch (regID)
 80015f4:	f5b0 6f15 	cmp.w	r0, #2384	@ 0x950
    uint16_t regID = dataID & REG_MASK;
 80015f8:	b283      	uxth	r3, r0
        switch (regID)
 80015fa:	d059      	beq.n	80016b0 <HF_GetPtrReg+0xd0>
 80015fc:	d810      	bhi.n	8001620 <HF_GetPtrReg+0x40>
 80015fe:	f5b3 6f09 	cmp.w	r3, #2192	@ 0x890
 8001602:	d050      	beq.n	80016a6 <HF_GetPtrReg+0xc6>
 8001604:	d81b      	bhi.n	800163e <HF_GetPtrReg+0x5e>
 8001606:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 800160a:	d047      	beq.n	800169c <HF_GetPtrReg+0xbc>
 800160c:	f5b3 6f05 	cmp.w	r3, #2128	@ 0x850
 8001610:	d02b      	beq.n	800166a <HF_GetPtrReg+0x8a>
 8001612:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001616:	d1e7      	bne.n	80015e8 <HF_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8001618:	4b29      	ldr	r3, [pc, #164]	@ (80016c0 <HF_GetPtrReg+0xe0>)
  uint8_t retVal = HF_CMD_OK;
 800161a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 800161c:	685b      	ldr	r3, [r3, #4]
             break;
 800161e:	e7e5      	b.n	80015ec <HF_GetPtrReg+0xc>
        switch (regID)
 8001620:	f5b3 6f21 	cmp.w	r3, #2576	@ 0xa10
 8001624:	d02b      	beq.n	800167e <HF_GetPtrReg+0x9e>
 8001626:	d815      	bhi.n	8001654 <HF_GetPtrReg+0x74>
 8001628:	f5b3 6f19 	cmp.w	r3, #2448	@ 0x990
 800162c:	d031      	beq.n	8001692 <HF_GetPtrReg+0xb2>
 800162e:	f5b3 6f1d 	cmp.w	r3, #2512	@ 0x9d0
 8001632:	d1d9      	bne.n	80015e8 <HF_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8001634:	4b22      	ldr	r3, [pc, #136]	@ (80016c0 <HF_GetPtrReg+0xe0>)
 8001636:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = HF_CMD_OK;
 8001638:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 800163a:	3312      	adds	r3, #18
            break;
 800163c:	e7d6      	b.n	80015ec <HF_GetPtrReg+0xc>
        switch (regID)
 800163e:	f5b3 6f0d 	cmp.w	r3, #2256	@ 0x8d0
 8001642:	d021      	beq.n	8001688 <HF_GetPtrReg+0xa8>
 8001644:	f5b3 6f11 	cmp.w	r3, #2320	@ 0x910
 8001648:	d1ce      	bne.n	80015e8 <HF_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 800164a:	4b1d      	ldr	r3, [pc, #116]	@ (80016c0 <HF_GetPtrReg+0xe0>)
 800164c:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = HF_CMD_OK;
 800164e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 8001650:	330a      	adds	r3, #10
            break;
 8001652:	e7cb      	b.n	80015ec <HF_GetPtrReg+0xc>
        switch (regID)
 8001654:	f5b3 6f25 	cmp.w	r3, #2640	@ 0xa50
 8001658:	d00c      	beq.n	8001674 <HF_GetPtrReg+0x94>
 800165a:	f5b3 6f29 	cmp.w	r3, #2704	@ 0xa90
 800165e:	d1c3      	bne.n	80015e8 <HF_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8001660:	4b17      	ldr	r3, [pc, #92]	@ (80016c0 <HF_GetPtrReg+0xe0>)
 8001662:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = HF_CMD_OK;
 8001664:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8001666:	3318      	adds	r3, #24
            break;
 8001668:	e7c0      	b.n	80015ec <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 800166a:	4b15      	ldr	r3, [pc, #84]	@ (80016c0 <HF_GetPtrReg+0xe0>)
 800166c:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = HF_CMD_OK;
 800166e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 8001670:	3304      	adds	r3, #4
            break;
 8001672:	e7bb      	b.n	80015ec <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 8001674:	4b12      	ldr	r3, [pc, #72]	@ (80016c0 <HF_GetPtrReg+0xe0>)
 8001676:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = HF_CMD_OK;
 8001678:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 800167a:	3316      	adds	r3, #22
            break;
 800167c:	e7b6      	b.n	80015ec <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 800167e:	4b10      	ldr	r3, [pc, #64]	@ (80016c0 <HF_GetPtrReg+0xe0>)
 8001680:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = HF_CMD_OK;
 8001682:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 8001684:	3314      	adds	r3, #20
            break;
 8001686:	e7b1      	b.n	80015ec <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8001688:	4b0d      	ldr	r3, [pc, #52]	@ (80016c0 <HF_GetPtrReg+0xe0>)
 800168a:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = HF_CMD_OK;
 800168c:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 800168e:	3308      	adds	r3, #8
            break;
 8001690:	e7ac      	b.n	80015ec <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8001692:	4b0b      	ldr	r3, [pc, #44]	@ (80016c0 <HF_GetPtrReg+0xe0>)
 8001694:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = HF_CMD_OK;
 8001696:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8001698:	330e      	adds	r3, #14
            break;
 800169a:	e7a7      	b.n	80015ec <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 800169c:	4b08      	ldr	r3, [pc, #32]	@ (80016c0 <HF_GetPtrReg+0xe0>)
 800169e:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = HF_CMD_OK;
 80016a0:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 80016a2:	3302      	adds	r3, #2
            break;
 80016a4:	e7a2      	b.n	80015ec <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 80016a6:	4b06      	ldr	r3, [pc, #24]	@ (80016c0 <HF_GetPtrReg+0xe0>)
 80016a8:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = HF_CMD_OK;
 80016aa:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 80016ac:	3306      	adds	r3, #6
            break;
 80016ae:	e79d      	b.n	80015ec <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 80016b0:	4b03      	ldr	r3, [pc, #12]	@ (80016c0 <HF_GetPtrReg+0xe0>)
 80016b2:	685b      	ldr	r3, [r3, #4]
  uint8_t retVal = HF_CMD_OK;
 80016b4:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 80016b6:	330c      	adds	r3, #12
            break;
 80016b8:	e798      	b.n	80015ec <HF_GetPtrReg+0xc>
 80016ba:	bf00      	nop
 80016bc:	20000424 	.word	0x20000424
 80016c0:	200006c8 	.word	0x200006c8
 80016c4:	00000000 	.word	0x00000000

080016c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016c8:	b510      	push	{r4, lr}
 80016ca:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016cc:	2238      	movs	r2, #56	@ 0x38
 80016ce:	2100      	movs	r1, #0
 80016d0:	a806      	add	r0, sp, #24
 80016d2:	f007 f98d 	bl	80089f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016d6:	2000      	movs	r0, #0
 80016d8:	e9cd 0001 	strd	r0, r0, [sp, #4]
 80016dc:	e9cd 0003 	strd	r0, r0, [sp, #12]
 80016e0:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80016e2:	f004 f829 	bl	8005738 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016e6:	ed9f 7b14 	vldr	d7, [pc, #80]	@ 8001738 <SystemClock_Config+0x70>
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80016ea:	2206      	movs	r2, #6
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ec:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016ee:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80016f0:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 80016f2:	2155      	movs	r1, #85	@ 0x55
 80016f4:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016f6:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016f8:	ed8d 7b06 	vstr	d7, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016fc:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8001700:	e9cd 1210 	strd	r1, r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001704:	e9cd 3312 	strd	r3, r3, [sp, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001708:	f004 f890 	bl	800582c <HAL_RCC_OscConfig>
 800170c:	b108      	cbz	r0, 8001712 <SystemClock_Config+0x4a>
  __ASM volatile ("cpsid i" : : : "memory");
 800170e:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001710:	e7fe      	b.n	8001710 <SystemClock_Config+0x48>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001712:	2104      	movs	r1, #4
 8001714:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001716:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001718:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800171c:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001720:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001724:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001726:	f004 faff 	bl	8005d28 <HAL_RCC_ClockConfig>
 800172a:	b108      	cbz	r0, 8001730 <SystemClock_Config+0x68>
 800172c:	b672      	cpsid	i
  while (1)
 800172e:	e7fe      	b.n	800172e <SystemClock_Config+0x66>
  HAL_RCC_EnableCSS();
 8001730:	f004 fc28 	bl	8005f84 <HAL_RCC_EnableCSS>
}
 8001734:	b014      	add	sp, #80	@ 0x50
 8001736:	bd10      	pop	{r4, pc}
 8001738:	00000001 	.word	0x00000001
 800173c:	00010000 	.word	0x00010000

08001740 <main>:
{
 8001740:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001744:	2600      	movs	r6, #0
{
 8001746:	b0ab      	sub	sp, #172	@ 0xac
  HAL_Init();
 8001748:	f002 fe08 	bl	800435c <HAL_Init>
  SystemClock_Config();
 800174c:	f7ff ffbc 	bl	80016c8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001750:	e9cd 661d 	strd	r6, r6, [sp, #116]	@ 0x74
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001754:	4fb0      	ldr	r7, [pc, #704]	@ (8001a18 <main+0x2d8>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001756:	961f      	str	r6, [sp, #124]	@ 0x7c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001758:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 800175a:	48b0      	ldr	r0, [pc, #704]	@ (8001a1c <main+0x2dc>)
  hadc1.Instance = ADC1;
 800175c:	f8df b2e4 	ldr.w	fp, [pc, #740]	@ 8001a44 <main+0x304>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001760:	f043 0304 	orr.w	r3, r3, #4
 8001764:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001766:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001768:	f003 0304 	and.w	r3, r3, #4
 800176c:	9304      	str	r3, [sp, #16]
 800176e:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001770:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001772:	f043 0320 	orr.w	r3, r3, #32
 8001776:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001778:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800177a:	f003 0320 	and.w	r3, r3, #32
 800177e:	9305      	str	r3, [sp, #20]
 8001780:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001782:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001784:	f043 0301 	orr.w	r3, r3, #1
 8001788:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800178a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800178c:	f003 0301 	and.w	r3, r3, #1
 8001790:	9306      	str	r3, [sp, #24]
 8001792:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001794:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001796:	f043 0302 	orr.w	r3, r3, #2
 800179a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800179c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800179e:	f003 0302 	and.w	r3, r3, #2
 80017a2:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 80017a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a8:	9b07      	ldr	r3, [sp, #28]
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 80017aa:	921b      	str	r2, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017ac:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80017b0:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017b2:	931c      	str	r3, [sp, #112]	@ 0x70
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80017b4:	f003 fdfc 	bl	80053b0 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOC, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 80017b8:	4632      	mov	r2, r6
 80017ba:	4898      	ldr	r0, [pc, #608]	@ (8001a1c <main+0x2dc>)
 80017bc:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 80017c0:	f003 ffb4 	bl	800572c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80017c4:	2402      	movs	r4, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ca:	4894      	ldr	r0, [pc, #592]	@ (8001a1c <main+0x2dc>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017cc:	2501      	movs	r5, #1
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ce:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d0:	e9cd 351b 	strd	r3, r5, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017d4:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017d8:	f003 fdea 	bl	80053b0 <HAL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80017dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80017de:	f043 0304 	orr.w	r3, r3, #4
 80017e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80017e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80017e6:	f003 0304 	and.w	r3, r3, #4
 80017ea:	9302      	str	r3, [sp, #8]
 80017ec:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80017ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80017f0:	4323      	orrs	r3, r4
 80017f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80017f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
  ADC_MultiModeTypeDef multimode = {0};
 80017f6:	960e      	str	r6, [sp, #56]	@ 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 80017f8:	4023      	ands	r3, r4
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80017fa:	4631      	mov	r1, r6
 80017fc:	223c      	movs	r2, #60	@ 0x3c
  __HAL_RCC_DMA2_CLK_ENABLE();
 80017fe:	9303      	str	r3, [sp, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001800:	a81b      	add	r0, sp, #108	@ 0x6c
  ADC_MultiModeTypeDef multimode = {0};
 8001802:	e9cd 660f 	strd	r6, r6, [sp, #60]	@ 0x3c
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001806:	9b03      	ldr	r3, [sp, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001808:	f007 f8f2 	bl	80089f0 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 800180c:	2220      	movs	r2, #32
 800180e:	4631      	mov	r1, r6
 8001810:	a813      	add	r0, sp, #76	@ 0x4c
 8001812:	f007 f8ed 	bl	80089f0 <memset>
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8001816:	f44f 4700 	mov.w	r7, #32768	@ 0x8000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800181a:	e9cb 6601 	strd	r6, r6, [fp, #4]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800181e:	e9cb 6504 	strd	r6, r5, [fp, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001822:	e9cb 660b 	strd	r6, r6, [fp, #44]	@ 0x2c
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001826:	f8ab 601c 	strh.w	r6, [fp, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800182a:	f88b 6024 	strb.w	r6, [fp, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800182e:	f88b 6038 	strb.w	r6, [fp, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001832:	f8cb 603c 	str.w	r6, [fp, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001836:	f88b 6040 	strb.w	r6, [fp, #64]	@ 0x40
  hadc1.Instance = ADC1;
 800183a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800183e:	2604      	movs	r6, #4
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001840:	4658      	mov	r0, fp
  hadc1.Init.NbrOfConversion = 2;
 8001842:	f8cb 4020 	str.w	r4, [fp, #32]
  hadc1.Instance = ADC1;
 8001846:	f8cb 2000 	str.w	r2, [fp]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 800184a:	f8cb 700c 	str.w	r7, [fp, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800184e:	f8cb 6018 	str.w	r6, [fp, #24]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001852:	f002 fdad 	bl	80043b0 <HAL_ADC_Init>
 8001856:	b108      	cbz	r0, 800185c <main+0x11c>
 8001858:	b672      	cpsid	i
  while (1)
 800185a:	e7fe      	b.n	800185a <main+0x11a>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800185c:	900e      	str	r0, [sp, #56]	@ 0x38
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800185e:	a90e      	add	r1, sp, #56	@ 0x38
 8001860:	4658      	mov	r0, fp
 8001862:	f003 fc07 	bl	8005074 <HAL_ADCEx_MultiModeConfigChannel>
 8001866:	b108      	cbz	r0, 800186c <main+0x12c>
 8001868:	b672      	cpsid	i
  while (1)
 800186a:	e7fe      	b.n	800186a <main+0x12a>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800186c:	4a6c      	ldr	r2, [pc, #432]	@ (8001a20 <main+0x2e0>)
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800186e:	f8ad 0090 	strh.w	r0, [sp, #144]	@ 0x90
  sConfigInjected.InjectedOffset = 0;
 8001872:	e9cd 601f 	strd	r6, r0, [sp, #124]	@ 0x7c
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001876:	f88d 0092 	strb.w	r0, [sp, #146]	@ 0x92
  sConfigInjected.InjecOversamplingMode = DISABLE;
 800187a:	f88d 009c 	strb.w	r0, [sp, #156]	@ 0x9c
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 800187e:	f04f 0880 	mov.w	r8, #128	@ 0x80
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001882:	f04f 0a09 	mov.w	sl, #9
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001886:	f04f 097f 	mov.w	r9, #127	@ 0x7f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800188a:	a91b      	add	r1, sp, #108	@ 0x6c
 800188c:	4658      	mov	r0, fp
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 800188e:	e9cd 8825 	strd	r8, r8, [sp, #148]	@ 0x94
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001892:	e9cd 2a1b 	strd	r2, sl, [sp, #108]	@ 0x6c
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8001896:	951d      	str	r5, [sp, #116]	@ 0x74
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001898:	9423      	str	r4, [sp, #140]	@ 0x8c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800189a:	f8cd 9078 	str.w	r9, [sp, #120]	@ 0x78
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800189e:	f003 f8eb 	bl	8004a78 <HAL_ADCEx_InjectedConfigChannel>
 80018a2:	b108      	cbz	r0, 80018a8 <main+0x168>
 80018a4:	b672      	cpsid	i
  while (1)
 80018a6:	e7fe      	b.n	80018a6 <main+0x166>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80018a8:	4a5e      	ldr	r2, [pc, #376]	@ (8001a24 <main+0x2e4>)
 80018aa:	f240 130f 	movw	r3, #271	@ 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80018ae:	a91b      	add	r1, sp, #108	@ 0x6c
 80018b0:	4658      	mov	r0, fp
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80018b2:	e9cd 231b 	strd	r2, r3, [sp, #108]	@ 0x6c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80018b6:	f003 f8df 	bl	8004a78 <HAL_ADCEx_InjectedConfigChannel>
 80018ba:	b108      	cbz	r0, 80018c0 <main+0x180>
 80018bc:	b672      	cpsid	i
  while (1)
 80018be:	e7fe      	b.n	80018be <main+0x17e>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80018c0:	4b59      	ldr	r3, [pc, #356]	@ (8001a28 <main+0x2e8>)
  sConfig.Offset = 0;
 80018c2:	9018      	str	r0, [sp, #96]	@ 0x60
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80018c4:	2206      	movs	r2, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018c6:	a913      	add	r1, sp, #76	@ 0x4c
 80018c8:	4658      	mov	r0, fp
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80018ca:	e9cd 6915 	strd	r6, r9, [sp, #84]	@ 0x54
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80018ce:	e9cd 3213 	strd	r3, r2, [sp, #76]	@ 0x4c
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80018d2:	9617      	str	r6, [sp, #92]	@ 0x5c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018d4:	f002 fe60 	bl	8004598 <HAL_ADC_ConfigChannel>
 80018d8:	b108      	cbz	r0, 80018de <main+0x19e>
 80018da:	b672      	cpsid	i
  while (1)
 80018dc:	e7fe      	b.n	80018dc <main+0x19c>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018de:	4658      	mov	r0, fp
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80018e0:	f8df b164 	ldr.w	fp, [pc, #356]	@ 8001a48 <main+0x308>
 80018e4:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018e6:	a913      	add	r1, sp, #76	@ 0x4c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80018e8:	e9cd b313 	strd	fp, r3, [sp, #76]	@ 0x4c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018ec:	f002 fe54 	bl	8004598 <HAL_ADC_ConfigChannel>
 80018f0:	4601      	mov	r1, r0
 80018f2:	b108      	cbz	r0, 80018f8 <main+0x1b8>
 80018f4:	b672      	cpsid	i
  while (1)
 80018f6:	e7fe      	b.n	80018f6 <main+0x1b6>
  hadc2.Instance = ADC2;
 80018f8:	f8df b150 	ldr.w	fp, [pc, #336]	@ 8001a4c <main+0x30c>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80018fc:	9001      	str	r0, [sp, #4]
 80018fe:	223c      	movs	r2, #60	@ 0x3c
 8001900:	a81b      	add	r0, sp, #108	@ 0x6c
 8001902:	f007 f875 	bl	80089f0 <memset>
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001906:	9901      	ldr	r1, [sp, #4]
  hadc2.Instance = ADC2;
 8001908:	4a48      	ldr	r2, [pc, #288]	@ (8001a2c <main+0x2ec>)
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 800190a:	f8cb 700c 	str.w	r7, [fp, #12]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800190e:	4658      	mov	r0, fp
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001910:	e9cb 1101 	strd	r1, r1, [fp, #4]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001914:	e9cb 1504 	strd	r1, r5, [fp, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001918:	f8cb 6018 	str.w	r6, [fp, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800191c:	f8ab 101c 	strh.w	r1, [fp, #28]
  hadc2.Init.NbrOfConversion = 1;
 8001920:	f8cb 5020 	str.w	r5, [fp, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001924:	f88b 1024 	strb.w	r1, [fp, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001928:	f88b 1038 	strb.w	r1, [fp, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800192c:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001930:	f88b 1040 	strb.w	r1, [fp, #64]	@ 0x40
  hadc2.Instance = ADC2;
 8001934:	f8cb 2000 	str.w	r2, [fp]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001938:	f002 fd3a 	bl	80043b0 <HAL_ADC_Init>
 800193c:	b108      	cbz	r0, 8001942 <main+0x202>
 800193e:	b672      	cpsid	i
  while (1)
 8001940:	e7fe      	b.n	8001940 <main+0x200>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 8001942:	4b38      	ldr	r3, [pc, #224]	@ (8001a24 <main+0x2e4>)
  sConfigInjected.InjectedOffset = 0;
 8001944:	9020      	str	r0, [sp, #128]	@ 0x80
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001946:	f8ad 0090 	strh.w	r0, [sp, #144]	@ 0x90
  sConfigInjected.QueueInjectedContext = DISABLE;
 800194a:	f88d 0092 	strb.w	r0, [sp, #146]	@ 0x92
  sConfigInjected.InjecOversamplingMode = DISABLE;
 800194e:	f88d 009c 	strb.w	r0, [sp, #156]	@ 0x9c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001952:	a91b      	add	r1, sp, #108	@ 0x6c
 8001954:	4658      	mov	r0, fp
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001956:	e9cd 3a1b 	strd	r3, sl, [sp, #108]	@ 0x6c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800195a:	e9cd 591d 	strd	r5, r9, [sp, #116]	@ 0x74
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 800195e:	e9cd 8825 	strd	r8, r8, [sp, #148]	@ 0x94
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001962:	961f      	str	r6, [sp, #124]	@ 0x7c
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001964:	9423      	str	r4, [sp, #140]	@ 0x8c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001966:	f003 f887 	bl	8004a78 <HAL_ADCEx_InjectedConfigChannel>
 800196a:	b108      	cbz	r0, 8001970 <main+0x230>
 800196c:	b672      	cpsid	i
  while (1)
 800196e:	e7fe      	b.n	800196e <main+0x22e>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001970:	f240 130f 	movw	r3, #271	@ 0x10f
 8001974:	931c      	str	r3, [sp, #112]	@ 0x70
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001976:	a91b      	add	r1, sp, #108	@ 0x6c
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 8001978:	4b2d      	ldr	r3, [pc, #180]	@ (8001a30 <main+0x2f0>)
 800197a:	931b      	str	r3, [sp, #108]	@ 0x6c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800197c:	4658      	mov	r0, fp
 800197e:	f003 f87b 	bl	8004a78 <HAL_ADCEx_InjectedConfigChannel>
 8001982:	b108      	cbz	r0, 8001988 <main+0x248>
 8001984:	b672      	cpsid	i
  while (1)
 8001986:	e7fe      	b.n	8001986 <main+0x246>
  hcordic.Instance = CORDIC;
 8001988:	482a      	ldr	r0, [pc, #168]	@ (8001a34 <main+0x2f4>)
 800198a:	4b2b      	ldr	r3, [pc, #172]	@ (8001a38 <main+0x2f8>)
 800198c:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 800198e:	f003 fbd5 	bl	800513c <HAL_CORDIC_Init>
 8001992:	b108      	cbz	r0, 8001998 <main+0x258>
 8001994:	b672      	cpsid	i
  while (1)
 8001996:	e7fe      	b.n	8001996 <main+0x256>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001998:	2400      	movs	r4, #0
  htim1.Instance = TIM1;
 800199a:	4d28      	ldr	r5, [pc, #160]	@ (8001a3c <main+0x2fc>)
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800199c:	9412      	str	r4, [sp, #72]	@ 0x48
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800199e:	4621      	mov	r1, r4
 80019a0:	2234      	movs	r2, #52	@ 0x34
 80019a2:	a81b      	add	r0, sp, #108	@ 0x6c
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80019a4:	e9cd 440e 	strd	r4, r4, [sp, #56]	@ 0x38
 80019a8:	e9cd 4410 	strd	r4, r4, [sp, #64]	@ 0x40
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019ac:	e9cd 4413 	strd	r4, r4, [sp, #76]	@ 0x4c
 80019b0:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
 80019b4:	e9cd 4417 	strd	r4, r4, [sp, #92]	@ 0x5c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019b8:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 80019bc:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019c0:	9408      	str	r4, [sp, #32]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 80019c2:	940b      	str	r4, [sp, #44]	@ 0x2c
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019c4:	9419      	str	r4, [sp, #100]	@ 0x64
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80019c6:	f007 f813 	bl	80089f0 <memset>
  htim1.Instance = TIM1;
 80019ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001a40 <main+0x300>)
 80019cc:	602b      	str	r3, [r5, #0]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 80019ce:	f04f 0820 	mov.w	r8, #32
 80019d2:	f44f 53a6 	mov.w	r3, #5312	@ 0x14c0
 80019d6:	e9c5 8302 	strd	r8, r3, [r5, #8]
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 80019da:	606c      	str	r4, [r5, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019dc:	61ac      	str	r4, [r5, #24]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 80019de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019e2:	2401      	movs	r4, #1
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80019e4:	4628      	mov	r0, r5
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 80019e6:	e9c5 3404 	strd	r3, r4, [r5, #16]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80019ea:	f004 fcdf 	bl	80063ac <HAL_TIM_Base_Init>
 80019ee:	b108      	cbz	r0, 80019f4 <main+0x2b4>
 80019f0:	b672      	cpsid	i
  while (1)
 80019f2:	e7fe      	b.n	80019f2 <main+0x2b2>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80019f4:	4628      	mov	r0, r5
 80019f6:	f004 fd59 	bl	80064ac <HAL_TIM_PWM_Init>
 80019fa:	b108      	cbz	r0, 8001a00 <main+0x2c0>
 80019fc:	b672      	cpsid	i
  while (1)
 80019fe:	e7fe      	b.n	80019fe <main+0x2be>
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8001a00:	f04f 0c06 	mov.w	ip, #6
 8001a04:	2310      	movs	r3, #16
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001a06:	a90e      	add	r1, sp, #56	@ 0x38
 8001a08:	4628      	mov	r0, r5
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8001a0a:	e9cd c30e 	strd	ip, r3, [sp, #56]	@ 0x38
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001a0e:	f004 fdcb 	bl	80065a8 <HAL_TIM_SlaveConfigSynchro>
 8001a12:	b1e8      	cbz	r0, 8001a50 <main+0x310>
 8001a14:	b672      	cpsid	i
  while (1)
 8001a16:	e7fe      	b.n	8001a16 <main+0x2d6>
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	48000800 	.word	0x48000800
 8001a20:	04300002 	.word	0x04300002
 8001a24:	1d500080 	.word	0x1d500080
 8001a28:	08600004 	.word	0x08600004
 8001a2c:	50000100 	.word	0x50000100
 8001a30:	19200040 	.word	0x19200040
 8001a34:	200005c8 	.word	0x200005c8
 8001a38:	40020c00 	.word	0x40020c00
 8001a3c:	2000057c 	.word	0x2000057c
 8001a40:	40012c00 	.word	0x40012c00
 8001a44:	2000065c 	.word	0x2000065c
 8001a48:	21800100 	.word	0x21800100
 8001a4c:	200005f0 	.word	0x200005f0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a50:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001a54:	2670      	movs	r6, #112	@ 0x70
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a56:	a908      	add	r1, sp, #32
 8001a58:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001a5a:	9608      	str	r6, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a5c:	f004 ff70 	bl	8006940 <HAL_TIMEx_MasterConfigSynchronization>
 8001a60:	b108      	cbz	r0, 8001a66 <main+0x326>
 8001a62:	b672      	cpsid	i
  while (1)
 8001a64:	e7fe      	b.n	8001a64 <main+0x324>
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8001a66:	aa0b      	add	r2, sp, #44	@ 0x2c
 8001a68:	4621      	mov	r1, r4
 8001a6a:	4628      	mov	r0, r5
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8001a6c:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_LOW;
 8001a70:	940d      	str	r4, [sp, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8001a72:	f005 f805 	bl	8006a80 <HAL_TIMEx_ConfigBreakInput>
 8001a76:	4602      	mov	r2, r0
 8001a78:	b108      	cbz	r0, 8001a7e <main+0x33e>
 8001a7a:	b672      	cpsid	i
  while (1)
 8001a7c:	e7fe      	b.n	8001a7c <main+0x33c>
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 8001a7e:	f44f 6326 	mov.w	r3, #2656	@ 0xa60
 8001a82:	2760      	movs	r7, #96	@ 0x60
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a84:	e9cd 0017 	strd	r0, r0, [sp, #92]	@ 0x5c
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 8001a88:	e9cd 7313 	strd	r7, r3, [sp, #76]	@ 0x4c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a8c:	9015      	str	r0, [sp, #84]	@ 0x54
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8001a8e:	2408      	movs	r4, #8
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8001a90:	f44f 7300 	mov.w	r3, #512	@ 0x200
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a94:	a913      	add	r1, sp, #76	@ 0x4c
 8001a96:	4628      	mov	r0, r5
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8001a98:	9416      	str	r4, [sp, #88]	@ 0x58
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8001a9a:	9319      	str	r3, [sp, #100]	@ 0x64
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a9c:	f004 fe6a 	bl	8006774 <HAL_TIM_PWM_ConfigChannel>
 8001aa0:	b108      	cbz	r0, 8001aa6 <main+0x366>
 8001aa2:	b672      	cpsid	i
  while (1)
 8001aa4:	e7fe      	b.n	8001aa4 <main+0x364>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001aa6:	2204      	movs	r2, #4
 8001aa8:	a913      	add	r1, sp, #76	@ 0x4c
 8001aaa:	4628      	mov	r0, r5
 8001aac:	f004 fe62 	bl	8006774 <HAL_TIM_PWM_ConfigChannel>
 8001ab0:	b108      	cbz	r0, 8001ab6 <main+0x376>
 8001ab2:	b672      	cpsid	i
  while (1)
 8001ab4:	e7fe      	b.n	8001ab4 <main+0x374>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ab6:	4622      	mov	r2, r4
 8001ab8:	a913      	add	r1, sp, #76	@ 0x4c
 8001aba:	4628      	mov	r0, r5
 8001abc:	f004 fe5a 	bl	8006774 <HAL_TIM_PWM_ConfigChannel>
 8001ac0:	b108      	cbz	r0, 8001ac6 <main+0x386>
 8001ac2:	b672      	cpsid	i
  while (1)
 8001ac4:	e7fe      	b.n	8001ac4 <main+0x384>
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 8001ac6:	f241 42bf 	movw	r2, #5311	@ 0x14bf
 8001aca:	9214      	str	r2, [sp, #80]	@ 0x50
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001acc:	9016      	str	r0, [sp, #88]	@ 0x58
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ace:	9019      	str	r0, [sp, #100]	@ 0x64
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ad0:	a913      	add	r1, sp, #76	@ 0x4c
 8001ad2:	220c      	movs	r2, #12
 8001ad4:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001ad6:	9613      	str	r6, [sp, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ad8:	f004 fe4c 	bl	8006774 <HAL_TIM_PWM_ConfigChannel>
 8001adc:	4603      	mov	r3, r0
 8001ade:	b108      	cbz	r0, 8001ae4 <main+0x3a4>
 8001ae0:	b672      	cpsid	i
  while (1)
 8001ae2:	e7fe      	b.n	8001ae2 <main+0x3a2>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001ae4:	f44f 6400 	mov.w	r4, #2048	@ 0x800
 8001ae8:	941b      	str	r4, [sp, #108]	@ 0x6c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8001aea:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8001aee:	941c      	str	r4, [sp, #112]	@ 0x70
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8001af0:	2448      	movs	r4, #72	@ 0x48
 8001af2:	e9cd 341d 	strd	r3, r4, [sp, #116]	@ 0x74
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001af6:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001af8:	f44f 5400 	mov.w	r4, #8192	@ 0x2000
 8001afc:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
  sBreakDeadTimeConfig.BreakFilter = 3;
 8001b00:	2203      	movs	r2, #3
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b02:	e9cd 541f 	strd	r5, r4, [sp, #124]	@ 0x7c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b06:	a91b      	add	r1, sp, #108	@ 0x6c
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001b08:	f04f 7400 	mov.w	r4, #33554432	@ 0x2000000
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001b0c:	e9cd 2321 	strd	r2, r3, [sp, #132]	@ 0x84
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001b10:	e9cd 3423 	strd	r3, r4, [sp, #140]	@ 0x8c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001b14:	e9cd 2325 	strd	r2, r3, [sp, #148]	@ 0x94
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b18:	9327      	str	r3, [sp, #156]	@ 0x9c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b1a:	f004 ff63 	bl	80069e4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b1e:	b108      	cbz	r0, 8001b24 <main+0x3e4>
 8001b20:	b672      	cpsid	i
  while (1)
 8001b22:	e7fe      	b.n	8001b22 <main+0x3e2>
  HAL_TIM_MspPostInit(&htim1);
 8001b24:	4830      	ldr	r0, [pc, #192]	@ (8001be8 <main+0x4a8>)
  huart2.Instance = USART2;
 8001b26:	4c31      	ldr	r4, [pc, #196]	@ (8001bec <main+0x4ac>)
  HAL_TIM_MspPostInit(&htim1);
 8001b28:	f001 fbe8 	bl	80032fc <HAL_TIM_MspPostInit>
  huart2.Instance = USART2;
 8001b2c:	4830      	ldr	r0, [pc, #192]	@ (8001bf0 <main+0x4b0>)
  huart2.Init.BaudRate = 1843200;
 8001b2e:	f44f 11e1 	mov.w	r1, #1843200	@ 0x1c2000
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b32:	2300      	movs	r3, #0
  huart2.Init.BaudRate = 1843200;
 8001b34:	e9c4 0100 	strd	r0, r1, [r4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b38:	220c      	movs	r2, #12
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b3a:	4620      	mov	r0, r4
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b3c:	e9c4 3302 	strd	r3, r3, [r4, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b40:	e9c4 3204 	strd	r3, r2, [r4, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b44:	e9c4 3306 	strd	r3, r3, [r4, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b48:	e9c4 3308 	strd	r3, r3, [r4, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b4c:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b4e:	f005 faaf 	bl	80070b0 <HAL_UART_Init>
 8001b52:	4601      	mov	r1, r0
 8001b54:	b108      	cbz	r0, 8001b5a <main+0x41a>
 8001b56:	b672      	cpsid	i
  while (1)
 8001b58:	e7fe      	b.n	8001b58 <main+0x418>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b5a:	4620      	mov	r0, r4
 8001b5c:	f005 fafa 	bl	8007154 <HAL_UARTEx_SetTxFifoThreshold>
 8001b60:	4601      	mov	r1, r0
 8001b62:	b108      	cbz	r0, 8001b68 <main+0x428>
 8001b64:	b672      	cpsid	i
  while (1)
 8001b66:	e7fe      	b.n	8001b66 <main+0x426>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b68:	4620      	mov	r0, r4
 8001b6a:	f005 fb35 	bl	80071d8 <HAL_UARTEx_SetRxFifoThreshold>
 8001b6e:	b108      	cbz	r0, 8001b74 <main+0x434>
 8001b70:	b672      	cpsid	i
  while (1)
 8001b72:	e7fe      	b.n	8001b72 <main+0x432>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001b74:	4620      	mov	r0, r4
 8001b76:	f005 facf 	bl	8007118 <HAL_UARTEx_DisableFifoMode>
 8001b7a:	4604      	mov	r4, r0
 8001b7c:	b108      	cbz	r0, 8001b82 <main+0x442>
 8001b7e:	b672      	cpsid	i
  while (1)
 8001b80:	e7fe      	b.n	8001b80 <main+0x440>
  MX_MotorControl_Init();
 8001b82:	f000 ff61 	bl	8002a48 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 8001b86:	2201      	movs	r2, #1
 8001b88:	2103      	movs	r1, #3
 8001b8a:	2026      	movs	r0, #38	@ 0x26
 8001b8c:	f003 fb02 	bl	8005194 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001b90:	2026      	movs	r0, #38	@ 0x26
 8001b92:	f003 fb3b 	bl	800520c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 4, 1);
 8001b96:	2201      	movs	r2, #1
 8001b98:	2104      	movs	r1, #4
 8001b9a:	2018      	movs	r0, #24
 8001b9c:	f003 fafa 	bl	8005194 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001ba0:	2018      	movs	r0, #24
 8001ba2:	f003 fb33 	bl	800520c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 3, 0);
 8001ba6:	4622      	mov	r2, r4
 8001ba8:	2103      	movs	r1, #3
 8001baa:	2039      	movs	r0, #57	@ 0x39
 8001bac:	f003 faf2 	bl	8005194 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8001bb0:	2039      	movs	r0, #57	@ 0x39
 8001bb2:	f003 fb2b 	bl	800520c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001bb6:	4622      	mov	r2, r4
 8001bb8:	4621      	mov	r1, r4
 8001bba:	2019      	movs	r0, #25
 8001bbc:	f003 faea 	bl	8005194 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001bc0:	2019      	movs	r0, #25
 8001bc2:	f003 fb23 	bl	800520c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8001bc6:	4622      	mov	r2, r4
 8001bc8:	2102      	movs	r1, #2
 8001bca:	2012      	movs	r0, #18
 8001bcc:	f003 fae2 	bl	8005194 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001bd0:	2012      	movs	r0, #18
 8001bd2:	f003 fb1b 	bl	800520c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8001bd6:	2028      	movs	r0, #40	@ 0x28
 8001bd8:	4622      	mov	r2, r4
 8001bda:	2103      	movs	r1, #3
 8001bdc:	f003 fada 	bl	8005194 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001be0:	2028      	movs	r0, #40	@ 0x28
 8001be2:	f003 fb13 	bl	800520c <HAL_NVIC_EnableIRQ>
  while (1)
 8001be6:	e7fe      	b.n	8001be6 <main+0x4a6>
 8001be8:	2000057c 	.word	0x2000057c
 8001bec:	200004e8 	.word	0x200004e8
 8001bf0:	40004400 	.word	0x40004400

08001bf4 <Error_Handler>:
 8001bf4:	b672      	cpsid	i
  while (1)
 8001bf6:	e7fe      	b.n	8001bf6 <Error_Handler+0x2>

08001bf8 <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
  return (MCI_StartMotor(pMCI[M1]));
 8001bf8:	4b01      	ldr	r3, [pc, #4]	@ (8001c00 <MC_StartMotor1+0x8>)
 8001bfa:	6818      	ldr	r0, [r3, #0]
 8001bfc:	f000 b88a 	b.w	8001d14 <MCI_StartMotor>
 8001c00:	200018b4 	.word	0x200018b4

08001c04 <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
  return (MCI_StopMotor(pMCI[M1]));
 8001c04:	4b01      	ldr	r3, [pc, #4]	@ (8001c0c <MC_StopMotor1+0x8>)
 8001c06:	6818      	ldr	r0, [r3, #0]
 8001c08:	f000 b89a 	b.w	8001d40 <MCI_StopMotor>
 8001c0c:	200018b4 	.word	0x200018b4

08001c10 <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t MC_GetSTMStateMotor1(void)
{
  return (MCI_GetSTMState(pMCI[M1]));
 8001c10:	4b01      	ldr	r3, [pc, #4]	@ (8001c18 <MC_GetSTMStateMotor1+0x8>)
 8001c12:	6818      	ldr	r0, [r3, #0]
 8001c14:	f000 b878 	b.w	8001d08 <MCI_GetSTMState>
 8001c18:	200018b4 	.word	0x200018b4

08001c1c <MCI_Init>:
  * @param  pSTM the state machine object used by the MCI.
  * @param  pSTC the speed and torque controller used by the MCI.
  * @param  pFOCVars pointer to FOC vars to be used by MCI.
  */
__weak void MCI_Init(MCI_Handle_t *pHandle, SpeednTorqCtrl_Handle_t *pSTC, pFOCVars_t pFOCVars, PWMC_Handle_t *pPWMHandle)
{
 8001c1c:	b410      	push	{r4}
    pHandle->pSTC = pSTC;
    pHandle->pFOCVars = pFOCVars;
    pHandle->pPWM = pPWMHandle;

    /* Buffer related initialization */
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8001c1e:	2400      	movs	r4, #0
 8001c20:	7304      	strb	r4, [r0, #12]
    pHandle->hFinalSpeed = 0;
 8001c22:	f8c0 400e 	str.w	r4, [r0, #14]
    pHandle->hFinalTorque = 0;
    pHandle->hDurationms = 0;
 8001c26:	82c4      	strh	r4, [r0, #22]
    pHandle->CommandState = MCI_BUFFER_EMPTY;
 8001c28:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
    pHandle->DirectCommand = MCI_NO_COMMAND;
 8001c2c:	8304      	strh	r4, [r0, #24]
    pHandle->State = IDLE;
    pHandle->CurrentFaults = MC_NO_FAULTS;
 8001c2e:	6204      	str	r4, [r0, #32]
    pHandle->pFOCVars = pFOCVars;
 8001c30:	e9c0 1200 	strd	r1, r2, [r0]
    pHandle->PastFaults = MC_NO_FAULTS;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001c34:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->pPWM = pPWMHandle;
 8001c38:	6083      	str	r3, [r0, #8]
}
 8001c3a:	4770      	bx	lr

08001c3c <MCI_ExecSpeedRamp>:
  * Users can check the status of the command by calling the MCI_IsCommandAcknowledged()
  * function.
  */
__weak void MCI_ExecSpeedRamp(MCI_Handle_t *pHandle,  int16_t hFinalSpeed, uint16_t hDurationms)
{
  pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8001c3c:	f04f 0c01 	mov.w	ip, #1
  pHandle->hFinalSpeed = hFinalSpeed;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001c40:	f240 3301 	movw	r3, #769	@ 0x301
  pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8001c44:	f880 c00c 	strb.w	ip, [r0, #12]
  pHandle->hFinalSpeed = hFinalSpeed;
 8001c48:	81c1      	strh	r1, [r0, #14]
  pHandle->hDurationms = hDurationms;
 8001c4a:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001c4c:	8483      	strh	r3, [r0, #36]	@ 0x24
  pHandle->LastModalitySetByUser = MCM_SPEED_MODE;
}
 8001c4e:	4770      	bx	lr

08001c50 <MCI_ExecTorqueRamp>:
  * Users can check the status of the command by calling the MCI_IsCommandAcknowledged()
  * function.
  */
__weak void MCI_ExecTorqueRamp(MCI_Handle_t *pHandle,  int16_t hFinalTorque, uint16_t hDurationms)
{
  pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 8001c50:	f04f 0c02 	mov.w	ip, #2
  pHandle->hFinalTorque = hFinalTorque;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001c54:	f240 4301 	movw	r3, #1025	@ 0x401
  pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 8001c58:	f880 c00c 	strb.w	ip, [r0, #12]
  pHandle->hFinalTorque = hFinalTorque;
 8001c5c:	8201      	strh	r1, [r0, #16]
  pHandle->hDurationms = hDurationms;
 8001c5e:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001c60:	8483      	strh	r3, [r0, #36]	@ 0x24
  pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
}
 8001c62:	4770      	bx	lr

08001c64 <MCI_SetCurrentReferences>:
  *
  * Users can check the status of the command by calling the MCI_IsCommandAcknowledged()
  * function.
  */
__weak void MCI_SetCurrentReferences(MCI_Handle_t *pHandle, qd_t Iqdref)
{
 8001c64:	b082      	sub	sp, #8
  pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 8001c66:	2203      	movs	r2, #3
  pHandle->Iqdref.q = Iqdref.q;
  pHandle->Iqdref.d = Iqdref.d;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001c68:	f240 4301 	movw	r3, #1025	@ 0x401
  pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 8001c6c:	7302      	strb	r2, [r0, #12]
  pHandle->Iqdref.q = Iqdref.q;
 8001c6e:	f8c0 1012 	str.w	r1, [r0, #18]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001c72:	8483      	strh	r3, [r0, #36]	@ 0x24
  pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
}
 8001c74:	b002      	add	sp, #8
 8001c76:	4770      	bx	lr

08001c78 <MCI_FaultProcessing>:
 * @retval State_t New state machine state after fault processing
 */
__weak void MCI_FaultProcessing(MCI_Handle_t *pHandle, uint16_t hSetErrors, uint16_t hResetErrors)
{
  /* Set current errors */
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors) & (~hResetErrors);
 8001c78:	8c03      	ldrh	r3, [r0, #32]
  pHandle->PastFaults |= hSetErrors;
 8001c7a:	f8b0 c022 	ldrh.w	ip, [r0, #34]	@ 0x22
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors) & (~hResetErrors);
 8001c7e:	430b      	orrs	r3, r1
 8001c80:	ea23 0302 	bic.w	r3, r3, r2
  pHandle->PastFaults |= hSetErrors;
 8001c84:	ea41 010c 	orr.w	r1, r1, ip
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors) & (~hResetErrors);
 8001c88:	8403      	strh	r3, [r0, #32]
  pHandle->PastFaults |= hSetErrors;
 8001c8a:	8441      	strh	r1, [r0, #34]	@ 0x22

  return;
}
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop

08001c90 <MCI_ExecBufferedCommands>:
{
#ifdef NULL_PTR_CHECK_MC_INT
  if ( pHandle != MC_NULL )
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8001c90:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d000      	beq.n	8001c9a <MCI_ExecBufferedCommands+0xa>
 8001c98:	4770      	bx	lr
{
 8001c9a:	b510      	push	{r4, lr}
    {
      bool commandHasBeenExecuted = false;
      switch ( pHandle->lastCommand )
 8001c9c:	7b02      	ldrb	r2, [r0, #12]
 8001c9e:	2a02      	cmp	r2, #2
 8001ca0:	4604      	mov	r4, r0
 8001ca2:	d021      	beq.n	8001ce8 <MCI_ExecBufferedCommands+0x58>
 8001ca4:	2a03      	cmp	r2, #3
 8001ca6:	d014      	beq.n	8001cd2 <MCI_ExecBufferedCommands+0x42>
 8001ca8:	2a01      	cmp	r2, #1
 8001caa:	d119      	bne.n	8001ce0 <MCI_ExecBufferedCommands+0x50>
      {
        case MCI_CMD_EXECSPEEDRAMP:
        {
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001cac:	6843      	ldr	r3, [r0, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f883 2020 	strb.w	r2, [r3, #32]
          STC_SetControlMode( pHandle->pSTC, MCM_SPEED_MODE );
 8001cb4:	6800      	ldr	r0, [r0, #0]
 8001cb6:	2103      	movs	r1, #3
 8001cb8:	f001 f97e 	bl	8002fb8 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms );
 8001cbc:	8ae2      	ldrh	r2, [r4, #22]
 8001cbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001cc2:	6820      	ldr	r0, [r4, #0]
 8001cc4:	f001 f97c 	bl	8002fc0 <STC_ExecRamp>
        break;
        default:
          break;
      }

      if ( commandHasBeenExecuted )
 8001cc8:	b150      	cbz	r0, 8001ce0 <MCI_ExecBufferedCommands+0x50>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
 8001cca:	2302      	movs	r3, #2
 8001ccc:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      }
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001cd0:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8001cd2:	6842      	ldr	r2, [r0, #4]
 8001cd4:	f882 3020 	strb.w	r3, [r2, #32]
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8001cd8:	f8d0 3012 	ldr.w	r3, [r0, #18]
 8001cdc:	60d3      	str	r3, [r2, #12]
      if ( commandHasBeenExecuted )
 8001cde:	e7f4      	b.n	8001cca <MCI_ExecBufferedCommands+0x3a>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESSFULLY;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 8001ce6:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001ce8:	6843      	ldr	r3, [r0, #4]
 8001cea:	2200      	movs	r2, #0
 8001cec:	f883 2020 	strb.w	r2, [r3, #32]
          STC_SetControlMode( pHandle->pSTC, MCM_TORQUE_MODE );
 8001cf0:	6800      	ldr	r0, [r0, #0]
 8001cf2:	2104      	movs	r1, #4
 8001cf4:	f001 f960 	bl	8002fb8 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms );
 8001cf8:	8ae2      	ldrh	r2, [r4, #22]
 8001cfa:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8001cfe:	6820      	ldr	r0, [r4, #0]
 8001d00:	f001 f95e 	bl	8002fc0 <STC_ExecRamp>
        break;
 8001d04:	e7e0      	b.n	8001cc8 <MCI_ExecBufferedCommands+0x38>
 8001d06:	bf00      	nop

08001d08 <MCI_GetSTMState>:
  * @retval State_t It returns the current state of the related pSTM object.
  */
__weak MCI_State_t MCI_GetSTMState(MCI_Handle_t *pHandle)
{
  return (pHandle->State);
}
 8001d08:	7e40      	ldrb	r0, [r0, #25]
 8001d0a:	4770      	bx	lr

08001d0c <MCI_GetOccurredFaults>:
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetOccurredFaults(MCI_Handle_t *pHandle)
{
  return ((uint16_t)pHandle->PastFaults);
}
 8001d0c:	8c40      	ldrh	r0, [r0, #34]	@ 0x22
 8001d0e:	4770      	bx	lr

08001d10 <MCI_GetCurrentFaults>:
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetCurrentFaults(MCI_Handle_t *pHandle)
{
  return ((uint16_t)pHandle->CurrentFaults);
}
 8001d10:	8c00      	ldrh	r0, [r0, #32]
 8001d12:	4770      	bx	lr

08001d14 <MCI_StartMotor>:
{
 8001d14:	b510      	push	{r4, lr}
 8001d16:	4604      	mov	r4, r0
  if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001d18:	f7ff fff6 	bl	8001d08 <MCI_GetSTMState>
 8001d1c:	b108      	cbz	r0, 8001d22 <MCI_StartMotor+0xe>
    RetVal = false;
 8001d1e:	2000      	movs	r0, #0
}
 8001d20:	bd10      	pop	{r4, pc}
      (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001d22:	4620      	mov	r0, r4
 8001d24:	f7ff fff2 	bl	8001d0c <MCI_GetOccurredFaults>
  if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001d28:	2800      	cmp	r0, #0
 8001d2a:	d1f8      	bne.n	8001d1e <MCI_StartMotor+0xa>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001d2c:	4620      	mov	r0, r4
 8001d2e:	f7ff ffef 	bl	8001d10 <MCI_GetCurrentFaults>
      (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001d32:	2800      	cmp	r0, #0
 8001d34:	d1f3      	bne.n	8001d1e <MCI_StartMotor+0xa>
    pHandle->DirectCommand = MCI_START;
 8001d36:	2001      	movs	r0, #1
 8001d38:	7620      	strb	r0, [r4, #24]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001d3a:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
}
 8001d3e:	bd10      	pop	{r4, pc}

08001d40 <MCI_StopMotor>:
{
 8001d40:	b538      	push	{r3, r4, r5, lr}
 8001d42:	4605      	mov	r5, r0
  State = MCI_GetSTMState(pHandle);
 8001d44:	f7ff ffe0 	bl	8001d08 <MCI_GetSTMState>
  if (IDLE == State  || ICLWAIT == State)
 8001d48:	4604      	mov	r4, r0
 8001d4a:	b118      	cbz	r0, 8001d54 <MCI_StopMotor+0x14>
 8001d4c:	f1b0 040c 	subs.w	r4, r0, #12
 8001d50:	bf18      	it	ne
 8001d52:	2401      	movne	r4, #1
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001d54:	4628      	mov	r0, r5
 8001d56:	f7ff ffd9 	bl	8001d0c <MCI_GetOccurredFaults>
 8001d5a:	b110      	cbz	r0, 8001d62 <MCI_StopMotor+0x22>
    RetVal = false;
 8001d5c:	2400      	movs	r4, #0
}
 8001d5e:	4620      	mov	r0, r4
 8001d60:	bd38      	pop	{r3, r4, r5, pc}
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8001d62:	4628      	mov	r0, r5
 8001d64:	f7ff ffd4 	bl	8001d10 <MCI_GetCurrentFaults>
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001d68:	2800      	cmp	r0, #0
 8001d6a:	d1f7      	bne.n	8001d5c <MCI_StopMotor+0x1c>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8001d6c:	2c00      	cmp	r4, #0
 8001d6e:	d0f5      	beq.n	8001d5c <MCI_StopMotor+0x1c>
    pHandle->DirectCommand = MCI_STOP;
 8001d70:	2305      	movs	r3, #5
 8001d72:	762b      	strb	r3, [r5, #24]
    RetVal = true;
 8001d74:	e7f3      	b.n	8001d5e <MCI_StopMotor+0x1e>
 8001d76:	bf00      	nop

08001d78 <MCI_FaultAcknowledged>:
{
 8001d78:	b510      	push	{r4, lr}
 8001d7a:	4604      	mov	r4, r0
  if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001d7c:	f7ff ffc4 	bl	8001d08 <MCI_GetSTMState>
 8001d80:	280b      	cmp	r0, #11
 8001d82:	d001      	beq.n	8001d88 <MCI_FaultAcknowledged+0x10>
    RetVal = false;
 8001d84:	2000      	movs	r0, #0
}
 8001d86:	bd10      	pop	{r4, pc}
  if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001d88:	4620      	mov	r0, r4
 8001d8a:	f7ff ffc1 	bl	8001d10 <MCI_GetCurrentFaults>
 8001d8e:	2800      	cmp	r0, #0
 8001d90:	d1f8      	bne.n	8001d84 <MCI_FaultAcknowledged+0xc>
    pHandle->DirectCommand = MCI_ACK_FAULTS;
 8001d92:	2302      	movs	r3, #2
 8001d94:	7623      	strb	r3, [r4, #24]
    pHandle->PastFaults = MC_NO_FAULTS;
 8001d96:	8460      	strh	r0, [r4, #34]	@ 0x22
    RetVal = true;
 8001d98:	2001      	movs	r0, #1
}
 8001d9a:	bd10      	pop	{r4, pc}

08001d9c <MCI_GetFaultState>:
  */
__weak uint32_t MCI_GetFaultState(MCI_Handle_t *pHandle)
{
  uint32_t LocalFaultState;

  LocalFaultState = (uint32_t)(pHandle->PastFaults);
 8001d9c:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
  LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 8001d9e:	8c00      	ldrh	r0, [r0, #32]

  return (LocalFaultState);
}
 8001da0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop

08001da8 <MCI_GetControlMode>:
  *         these two values: MCM_TORQUE_MODE or MCM_SPEED_MODE.
  */
__weak MC_ControlMode_t MCI_GetControlMode(MCI_Handle_t *pHandle)
{
  return pHandle->LastModalitySetByUser;
}
 8001da8:	f890 0025 	ldrb.w	r0, [r0, #37]	@ 0x25
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop

08001db0 <MCI_GetLastRampFinalSpeed>:
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
#endif
}
 8001db0:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop

08001db8 <MCI_GetLastRampFinalDuration>:
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
#endif
}
 8001db8:	8ac0      	ldrh	r0, [r0, #22]
 8001dba:	4770      	bx	lr

08001dbc <MCI_StopRamp>:
  * @brief  Stop the execution of ongoing ramp.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_StopRamp( MCI_Handle_t * pHandle)
{
   STC_StopRamp( pHandle->pSTC );
 8001dbc:	6803      	ldr	r3, [r0, #0]
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->RampRemainingStep = 0U;
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	60da      	str	r2, [r3, #12]
    pHandle->IncDecAmount = 0;
 8001dc2:	61da      	str	r2, [r3, #28]
}
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop

08001dc8 <MCI_GetAvrgMecSpeedUnit>:
static inline SpeednPosFdbk_Handle_t *STC_GetSpeedSensor(SpeednTorqCtrl_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
 8001dc8:	6803      	ldr	r3, [r0, #0]
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit(MCI_Handle_t *pHandle)
{
  SpeednPosFdbk_Handle_t * SpeedSensor;
  SpeedSensor = STC_GetSpeedSensor( pHandle->pSTC );
  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
 8001dca:	6958      	ldr	r0, [r3, #20]
 8001dcc:	f006 bdc8 	b.w	8008960 <SPD_GetAvrgMecSpeedUnit>

08001dd0 <MCI_GetMecSpeedRefUnit>:
  *
  */
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
  int16_t hRefSpeed = 0;
  hRefSpeed = ( STC_GetMecSpeedRefUnit( pHandle->pSTC ) );
 8001dd0:	6800      	ldr	r0, [r0, #0]
 8001dd2:	f001 b8ed 	b.w	8002fb0 <STC_GetMecSpeedRefUnit>
 8001dd6:	bf00      	nop

08001dd8 <MCI_GetIab>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval ab_t Stator current Iab
  */
__weak ab_t MCI_GetIab(MCI_Handle_t *pHandle)
{
  return (pHandle->pFOCVars->Iab);
 8001dd8:	6843      	ldr	r3, [r0, #4]
 8001dda:	6818      	ldr	r0, [r3, #0]
 8001ddc:	b283      	uxth	r3, r0
 8001dde:	f36f 000f 	bfc	r0, #0, #16
{
 8001de2:	b082      	sub	sp, #8
}
 8001de4:	4318      	orrs	r0, r3
 8001de6:	b002      	add	sp, #8
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop

08001dec <MCI_GetIalphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Ialphabeta
  */
__weak alphabeta_t MCI_GetIalphabeta(MCI_Handle_t *pHandle)
{
  return (pHandle->pFOCVars->Ialphabeta);
 8001dec:	6843      	ldr	r3, [r0, #4]
 8001dee:	6858      	ldr	r0, [r3, #4]
 8001df0:	b283      	uxth	r3, r0
 8001df2:	f36f 000f 	bfc	r0, #0, #16
{
 8001df6:	b082      	sub	sp, #8
}
 8001df8:	4318      	orrs	r0, r3
 8001dfa:	b002      	add	sp, #8
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop

08001e00 <MCI_GetIqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqd
  */
__weak qd_t MCI_GetIqd(MCI_Handle_t *pHandle)
{
  return (pHandle->pFOCVars->Iqd);
 8001e00:	6843      	ldr	r3, [r0, #4]
 8001e02:	6898      	ldr	r0, [r3, #8]
 8001e04:	b283      	uxth	r3, r0
 8001e06:	f36f 000f 	bfc	r0, #0, #16
{
 8001e0a:	b082      	sub	sp, #8
}
 8001e0c:	4318      	orrs	r0, r3
 8001e0e:	b002      	add	sp, #8
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop

08001e14 <MCI_GetIqdref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqdref
  */
__weak qd_t MCI_GetIqdref(MCI_Handle_t *pHandle)
{
  return (pHandle->pFOCVars->Iqdref);
 8001e14:	6843      	ldr	r3, [r0, #4]
 8001e16:	68d8      	ldr	r0, [r3, #12]
 8001e18:	b283      	uxth	r3, r0
 8001e1a:	f36f 000f 	bfc	r0, #0, #16
{
 8001e1e:	b082      	sub	sp, #8
}
 8001e20:	4318      	orrs	r0, r3
 8001e22:	b002      	add	sp, #8
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop

08001e28 <MCI_GetVqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Vqd
  */
__weak qd_t MCI_GetVqd(MCI_Handle_t *pHandle)
{
  return (pHandle->pFOCVars->Vqd);
 8001e28:	6843      	ldr	r3, [r0, #4]
 8001e2a:	f8d3 0012 	ldr.w	r0, [r3, #18]
 8001e2e:	b283      	uxth	r3, r0
 8001e30:	f36f 000f 	bfc	r0, #0, #16
{
 8001e34:	b082      	sub	sp, #8
}
 8001e36:	4318      	orrs	r0, r3
 8001e38:	b002      	add	sp, #8
 8001e3a:	4770      	bx	lr

08001e3c <MCI_GetValphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Valphabeta
  */
__weak alphabeta_t MCI_GetValphabeta(MCI_Handle_t *pHandle)
{
  return ( pHandle->pFOCVars->Valphabeta );
 8001e3c:	6843      	ldr	r3, [r0, #4]
 8001e3e:	f8d3 0016 	ldr.w	r0, [r3, #22]
 8001e42:	b283      	uxth	r3, r0
 8001e44:	f36f 000f 	bfc	r0, #0, #16
{
 8001e48:	b082      	sub	sp, #8
}
 8001e4a:	4318      	orrs	r0, r3
 8001e4c:	b002      	add	sp, #8
 8001e4e:	4770      	bx	lr

08001e50 <MCI_GetTeref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval int16_t Teref
  */
__weak int16_t MCI_GetTeref(MCI_Handle_t *pHandle)
{
  return (pHandle->pFOCVars->hTeref);
 8001e50:	6843      	ldr	r3, [r0, #4]
}
 8001e52:	f9b3 001a 	ldrsh.w	r0, [r3, #26]
 8001e56:	4770      	bx	lr

08001e58 <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format
  * @retval Stator values alpha and beta in alphabeta_t format
  */
__weak alphabeta_t MCM_Clarke( ab_t Input  )
{
 8001e58:	f3c0 430f 	ubfx	r3, r0, #16, #16
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;

  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 8001e5c:	f644 11e6 	movw	r1, #18918	@ 0x49e6
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */

  wbeta_tmp = ( -( a_divSQRT3_tmp ) - ( b_divSQRT3_tmp ) -
 8001e60:	f24b 621a 	movw	r2, #46618	@ 0xb61a
  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 8001e64:	fb13 f301 	smulbb	r3, r3, r1
  wbeta_tmp = ( -( a_divSQRT3_tmp ) - ( b_divSQRT3_tmp ) -
 8001e68:	fb10 f202 	smulbb	r2, r0, r2
 8001e6c:	eba2 0243 	sub.w	r2, r2, r3, lsl #1
                 ( b_divSQRT3_tmp ) ) >> 15;
#endif

  /* Check saturation of Ibeta */
  if ( wbeta_tmp > INT16_MAX )
 8001e70:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
{
 8001e74:	b084      	sub	sp, #16
 8001e76:	b203      	sxth	r3, r0
  if ( wbeta_tmp > INT16_MAX )
 8001e78:	da05      	bge.n	8001e86 <MCM_Clarke+0x2e>
 8001e7a:	13d1      	asrs	r1, r2, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if ( wbeta_tmp < ( -32768 ) )
 8001e7c:	f511 4f00 	cmn.w	r1, #32768	@ 0x8000
 8001e80:	da0c      	bge.n	8001e9c <MCM_Clarke+0x44>
 8001e82:	4a09      	ldr	r2, [pc, #36]	@ (8001ea8 <MCM_Clarke+0x50>)
 8001e84:	e001      	b.n	8001e8a <MCM_Clarke+0x32>
 8001e86:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  if ( Output.beta == ( int16_t )( -32768 ) )
  {
    Output.beta = -32767;
  }

  return ( Output );
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f363 000f 	bfi	r0, r3, #0, #16
 8001e92:	b293      	uxth	r3, r2
 8001e94:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001e98:	b004      	add	sp, #16
 8001e9a:	4770      	bx	lr
    hbeta_tmp = ( int16_t )( wbeta_tmp );
 8001e9c:	4802      	ldr	r0, [pc, #8]	@ (8001ea8 <MCM_Clarke+0x50>)
 8001e9e:	b20a      	sxth	r2, r1
 8001ea0:	4282      	cmp	r2, r0
 8001ea2:	bfb8      	it	lt
 8001ea4:	4602      	movlt	r2, r0
 8001ea6:	e7f0      	b.n	8001e8a <MCM_Clarke+0x32>
 8001ea8:	ffff8001 	.word	0xffff8001

08001eac <MCM_Trig_Functions>:
    uint32_t CordicRdata;
    Trig_Components Components;
  } CosSin;

  /* Configure CORDIC */
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001eac:	4b06      	ldr	r3, [pc, #24]	@ (8001ec8 <MCM_Trig_Functions+0x1c>)
  LL_CORDIC_WriteData(CORDIC, 0x7FFF0000 + (uint32_t) hAngle);
 8001eae:	f100 40ff 	add.w	r0, r0, #2139095040	@ 0x7f800000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001eb2:	f04f 1260 	mov.w	r2, #6291552	@ 0x600060
  LL_CORDIC_WriteData(CORDIC, 0x7FFF0000 + (uint32_t) hAngle);
 8001eb6:	f500 00fe 	add.w	r0, r0, #8323072	@ 0x7f0000
{
 8001eba:	b082      	sub	sp, #8
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001ebc:	601a      	str	r2, [r3, #0]
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
  WRITE_REG(CORDICx->WDATA, InData);
 8001ebe:	6058      	str	r0, [r3, #4]
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(const CORDIC_TypeDef *CORDICx)
{
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8001ec0:	6898      	ldr	r0, [r3, #8]
  /* Read angle */
  CosSin.CordicRdata = LL_CORDIC_ReadData(CORDIC);
  return (CosSin.Components);

}
 8001ec2:	b002      	add	sp, #8
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	40020c00 	.word	0x40020c00

08001ecc <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt( int32_t wInput )
{
  int32_t wtemprootnew;

  if ( wInput > 0 )
 8001ecc:	2800      	cmp	r0, #0
 8001ece:	dd09      	ble.n	8001ee4 <MCM_Sqrt+0x18>
 8001ed0:	b672      	cpsid	i
  {

    /* disable Irq as sqrt is used in MF and HF task */
    __disable_irq();
    /* Configure CORDIC */
    WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_SQRT);
 8001ed2:	4b05      	ldr	r3, [pc, #20]	@ (8001ee8 <MCM_Sqrt+0x1c>)
 8001ed4:	f240 1269 	movw	r2, #361	@ 0x169
 8001ed8:	601a      	str	r2, [r3, #0]
  WRITE_REG(CORDICx->WDATA, InData);
 8001eda:	6058      	str	r0, [r3, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8001edc:	6898      	ldr	r0, [r3, #8]
    LL_CORDIC_WriteData(CORDIC, (uint32_t) (wInput));
    /* Read sqrt and return */
    wtemprootnew = ((int32_t) (LL_CORDIC_ReadData(CORDIC))>>15);
 8001ede:	13c0      	asrs	r0, r0, #15
  __ASM volatile ("cpsie i" : : : "memory");
 8001ee0:	b662      	cpsie	i
}
 8001ee2:	4770      	bx	lr
	__enable_irq();

  }
  else
  {
    wtemprootnew = ( int32_t )0;
 8001ee4:	2000      	movs	r0, #0
  }

  return ( wtemprootnew );
}
 8001ee6:	4770      	bx	lr
 8001ee8:	40020c00 	.word	0x40020c00

08001eec <MCM_Park_Generic>:
  * @param  Vector_Input: Alpha Beta vector in Vector_s16_Components format
  * @param  Theta: rotating frame angular position in q1.15 format
  * @retval qd Vector expressed in Vector_s16_Components format
  */
Vector_s16_Components MCM_Park_Generic(Vector_s16_Components Vector_Input, int16_t Theta)
{
 8001eec:	b530      	push	{r4, r5, lr}
 8001eee:	4605      	mov	r5, r0
 8001ef0:	b085      	sub	sp, #20
 8001ef2:	4604      	mov	r4, r0
  Trig_Components Local_Vector_Components;

  int32_t wVector_qd_tmp;
  int16_t hVector_qd_tmp;

  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001ef4:	4608      	mov	r0, r1
 8001ef6:	f7ff ffd9 	bl	8001eac <MCM_Trig_Functions>
 8001efa:	b22d      	sxth	r5, r5
 8001efc:	b203      	sxth	r3, r0
 8001efe:	1424      	asrs	r4, r4, #16
 8001f00:	1400      	asrs	r0, r0, #16

  /*No overflow guaranteed*/
  wVec_q_tmp1 = Vector_Input.qVec_Component1 * (int32_t)Local_Vector_Components.hCos;
 8001f02:	fb05 f203 	mul.w	r2, r5, r3
  if (Vector_Output.qVec_Component2 == (int16_t)(-32768))
  {
    Vector_Output.qVec_Component2 = -32767;
  }

  return(Vector_Output);
 8001f06:	490d      	ldr	r1, [pc, #52]	@ (8001f3c <MCM_Park_Generic+0x50>)
  wVector_qd_tmp = (int16_t)(((wVec_q_tmp1)-(wVec_q_tmp2))>>15);
 8001f08:	fb04 2210 	mls	r2, r4, r0, r2
  wVec_d_tmp2 = Vector_Input.qVec_Component2 * (int32_t)Local_Vector_Components.hCos;
 8001f0c:	fb04 f303 	mul.w	r3, r4, r3
  return(Vector_Output);
 8001f10:	f342 32cf 	sbfx	r2, r2, #15, #16
  wVector_qd_tmp = (int16_t)((wVec_d_tmp1+wVec_d_tmp2) >>15);
 8001f14:	fb05 3300 	mla	r3, r5, r0, r3
  return(Vector_Output);
 8001f18:	428a      	cmp	r2, r1
 8001f1a:	f343 33cf 	sbfx	r3, r3, #15, #16
 8001f1e:	bfb8      	it	lt
 8001f20:	460a      	movlt	r2, r1
 8001f22:	428b      	cmp	r3, r1
 8001f24:	bfb8      	it	lt
 8001f26:	460b      	movlt	r3, r1
 8001f28:	b292      	uxth	r2, r2
 8001f2a:	2000      	movs	r0, #0
 8001f2c:	f362 000f 	bfi	r0, r2, #0, #16
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001f36:	b005      	add	sp, #20
 8001f38:	bd30      	pop	{r4, r5, pc}
 8001f3a:	bf00      	nop
 8001f3c:	ffff8001 	.word	0xffff8001

08001f40 <MCM_Rev_Park_Generic>:
  * @param  Vector_Input: qd_Vecor expressed in Vector_s16_Components format
  * @param  Theta: rotating frame angular position in q1.15 format
  * @retval Alpha Beta Vector expressed in Vector_s16_Components format
  */
Vector_s16_Components MCM_Rev_Park_Generic(Vector_s16_Components Vector_Input, int16_t Theta)
{
 8001f40:	b530      	push	{r4, r5, lr}
 8001f42:	4605      	mov	r5, r0
 8001f44:	b085      	sub	sp, #20
 8001f46:	4604      	mov	r4, r0
  /* Alpha Beta axes temp Vector components*/
  int32_t wVec_alpha_tmp1,wVec_alpha_tmp2,wVec_beta_tmp1,wVec_beta_tmp2;

  Trig_Components Local_Vector_Components;

  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001f48:	4608      	mov	r0, r1
 8001f4a:	f7ff ffaf 	bl	8001eac <MCM_Trig_Functions>
 8001f4e:	1424      	asrs	r4, r4, #16
 8001f50:	1402      	asrs	r2, r0, #16
 8001f52:	b22d      	sxth	r5, r5
 8001f54:	b200      	sxth	r0, r0

  /*No overflow guaranteed*/
  wVec_alpha_tmp1 = Vector_Input.qVec_Component1 * (int32_t)Local_Vector_Components.hCos;
  wVec_alpha_tmp2 = Vector_Input.qVec_Component2 * (int32_t)Local_Vector_Components.hSin;
 8001f56:	fb04 f302 	mul.w	r3, r4, r2
  Vector_Output.qVec_Component1 = (int16_t)(((wVec_alpha_tmp1)+(wVec_alpha_tmp2))/32768);
#else
/* WARNING: the below instruction is not MISRA compliant, user should verify
  that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
  the compiler to perform the shift (instead of LSR logical shift right) */
  Vector_Output.qVec_Component1 = (int16_t)(((wVec_alpha_tmp1)+(wVec_alpha_tmp2))>>15);
 8001f5a:	fb05 3300 	mla	r3, r5, r0, r3
#endif

  wVec_beta_tmp1 = Vector_Input.qVec_Component1 * (int32_t)Local_Vector_Components.hSin;
  wVec_beta_tmp2 = Vector_Input.qVec_Component2 * (int32_t)Local_Vector_Components.hCos;
 8001f5e:	fb00 f404 	mul.w	r4, r0, r4
  Vector_Output.qVec_Component2 = (int16_t)((wVec_beta_tmp2-wVec_beta_tmp1)/32768);
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
  that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
  the compiler to perform the shift (instead of LSR logical shift right) */
  Vector_Output.qVec_Component2 = (int16_t)((wVec_beta_tmp2-wVec_beta_tmp1) >>15);
 8001f62:	fb05 4412 	mls	r4, r5, r2, r4
#endif

  return(Vector_Output);
 8001f66:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 8001f6a:	2000      	movs	r0, #0
 8001f6c:	f363 000f 	bfi	r0, r3, #0, #16
 8001f70:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 8001f74:	f364 401f 	bfi	r0, r4, #16, #16
}
 8001f78:	b005      	add	sp, #20
 8001f7a:	bd30      	pop	{r4, r5, pc}

08001f7c <FOC_Clear>:
 *         controller. It must be called before each motor restart.
 *         It does not clear speed sensor.
 * @param  bMotor related motor it can be M1 or M2
 */
__weak void FOC_Clear(uint8_t bMotor)
{
 8001f7c:	b538      	push	{r3, r4, r5, lr}
	FOCVars[bMotor].hTeref = (int16_t)0;
	FOCVars[bMotor].Vqd = NULL_qd;
	FOCVars[bMotor].Valphabeta = NULL_alphabeta;
	FOCVars[bMotor].hElAngle = (int16_t)0;

	PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8001f7e:	4a17      	ldr	r2, [pc, #92]	@ (8001fdc <FOC_Clear+0x60>)
 8001f80:	4917      	ldr	r1, [pc, #92]	@ (8001fe0 <FOC_Clear+0x64>)
 8001f82:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8001f86:	ea4f 0c83 	mov.w	ip, r3, lsl #2
{
 8001f8a:	4605      	mov	r5, r0
	PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8001f8c:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8001f90:	f10c 0210 	add.w	r2, ip, #16
 8001f94:	440a      	add	r2, r1
 8001f96:	eb01 0383 	add.w	r3, r1, r3, lsl #2
	FOCVars[bMotor].Iab = NULL_ab;
 8001f9a:	2400      	movs	r4, #0
 8001f9c:	f841 400c 	str.w	r4, [r1, ip]
 8001fa0:	e9c3 4401 	strd	r4, r4, [r3, #4]
 8001fa4:	60dc      	str	r4, [r3, #12]
	PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8001fa6:	4621      	mov	r1, r4
	FOCVars[bMotor].Vqd = NULL_qd;
 8001fa8:	f8c2 4002 	str.w	r4, [r2, #2]
 8001fac:	f8c2 4006 	str.w	r4, [r2, #6]
 8001fb0:	f8c2 400a 	str.w	r4, [r2, #10]
	PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8001fb4:	f005 fcfa 	bl	80079ac <PID_SetIntegralTerm>
	PID_SetIntegralTerm(pPIDId[bMotor], (int32_t)0);
 8001fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8001fe4 <FOC_Clear+0x68>)
 8001fba:	4621      	mov	r1, r4
 8001fbc:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8001fc0:	f005 fcf4 	bl	80079ac <PID_SetIntegralTerm>

	STC_Clear(pSTC[bMotor]);
 8001fc4:	4b08      	ldr	r3, [pc, #32]	@ (8001fe8 <FOC_Clear+0x6c>)
 8001fc6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8001fca:	f000 ffe5 	bl	8002f98 <STC_Clear>

	PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001fce:	4b07      	ldr	r3, [pc, #28]	@ (8001fec <FOC_Clear+0x70>)
 8001fd0:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
	

	/* USER CODE BEGIN FOC_Clear 1 */

	/* USER CODE END FOC_Clear 1 */
}
 8001fd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001fd8:	f000 bee4 	b.w	8002da4 <PWMC_SwitchOffPWM>
 8001fdc:	20000100 	.word	0x20000100
 8001fe0:	20000704 	.word	0x20000704
 8001fe4:	200000fc 	.word	0x200000fc
 8001fe8:	20000104 	.word	0x20000104
 8001fec:	20000700 	.word	0x20000700

08001ff0 <MCboot>:
{
 8001ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001ff4:	4b34      	ldr	r3, [pc, #208]	@ (80020c8 <MCboot+0xd8>)
	pCLM[M1] = &CircleLimitationM1;
 8001ff6:	4a35      	ldr	r2, [pc, #212]	@ (80020cc <MCboot+0xdc>)
	bMCBootCompleted = 0;
 8001ff8:	f8df 911c 	ldr.w	r9, [pc, #284]	@ 8002118 <MCboot+0x128>
	pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001ffc:	4e34      	ldr	r6, [pc, #208]	@ (80020d0 <MCboot+0xe0>)
	pCLM[M1] = &CircleLimitationM1;
 8001ffe:	4935      	ldr	r1, [pc, #212]	@ (80020d4 <MCboot+0xe4>)
	PID_HandleInit(&PIDSpeedHandle_M1);
 8002000:	4c35      	ldr	r4, [pc, #212]	@ (80020d8 <MCboot+0xe8>)
	STC_Init(pSTC[M1], &PIDSpeedHandle_M1, &ACIM_LSO_Component_M1._SpeedEstimator);
 8002002:	4d36      	ldr	r5, [pc, #216]	@ (80020dc <MCboot+0xec>)
	RVBS_Init(&BusVoltageSensor_M1);
 8002004:	4f36      	ldr	r7, [pc, #216]	@ (80020e0 <MCboot+0xf0>)
{
 8002006:	b083      	sub	sp, #12
	bMCBootCompleted = 0;
 8002008:	f04f 0b00 	mov.w	fp, #0
{
 800200c:	4680      	mov	r8, r0
	R3_2_Init(&PWM_Handle_M1);
 800200e:	4618      	mov	r0, r3
	pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8002010:	6033      	str	r3, [r6, #0]
	pCLM[M1] = &CircleLimitationM1;
 8002012:	6011      	str	r1, [r2, #0]
	bMCBootCompleted = 0;
 8002014:	f889 b000 	strb.w	fp, [r9]
	R3_2_Init(&PWM_Handle_M1);
 8002018:	f006 f8b0 	bl	800817c <R3_2_Init>
	ASPEP_start (&aspepOverUartA);
 800201c:	4831      	ldr	r0, [pc, #196]	@ (80020e4 <MCboot+0xf4>)
 800201e:	f7fe ff77 	bl	8000f10 <ASPEP_start>
	startTimers();
 8002022:	f000 fd2f 	bl	8002a84 <startTimers>
	PID_HandleInit(&PIDSpeedHandle_M1);
 8002026:	4620      	mov	r0, r4
 8002028:	f005 fcac 	bl	8007984 <PID_HandleInit>
	STC_Init(pSTC[M1], &PIDSpeedHandle_M1, &ACIM_LSO_Component_M1._SpeedEstimator);
 800202c:	4621      	mov	r1, r4
 800202e:	4a2e      	ldr	r2, [pc, #184]	@ (80020e8 <MCboot+0xf8>)
 8002030:	6828      	ldr	r0, [r5, #0]
	pMPM[M1]->pFOCVars = &FOCVars[M1];
 8002032:	4c2e      	ldr	r4, [pc, #184]	@ (80020ec <MCboot+0xfc>)
	STC_Init(pSTC[M1], &PIDSpeedHandle_M1, &ACIM_LSO_Component_M1._SpeedEstimator);
 8002034:	f000 ff9a 	bl	8002f6c <STC_Init>
	PID_HandleInit(&PIDIqHandle_M1);
 8002038:	482d      	ldr	r0, [pc, #180]	@ (80020f0 <MCboot+0x100>)
 800203a:	f005 fca3 	bl	8007984 <PID_HandleInit>
	PID_HandleInit(&PIDIdHandle_M1);
 800203e:	482d      	ldr	r0, [pc, #180]	@ (80020f4 <MCboot+0x104>)
 8002040:	f005 fca0 	bl	8007984 <PID_HandleInit>
	(void)RCM_RegisterRegConv(&VbusRegConv_M1);
 8002044:	482c      	ldr	r0, [pc, #176]	@ (80020f8 <MCboot+0x108>)
 8002046:	f000 fefd 	bl	8002e44 <RCM_RegisterRegConv>
	RVBS_Init(&BusVoltageSensor_M1);
 800204a:	4638      	mov	r0, r7
 800204c:	f006 fc4a 	bl	80088e4 <RVBS_Init>
	pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8002050:	4b2a      	ldr	r3, [pc, #168]	@ (80020fc <MCboot+0x10c>)
	(void)RCM_RegisterRegConv(&TempRegConv_M1);
 8002052:	482b      	ldr	r0, [pc, #172]	@ (8002100 <MCboot+0x110>)
	pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	60df      	str	r7, [r3, #12]
	pMPM[M1]->pFOCVars = &FOCVars[M1];
 8002058:	609c      	str	r4, [r3, #8]
	(void)RCM_RegisterRegConv(&TempRegConv_M1);
 800205a:	f000 fef3 	bl	8002e44 <RCM_RegisterRegConv>
	NTC_Init(&TempSensor_M1);
 800205e:	4829      	ldr	r0, [pc, #164]	@ (8002104 <MCboot+0x114>)
 8002060:	f005 fbea 	bl	8007838 <NTC_Init>
	FOC_Clear(M1);
 8002064:	4658      	mov	r0, fp
 8002066:	f7ff ff89 	bl	8001f7c <FOC_Clear>
	FOCVars[M1].bDriveInput = EXTERNAL;
 800206a:	f04f 0a01 	mov.w	sl, #1
	FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 800206e:	6828      	ldr	r0, [r5, #0]
	FOCVars[M1].bDriveInput = EXTERNAL;
 8002070:	f884 a020 	strb.w	sl, [r4, #32]
	FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8002074:	f001 f826 	bl	80030c4 <STC_GetDefaultIqdref>
 8002078:	60e0      	str	r0, [r4, #12]
	FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 800207a:	6828      	ldr	r0, [r5, #0]
 800207c:	f001 f822 	bl	80030c4 <STC_GetDefaultIqdref>
	MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 8002080:	6833      	ldr	r3, [r6, #0]
 8002082:	4e21      	ldr	r6, [pc, #132]	@ (8002108 <MCboot+0x118>)
 8002084:	6829      	ldr	r1, [r5, #0]
	FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8002086:	f3c0 400f 	ubfx	r0, r0, #16, #16
	MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 800208a:	4622      	mov	r2, r4
	FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 800208c:	8220      	strh	r0, [r4, #16]
	MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 800208e:	4630      	mov	r0, r6
 8002090:	f7ff fdc4 	bl	8001c1c <MCI_Init>
	MCI_ExecSpeedRamp(&Mci[M1],
 8002094:	6828      	ldr	r0, [r5, #0]
 8002096:	f001 f811 	bl	80030bc <STC_GetMecSpeedRefUnitDefault>
 800209a:	465a      	mov	r2, fp
 800209c:	4601      	mov	r1, r0
 800209e:	4630      	mov	r0, r6
 80020a0:	f7ff fdcc 	bl	8001c3c <MCI_ExecSpeedRamp>
	pACIM_LSO[M1] = pACIM_LSO_Component_M1;
 80020a4:	4b19      	ldr	r3, [pc, #100]	@ (800210c <MCboot+0x11c>)
	pMCIList[M1] = &Mci[M1];
 80020a6:	f8c8 6000 	str.w	r6, [r8]
	pACIM_LSO[M1] = pACIM_LSO_Component_M1;
 80020aa:	6818      	ldr	r0, [r3, #0]
 80020ac:	4b18      	ldr	r3, [pc, #96]	@ (8002110 <MCboot+0x120>)
	pACIM_LSO[M1]->pFOCVars = &FOCVars[M1];
 80020ae:	6244      	str	r4, [r0, #36]	@ 0x24
	pACIM_LSO[M1] = pACIM_LSO_Component_M1;
 80020b0:	6018      	str	r0, [r3, #0]
	ACIM_LSO_Init(pACIM_LSO[M1], &(BusVoltageSensor_M1._Super));
 80020b2:	4639      	mov	r1, r7
	Mci[M1].pScale = &scaleParams_M1;
 80020b4:	4b17      	ldr	r3, [pc, #92]	@ (8002114 <MCboot+0x124>)
 80020b6:	61f3      	str	r3, [r6, #28]
	ACIM_LSO_Init(pACIM_LSO[M1], &(BusVoltageSensor_M1._Super));
 80020b8:	f005 f8d0 	bl	800725c <ACIM_LSO_Init>
	bMCBootCompleted = 1;
 80020bc:	f889 a000 	strb.w	sl, [r9]
}
 80020c0:	b003      	add	sp, #12
 80020c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80020c6:	bf00      	nop
 80020c8:	20000158 	.word	0x20000158
 80020cc:	200006fc 	.word	0x200006fc
 80020d0:	20000700 	.word	0x20000700
 80020d4:	20000108 	.word	0x20000108
 80020d8:	20000288 	.word	0x20000288
 80020dc:	20000104 	.word	0x20000104
 80020e0:	2000010c 	.word	0x2000010c
 80020e4:	20000320 	.word	0x20000320
 80020e8:	20000004 	.word	0x20000004
 80020ec:	20000704 	.word	0x20000704
 80020f0:	2000025c 	.word	0x2000025c
 80020f4:	20000230 	.word	0x20000230
 80020f8:	20000120 	.word	0x20000120
 80020fc:	200000f8 	.word	0x200000f8
 8002100:	20000148 	.word	0x20000148
 8002104:	20000130 	.word	0x20000130
 8002108:	200006c8 	.word	0x200006c8
 800210c:	20000000 	.word	0x20000000
 8002110:	200006f8 	.word	0x200006f8
 8002114:	200002d4 	.word	0x200002d4
 8002118:	200006f1 	.word	0x200006f1

0800211c <FOC_InitAdditionalMethods>:
__weak void FOC_InitAdditionalMethods(uint8_t bMotor)
{
	/* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

	/* USER CODE END FOC_InitAdditionalMethods 0 */
}
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop

08002120 <FOC_CalcCurrRef>:
 *         MTPA algorithm(s). It must be called with the periodicity specified
 *         in oTSC parameters
 * @param  bMotor related motor it can be M1 or M2
 */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 8002120:	b510      	push	{r4, lr}

	/* USER CODE BEGIN FOC_CalcCurrRef 0 */

	/* USER CODE END FOC_CalcCurrRef 0 */

	if(FOCVars[bMotor].bDriveInput == INTERNAL)
 8002122:	4c08      	ldr	r4, [pc, #32]	@ (8002144 <FOC_CalcCurrRef+0x24>)
 8002124:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8002128:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800212c:	f894 3020 	ldrb.w	r3, [r4, #32]
 8002130:	b103      	cbz	r3, 8002134 <FOC_CalcCurrRef+0x14>
	}

	/* USER CODE BEGIN FOC_CalcCurrRef 1 */

	/* USER CODE END FOC_CalcCurrRef 1 */
}
 8002132:	bd10      	pop	{r4, pc}
		FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 8002134:	4b04      	ldr	r3, [pc, #16]	@ (8002148 <FOC_CalcCurrRef+0x28>)
 8002136:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800213a:	f000 ff89 	bl	8003050 <STC_CalcTorqueReference>
 800213e:	8360      	strh	r0, [r4, #26]
		FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 8002140:	81a0      	strh	r0, [r4, #12]
}
 8002142:	bd10      	pop	{r4, pc}
 8002144:	20000704 	.word	0x20000704
 8002148:	20000104 	.word	0x20000104

0800214c <TSK_SetChargeBootCapDelayM1>:
 * @param  hTickCount number of ticks to be counted
 * @retval void
 */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
	hBootCapDelayCounterM1 = hTickCount;
 800214c:	4b01      	ldr	r3, [pc, #4]	@ (8002154 <TSK_SetChargeBootCapDelayM1+0x8>)
 800214e:	8018      	strh	r0, [r3, #0]
}
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	200006f4 	.word	0x200006f4

08002158 <TSK_ChargeBootCapDelayHasElapsedM1>:
 */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
	bool retVal = false;

	if (hBootCapDelayCounterM1 == 0)
 8002158:	4b03      	ldr	r3, [pc, #12]	@ (8002168 <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 800215a:	8818      	ldrh	r0, [r3, #0]
 800215c:	b280      	uxth	r0, r0
	{
		/* Nothing to do */
	}

	return (retVal);
}
 800215e:	fab0 f080 	clz	r0, r0
 8002162:	0940      	lsrs	r0, r0, #5
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	200006f4 	.word	0x200006f4

0800216c <TSK_SetStopPermanencyTimeM1>:
 * @param  hTickCount number of ticks to be counted
 * @retval void
 */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
	hStopPermanencyCounterM1 = hTickCount;
 800216c:	4b01      	ldr	r3, [pc, #4]	@ (8002174 <TSK_SetStopPermanencyTimeM1+0x8>)
 800216e:	8018      	strh	r0, [r3, #0]
}
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	200006f2 	.word	0x200006f2

08002178 <TSK_StopPermanencyTimeHasElapsedM1>:
 * @retval bool true if time is elapsed, false otherwise
 */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
	bool retVal = false;
	if (hStopPermanencyCounterM1 == 0)
 8002178:	4b03      	ldr	r3, [pc, #12]	@ (8002188 <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 800217a:	8818      	ldrh	r0, [r3, #0]
 800217c:	b280      	uxth	r0, r0
	else
	{
		/* Nothing to do */
	}
	return (retVal);
}
 800217e:	fab0 f080 	clz	r0, r0
 8002182:	0940      	lsrs	r0, r0, #5
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	200006f2 	.word	0x200006f2

0800218c <TSK_MediumFrequencyTaskM1>:
{
 800218c:	b570      	push	{r4, r5, r6, lr}
	PQD_CalcElMotorPower(pMPM[M1]);
 800218e:	4d90      	ldr	r5, [pc, #576]	@ (80023d0 <TSK_MediumFrequencyTaskM1+0x244>)
	if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8002190:	4c90      	ldr	r4, [pc, #576]	@ (80023d4 <TSK_MediumFrequencyTaskM1+0x248>)
	PQD_CalcElMotorPower(pMPM[M1]);
 8002192:	6828      	ldr	r0, [r5, #0]
 8002194:	f005 fc7c 	bl	8007a90 <PQD_CalcElMotorPower>
	if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8002198:	4620      	mov	r0, r4
 800219a:	f7ff fdb9 	bl	8001d10 <MCI_GetCurrentFaults>
 800219e:	b110      	cbz	r0, 80021a6 <TSK_MediumFrequencyTaskM1+0x1a>
		Mci[M1].State = FAULT_NOW;
 80021a0:	230a      	movs	r3, #10
 80021a2:	7663      	strb	r3, [r4, #25]
}
 80021a4:	bd70      	pop	{r4, r5, r6, pc}
		if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 80021a6:	4620      	mov	r0, r4
 80021a8:	f7ff fdb0 	bl	8001d0c <MCI_GetOccurredFaults>
 80021ac:	bb70      	cbnz	r0, 800220c <TSK_MediumFrequencyTaskM1+0x80>
			switch (Mci[M1].State)
 80021ae:	7e63      	ldrb	r3, [r4, #25]
 80021b0:	2b13      	cmp	r3, #19
 80021b2:	d8f7      	bhi.n	80021a4 <TSK_MediumFrequencyTaskM1+0x18>
 80021b4:	a201      	add	r2, pc, #4	@ (adr r2, 80021bc <TSK_MediumFrequencyTaskM1+0x30>)
 80021b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ba:	bf00      	nop
 80021bc:	08002317 	.word	0x08002317
 80021c0:	080021a5 	.word	0x080021a5
 80021c4:	080021a5 	.word	0x080021a5
 80021c8:	080021a5 	.word	0x080021a5
 80021cc:	080022df 	.word	0x080022df
 80021d0:	080021a5 	.word	0x080021a5
 80021d4:	080022bd 	.word	0x080022bd
 80021d8:	080021a5 	.word	0x080021a5
 80021dc:	08002297 	.word	0x08002297
 80021e0:	080021a5 	.word	0x080021a5
 80021e4:	0800220d 	.word	0x0800220d
 80021e8:	0800228b 	.word	0x0800228b
 80021ec:	080021a5 	.word	0x080021a5
 80021f0:	080021a5 	.word	0x080021a5
 80021f4:	080021a5 	.word	0x080021a5
 80021f8:	080021a5 	.word	0x080021a5
 80021fc:	08002253 	.word	0x08002253
 8002200:	08002221 	.word	0x08002221
 8002204:	080021a5 	.word	0x080021a5
 8002208:	08002213 	.word	0x08002213
			Mci[M1].State = FAULT_OVER;
 800220c:	230b      	movs	r3, #11
 800220e:	7663      	strb	r3, [r4, #25]
}
 8002210:	bd70      	pop	{r4, r5, r6, pc}
				if (MCI_STOP == Mci[M1].DirectCommand)
 8002212:	7e23      	ldrb	r3, [r4, #24]
 8002214:	2b05      	cmp	r3, #5
 8002216:	f000 808e 	beq.w	8002336 <TSK_MediumFrequencyTaskM1+0x1aa>
					Mci[M1].State = RUN;
 800221a:	2306      	movs	r3, #6
 800221c:	7663      	strb	r3, [r4, #25]
}
 800221e:	bd70      	pop	{r4, r5, r6, pc}
				if (MCI_STOP == Mci[M1].DirectCommand)
 8002220:	7e23      	ldrb	r3, [r4, #24]
					if (pwmcHandle[M1]->offsetCalibStatus == false)
 8002222:	4e6d      	ldr	r6, [pc, #436]	@ (80023d8 <TSK_MediumFrequencyTaskM1+0x24c>)
				if (MCI_STOP == Mci[M1].DirectCommand)
 8002224:	2b05      	cmp	r3, #5
					if (pwmcHandle[M1]->offsetCalibStatus == false)
 8002226:	6830      	ldr	r0, [r6, #0]
				if (MCI_STOP == Mci[M1].DirectCommand)
 8002228:	f000 8087 	beq.w	800233a <TSK_MediumFrequencyTaskM1+0x1ae>
					if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 800222c:	2101      	movs	r1, #1
 800222e:	f000 fdbb 	bl	8002da8 <PWMC_CurrentReadingCalibr>
 8002232:	2800      	cmp	r0, #0
 8002234:	d0b6      	beq.n	80021a4 <TSK_MediumFrequencyTaskM1+0x18>
						if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 8002236:	7e23      	ldrb	r3, [r4, #24]
 8002238:	2b03      	cmp	r3, #3
 800223a:	f000 80c0 	beq.w	80023be <TSK_MediumFrequencyTaskM1+0x232>
							R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 800223e:	6830      	ldr	r0, [r6, #0]
 8002240:	2100      	movs	r1, #0
 8002242:	f005 fecb 	bl	8007fdc <R3_2_TurnOnLowSides>
							TSK_SetChargeBootCapDelayM1(CHARGE_BOOT_CAP_TICKS);
 8002246:	2014      	movs	r0, #20
 8002248:	f7ff ff80 	bl	800214c <TSK_SetChargeBootCapDelayM1>
							Mci[M1].State = CHARGE_BOOT_CAP;
 800224c:	2310      	movs	r3, #16
 800224e:	7663      	strb	r3, [r4, #25]
}
 8002250:	bd70      	pop	{r4, r5, r6, pc}
				if (MCI_STOP == Mci[M1].DirectCommand)
 8002252:	7e23      	ldrb	r3, [r4, #24]
 8002254:	2b05      	cmp	r3, #5
 8002256:	d06e      	beq.n	8002336 <TSK_MediumFrequencyTaskM1+0x1aa>
					if (TSK_ChargeBootCapDelayHasElapsedM1())
 8002258:	f7ff ff7e 	bl	8002158 <TSK_ChargeBootCapDelayHasElapsedM1>
 800225c:	2800      	cmp	r0, #0
 800225e:	d0a1      	beq.n	80021a4 <TSK_MediumFrequencyTaskM1+0x18>
						R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8002260:	4d5d      	ldr	r5, [pc, #372]	@ (80023d8 <TSK_MediumFrequencyTaskM1+0x24c>)
 8002262:	6828      	ldr	r0, [r5, #0]
 8002264:	f005 fef4 	bl	8008050 <R3_2_SwitchOffPWM>
						FOC_Clear( M1 );
 8002268:	2000      	movs	r0, #0
 800226a:	f7ff fe87 	bl	8001f7c <FOC_Clear>
						ACIM_LSO_Clear(pACIM_LSO[M1]);
 800226e:	495b      	ldr	r1, [pc, #364]	@ (80023dc <TSK_MediumFrequencyTaskM1+0x250>)
						bACIM_MagnValidCount = 0;
 8002270:	4b5b      	ldr	r3, [pc, #364]	@ (80023e0 <TSK_MediumFrequencyTaskM1+0x254>)
						ACIM_LSO_Clear(pACIM_LSO[M1]);
 8002272:	6808      	ldr	r0, [r1, #0]
						bACIM_MagnValidCount = 0;
 8002274:	2200      	movs	r2, #0
 8002276:	701a      	strb	r2, [r3, #0]
						ACIM_LSO_Clear(pACIM_LSO[M1]);
 8002278:	f005 f914 	bl	80074a4 <ACIM_LSO_Clear>
						Mci[M1].State = START;
 800227c:	2304      	movs	r3, #4
 800227e:	7663      	strb	r3, [r4, #25]
						R3_2_SwitchOnPWM(pwmcHandle[M1]);
 8002280:	6828      	ldr	r0, [r5, #0]
}
 8002282:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						R3_2_SwitchOnPWM(pwmcHandle[M1]);
 8002286:	f005 bddd 	b.w	8007e44 <R3_2_SwitchOnPWM>
				if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 800228a:	7e23      	ldrb	r3, [r4, #24]
 800228c:	2b02      	cmp	r3, #2
 800228e:	d189      	bne.n	80021a4 <TSK_MediumFrequencyTaskM1+0x18>
					Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8002290:	2300      	movs	r3, #0
 8002292:	8323      	strh	r3, [r4, #24]
}
 8002294:	bd70      	pop	{r4, r5, r6, pc}
				R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8002296:	4b50      	ldr	r3, [pc, #320]	@ (80023d8 <TSK_MediumFrequencyTaskM1+0x24c>)
 8002298:	6818      	ldr	r0, [r3, #0]
 800229a:	f005 fed9 	bl	8008050 <R3_2_SwitchOffPWM>
				FOC_Clear(M1);
 800229e:	2000      	movs	r0, #0
 80022a0:	f7ff fe6c 	bl	8001f7c <FOC_Clear>
				ACIM_LSO_Clear(pACIM_LSO[M1]);
 80022a4:	4b4d      	ldr	r3, [pc, #308]	@ (80023dc <TSK_MediumFrequencyTaskM1+0x250>)
 80022a6:	6818      	ldr	r0, [r3, #0]
 80022a8:	f005 f8fc 	bl	80074a4 <ACIM_LSO_Clear>
				if(TSK_StopPermanencyTimeHasElapsedM1())
 80022ac:	f7ff ff64 	bl	8002178 <TSK_StopPermanencyTimeHasElapsedM1>
 80022b0:	2800      	cmp	r0, #0
 80022b2:	f43f af77 	beq.w	80021a4 <TSK_MediumFrequencyTaskM1+0x18>
					Mci[M1].State = IDLE;
 80022b6:	2300      	movs	r3, #0
 80022b8:	7663      	strb	r3, [r4, #25]
}
 80022ba:	bd70      	pop	{r4, r5, r6, pc}
				if (MCI_STOP == Mci[M1].DirectCommand)
 80022bc:	7e23      	ldrb	r3, [r4, #24]
 80022be:	2b05      	cmp	r3, #5
 80022c0:	d039      	beq.n	8002336 <TSK_MediumFrequencyTaskM1+0x1aa>
					MCI_ExecBufferedCommands(&Mci[M1]);
 80022c2:	4844      	ldr	r0, [pc, #272]	@ (80023d4 <TSK_MediumFrequencyTaskM1+0x248>)
 80022c4:	f7ff fce4 	bl	8001c90 <MCI_ExecBufferedCommands>
					if(!ACIM_LSO_CheckIntegrity(pACIM_LSO[M1]))
 80022c8:	4b44      	ldr	r3, [pc, #272]	@ (80023dc <TSK_MediumFrequencyTaskM1+0x250>)
 80022ca:	6818      	ldr	r0, [r3, #0]
 80022cc:	f005 f904 	bl	80074d8 <ACIM_LSO_CheckIntegrity>
 80022d0:	4602      	mov	r2, r0
 80022d2:	2800      	cmp	r0, #0
 80022d4:	d06e      	beq.n	80023b4 <TSK_MediumFrequencyTaskM1+0x228>
					FOC_CalcCurrRef(M1);
 80022d6:	2000      	movs	r0, #0
 80022d8:	f7ff ff22 	bl	8002120 <FOC_CalcCurrRef>
}
 80022dc:	bd70      	pop	{r4, r5, r6, pc}
				if (MCI_STOP == Mci[M1].DirectCommand)
 80022de:	7e23      	ldrb	r3, [r4, #24]
 80022e0:	2b05      	cmp	r3, #5
 80022e2:	d028      	beq.n	8002336 <TSK_MediumFrequencyTaskM1+0x1aa>

bool ACIM_IsMagnetized(void)
{
	bool bRetVal = false;

	FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 80022e4:	4e3f      	ldr	r6, [pc, #252]	@ (80023e4 <TSK_MediumFrequencyTaskM1+0x258>)
 80022e6:	4d40      	ldr	r5, [pc, #256]	@ (80023e8 <TSK_MediumFrequencyTaskM1+0x25c>)
 80022e8:	6830      	ldr	r0, [r6, #0]
 80022ea:	f000 feeb 	bl	80030c4 <STC_GetDefaultIqdref>

	if(bACIM_MagnValidCount<MAGN_VALIDATION_TICKS)
 80022ee:	4a3c      	ldr	r2, [pc, #240]	@ (80023e0 <TSK_MediumFrequencyTaskM1+0x254>)
	FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 80022f0:	60e8      	str	r0, [r5, #12]
	if(bACIM_MagnValidCount<MAGN_VALIDATION_TICKS)
 80022f2:	7813      	ldrb	r3, [r2, #0]
 80022f4:	2b09      	cmp	r3, #9
 80022f6:	d92f      	bls.n	8002358 <TSK_MediumFrequencyTaskM1+0x1cc>
		FOC_InitAdditionalMethods(M1);
 80022f8:	2000      	movs	r0, #0
 80022fa:	f7ff ff0f 	bl	800211c <FOC_InitAdditionalMethods>
		FOC_CalcCurrRef(M1);
 80022fe:	2000      	movs	r0, #0
 8002300:	f7ff ff0e 	bl	8002120 <FOC_CalcCurrRef>
		STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 8002304:	6830      	ldr	r0, [r6, #0]
 8002306:	f000 fee3 	bl	80030d0 <STC_ForceSpeedReferenceToCurrentSpeed>
		MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 800230a:	4832      	ldr	r0, [pc, #200]	@ (80023d4 <TSK_MediumFrequencyTaskM1+0x248>)
 800230c:	f7ff fcc0 	bl	8001c90 <MCI_ExecBufferedCommands>
		Mci[M1].State = RUN;
 8002310:	2306      	movs	r3, #6
 8002312:	7663      	strb	r3, [r4, #25]
}
 8002314:	bd70      	pop	{r4, r5, r6, pc}
				if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 8002316:	7e23      	ldrb	r3, [r4, #24]
 8002318:	f003 03fd 	and.w	r3, r3, #253	@ 0xfd
 800231c:	2b01      	cmp	r3, #1
 800231e:	f47f af41 	bne.w	80021a4 <TSK_MediumFrequencyTaskM1+0x18>
					if (pwmcHandle[M1]->offsetCalibStatus == false)
 8002322:	4d2d      	ldr	r5, [pc, #180]	@ (80023d8 <TSK_MediumFrequencyTaskM1+0x24c>)
 8002324:	6828      	ldr	r0, [r5, #0]
 8002326:	f890 107f 	ldrb.w	r1, [r0, #127]	@ 0x7f
 800232a:	bbc1      	cbnz	r1, 800239e <TSK_MediumFrequencyTaskM1+0x212>
						PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 800232c:	f000 fd3c 	bl	8002da8 <PWMC_CurrentReadingCalibr>
						Mci[M1].State = OFFSET_CALIB;
 8002330:	2311      	movs	r3, #17
 8002332:	7663      	strb	r3, [r4, #25]
}
 8002334:	bd70      	pop	{r4, r5, r6, pc}
	R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8002336:	4b28      	ldr	r3, [pc, #160]	@ (80023d8 <TSK_MediumFrequencyTaskM1+0x24c>)
 8002338:	6818      	ldr	r0, [r3, #0]
 800233a:	f005 fe89 	bl	8008050 <R3_2_SwitchOffPWM>
	FOC_Clear(motor);
 800233e:	2000      	movs	r0, #0
 8002340:	f7ff fe1c 	bl	8001f7c <FOC_Clear>
	PQD_Clear(pMPM[motor]);
 8002344:	6828      	ldr	r0, [r5, #0]
 8002346:	f005 fbbf 	bl	8007ac8 <PQD_Clear>
	TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 800234a:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800234e:	f7ff ff0d 	bl	800216c <TSK_SetStopPermanencyTimeM1>
	Mci[motor].State = STOP;
 8002352:	2308      	movs	r3, #8
 8002354:	7663      	strb	r3, [r4, #25]
}
 8002356:	bd70      	pop	{r4, r5, r6, pc}
	{
		if((FOCVars[M1].Iqd.d >= ((int16_t)((float)FOCVars[M1].Iqdref.d * LOWER_BW_LIMIT_PERC)))&&
 8002358:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800235c:	eddf 7a23 	vldr	s15, [pc, #140]	@ 80023ec <TSK_MediumFrequencyTaskM1+0x260>
 8002360:	f9b5 100a 	ldrsh.w	r1, [r5, #10]
 8002364:	ee07 3a10 	vmov	s14, r3
 8002368:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800236c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002370:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002374:	ee17 3a90 	vmov	r3, s15
 8002378:	b21b      	sxth	r3, r3
 800237a:	428b      	cmp	r3, r1
 800237c:	dc17      	bgt.n	80023ae <TSK_MediumFrequencyTaskM1+0x222>
				(FOCVars[M1].Iqd.d <= ((int16_t)((float)FOCVars[M1].Iqdref.d * UPPER_BW_LIMIT_PERC))))
 800237e:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 80023f0 <TSK_MediumFrequencyTaskM1+0x264>
 8002382:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002386:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		if((FOCVars[M1].Iqd.d >= ((int16_t)((float)FOCVars[M1].Iqdref.d * LOWER_BW_LIMIT_PERC)))&&
 800238a:	ee17 3a90 	vmov	r3, s15
 800238e:	b21b      	sxth	r3, r3
 8002390:	428b      	cmp	r3, r1
 8002392:	db0c      	blt.n	80023ae <TSK_MediumFrequencyTaskM1+0x222>
		{
			bACIM_MagnValidCount++;
 8002394:	7813      	ldrb	r3, [r2, #0]
 8002396:	3301      	adds	r3, #1
 8002398:	b2db      	uxtb	r3, r3
 800239a:	7013      	strb	r3, [r2, #0]
}
 800239c:	bd70      	pop	{r4, r5, r6, pc}
						PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 800239e:	4619      	mov	r1, r3
						pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 80023a0:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
						PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 80023a4:	f000 fd00 	bl	8002da8 <PWMC_CurrentReadingCalibr>
						R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 80023a8:	6828      	ldr	r0, [r5, #0]
 80023aa:	2100      	movs	r1, #0
 80023ac:	e749      	b.n	8002242 <TSK_MediumFrequencyTaskM1+0xb6>
		}
		else
		{
			bACIM_MagnValidCount = 0;
 80023ae:	2300      	movs	r3, #0
 80023b0:	7013      	strb	r3, [r2, #0]
}
 80023b2:	bd70      	pop	{r4, r5, r6, pc}
						MCI_FaultProcessing(&Mci[M1], MC_SPEED_FDBK, 0);
 80023b4:	4807      	ldr	r0, [pc, #28]	@ (80023d4 <TSK_MediumFrequencyTaskM1+0x248>)
 80023b6:	2120      	movs	r1, #32
 80023b8:	f7ff fc5e 	bl	8001c78 <MCI_FaultProcessing>
 80023bc:	e78b      	b.n	80022d6 <TSK_MediumFrequencyTaskM1+0x14a>
							FOC_Clear(M1);
 80023be:	2000      	movs	r0, #0
 80023c0:	f7ff fddc 	bl	8001f7c <FOC_Clear>
							PQD_Clear(pMPM[M1]);
 80023c4:	6828      	ldr	r0, [r5, #0]
 80023c6:	f005 fb7f 	bl	8007ac8 <PQD_Clear>
							Mci[M1].DirectCommand = MCI_NO_COMMAND;
 80023ca:	2300      	movs	r3, #0
 80023cc:	8323      	strh	r3, [r4, #24]
}
 80023ce:	bd70      	pop	{r4, r5, r6, pc}
 80023d0:	200000f8 	.word	0x200000f8
 80023d4:	200006c8 	.word	0x200006c8
 80023d8:	20000700 	.word	0x20000700
 80023dc:	200006f8 	.word	0x200006f8
 80023e0:	200006f0 	.word	0x200006f0
 80023e4:	20000104 	.word	0x20000104
 80023e8:	20000704 	.word	0x20000704
 80023ec:	3f333333 	.word	0x3f333333
 80023f0:	3fa66666 	.word	0x3fa66666

080023f4 <MC_Scheduler>:
	if (((uint8_t)1) == bMCBootCompleted)
 80023f4:	4b1e      	ldr	r3, [pc, #120]	@ (8002470 <MC_Scheduler+0x7c>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d000      	beq.n	80023fe <MC_Scheduler+0xa>
 80023fc:	4770      	bx	lr
{
 80023fe:	b570      	push	{r4, r5, r6, lr}
		if(hMFTaskCounterM1 > 0u)
 8002400:	4c1c      	ldr	r4, [pc, #112]	@ (8002474 <MC_Scheduler+0x80>)
 8002402:	8823      	ldrh	r3, [r4, #0]
 8002404:	b29b      	uxth	r3, r3
 8002406:	b1a3      	cbz	r3, 8002432 <MC_Scheduler+0x3e>
			hMFTaskCounterM1--;
 8002408:	8823      	ldrh	r3, [r4, #0]
 800240a:	3b01      	subs	r3, #1
 800240c:	b29b      	uxth	r3, r3
 800240e:	8023      	strh	r3, [r4, #0]
		if(hBootCapDelayCounterM1 > 0U)
 8002410:	4a19      	ldr	r2, [pc, #100]	@ (8002478 <MC_Scheduler+0x84>)
 8002412:	8813      	ldrh	r3, [r2, #0]
 8002414:	b29b      	uxth	r3, r3
 8002416:	b11b      	cbz	r3, 8002420 <MC_Scheduler+0x2c>
			hBootCapDelayCounterM1--;
 8002418:	8813      	ldrh	r3, [r2, #0]
 800241a:	3b01      	subs	r3, #1
 800241c:	b29b      	uxth	r3, r3
 800241e:	8013      	strh	r3, [r2, #0]
		if(hStopPermanencyCounterM1 > 0U)
 8002420:	4a16      	ldr	r2, [pc, #88]	@ (800247c <MC_Scheduler+0x88>)
 8002422:	8813      	ldrh	r3, [r2, #0]
 8002424:	b29b      	uxth	r3, r3
 8002426:	b11b      	cbz	r3, 8002430 <MC_Scheduler+0x3c>
			hStopPermanencyCounterM1--;
 8002428:	8813      	ldrh	r3, [r2, #0]
 800242a:	3b01      	subs	r3, #1
 800242c:	b29b      	uxth	r3, r3
 800242e:	8013      	strh	r3, [r2, #0]
}
 8002430:	bd70      	pop	{r4, r5, r6, pc}
			MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8002432:	4d13      	ldr	r5, [pc, #76]	@ (8002480 <MC_Scheduler+0x8c>)
			TSK_MediumFrequencyTaskM1();
 8002434:	f7ff feaa 	bl	800218c <TSK_MediumFrequencyTaskM1>
			MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8002438:	4629      	mov	r1, r5
 800243a:	f851 0b0c 	ldr.w	r0, [r1], #12
 800243e:	6883      	ldr	r3, [r0, #8]
 8002440:	4798      	blx	r3
 8002442:	6068      	str	r0, [r5, #4]
			if ( 0U == MCP_Over_UartA.rxBuffer)
 8002444:	b130      	cbz	r0, 8002454 <MC_Scheduler+0x60>
				if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 8002446:	4629      	mov	r1, r5
 8002448:	220a      	movs	r2, #10
 800244a:	f851 0b08 	ldr.w	r0, [r1], #8
 800244e:	6803      	ldr	r3, [r0, #0]
 8002450:	4798      	blx	r3
 8002452:	b910      	cbnz	r0, 800245a <MC_Scheduler+0x66>
			hMFTaskCounterM1 = (uint16_t)MF_TASK_OCCURENCE_TICKS;
 8002454:	2303      	movs	r3, #3
 8002456:	8023      	strh	r3, [r4, #0]
 8002458:	e7da      	b.n	8002410 <MC_Scheduler+0x1c>
					MCP_ReceivedPacket(&MCP_Over_UartA);
 800245a:	4628      	mov	r0, r5
 800245c:	f000 fa46 	bl	80028ec <MCP_ReceivedPacket>
					MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 8002460:	6828      	ldr	r0, [r5, #0]
 8002462:	89ea      	ldrh	r2, [r5, #14]
 8002464:	6846      	ldr	r6, [r0, #4]
 8002466:	68a9      	ldr	r1, [r5, #8]
 8002468:	230a      	movs	r3, #10
 800246a:	47b0      	blx	r6
 800246c:	e7f2      	b.n	8002454 <MC_Scheduler+0x60>
 800246e:	bf00      	nop
 8002470:	200006f1 	.word	0x200006f1
 8002474:	200006f6 	.word	0x200006f6
 8002478:	200006f4 	.word	0x200006f4
 800247c:	200006f2 	.word	0x200006f2
 8002480:	20000310 	.word	0x20000310

08002484 <TSK_HighFrequencyTask>:
{
 8002484:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	ACIM_LSO_CalcAngle(pACIM_LSO[M1]);
 8002488:	4c30      	ldr	r4, [pc, #192]	@ (800254c <TSK_HighFrequencyTask+0xc8>)
	PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 800248a:	f8df 80e0 	ldr.w	r8, [pc, #224]	@ 800256c <TSK_HighFrequencyTask+0xe8>
	ACIM_LSO_CalcAngle(pACIM_LSO[M1]);
 800248e:	6820      	ldr	r0, [r4, #0]
{
 8002490:	b086      	sub	sp, #24
	ACIM_LSO_CalcAngle(pACIM_LSO[M1]);
 8002492:	f004 fee9 	bl	8007268 <ACIM_LSO_CalcAngle>
	hElAngle = ACIM_LSO_GetElAngle(pACIM_LSO[M1]);
 8002496:	6820      	ldr	r0, [r4, #0]
	Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8002498:	4c2d      	ldr	r4, [pc, #180]	@ (8002550 <TSK_HighFrequencyTask+0xcc>)
	hElAngle = ACIM_LSO_GetElAngle(pACIM_LSO[M1]);
 800249a:	f004 ffff 	bl	800749c <ACIM_LSO_GetElAngle>
	PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 800249e:	f8d8 3000 	ldr.w	r3, [r8]
	hElAngle = ACIM_LSO_GetElAngle(pACIM_LSO[M1]);
 80024a2:	4605      	mov	r5, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	4618      	mov	r0, r3
 80024a8:	a901      	add	r1, sp, #4
 80024aa:	4790      	blx	r2
	Ialphabeta = MCM_Clarke(Iab);
 80024ac:	9801      	ldr	r0, [sp, #4]
 80024ae:	f7ff fcd3 	bl	8001e58 <MCM_Clarke>
	Vector_s16_Components Iqd_tmp = MCM_Park_Generic( *tmp_aplhabeta, hElAngle);
 80024b2:	4629      	mov	r1, r5
	Ialphabeta = MCM_Clarke(Iab);
 80024b4:	9002      	str	r0, [sp, #8]
	Vector_s16_Components Iqd_tmp = MCM_Park_Generic( *tmp_aplhabeta, hElAngle);
 80024b6:	f7ff fd19 	bl	8001eec <MCM_Park_Generic>
	Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 80024ba:	4b26      	ldr	r3, [pc, #152]	@ (8002554 <TSK_HighFrequencyTask+0xd0>)
 80024bc:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
	Vector_s16_Components Iqd_tmp = MCM_Park_Generic( *tmp_aplhabeta, hElAngle);
 80024c0:	4606      	mov	r6, r0
	Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 80024c2:	6818      	ldr	r0, [r3, #0]
 80024c4:	b233      	sxth	r3, r6
 80024c6:	1ac9      	subs	r1, r1, r3
 80024c8:	f005 faa2 	bl	8007a10 <PI_Controller>
	Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 80024cc:	4b22      	ldr	r3, [pc, #136]	@ (8002558 <TSK_HighFrequencyTask+0xd4>)
 80024ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
	Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 80024d2:	4607      	mov	r7, r0
	Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 80024d4:	eba1 4126 	sub.w	r1, r1, r6, asr #16
 80024d8:	6818      	ldr	r0, [r3, #0]
 80024da:	f005 fa99 	bl	8007a10 <PI_Controller>
	Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 80024de:	f8ad 7000 	strh.w	r7, [sp]
 80024e2:	f8ad 0002 	strh.w	r0, [sp, #2]
 80024e6:	9900      	ldr	r1, [sp, #0]
	FOCVars[M1].Vqd = Vqd;
 80024e8:	82a0      	strh	r0, [r4, #20]
	Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 80024ea:	481c      	ldr	r0, [pc, #112]	@ (800255c <TSK_HighFrequencyTask+0xd8>)
	FOCVars[M1].Vqd = Vqd;
 80024ec:	8267      	strh	r7, [r4, #18]
	Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 80024ee:	f005 f80f 	bl	8007510 <Circle_Limitation>
	Vector_s16_Components tmp_AlphaBeta = MCM_Rev_Park_Generic(*tmp_qd, hElAngle);
 80024f2:	4629      	mov	r1, r5
 80024f4:	f7ff fd24 	bl	8001f40 <MCM_Rev_Park_Generic>
 80024f8:	4601      	mov	r1, r0
	hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 80024fa:	f8d8 0000 	ldr.w	r0, [r8]
	Valphabeta = *tmp_V;
 80024fe:	9103      	str	r1, [sp, #12]
	hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002500:	f000 fb2c 	bl	8002b5c <PWMC_SetPhaseVoltage>
	FOCVars[M1].Iab = Iab;
 8002504:	9b01      	ldr	r3, [sp, #4]
 8002506:	6023      	str	r3, [r4, #0]
	hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002508:	4601      	mov	r1, r0
	FOCVars[M1].Ialphabeta = Ialphabeta;
 800250a:	9b02      	ldr	r3, [sp, #8]
	FOCVars[M1].Valphabeta = Valphabeta;
 800250c:	9803      	ldr	r0, [sp, #12]
	FOCVars[M1].Ialphabeta = Ialphabeta;
 800250e:	6063      	str	r3, [r4, #4]
	if(returnValue == MC_DURATION)
 8002510:	2901      	cmp	r1, #1
	FOCVars[M1].Iqd = Iqd;
 8002512:	60a6      	str	r6, [r4, #8]
	FOCVars[M1].Valphabeta = Valphabeta;
 8002514:	f8c4 0016 	str.w	r0, [r4, #22]
	FOCVars[M1].hElAngle = hElAngle;
 8002518:	83a5      	strh	r5, [r4, #28]
	if(returnValue == MC_DURATION)
 800251a:	d011      	beq.n	8002540 <TSK_HighFrequencyTask+0xbc>
	GLOBAL_TIMESTAMP++;
 800251c:	4a10      	ldr	r2, [pc, #64]	@ (8002560 <TSK_HighFrequencyTask+0xdc>)
	if (0U == MCPA_UART_A.Mark)
 800251e:	4811      	ldr	r0, [pc, #68]	@ (8002564 <TSK_HighFrequencyTask+0xe0>)
	GLOBAL_TIMESTAMP++;
 8002520:	6813      	ldr	r3, [r2, #0]
	if (0U == MCPA_UART_A.Mark)
 8002522:	f890 1029 	ldrb.w	r1, [r0, #41]	@ 0x29
	GLOBAL_TIMESTAMP++;
 8002526:	3301      	adds	r3, #1
 8002528:	6013      	str	r3, [r2, #0]
	if (0U == MCPA_UART_A.Mark)
 800252a:	b919      	cbnz	r1, 8002534 <TSK_HighFrequencyTask+0xb0>
}
 800252c:	2000      	movs	r0, #0
 800252e:	b006      	add	sp, #24
 8002530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		MCPA_dataLog (&MCPA_UART_A);
 8002534:	f005 f81a 	bl	800756c <MCPA_dataLog>
}
 8002538:	2000      	movs	r0, #0
 800253a:	b006      	add	sp, #24
 800253c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		MCI_FaultProcessing(&Mci[M1], MC_DURATION, 0);
 8002540:	4809      	ldr	r0, [pc, #36]	@ (8002568 <TSK_HighFrequencyTask+0xe4>)
 8002542:	2200      	movs	r2, #0
 8002544:	f7ff fb98 	bl	8001c78 <MCI_FaultProcessing>
 8002548:	e7e8      	b.n	800251c <TSK_HighFrequencyTask+0x98>
 800254a:	bf00      	nop
 800254c:	200006f8 	.word	0x200006f8
 8002550:	20000704 	.word	0x20000704
 8002554:	20000100 	.word	0x20000100
 8002558:	200000fc 	.word	0x200000fc
 800255c:	20000108 	.word	0x20000108
 8002560:	200018d4 	.word	0x200018d4
 8002564:	200002e4 	.word	0x200002e4
 8002568:	200006c8 	.word	0x200006c8
 800256c:	20000700 	.word	0x20000700

08002570 <TSK_SafetyTask_PWMOFF>:
{
 8002570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (M1 == bMotor)
 8002572:	4604      	mov	r4, r0
 8002574:	b198      	cbz	r0, 800259e <TSK_SafetyTask_PWMOFF+0x2e>
	CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbMotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8002576:	4e25      	ldr	r6, [pc, #148]	@ (800260c <TSK_SafetyTask_PWMOFF+0x9c>)
 8002578:	6830      	ldr	r0, [r6, #0]
 800257a:	f000 fc47 	bl	8002e0c <PWMC_IsFaultOccurred>
 800257e:	4601      	mov	r1, r0
	MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* process faults */
 8002580:	4d23      	ldr	r5, [pc, #140]	@ (8002610 <TSK_SafetyTask_PWMOFF+0xa0>)
 8002582:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8002586:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800258a:	43ca      	mvns	r2, r1
 800258c:	4628      	mov	r0, r5
 800258e:	b292      	uxth	r2, r2
 8002590:	f7ff fb72 	bl	8001c78 <MCI_FaultProcessing>
	if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 8002594:	4628      	mov	r0, r5
 8002596:	f7ff fc01 	bl	8001d9c <MCI_GetFaultState>
 800259a:	b9d8      	cbnz	r0, 80025d4 <TSK_SafetyTask_PWMOFF+0x64>
}
 800259c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint16_t rawValueM1 = RCM_ExecRegularConv(&TempRegConv_M1);
 800259e:	481d      	ldr	r0, [pc, #116]	@ (8002614 <TSK_SafetyTask_PWMOFF+0xa4>)
	CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbMotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 80025a0:	4e1a      	ldr	r6, [pc, #104]	@ (800260c <TSK_SafetyTask_PWMOFF+0x9c>)
		uint16_t rawValueM1 = RCM_ExecRegularConv(&TempRegConv_M1);
 80025a2:	f000 fcb5 	bl	8002f10 <RCM_ExecRegularConv>
 80025a6:	4601      	mov	r1, r0
		CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(&TempSensor_M1, rawValueM1);
 80025a8:	481b      	ldr	r0, [pc, #108]	@ (8002618 <TSK_SafetyTask_PWMOFF+0xa8>)
 80025aa:	f005 f957 	bl	800785c <NTC_CalcAvTemp>
 80025ae:	4607      	mov	r7, r0
	CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbMotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 80025b0:	6830      	ldr	r0, [r6, #0]
 80025b2:	f000 fc2b 	bl	8002e0c <PWMC_IsFaultOccurred>
 80025b6:	4605      	mov	r5, r0
		uint16_t rawValueM1 =  RCM_ExecRegularConv(&VbusRegConv_M1);
 80025b8:	4818      	ldr	r0, [pc, #96]	@ (800261c <TSK_SafetyTask_PWMOFF+0xac>)
 80025ba:	f000 fca9 	bl	8002f10 <RCM_ExecRegularConv>
 80025be:	4601      	mov	r1, r0
		CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1, rawValueM1);
 80025c0:	4817      	ldr	r0, [pc, #92]	@ (8002620 <TSK_SafetyTask_PWMOFF+0xb0>)
 80025c2:	f006 f995 	bl	80088f0 <RVBS_CalcAvVbus>
 80025c6:	4307      	orrs	r7, r0
 80025c8:	f007 070e 	and.w	r7, r7, #14
 80025cc:	ea45 0107 	orr.w	r1, r5, r7
 80025d0:	b289      	uxth	r1, r1
 80025d2:	e7d5      	b.n	8002580 <TSK_SafetyTask_PWMOFF+0x10>
		PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80025d4:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80025d8:	f000 fbe4 	bl	8002da4 <PWMC_SwitchOffPWM>
		FOC_Clear(bMotor);
 80025dc:	4620      	mov	r0, r4
 80025de:	f7ff fccd 	bl	8001f7c <FOC_Clear>
		if (MCPA_UART_A.Mark != 0)
 80025e2:	4810      	ldr	r0, [pc, #64]	@ (8002624 <TSK_SafetyTask_PWMOFF+0xb4>)
 80025e4:	f890 3029 	ldrb.w	r3, [r0, #41]	@ 0x29
 80025e8:	b933      	cbnz	r3, 80025f8 <TSK_SafetyTask_PWMOFF+0x88>
		PQD_Clear(pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 80025ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002628 <TSK_SafetyTask_PWMOFF+0xb8>)
 80025ec:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
}
 80025f0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		PQD_Clear(pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 80025f4:	f005 ba68 	b.w	8007ac8 <PQD_Clear>
			MCPA_flushDataLog (&MCPA_UART_A);
 80025f8:	f005 f876 	bl	80076e8 <MCPA_flushDataLog>
		PQD_Clear(pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 80025fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002628 <TSK_SafetyTask_PWMOFF+0xb8>)
 80025fe:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
}
 8002602:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		PQD_Clear(pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 8002606:	f005 ba5f 	b.w	8007ac8 <PQD_Clear>
 800260a:	bf00      	nop
 800260c:	20000700 	.word	0x20000700
 8002610:	200006c8 	.word	0x200006c8
 8002614:	20000148 	.word	0x20000148
 8002618:	20000130 	.word	0x20000130
 800261c:	20000120 	.word	0x20000120
 8002620:	2000010c 	.word	0x2000010c
 8002624:	200002e4 	.word	0x200002e4
 8002628:	200000f8 	.word	0x200000f8

0800262c <TSK_SafetyTask>:
{
 800262c:	b508      	push	{r3, lr}
	if (bMCBootCompleted == 1)
 800262e:	4b04      	ldr	r3, [pc, #16]	@ (8002640 <TSK_SafetyTask+0x14>)
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d000      	beq.n	8002638 <TSK_SafetyTask+0xc>
}
 8002636:	bd08      	pop	{r3, pc}
		TSK_SafetyTask_PWMOFF(M1);
 8002638:	2000      	movs	r0, #0
 800263a:	f7ff ff99 	bl	8002570 <TSK_SafetyTask_PWMOFF>
}
 800263e:	bd08      	pop	{r3, pc}
 8002640:	200006f1 	.word	0x200006f1

08002644 <MC_RunMotorControlTasks>:
{
 8002644:	b508      	push	{r3, lr}
	if ( bMCBootCompleted ) {
 8002646:	4b04      	ldr	r3, [pc, #16]	@ (8002658 <MC_RunMotorControlTasks+0x14>)
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	b903      	cbnz	r3, 800264e <MC_RunMotorControlTasks+0xa>
}
 800264c:	bd08      	pop	{r3, pc}
		MC_Scheduler();
 800264e:	f7ff fed1 	bl	80023f4 <MC_Scheduler>
		TSK_SafetyTask();
 8002652:	f7ff ffeb 	bl	800262c <TSK_SafetyTask>
}
 8002656:	bd08      	pop	{r3, pc}
 8002658:	200006f1 	.word	0x200006f1

0800265c <TSK_HardwareFaultTask>:
{
 800265c:	b508      	push	{r3, lr}
	R3_2_SwitchOffPWM(pwmcHandle[M1]);
 800265e:	4b05      	ldr	r3, [pc, #20]	@ (8002674 <TSK_HardwareFaultTask+0x18>)
 8002660:	6818      	ldr	r0, [r3, #0]
 8002662:	f005 fcf5 	bl	8008050 <R3_2_SwitchOffPWM>
}
 8002666:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 800266a:	4803      	ldr	r0, [pc, #12]	@ (8002678 <TSK_HardwareFaultTask+0x1c>)
 800266c:	2200      	movs	r2, #0
 800266e:	2180      	movs	r1, #128	@ 0x80
 8002670:	f7ff bb02 	b.w	8001c78 <MCI_FaultProcessing>
 8002674:	20000700 	.word	0x20000700
 8002678:	200006c8 	.word	0x200006c8

0800267c <UI_HandleStartStopButton_cb>:
{
 800267c:	b508      	push	{r3, lr}
	if (MC_GetSTMStateMotor1() == IDLE)
 800267e:	f7ff fac7 	bl	8001c10 <MC_GetSTMStateMotor1>
 8002682:	b918      	cbnz	r0, 800268c <UI_HandleStartStopButton_cb+0x10>
}
 8002684:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		MC_StartMotor1();
 8002688:	f7ff bab6 	b.w	8001bf8 <MC_StartMotor1>
}
 800268c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		MC_StopMotor1();
 8002690:	f7ff bab8 	b.w	8001c04 <MC_StopMotor1>

08002694 <mc_lock_pins>:
{
 8002694:	b4f0      	push	{r4, r5, r6, r7}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002696:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800269a:	f04f 1401 	mov.w	r4, #65537	@ 0x10001
  WRITE_REG(GPIOx->LCKR, PinMask);
 800269e:	2601      	movs	r6, #1
 80026a0:	b08c      	sub	sp, #48	@ 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80026a2:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80026a4:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80026a6:	61dc      	str	r4, [r3, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  temp = READ_REG(GPIOx->LCKR);
 80026a8:	69d9      	ldr	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80026aa:	4a2e      	ldr	r2, [pc, #184]	@ (8002764 <mc_lock_pins+0xd0>)
  temp = READ_REG(GPIOx->LCKR);
 80026ac:	910b      	str	r1, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80026ae:	482e      	ldr	r0, [pc, #184]	@ (8002768 <mc_lock_pins+0xd4>)
  (void) temp;
 80026b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80026b2:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80026b4:	2502      	movs	r5, #2
 80026b6:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80026b8:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 80026ba:	69d1      	ldr	r1, [r2, #28]
 80026bc:	910a      	str	r1, [sp, #40]	@ 0x28
  (void) temp;
 80026be:	990a      	ldr	r1, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80026c0:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80026c2:	61d6      	str	r6, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80026c4:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 80026c6:	69d1      	ldr	r1, [r2, #28]
 80026c8:	9109      	str	r1, [sp, #36]	@ 0x24
  (void) temp;
 80026ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80026cc:	4927      	ldr	r1, [pc, #156]	@ (800276c <mc_lock_pins+0xd8>)
 80026ce:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80026d0:	2780      	movs	r7, #128	@ 0x80
 80026d2:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80026d4:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80026d6:	69d9      	ldr	r1, [r3, #28]
 80026d8:	9108      	str	r1, [sp, #32]
  (void) temp;
 80026da:	9908      	ldr	r1, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80026dc:	4924      	ldr	r1, [pc, #144]	@ (8002770 <mc_lock_pins+0xdc>)
 80026de:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80026e0:	f44f 7780 	mov.w	r7, #256	@ 0x100
 80026e4:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80026e6:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80026e8:	69df      	ldr	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80026ea:	4922      	ldr	r1, [pc, #136]	@ (8002774 <mc_lock_pins+0xe0>)
  temp = READ_REG(GPIOx->LCKR);
 80026ec:	9707      	str	r7, [sp, #28]
  (void) temp;
 80026ee:	9f07      	ldr	r7, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80026f0:	61cc      	str	r4, [r1, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80026f2:	61ce      	str	r6, [r1, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80026f4:	61cc      	str	r4, [r1, #28]
  temp = READ_REG(GPIOx->LCKR);
 80026f6:	69cc      	ldr	r4, [r1, #28]
 80026f8:	9406      	str	r4, [sp, #24]
  (void) temp;
 80026fa:	9c06      	ldr	r4, [sp, #24]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80026fc:	f44f 7600 	mov.w	r6, #512	@ 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002700:	f44f 3481 	mov.w	r4, #66048	@ 0x10200
 8002704:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002706:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002708:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800270a:	69dc      	ldr	r4, [r3, #28]
 800270c:	9405      	str	r4, [sp, #20]
  (void) temp;
 800270e:	9c05      	ldr	r4, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002710:	61c8      	str	r0, [r1, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002712:	61cd      	str	r5, [r1, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002714:	61c8      	str	r0, [r1, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002716:	69c9      	ldr	r1, [r1, #28]
 8002718:	9104      	str	r1, [sp, #16]
  (void) temp;
 800271a:	9c04      	ldr	r4, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800271c:	f44f 3182 	mov.w	r1, #66560	@ 0x10400
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002720:	f44f 6480 	mov.w	r4, #1024	@ 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002724:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002726:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002728:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800272a:	69d9      	ldr	r1, [r3, #28]
 800272c:	9103      	str	r1, [sp, #12]
  (void) temp;
 800272e:	9c03      	ldr	r4, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002730:	4911      	ldr	r1, [pc, #68]	@ (8002778 <mc_lock_pins+0xe4>)
 8002732:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002734:	2440      	movs	r4, #64	@ 0x40
 8002736:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002738:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800273a:	69d9      	ldr	r1, [r3, #28]
 800273c:	9102      	str	r1, [sp, #8]
  (void) temp;
 800273e:	9902      	ldr	r1, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002740:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002742:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002744:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002746:	69d9      	ldr	r1, [r3, #28]
 8002748:	9101      	str	r1, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800274a:	4b0c      	ldr	r3, [pc, #48]	@ (800277c <mc_lock_pins+0xe8>)
  (void) temp;
 800274c:	9801      	ldr	r0, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800274e:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002750:	2104      	movs	r1, #4
 8002752:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002754:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002756:	69d3      	ldr	r3, [r2, #28]
 8002758:	9300      	str	r3, [sp, #0]
  (void) temp;
 800275a:	9b00      	ldr	r3, [sp, #0]
}
 800275c:	b00c      	add	sp, #48	@ 0x30
 800275e:	bcf0      	pop	{r4, r5, r6, r7}
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	48000800 	.word	0x48000800
 8002768:	00010002 	.word	0x00010002
 800276c:	00010080 	.word	0x00010080
 8002770:	00010100 	.word	0x00010100
 8002774:	48000400 	.word	0x48000400
 8002778:	00010040 	.word	0x00010040
 800277c:	00010004 	.word	0x00010004

08002780 <RI_SetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8002780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002784:	b089      	sub	sp, #36	@ 0x24
  else
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
 8002786:	6885      	ldr	r5, [r0, #8]
    uint8_t accessResult;

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8002788:	4b33      	ldr	r3, [pc, #204]	@ (8002858 <RI_SetRegCommandParser+0xd8>)
 800278a:	9306      	str	r3, [sp, #24]
    uint16_t size = 0U;
 800278c:	f04f 0800 	mov.w	r8, #0
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8002790:	4b32      	ldr	r3, [pc, #200]	@ (800285c <RI_SetRegCommandParser+0xdc>)
    uint8_t * rxData = pHandle->rxBuffer;
 8002792:	6844      	ldr	r4, [r0, #4]
    int16_t rxLength = pHandle->rxLength;
 8002794:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    uint16_t size = 0U;
 8002798:	f8ad 8016 	strh.w	r8, [sp, #22]
{
 800279c:	4606      	mov	r6, r0
    uint8_t number_of_item =0;
    pHandle->txLength = 0;
 800279e:	f8a0 800e 	strh.w	r8, [r0, #14]
 80027a2:	186f      	adds	r7, r5, r1
  uint8_t retVal = MCP_CMD_OK;
 80027a4:	f8cd 800c 	str.w	r8, [sp, #12]
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 80027a8:	9307      	str	r3, [sp, #28]
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
        /* Prepare next data*/
        rxLength = (int16_t) (rxLength - size);
        rxData = rxData+size;
        /* If there is only one CMD in the buffer, we do not store the result */
        if ((1U == number_of_item) && (0 == rxLength))
 80027aa:	f1c5 0901 	rsb	r9, r5, #1
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80027ae:	f1a2 0a02 	sub.w	sl, r2, #2
    while (rxLength > 0)
 80027b2:	2a00      	cmp	r2, #0
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80027b4:	fa0f fe8a 	sxth.w	lr, sl
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 80027b8:	f10d 0316 	add.w	r3, sp, #22
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80027bc:	fa1f fa8a 	uxth.w	sl, sl
    while (rxLength > 0)
 80027c0:	dd36      	ble.n	8002830 <RI_SetRegCommandParser+0xb0>
      regID = *dataElementID & REG_MASK;
 80027c2:	f834 cb02 	ldrh.w	ip, [r4], #2
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 80027c6:	f10d 0820 	add.w	r8, sp, #32
      regID = *dataElementID & REG_MASK;
 80027ca:	f02c 0007 	bic.w	r0, ip, #7
      motorID = (uint8_t)((*dataElementID & MOTOR_MASK));
 80027ce:	f00c 0b07 	and.w	fp, ip, #7
      if (motorID > NBR_OF_MOTORS)
 80027d2:	f01c 0f06 	tst.w	ip, #6
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 80027d6:	4622      	mov	r2, r4
      regID = *dataElementID & REG_MASK;
 80027d8:	b280      	uxth	r0, r0
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 80027da:	f00c 0138 	and.w	r1, ip, #56	@ 0x38
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 80027de:	eb08 0b8b 	add.w	fp, r8, fp, lsl #2
      if (motorID > NBR_OF_MOTORS)
 80027e2:	d12d      	bne.n	8002840 <RI_SetRegCommandParser+0xc0>
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 80027e4:	f85b bc08 	ldr.w	fp, [fp, #-8]
 80027e8:	f8cd e000 	str.w	lr, [sp]
 80027ec:	47d8      	blx	fp
        rxLength = (int16_t) (rxLength - size);
 80027ee:	f8bd 1016 	ldrh.w	r1, [sp, #22]
        if ((1U == number_of_item) && (0 == rxLength))
 80027f2:	eb05 0309 	add.w	r3, r5, r9
 80027f6:	b2db      	uxtb	r3, r3
        rxLength = (int16_t) (rxLength - size);
 80027f8:	ebaa 0201 	sub.w	r2, sl, r1
        if ((1U == number_of_item) && (0 == rxLength))
 80027fc:	2b01      	cmp	r3, #1
        rxLength = (int16_t) (rxLength - size);
 80027fe:	b212      	sxth	r2, r2
        rxData = rxData+size;
 8002800:	440c      	add	r4, r1
        if ((1U == number_of_item) && (0 == rxLength))
 8002802:	d012      	beq.n	800282a <RI_SetRegCommandParser+0xaa>
        {
          retVal = accessResult;
        }
        else
        {/* Store the result for each access to be able to report failing access */
          if (txSyncFreeSpace !=0 )
 8002804:	42bd      	cmp	r5, r7
 8002806:	d021      	beq.n	800284c <RI_SetRegCommandParser+0xcc>
          {
            *txData = accessResult;
 8002808:	f805 0b01 	strb.w	r0, [r5], #1
            txData = txData+1;
            pHandle->txLength++;
 800280c:	89f3      	ldrh	r3, [r6, #14]
 800280e:	3301      	adds	r3, #1
 8002810:	81f3      	strh	r3, [r6, #14]
            txSyncFreeSpace--; /* decrement one by one no wraparound possible */
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8002812:	2800      	cmp	r0, #0
 8002814:	d0cb      	beq.n	80027ae <RI_SetRegCommandParser+0x2e>
            if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8002816:	2807      	cmp	r0, #7
 8002818:	d012      	beq.n	8002840 <RI_SetRegCommandParser+0xc0>
 800281a:	2301      	movs	r3, #1
 800281c:	280a      	cmp	r0, #10
 800281e:	9303      	str	r3, [sp, #12]
 8002820:	d1c5      	bne.n	80027ae <RI_SetRegCommandParser+0x2e>
    }
  #ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8002822:	9803      	ldr	r0, [sp, #12]
 8002824:	b009      	add	sp, #36	@ 0x24
 8002826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((1U == number_of_item) && (0 == rxLength))
 800282a:	2a00      	cmp	r2, #0
 800282c:	d1ea      	bne.n	8002804 <RI_SetRegCommandParser+0x84>
 800282e:	9003      	str	r0, [sp, #12]
    if (MCP_CMD_OK == retVal)
 8002830:	9b03      	ldr	r3, [sp, #12]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d1f5      	bne.n	8002822 <RI_SetRegCommandParser+0xa2>
}
 8002836:	9803      	ldr	r0, [sp, #12]
      pHandle->txLength = 0;
 8002838:	81f3      	strh	r3, [r6, #14]
}
 800283a:	b009      	add	sp, #36	@ 0x24
 800283c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        retVal = MCP_CMD_NOK;
 8002840:	2301      	movs	r3, #1
 8002842:	9303      	str	r3, [sp, #12]
}
 8002844:	9803      	ldr	r0, [sp, #12]
 8002846:	b009      	add	sp, #36	@ 0x24
 8002848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800284c:	2308      	movs	r3, #8
 800284e:	9303      	str	r3, [sp, #12]
}
 8002850:	9803      	ldr	r0, [sp, #12]
 8002852:	b009      	add	sp, #36	@ 0x24
 8002854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002858:	0800369d 	.word	0x0800369d
 800285c:	0800379d 	.word	0x0800379d

08002860 <RI_GetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_GetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8002860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002864:	b086      	sub	sp, #24
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    uint16_t size = 0U;
 8002866:	2300      	movs	r3, #0
 8002868:	f8ad 300e 	strh.w	r3, [sp, #14]

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
    pHandle->txLength = 0;
 800286c:	81c3      	strh	r3, [r0, #14]
    uint16_t rxLength = pHandle->rxLength;
 800286e:	f8b0 800c 	ldrh.w	r8, [r0, #12]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 8002872:	4b1c      	ldr	r3, [pc, #112]	@ (80028e4 <RI_GetRegCommandParser+0x84>)
 8002874:	9304      	str	r3, [sp, #16]
 8002876:	4b1c      	ldr	r3, [pc, #112]	@ (80028e8 <RI_GetRegCommandParser+0x88>)
    uint8_t * rxData = pHandle->rxBuffer;
 8002878:	f8d0 9004 	ldr.w	r9, [r0, #4]
    uint8_t * txData = pHandle->txBuffer;
 800287c:	6886      	ldr	r6, [r0, #8]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 800287e:	9305      	str	r3, [sp, #20]
    while (rxLength > 0U)
 8002880:	f1b8 0f00 	cmp.w	r8, #0
 8002884:	d029      	beq.n	80028da <RI_GetRegCommandParser+0x7a>
 8002886:	4607      	mov	r7, r0
 8002888:	b20c      	sxth	r4, r1
    uint8_t * rxData = pHandle->rxBuffer;
 800288a:	464d      	mov	r5, r9
 800288c:	e012      	b.n	80028b4 <RI_GetRegCommandParser+0x54>
        retVal = MCP_CMD_NOK;
        rxLength = 0;
      }
      else
      {
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 800288e:	f85e ac08 	ldr.w	sl, [lr, #-8]
 8002892:	9400      	str	r4, [sp, #0]
 8002894:	47d0      	blx	sl
        if (retVal == MCP_CMD_OK )
 8002896:	eba8 0305 	sub.w	r3, r8, r5
    while (rxLength > 0U)
 800289a:	fa19 f383 	uxtah	r3, r9, r3
 800289e:	b29b      	uxth	r3, r3
        if (retVal == MCP_CMD_OK )
 80028a0:	b9e0      	cbnz	r0, 80028dc <RI_GetRegCommandParser+0x7c>
        {
          /* Prepare next data */
          txData = txData+size;
 80028a2:	f8bd 100e 	ldrh.w	r1, [sp, #14]
          pHandle->txLength += size;
 80028a6:	89fa      	ldrh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 80028a8:	1a64      	subs	r4, r4, r1
          pHandle->txLength += size;
 80028aa:	440a      	add	r2, r1
          txData = txData+size;
 80028ac:	440e      	add	r6, r1
          pHandle->txLength += size;
 80028ae:	81fa      	strh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 80028b0:	b224      	sxth	r4, r4
    while (rxLength > 0U)
 80028b2:	b19b      	cbz	r3, 80028dc <RI_GetRegCommandParser+0x7c>
      regID = *dataElementID & REG_MASK;
 80028b4:	f835 cb02 	ldrh.w	ip, [r5], #2
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 80028b8:	f10d 0a18 	add.w	sl, sp, #24
      regID = *dataElementID & REG_MASK;
 80028bc:	f02c 0007 	bic.w	r0, ip, #7
      motorID = (uint8_t)((*dataElementID & MOTOR_MASK));
 80028c0:	f00c 0e07 	and.w	lr, ip, #7
      if (motorID > NBR_OF_MOTORS)
 80028c4:	f01c 0f06 	tst.w	ip, #6
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 80028c8:	f10d 030e 	add.w	r3, sp, #14
 80028cc:	4632      	mov	r2, r6
      regID = *dataElementID & REG_MASK;
 80028ce:	b280      	uxth	r0, r0
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 80028d0:	f00c 0138 	and.w	r1, ip, #56	@ 0x38
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 80028d4:	eb0a 0e8e 	add.w	lr, sl, lr, lsl #2
      if (motorID > NBR_OF_MOTORS)
 80028d8:	d0d9      	beq.n	800288e <RI_GetRegCommandParser+0x2e>
  uint8_t retVal = MCP_CMD_NOK;
 80028da:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 80028dc:	b006      	add	sp, #24
 80028de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028e2:	bf00      	nop
 80028e4:	08003b49 	.word	0x08003b49
 80028e8:	08003c7d 	.word	0x08003c7d

080028ec <MCP_ReceivedPacket>:
  * @brief  Parses the header from the received packet and call the required function depending on the command sent by the controller device.
  *
  * @param  pHandle Handler of the current instance of the MCP component
  */
void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 80028ec:	b570      	push	{r4, r5, r6, lr}
 80028ee:	4604      	mov	r4, r0
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80028f0:	6845      	ldr	r5, [r0, #4]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;

    /* Commands requiering payload response must be aware of space available for the payload */
    /* Last byte is reserved for MCP response*/
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 80028f2:	6822      	ldr	r2, [r4, #0]
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80028f4:	f835 3b02 	ldrh.w	r3, [r5], #2
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 80028f8:	8992      	ldrh	r2, [r2, #12]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 80028fa:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 80028fc:	3a01      	subs	r2, #1
 80028fe:	b291      	uxth	r1, r2
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8002900:	f403 427f 	and.w	r2, r3, #65280	@ 0xff00
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002904:	3802      	subs	r0, #2
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8002906:	f023 0c07 	bic.w	ip, r3, #7
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 800290a:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
{
 800290e:	b082      	sub	sp, #8
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002910:	b280      	uxth	r0, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8002912:	fa1f fc8c 	uxth.w	ip, ip
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8002916:	d039      	beq.n	800298c <MCP_ReceivedPacket+0xa0>
    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 8002918:	3b01      	subs	r3, #1
    MCI_Handle_t *pMCI = &Mci[motorID];
 800291a:	4e49      	ldr	r6, [pc, #292]	@ (8002a40 <MCP_ReceivedPacket+0x154>)
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 800291c:	6065      	str	r5, [r4, #4]
    MCI_Handle_t *pMCI = &Mci[motorID];
 800291e:	f003 0307 	and.w	r3, r3, #7
 8002922:	eb03 0383 	add.w	r3, r3, r3, lsl #2

    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0U;
 8002926:	2500      	movs	r5, #0

    switch (command)
 8002928:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 800292c:	81a0      	strh	r0, [r4, #12]
    pHandle->txLength = 0U;
 800292e:	81e5      	strh	r5, [r4, #14]
    MCI_Handle_t *pMCI = &Mci[motorID];
 8002930:	eb06 06c3 	add.w	r6, r6, r3, lsl #3
    switch (command)
 8002934:	d867      	bhi.n	8002a06 <MCP_ReceivedPacket+0x11a>
 8002936:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
 800293a:	d81e      	bhi.n	800297a <MCP_ReceivedPacket+0x8e>
 800293c:	e8df f00c 	tbb	[pc, ip]
 8002940:	1d1d1d48 	.word	0x1d1d1d48
 8002944:	1d1d1d1d 	.word	0x1d1d1d1d
 8002948:	1d1d1d50 	.word	0x1d1d1d50
 800294c:	1d1d1d1d 	.word	0x1d1d1d1d
 8002950:	1d1d1d43 	.word	0x1d1d1d43
 8002954:	1d1d1d1d 	.word	0x1d1d1d1d
 8002958:	1d1d1d3b 	.word	0x1d1d1d3b
 800295c:	1d1d1d1d 	.word	0x1d1d1d1d
 8002960:	1d1d1d35 	.word	0x1d1d1d35
 8002964:	1d1d1d1d 	.word	0x1d1d1d1d
 8002968:	1d1d1d55 	.word	0x1d1d1d55
 800296c:	1d1d1d1d 	.word	0x1d1d1d1d
 8002970:	1d1d1d31 	.word	0x1d1d1d31
 8002974:	1d1d1d1d 	.word	0x1d1d1d1d
 8002978:	5d          	.byte	0x5d
 8002979:	00          	.byte	0x00
 800297a:	2300      	movs	r3, #0
 800297c:	2002      	movs	r0, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800297e:	68a2      	ldr	r2, [r4, #8]
 8002980:	54d0      	strb	r0, [r2, r3]
    pHandle->txLength++;
 8002982:	89e3      	ldrh	r3, [r4, #14]
 8002984:	3301      	adds	r3, #1
 8002986:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 8002988:	b002      	add	sp, #8
 800298a:	bd70      	pop	{r4, r5, r6, pc}
      userCommand = ((uint8_t)(command & 0xF8U) >> 3U);
 800298c:	f3cc 0cc4 	ubfx	ip, ip, #3, #5
    pHandle->txLength = 0U;
 8002990:	2300      	movs	r3, #0
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8002992:	f1bc 0f01 	cmp.w	ip, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002996:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8002998:	6065      	str	r5, [r4, #4]
    pHandle->txLength = 0U;
 800299a:	81e3      	strh	r3, [r4, #14]
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 800299c:	d93b      	bls.n	8002a16 <MCP_ReceivedPacket+0x12a>
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 800299e:	200d      	movs	r0, #13
 80029a0:	e7ed      	b.n	800297e <MCP_ReceivedPacket+0x92>
        if (IDLE == MCI_GetSTMState(pMCI))
 80029a2:	4630      	mov	r0, r6
 80029a4:	f7ff f9b0 	bl	8001d08 <MCI_GetSTMState>
 80029a8:	b128      	cbz	r0, 80029b6 <MCP_ReceivedPacket+0xca>
          (void)MCI_StopMotor(pMCI);
 80029aa:	4630      	mov	r0, r6
 80029ac:	f7ff f9c8 	bl	8001d40 <MCI_StopMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80029b0:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80029b2:	2000      	movs	r0, #0
 80029b4:	e7e3      	b.n	800297e <MCP_ReceivedPacket+0x92>
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 80029b6:	4630      	mov	r0, r6
 80029b8:	f7ff f9ac 	bl	8001d14 <MCI_StartMotor>
 80029bc:	f080 0001 	eor.w	r0, r0, #1
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80029c0:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 80029c2:	b2c0      	uxtb	r0, r0
 80029c4:	e7db      	b.n	800297e <MCP_ReceivedPacket+0x92>
        MCPResponse = RI_GetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 80029c6:	4620      	mov	r0, r4
 80029c8:	f7ff ff4a 	bl	8002860 <RI_GetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80029cc:	89e3      	ldrh	r3, [r4, #14]
        break;
 80029ce:	e7d6      	b.n	800297e <MCP_ReceivedPacket+0x92>
        *pHandle->txBuffer = MCP_VERSION;
 80029d0:	68a3      	ldr	r3, [r4, #8]
        pHandle->txLength = 4U;
 80029d2:	2104      	movs	r1, #4
        *pHandle->txBuffer = MCP_VERSION;
 80029d4:	2201      	movs	r2, #1
        pHandle->txLength = 4U;
 80029d6:	81e1      	strh	r1, [r4, #14]
        *pHandle->txBuffer = MCP_VERSION;
 80029d8:	701a      	strb	r2, [r3, #0]
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80029da:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80029dc:	2000      	movs	r0, #0
        break;
 80029de:	e7ce      	b.n	800297e <MCP_ReceivedPacket+0x92>
        MCPResponse = RI_SetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 80029e0:	4620      	mov	r0, r4
 80029e2:	f7ff fecd 	bl	8002780 <RI_SetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80029e6:	89e3      	ldrh	r3, [r4, #14]
        break;
 80029e8:	e7c9      	b.n	800297e <MCP_ReceivedPacket+0x92>
        if (RUN == MCI_GetSTMState(pMCI))
 80029ea:	4630      	mov	r0, r6
 80029ec:	f7ff f98c 	bl	8001d08 <MCI_GetSTMState>
 80029f0:	2806      	cmp	r0, #6
 80029f2:	d01d      	beq.n	8002a30 <MCP_ReceivedPacket+0x144>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80029f4:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80029f6:	2000      	movs	r0, #0
 80029f8:	e7c1      	b.n	800297e <MCP_ReceivedPacket+0x92>
        (void)MCI_FaultAcknowledged(pMCI);
 80029fa:	4630      	mov	r0, r6
 80029fc:	f7ff f9bc 	bl	8001d78 <MCI_FaultAcknowledged>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002a00:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002a02:	2000      	movs	r0, #0
        break;
 8002a04:	e7bb      	b.n	800297e <MCP_ReceivedPacket+0x92>
    switch (command)
 8002a06:	f1bc 0f78 	cmp.w	ip, #120	@ 0x78
 8002a0a:	d1b6      	bne.n	800297a <MCP_ReceivedPacket+0x8e>
        HAL_NVIC_SystemReset();
 8002a0c:	f002 fc0c 	bl	8005228 <HAL_NVIC_SystemReset>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002a10:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002a12:	4628      	mov	r0, r5
        break;
 8002a14:	e7b3      	b.n	800297e <MCP_ReceivedPacket+0x92>
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8002a16:	4b0b      	ldr	r3, [pc, #44]	@ (8002a44 <MCP_ReceivedPacket+0x158>)
 8002a18:	f853 602c 	ldr.w	r6, [r3, ip, lsl #2]
 8002a1c:	b176      	cbz	r6, 8002a3c <MCP_ReceivedPacket+0x150>
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 8002a1e:	68a3      	ldr	r3, [r4, #8]
 8002a20:	9300      	str	r3, [sp, #0]
 8002a22:	b20a      	sxth	r2, r1
 8002a24:	f104 030e 	add.w	r3, r4, #14
 8002a28:	4629      	mov	r1, r5
 8002a2a:	47b0      	blx	r6
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002a2c:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 8002a2e:	e7a6      	b.n	800297e <MCP_ReceivedPacket+0x92>
          MCI_StopRamp(pMCI);
 8002a30:	4630      	mov	r0, r6
 8002a32:	f7ff f9c3 	bl	8001dbc <MCI_StopRamp>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002a36:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002a38:	2000      	movs	r0, #0
 8002a3a:	e7a0      	b.n	800297e <MCP_ReceivedPacket+0x92>
 8002a3c:	4633      	mov	r3, r6
 8002a3e:	e7ae      	b.n	800299e <MCP_ReceivedPacket+0xb2>
 8002a40:	200006c8 	.word	0x200006c8
 8002a44:	20000728 	.word	0x20000728

08002a48 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8002a48:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 8002a4a:	f003 fa71 	bl	8005f30 <HAL_RCC_GetHCLKFreq>
 8002a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a78 <MX_MotorControl_Init+0x30>)
 8002a50:	fba3 3000 	umull	r3, r0, r3, r0
 8002a54:	09c0      	lsrs	r0, r0, #7
 8002a56:	f002 fbf9 	bl	800524c <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 8002a5a:	4b08      	ldr	r3, [pc, #32]	@ (8002a7c <MX_MotorControl_Init+0x34>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	6819      	ldr	r1, [r3, #0]
 8002a60:	f04f 30ff 	mov.w	r0, #4294967295
 8002a64:	f002 fb96 	bl	8005194 <HAL_NVIC_SetPriority>

  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 8002a68:	4805      	ldr	r0, [pc, #20]	@ (8002a80 <MX_MotorControl_Init+0x38>)
 8002a6a:	f7ff fac1 	bl	8001ff0 <MCboot>
  mc_lock_pins();
}
 8002a6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 8002a72:	f7ff be0f 	b.w	8002694 <mc_lock_pins>
 8002a76:	bf00      	nop
 8002a78:	10624dd3 	.word	0x10624dd3
 8002a7c:	200003b4 	.word	0x200003b4
 8002a80:	200018b4 	.word	0x200018b4

08002a84 <startTimers>:
  *         @arg @ref LL_TIM_TS_ETRF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
{
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 8002a84:	4922      	ldr	r1, [pc, #136]	@ (8002b10 <startTimers+0x8c>)
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
  */
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 8002a86:	4a23      	ldr	r2, [pc, #140]	@ (8002b14 <startTimers+0x90>)
 8002a88:	688b      	ldr	r3, [r1, #8]
  * When this function is called, TIM1 and/or TIM8 must be in a frozen state
  * with CNT, ARR, REP RATE and trigger correctly set (these settings are
  * usually performed in the Init method accordingly with the configuration)
  */
__weak void startTimers(void)
{
 8002a8a:	b410      	push	{r4}
 8002a8c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002a90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a94:	f043 0310 	orr.w	r3, r3, #16
 8002a98:	b083      	sub	sp, #12
 8002a9a:	608b      	str	r3, [r1, #8]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 8002a9c:	688b      	ldr	r3, [r1, #8]
 8002a9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aa2:	f023 0307 	bic.w	r3, r3, #7
 8002aa6:	f043 0306 	orr.w	r3, r3, #6
 8002aaa:	608b      	str	r3, [r1, #8]
 8002aac:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002aae:	07db      	lsls	r3, r3, #31
 8002ab0:	d416      	bmi.n	8002ae0 <startTimers+0x5c>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002ab2:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002ab4:	f043 0301 	orr.w	r3, r3, #1
 8002ab8:	6593      	str	r3, [r2, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002aba:	6d93      	ldr	r3, [r2, #88]	@ 0x58
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002abc:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002ac0:	f003 0301 	and.w	r3, r3, #1
 8002ac4:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002ac6:	9b01      	ldr	r3, [sp, #4]
 8002ac8:	694b      	ldr	r3, [r1, #20]
 8002aca:	f043 0301 	orr.w	r3, r3, #1
 8002ace:	614b      	str	r3, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8002ad0:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002ad2:	f023 0301 	bic.w	r3, r3, #1
 8002ad6:	6593      	str	r3, [r2, #88]	@ 0x58
    LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
    LL_TIM_GenerateEvent_UPDATE(TIM2);
    LL_TIM_SetTriggerOutput(TIM2, trigOut);
  }

}
 8002ad8:	b003      	add	sp, #12
 8002ada:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002ade:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
 8002ae0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002ae4:	480c      	ldr	r0, [pc, #48]	@ (8002b18 <startTimers+0x94>)
 8002ae6:	685a      	ldr	r2, [r3, #4]
 8002ae8:	6859      	ldr	r1, [r3, #4]
 8002aea:	4c0c      	ldr	r4, [pc, #48]	@ (8002b1c <startTimers+0x98>)
 8002aec:	4001      	ands	r1, r0
 8002aee:	f041 0120 	orr.w	r1, r1, #32
 8002af2:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002af4:	6959      	ldr	r1, [r3, #20]
 8002af6:	f041 0101 	orr.w	r1, r1, #1
 8002afa:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002afc:	6859      	ldr	r1, [r3, #4]
 8002afe:	4022      	ands	r2, r4
 8002b00:	4001      	ands	r1, r0
 8002b02:	430a      	orrs	r2, r1
 8002b04:	605a      	str	r2, [r3, #4]
}
 8002b06:	b003      	add	sp, #12
 8002b08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	40012c00 	.word	0x40012c00
 8002b14:	40021000 	.word	0x40021000
 8002b18:	fdffff8f 	.word	0xfdffff8f
 8002b1c:	02000070 	.word	0x02000070

08002b20 <waitForPolarizationEnd>:
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8002b20:	3201      	adds	r2, #1
{
 8002b22:	b570      	push	{r4, r5, r6, lr}
    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8002b24:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8002b26:	f06f 0602 	mvn.w	r6, #2
 8002b2a:	0155      	lsls	r5, r2, #5
 8002b2c:	6106      	str	r6, [r0, #16]

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 8002b2e:	2200      	movs	r2, #0
    while (*cnt < NB_CONVERSIONS)
 8002b30:	f893 c000 	ldrb.w	ip, [r3]
 8002b34:	f1bc 0f0f 	cmp.w	ip, #15
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 8002b38:	f102 0e01 	add.w	lr, r2, #1
    while (*cnt < NB_CONVERSIONS)
 8002b3c:	d80c      	bhi.n	8002b58 <waitForPolarizationEnd+0x38>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8002b3e:	6904      	ldr	r4, [r0, #16]
 8002b40:	07a4      	lsls	r4, r4, #30
 8002b42:	d5f5      	bpl.n	8002b30 <waitForPolarizationEnd+0x10>
        hCalibrationPeriodCounter++;
 8002b44:	fa1f f28e 	uxth.w	r2, lr
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 8002b48:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8002b4a:	6106      	str	r6, [r0, #16]
 8002b4c:	d8f0      	bhi.n	8002b30 <waitForPolarizationEnd+0x10>
        {
          if (*cnt < NB_CONVERSIONS)
 8002b4e:	781c      	ldrb	r4, [r3, #0]
 8002b50:	2c0f      	cmp	r4, #15
 8002b52:	d8ed      	bhi.n	8002b30 <waitForPolarizationEnd+0x10>
          {
            *SWerror = 1u;
 8002b54:	2301      	movs	r3, #1
 8002b56:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_PTR_CHECK_POW_COM
  }
#endif
  }
 8002b58:	bd70      	pop	{r4, r5, r6, pc}
 8002b5a:	bf00      	nop

08002b5c <PWMC_SetPhaseVoltage>:
  * @param  Valfa_beta: Voltage Components expressed in the @f$(\alpha, \beta)@f$ reference frame.
  * @retval #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 8002b5c:	b530      	push	{r4, r5, lr}
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002b5e:	f8b0 4070 	ldrh.w	r4, [r0, #112]	@ 0x70
 8002b62:	140b      	asrs	r3, r1, #16
 8002b64:	fb04 f303 	mul.w	r3, r4, r3
 8002b68:	ebc3 73c3 	rsb	r3, r3, r3, lsl #31
 8002b6c:	ea4f 0e43 	mov.w	lr, r3, lsl #1

    wX = wUBeta;
    wY = ((int64_t)wUBeta + wUAlpha)>>1;
 8002b70:	f343 7280 	sbfx	r2, r3, #30, #1
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8002b74:	f8b0 304e 	ldrh.w	r3, [r0, #78]	@ 0x4e
 8002b78:	b209      	sxth	r1, r1
 8002b7a:	fb03 f101 	mul.w	r1, r3, r1
    wY = ((int64_t)wUBeta + wUAlpha)>>1;
 8002b7e:	eb1e 0301 	adds.w	r3, lr, r1
    if (wY < 0)
    {
      if (wZ < 0)
      {
        pHandle->Sector = SECTOR_5;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002b82:	ea4f 0594 	mov.w	r5, r4, lsr #2
    wY = ((int64_t)wUBeta + wUAlpha)>>1;
 8002b86:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8002b8a:	eb42 74e1 	adc.w	r4, r2, r1, asr #31
    wZ = ((int64_t)wUBeta - wUAlpha)>>1;
 8002b8e:	ebbe 0c01 	subs.w	ip, lr, r1
 8002b92:	eb62 72e1 	sbc.w	r2, r2, r1, asr #31
 8002b96:	ea4f 015c 	mov.w	r1, ip, lsr #1
    if (wY < 0)
 8002b9a:	ea53 73c4 	orrs.w	r3, r3, r4, lsl #31
{
 8002b9e:	b083      	sub	sp, #12
    wZ = ((int64_t)wUBeta - wUAlpha)>>1;
 8002ba0:	ea41 71c2 	orr.w	r1, r1, r2, lsl #31
    if (wY < 0)
 8002ba4:	d457      	bmi.n	8002c56 <PWMC_SetPhaseVoltage+0xfa>
        }
        }
    }
    else /* wY > 0 */
    {
      if (wZ >= 0)
 8002ba6:	2900      	cmp	r1, #0
 8002ba8:	db35      	blt.n	8002c16 <PWMC_SetPhaseVoltage+0xba>
      {
        pHandle->Sector = SECTOR_2;
 8002baa:	2201      	movs	r2, #1
 8002bac:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002bb0:	1a5a      	subs	r2, r3, r1
 8002bb2:	bf44      	itt	mi
 8002bb4:	f502 327f 	addmi.w	r2, r2, #261120	@ 0x3fc00
 8002bb8:	f202 32ff 	addwmi	r2, r2, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
        wTimePhC = wTimePhA - (wY / 131072);
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	bfb8      	it	lt
 8002bc0:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00

        if(true == pHandle->SingleShuntTopology)
 8002bc4:	f890 4086 	ldrb.w	r4, [r0, #134]	@ 0x86
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002bc8:	eb05 42a2 	add.w	r2, r5, r2, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 8002bcc:	bfb8      	it	lt
 8002bce:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8002bd2:	eb02 4161 	add.w	r1, r2, r1, asr #17
        wTimePhC = wTimePhA - (wY / 131072);
 8002bd6:	eba2 4363 	sub.w	r3, r2, r3, asr #17
        if(true == pHandle->SingleShuntTopology)
 8002bda:	2c00      	cmp	r4, #0
 8002bdc:	d160      	bne.n	8002ca0 <PWMC_SetPhaseVoltage+0x144>
          pHandle->midDuty = 0U;
          pHandle->highDuty = 1U;
        }
        else
        {
        pHandle->lowDuty = (uint16_t)wTimePhB;
 8002bde:	fa1f fc81 	uxth.w	ip, r1
        pHandle->midDuty = (uint16_t)wTimePhA;
 8002be2:	b295      	uxth	r5, r2
        pHandle->highDuty = (uint16_t)wTimePhC;
 8002be4:	b29c      	uxth	r4, r3
            pHandle->highDuty = 2U;
 8002be6:	f8a0 405c 	strh.w	r4, [r0, #92]	@ 0x5c

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));

    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8002bea:	6944      	ldr	r4, [r0, #20]
            pHandle->lowDuty = 0U;
 8002bec:	f8a0 c058 	strh.w	ip, [r0, #88]	@ 0x58
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 8002bf0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 8002bf4:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 8002bf8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 8002bfc:	f8a0 3054 	strh.w	r3, [r0, #84]	@ 0x54
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8002c00:	4623      	mov	r3, r4
            pHandle->midDuty = 1U;
 8002c02:	f8a0 505a 	strh.w	r5, [r0, #90]	@ 0x5a
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 8002c06:	f8a0 2050 	strh.w	r2, [r0, #80]	@ 0x50
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 8002c0a:	f8a0 1052 	strh.w	r1, [r0, #82]	@ 0x52
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 8002c0e:	b003      	add	sp, #12
 8002c10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8002c14:	4718      	bx	r3
        if ( wX <= 0 )
 8002c16:	f1be 0f00 	cmp.w	lr, #0
 8002c1a:	dd67      	ble.n	8002cec <PWMC_SetPhaseVoltage+0x190>
          pHandle->Sector = SECTOR_1;
 8002c1c:	2300      	movs	r3, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8002c1e:	ebae 0201 	sub.w	r2, lr, r1
          pHandle->Sector = SECTOR_1;
 8002c22:	f880 307a 	strb.w	r3, [r0, #122]	@ 0x7a
          wTimePhB = wTimePhA + (wZ / 131072);
 8002c26:	f501 33ff 	add.w	r3, r1, #130560	@ 0x1fe00
 8002c2a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8002c2e:	eb05 42a2 	add.w	r2, r5, r2, asr #18
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 8002c32:	f890 407d 	ldrb.w	r4, [r0, #125]	@ 0x7d
          wTimePhB = wTimePhA + (wZ / 131072);
 8002c36:	eb02 4163 	add.w	r1, r2, r3, asr #17
          wTimePhC = wTimePhB - (wX / 131072);
 8002c3a:	eba1 436e 	sub.w	r3, r1, lr, asr #17
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 8002c3e:	2c00      	cmp	r4, #0
 8002c40:	f040 809b 	bne.w	8002d7a <PWMC_SetPhaseVoltage+0x21e>
 8002c44:	f890 5086 	ldrb.w	r5, [r0, #134]	@ 0x86
 8002c48:	2d00      	cmp	r5, #0
 8002c4a:	f000 80a5 	beq.w	8002d98 <PWMC_SetPhaseVoltage+0x23c>
 8002c4e:	f04f 0c02 	mov.w	ip, #2
 8002c52:	2501      	movs	r5, #1
 8002c54:	e7c7      	b.n	8002be6 <PWMC_SetPhaseVoltage+0x8a>
      if (wZ < 0)
 8002c56:	2900      	cmp	r1, #0
        if(true == pHandle->SingleShuntTopology)
 8002c58:	f890 4086 	ldrb.w	r4, [r0, #134]	@ 0x86
      if (wZ < 0)
 8002c5c:	db61      	blt.n	8002d22 <PWMC_SetPhaseVoltage+0x1c6>
        if (wX <= 0)
 8002c5e:	f1be 0f00 	cmp.w	lr, #0
 8002c62:	dd22      	ble.n	8002caa <PWMC_SetPhaseVoltage+0x14e>
          pHandle->Sector = SECTOR_3;
 8002c64:	2202      	movs	r2, #2
 8002c66:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8002c6a:	ebb3 020e 	subs.w	r2, r3, lr
 8002c6e:	bf44      	itt	mi
 8002c70:	f502 327f 	addmi.w	r2, r2, #261120	@ 0x3fc00
 8002c74:	f202 32ff 	addwmi	r2, r2, #1023	@ 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	bfb8      	it	lt
 8002c7c:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8002c80:	eb05 42a2 	add.w	r2, r5, r2, asr #18
          wTimePhC = wTimePhA - (wY / 131072);
 8002c84:	bfb8      	it	lt
 8002c86:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
 8002c8a:	eba2 4363 	sub.w	r3, r2, r3, asr #17
          wTimePhB = wTimePhC + (wX / 131072);
 8002c8e:	eb03 416e 	add.w	r1, r3, lr, asr #17
          if(true == pHandle->SingleShuntTopology)
 8002c92:	2c00      	cmp	r4, #0
 8002c94:	d16c      	bne.n	8002d70 <PWMC_SetPhaseVoltage+0x214>
          pHandle->lowDuty = (uint16_t)wTimePhB;
 8002c96:	fa1f fc81 	uxth.w	ip, r1
          pHandle->midDuty = (uint16_t)wTimePhC;
 8002c9a:	b29d      	uxth	r5, r3
          pHandle->highDuty = (uint16_t)wTimePhA;
 8002c9c:	b294      	uxth	r4, r2
 8002c9e:	e7a2      	b.n	8002be6 <PWMC_SetPhaseVoltage+0x8a>
 8002ca0:	f04f 0c02 	mov.w	ip, #2
 8002ca4:	2500      	movs	r5, #0
 8002ca6:	2401      	movs	r4, #1
 8002ca8:	e79d      	b.n	8002be6 <PWMC_SetPhaseVoltage+0x8a>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002caa:	ebbe 0201 	subs.w	r2, lr, r1
 8002cae:	bf48      	it	mi
 8002cb0:	f502 327f 	addmi.w	r2, r2, #261120	@ 0x3fc00
          pHandle->Sector = SECTOR_4;
 8002cb4:	f04f 0303 	mov.w	r3, #3
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002cb8:	bf48      	it	mi
 8002cba:	f202 32ff 	addwmi	r2, r2, #1023	@ 0x3ff
          pHandle->Sector = SECTOR_4;
 8002cbe:	f880 307a 	strb.w	r3, [r0, #122]	@ 0x7a
          wTimePhC = wTimePhB - (wX / 131072);
 8002cc2:	f1be 0300 	subs.w	r3, lr, #0
 8002cc6:	bfb8      	it	lt
 8002cc8:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002ccc:	eb05 42a2 	add.w	r2, r5, r2, asr #18
          wTimePhB = wTimePhA + (wZ / 131072);
 8002cd0:	eb02 4161 	add.w	r1, r2, r1, asr #17
          wTimePhC = wTimePhB - (wX / 131072);
 8002cd4:	bfb8      	it	lt
 8002cd6:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
 8002cda:	eba1 4363 	sub.w	r3, r1, r3, asr #17
          if(true == pHandle->SingleShuntTopology)
 8002cde:	2c00      	cmp	r4, #0
 8002ce0:	d055      	beq.n	8002d8e <PWMC_SetPhaseVoltage+0x232>
 8002ce2:	f04f 0c00 	mov.w	ip, #0
 8002ce6:	2501      	movs	r5, #1
 8002ce8:	2402      	movs	r4, #2
 8002cea:	e77c      	b.n	8002be6 <PWMC_SetPhaseVoltage+0x8a>
          pHandle->Sector = SECTOR_6;
 8002cec:	f04f 0205 	mov.w	r2, #5
 8002cf0:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8002cf4:	eba3 020e 	sub.w	r2, r3, lr
          wTimePhB = wTimePhC + (wX / 131072);
 8002cf8:	4671      	mov	r1, lr
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8002cfa:	eb05 42a2 	add.w	r2, r5, r2, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 8002cfe:	bfb8      	it	lt
 8002d00:	f50e 31ff 	addlt.w	r1, lr, #130560	@ 0x1fe00
          if(true == pHandle->SingleShuntTopology)
 8002d04:	f890 4086 	ldrb.w	r4, [r0, #134]	@ 0x86
          wTimePhC = wTimePhA - (wY / 131072);
 8002d08:	eba2 4363 	sub.w	r3, r2, r3, asr #17
          wTimePhB = wTimePhC + (wX / 131072);
 8002d0c:	bfb8      	it	lt
 8002d0e:	f201 11ff 	addwlt	r1, r1, #511	@ 0x1ff
 8002d12:	eb03 4161 	add.w	r1, r3, r1, asr #17
          if(true == pHandle->SingleShuntTopology)
 8002d16:	b3ac      	cbz	r4, 8002d84 <PWMC_SetPhaseVoltage+0x228>
 8002d18:	f04f 0c01 	mov.w	ip, #1
 8002d1c:	2502      	movs	r5, #2
 8002d1e:	2400      	movs	r4, #0
 8002d20:	e761      	b.n	8002be6 <PWMC_SetPhaseVoltage+0x8a>
        pHandle->Sector = SECTOR_5;
 8002d22:	2204      	movs	r2, #4
 8002d24:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002d28:	1a5a      	subs	r2, r3, r1
 8002d2a:	bf44      	itt	mi
 8002d2c:	f502 327f 	addmi.w	r2, r2, #261120	@ 0x3fc00
 8002d30:	f202 32ff 	addwmi	r2, r2, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8002d34:	2900      	cmp	r1, #0
 8002d36:	bfbc      	itt	lt
 8002d38:	f501 31ff 	addlt.w	r1, r1, #130560	@ 0x1fe00
 8002d3c:	f201 11ff 	addwlt	r1, r1, #511	@ 0x1ff
        wTimePhC = wTimePhA - (wY / 131072) ;
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	bfb8      	it	lt
 8002d44:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002d48:	eb05 42a2 	add.w	r2, r5, r2, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 8002d4c:	bfb8      	it	lt
 8002d4e:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8002d52:	eb02 4161 	add.w	r1, r2, r1, asr #17
        wTimePhC = wTimePhA - (wY / 131072) ;
 8002d56:	eba2 4363 	sub.w	r3, r2, r3, asr #17
        if(true == pHandle->SingleShuntTopology)
 8002d5a:	b924      	cbnz	r4, 8002d66 <PWMC_SetPhaseVoltage+0x20a>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8002d5c:	fa1f fc83 	uxth.w	ip, r3
          pHandle->midDuty = (uint16_t)wTimePhA;
 8002d60:	b295      	uxth	r5, r2
          pHandle->highDuty = (uint16_t)wTimePhB;
 8002d62:	b28c      	uxth	r4, r1
 8002d64:	e73f      	b.n	8002be6 <PWMC_SetPhaseVoltage+0x8a>
 8002d66:	f04f 0c01 	mov.w	ip, #1
 8002d6a:	2500      	movs	r5, #0
 8002d6c:	2402      	movs	r4, #2
 8002d6e:	e73a      	b.n	8002be6 <PWMC_SetPhaseVoltage+0x8a>
 8002d70:	f04f 0c00 	mov.w	ip, #0
 8002d74:	2502      	movs	r5, #2
 8002d76:	2401      	movs	r4, #1
 8002d78:	e735      	b.n	8002be6 <PWMC_SetPhaseVoltage+0x8a>
 8002d7a:	f04f 0c02 	mov.w	ip, #2
 8002d7e:	2501      	movs	r5, #1
 8002d80:	2400      	movs	r4, #0
 8002d82:	e730      	b.n	8002be6 <PWMC_SetPhaseVoltage+0x8a>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 8002d84:	fa1f fc82 	uxth.w	ip, r2
            pHandle->midDuty = (uint16_t)wTimePhC;
 8002d88:	b29d      	uxth	r5, r3
            pHandle->highDuty = (uint16_t)wTimePhB;
 8002d8a:	b28c      	uxth	r4, r1
 8002d8c:	e72b      	b.n	8002be6 <PWMC_SetPhaseVoltage+0x8a>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8002d8e:	fa1f fc83 	uxth.w	ip, r3
          pHandle->midDuty = (uint16_t)wTimePhB;
 8002d92:	b28d      	uxth	r5, r1
          pHandle->highDuty = (uint16_t)wTimePhA;
 8002d94:	b294      	uxth	r4, r2
 8002d96:	e726      	b.n	8002be6 <PWMC_SetPhaseVoltage+0x8a>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 8002d98:	fa1f fc82 	uxth.w	ip, r2
            pHandle->midDuty = (uint16_t)wTimePhB;
 8002d9c:	b28d      	uxth	r5, r1
            pHandle->highDuty = (uint16_t)wTimePhC;
 8002d9e:	b29c      	uxth	r4, r3
 8002da0:	e721      	b.n	8002be6 <PWMC_SetPhaseVoltage+0x8a>
 8002da2:	bf00      	nop

08002da4 <PWMC_SwitchOffPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 8002da4:	6843      	ldr	r3, [r0, #4]
 8002da6:	4718      	bx	r3

08002da8 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, **false** if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 8002da8:	b510      	push	{r4, lr}
 8002daa:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 8002dac:	b179      	cbz	r1, 8002dce <PWMC_CurrentReadingCalibr+0x26>
    {
      PWMC_SwitchOffPWM(pHandle);
      pHandle->pFctCurrReadingCalib(pHandle);
      retVal = true;
    }
    else if (CRC_EXEC == action)
 8002dae:	2901      	cmp	r1, #1
 8002db0:	d001      	beq.n	8002db6 <PWMC_CurrentReadingCalibr+0xe>
  bool retVal = false;
 8002db2:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 8002db4:	bd10      	pop	{r4, pc}
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 8002db6:	f8b0 3060 	ldrh.w	r3, [r0, #96]	@ 0x60
 8002dba:	b16b      	cbz	r3, 8002dd8 <PWMC_CurrentReadingCalibr+0x30>
        pHandle->OffCalibrWaitTimeCounter--;
 8002dbc:	3b01      	subs	r3, #1
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1f4      	bne.n	8002db2 <PWMC_CurrentReadingCalibr+0xa>
          pHandle->pFctCurrReadingCalib(pHandle);
 8002dc8:	68c3      	ldr	r3, [r0, #12]
 8002dca:	4798      	blx	r3
          retVal = true;
 8002dcc:	e004      	b.n	8002dd8 <PWMC_CurrentReadingCalibr+0x30>
      PWMC_SwitchOffPWM(pHandle);
 8002dce:	f7ff ffe9 	bl	8002da4 <PWMC_SwitchOffPWM>
      pHandle->pFctCurrReadingCalib(pHandle);
 8002dd2:	68e3      	ldr	r3, [r4, #12]
 8002dd4:	4620      	mov	r0, r4
 8002dd6:	4798      	blx	r3
      retVal = true;
 8002dd8:	2001      	movs	r0, #1
}
 8002dda:	bd10      	pop	{r4, pc}

08002ddc <PWMC_OCP_Handler>:
  * @brief  Manages HW overcurrent protection.
  *
  * @param  pHandle: Handler of the current instance of the PWM component.
  */
__weak void *PWMC_OCP_Handler(PWMC_Handle_t *pHandle)
{
 8002ddc:	b510      	push	{r4, lr}
 8002dde:	4604      	mov	r4, r0
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    PWMC_SwitchOffPWM(pHandle);
 8002de0:	f7ff ffe0 	bl	8002da4 <PWMC_SwitchOffPWM>
    pHandle->OverCurrentFlag = true;
 8002de4:	2301      	movs	r3, #1
 8002de6:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
    tempPointer = &(pHandle->Motor);
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 8002dea:	f104 0078 	add.w	r0, r4, #120	@ 0x78
 8002dee:	bd10      	pop	{r4, pc}

08002df0 <PWMC_OVP_Handler>:
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8002df0:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
{
 8002df2:	4603      	mov	r3, r0
    pHandle->OverVoltageFlag = true;
 8002df4:	f04f 0c01 	mov.w	ip, #1
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8002df8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002dfc:	644a      	str	r2, [r1, #68]	@ 0x44
    tempPointer = &(pHandle->Motor);
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 8002dfe:	3078      	adds	r0, #120	@ 0x78
    pHandle->OverVoltageFlag = true;
 8002e00:	f883 c081 	strb.w	ip, [r3, #129]	@ 0x81
    pHandle->BrakeActionLock = true;
 8002e04:	f883 c083 	strb.w	ip, [r3, #131]	@ 0x83
}
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop

08002e0c <PWMC_IsFaultOccurred>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval uint16_t Returns #MC_OVER_CURR if an overcurrent has been
  *                  detected since last method call, #MC_NO_FAULTS otherwise.
  */
__weak uint16_t PWMC_IsFaultOccurred(PWMC_Handle_t *pHandle)
{
 8002e0c:	4603      	mov	r3, r0
  uint16_t retVal = MC_NO_FAULTS;

  if (true == pHandle->OverVoltageFlag)
 8002e0e:	f890 0081 	ldrb.w	r0, [r0, #129]	@ 0x81
 8002e12:	b1a8      	cbz	r0, 8002e40 <PWMC_IsFaultOccurred+0x34>
  {
    retVal = MC_OVER_VOLT;
    pHandle->OverVoltageFlag = false;
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8002e1a:	2142      	movs	r1, #66	@ 0x42
    retVal = MC_OVER_VOLT;
 8002e1c:	2002      	movs	r0, #2
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->OverCurrentFlag)
 8002e1e:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 8002e22:	b11a      	cbz	r2, 8002e2c <PWMC_IsFaultOccurred+0x20>
  {
    retVal |= MC_OVER_CURR;
    pHandle->OverCurrentFlag = false;
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    retVal |= MC_OVER_CURR;
 8002e2a:	4608      	mov	r0, r1
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->driverProtectionFlag)
 8002e2c:	f893 2082 	ldrb.w	r2, [r3, #130]	@ 0x82
 8002e30:	b12a      	cbz	r2, 8002e3e <PWMC_IsFaultOccurred+0x32>
  {
    retVal |= MC_DP_FAULT;
 8002e32:	f440 6080 	orr.w	r0, r0, #1024	@ 0x400
    pHandle->driverProtectionFlag = false;
 8002e36:	2200      	movs	r2, #0
    retVal |= MC_DP_FAULT;
 8002e38:	b280      	uxth	r0, r0
    pHandle->driverProtectionFlag = false;
 8002e3a:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
  {
    /* Nothing to do */
  }

  return (retVal);
}
 8002e3e:	4770      	bx	lr
 8002e40:	2140      	movs	r1, #64	@ 0x40
 8002e42:	e7ec      	b.n	8002e1e <PWMC_IsFaultOccurred+0x12>

08002e44 <RCM_RegisterRegConv>:
  }
  else
  {
#endif

    if (RCM_conversion_nb < RCM_MAX_CONV)
 8002e44:	492f      	ldr	r1, [pc, #188]	@ (8002f04 <RCM_RegisterRegConv+0xc0>)
 8002e46:	780a      	ldrb	r2, [r1, #0]
 8002e48:	2a03      	cmp	r2, #3
 8002e4a:	d856      	bhi.n	8002efa <RCM_RegisterRegConv+0xb6>
{
 8002e4c:	b510      	push	{r4, lr}
    {
      RCM_handle_array[RCM_conversion_nb] = regConv;
 8002e4e:	4c2e      	ldr	r4, [pc, #184]	@ (8002f08 <RCM_RegisterRegConv+0xc4>)
      RCM_handle_array[RCM_conversion_nb]->id = RCM_conversion_nb;
      RCM_conversion_nb++;

      if (0U == LL_ADC_IsEnabled(regConv->regADC))
 8002e50:	6803      	ldr	r3, [r0, #0]
      RCM_handle_array[RCM_conversion_nb] = regConv;
 8002e52:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
      RCM_handle_array[RCM_conversion_nb]->id = RCM_conversion_nb;
 8002e56:	7302      	strb	r2, [r0, #12]
      RCM_conversion_nb++;
 8002e58:	3201      	adds	r2, #1
 8002e5a:	700a      	strb	r2, [r1, #0]
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e5c:	689a      	ldr	r2, [r3, #8]
 8002e5e:	07d4      	lsls	r4, r2, #31
 8002e60:	d422      	bmi.n	8002ea8 <RCM_RegisterRegConv+0x64>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8002e62:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002e64:	2104      	movs	r1, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8002e66:	f022 0204 	bic.w	r2, r2, #4
 8002e6a:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002e6c:	6019      	str	r1, [r3, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8002e6e:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8002e70:	2120      	movs	r1, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8002e72:	f022 0220 	bic.w	r2, r2, #32
 8002e76:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8002e78:	6019      	str	r1, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8002e7a:	689a      	ldr	r2, [r3, #8]
 8002e7c:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8002e80:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8002e84:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002e88:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002e8a:	689a      	ldr	r2, [r3, #8]
 8002e8c:	2a00      	cmp	r2, #0
 8002e8e:	dbfc      	blt.n	8002e8a <RCM_RegisterRegConv+0x46>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	07d1      	lsls	r1, r2, #31
 8002e94:	d408      	bmi.n	8002ea8 <RCM_RegisterRegConv+0x64>
  MODIFY_REG(ADCx->CR,
 8002e96:	491d      	ldr	r1, [pc, #116]	@ (8002f0c <RCM_RegisterRegConv+0xc8>)
 8002e98:	689a      	ldr	r2, [r3, #8]
 8002e9a:	400a      	ands	r2, r1
 8002e9c:	f042 0201 	orr.w	r2, r2, #1
 8002ea0:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	07d2      	lsls	r2, r2, #31
 8002ea6:	d5f7      	bpl.n	8002e98 <RCM_RegisterRegConv+0x54>
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8002ea8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002eaa:	f021 010f 	bic.w	r1, r1, #15
 8002eae:	6319      	str	r1, [r3, #48]	@ 0x30
      {
        /* Nothing to do */
      }
      LL_ADC_REG_SetSequencerLength(regConv->regADC, LL_ADC_REG_SEQ_SCAN_DISABLE);
      /* Configure the sampling time (should already be configured by for non user conversions) */
      LL_ADC_SetChannelSamplingTime (regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8002eb0:	7a01      	ldrb	r1, [r0, #8]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	408a      	lsls	r2, r1
 8002eb6:	2909      	cmp	r1, #9
 8002eb8:	ea42 6281 	orr.w	r2, r2, r1, lsl #26
 8002ebc:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
 8002ec0:	d91d      	bls.n	8002efe <RCM_RegisterRegConv+0xba>
 8002ec2:	f1ac 0c1e 	sub.w	ip, ip, #30
 8002ec6:	ea42 520c 	orr.w	r2, r2, ip, lsl #20
 8002eca:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002ece:	ea4f 5cd2 	mov.w	ip, r2, lsr #23
 8002ed2:	f00c 0c04 	and.w	ip, ip, #4
 8002ed6:	3314      	adds	r3, #20
  MODIFY_REG(*preg,
 8002ed8:	6840      	ldr	r0, [r0, #4]
 8002eda:	f853 100c 	ldr.w	r1, [r3, ip]
 8002ede:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8002ee2:	f04f 0e07 	mov.w	lr, #7
 8002ee6:	4090      	lsls	r0, r2
 8002ee8:	fa0e f202 	lsl.w	r2, lr, r2
 8002eec:	ea21 0202 	bic.w	r2, r1, r2
 8002ef0:	4302      	orrs	r2, r0
 8002ef2:	f843 200c 	str.w	r2, [r3, ip]
  bool retVal = true;
 8002ef6:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_REG_CON_MNG
  }
#endif
  return retVal;
}
 8002ef8:	bd10      	pop	{r4, pc}
      retVal = false;
 8002efa:	2000      	movs	r0, #0
}
 8002efc:	4770      	bx	lr
      LL_ADC_SetChannelSamplingTime (regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8002efe:	ea42 520c 	orr.w	r2, r2, ip, lsl #20
 8002f02:	e7e4      	b.n	8002ece <RCM_RegisterRegConv+0x8a>
 8002f04:	200018b8 	.word	0x200018b8
 8002f08:	200018bc 	.word	0x200018bc
 8002f0c:	7fffffc0 	.word	0x7fffffc0

08002f10 <RCM_ExecRegularConv>:
  {
#endif

  LL_ADC_REG_SetSequencerRanks(regConv->regADC,
                               LL_ADC_REG_RANK_1,
                               __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel));
 8002f10:	7a01      	ldrb	r1, [r0, #8]
  LL_ADC_REG_SetSequencerRanks(regConv->regADC,
 8002f12:	6803      	ldr	r3, [r0, #0]
                               __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel));
 8002f14:	2201      	movs	r2, #1
  LL_ADC_REG_SetSequencerRanks(regConv->regADC,
 8002f16:	2909      	cmp	r1, #9
                               __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel));
 8002f18:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 8002f1c:	fa02 f201 	lsl.w	r2, r2, r1
 8002f20:	ea42 6281 	orr.w	r2, r2, r1, lsl #26
 8002f24:	bf84      	itt	hi
 8002f26:	381e      	subhi	r0, #30
 8002f28:	ea42 5200 	orrhi.w	r2, r2, r0, lsl #20
  MODIFY_REG(*preg,
 8002f2c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
  LL_ADC_REG_SetSequencerRanks(regConv->regADC,
 8002f2e:	bf94      	ite	ls
 8002f30:	ea42 5200 	orrls.w	r2, r2, r0, lsl #20
 8002f34:	f042 7200 	orrhi.w	r2, r2, #33554432	@ 0x2000000
 8002f38:	0d12      	lsrs	r2, r2, #20
 8002f3a:	f421 61f8 	bic.w	r1, r1, #1984	@ 0x7c0
 8002f3e:	f402 62f8 	and.w	r2, r2, #1984	@ 0x7c0
 8002f42:	430a      	orrs	r2, r1
 8002f44:	631a      	str	r2, [r3, #48]	@ 0x30
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002f46:	2204      	movs	r2, #4
* param  ADCx ADC instance
* retval Value between Min_Data=0x0000 and Max_Data=0xFFF0
*/
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12L(const ADC_TypeDef *ADCx)
{
  return (uint16_t)(READ_REG(ADCx->DR) & 0x0000FFF0UL);
 8002f48:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8002f4a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8002f4c:	689a      	ldr	r2, [r3, #8]
 8002f4e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f52:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8002f56:	f042 0204 	orr.w	r2, r2, #4
 8002f5a:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	0752      	lsls	r2, r2, #29
 8002f60:	d5fc      	bpl.n	8002f5c <RCM_ExecRegularConv+0x4c>
 8002f62:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8002f64:	f020 000f 	bic.w	r0, r0, #15
  /* Reading of ADC Converted Value */
  result = LL_ADC_REG_ReadConversionData12L(regConv->regADC);
#ifdef NULL_PTR_CHECK_REG_CON_MNG
  }
#endif
  return result;
 8002f68:	b280      	uxth	r0, r0

}
 8002f6a:	4770      	bx	lr

08002f6c <STC_Init>:
  * @retval none.
  *
  * - Called once right after object creation at initialization of the whole MC core.
  */
__weak void STC_Init(SpeednTorqCtrl_Handle_t *pHandle, PID_Handle_t *pPI, SpeednPosFdbk_Handle_t *SPD_Handle)
{
 8002f6c:	b410      	push	{r4}
  {
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8002f6e:	f9b0 c030 	ldrsh.w	ip, [r0, #48]	@ 0x30
    pHandle->PISpeed = pPI;
 8002f72:	6101      	str	r1, [r0, #16]
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8002f74:	f9b0 1032 	ldrsh.w	r1, [r0, #50]	@ 0x32
    pHandle->Mode = pHandle->ModeDefault;
 8002f78:	f890 402e 	ldrb.w	r4, [r0, #46]	@ 0x2e
 8002f7c:	7004      	strb	r4, [r0, #0]
    pHandle->TargetFinal = 0;
 8002f7e:	2300      	movs	r3, #0
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8002f80:	ea4f 440c 	mov.w	r4, ip, lsl #16
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8002f84:	0409      	lsls	r1, r1, #16
 8002f86:	e9c0 4101 	strd	r4, r1, [r0, #4]
    pHandle->SPD = SPD_Handle;
 8002f8a:	6142      	str	r2, [r0, #20]
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8002f8c:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->TargetFinal = 0;
 8002f90:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
 8002f92:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8002f94:	61c3      	str	r3, [r0, #28]
}
 8002f96:	4770      	bx	lr

08002f98 <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (MCM_SPEED_MODE == pHandle->Mode)
 8002f98:	7803      	ldrb	r3, [r0, #0]
 8002f9a:	2b03      	cmp	r3, #3
 8002f9c:	d004      	beq.n	8002fa8 <STC_Clear+0x10>
    {
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
    }
    else if (MCM_TORQUE_MODE == pHandle->Mode)
 8002f9e:	2b04      	cmp	r3, #4
    {
      pHandle->TorqueRef = 0U;
 8002fa0:	bf04      	itt	eq
 8002fa2:	2300      	moveq	r3, #0
 8002fa4:	6083      	streq	r3, [r0, #8]
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8002fa6:	4770      	bx	lr
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 8002fa8:	6900      	ldr	r0, [r0, #16]
 8002faa:	2100      	movs	r1, #0
 8002fac:	f004 bcfe 	b.w	80079ac <PID_SetIntegralTerm>

08002fb0 <STC_GetMecSpeedRefUnit>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt / 65536));
#endif
#endif
}
 8002fb0:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop

08002fb8 <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 8002fb8:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 8002fba:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 8002fbc:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8002fbe:	4770      	bx	lr

08002fc0 <STC_ExecRamp>:
  * @ref EncAlignCtrl "Encoder Alignment Control",
  * @ref PositionControl "Position Control" loop or
  * speed regulation with @ref SpeedRegulatorPotentiometer Speed potentiometer.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 8002fc0:	b410      	push	{r4}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application */
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8002fc2:	7803      	ldrb	r3, [r0, #0]
 8002fc4:	2b04      	cmp	r3, #4
 8002fc6:	d019      	beq.n	8002ffc <STC_ExecRamp+0x3c>
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 8002fc8:	f8b0 c022 	ldrh.w	ip, [r0, #34]	@ 0x22
 8002fcc:	458c      	cmp	ip, r1
 8002fce:	da03      	bge.n	8002fd8 <STC_ExecRamp+0x18>
 8002fd0:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 8002fd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002fd6:	4770      	bx	lr
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 8002fd8:	f9b0 4028 	ldrsh.w	r4, [r0, #40]	@ 0x28
 8002fdc:	428c      	cmp	r4, r1
 8002fde:	dcf7      	bgt.n	8002fd0 <STC_ExecRamp+0x10>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 8002fe0:	8c84      	ldrh	r4, [r0, #36]	@ 0x24
 8002fe2:	428c      	cmp	r4, r1
 8002fe4:	dd03      	ble.n	8002fee <STC_ExecRamp+0x2e>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 8002fe6:	f9b0 4026 	ldrsh.w	r4, [r0, #38]	@ 0x26
 8002fea:	428c      	cmp	r4, r1
 8002fec:	dbf0      	blt.n	8002fd0 <STC_ExecRamp+0x10>
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 8002fee:	6844      	ldr	r4, [r0, #4]
      if (0U == hDurationms)
 8002ff0:	b9aa      	cbnz	r2, 800301e <STC_ExecRamp+0x5e>
        if (MCM_SPEED_MODE == pHandle->Mode)
 8002ff2:	2b03      	cmp	r3, #3
 8002ff4:	d10a      	bne.n	800300c <STC_ExecRamp+0x4c>
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8002ff6:	0409      	lsls	r1, r1, #16
 8002ff8:	6041      	str	r1, [r0, #4]
 8002ffa:	e009      	b.n	8003010 <STC_ExecRamp+0x50>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 8002ffc:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8002ffe:	428b      	cmp	r3, r1
 8003000:	dbe6      	blt.n	8002fd0 <STC_ExecRamp+0x10>
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 8003002:	f9b0 302c 	ldrsh.w	r3, [r0, #44]	@ 0x2c
 8003006:	428b      	cmp	r3, r1
 8003008:	dce2      	bgt.n	8002fd0 <STC_ExecRamp+0x10>
      if (0U == hDurationms)
 800300a:	b9e2      	cbnz	r2, 8003046 <STC_ExecRamp+0x86>
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 800300c:	0409      	lsls	r1, r1, #16
 800300e:	6081      	str	r1, [r0, #8]
        pHandle->RampRemainingStep = 0U;
 8003010:	2300      	movs	r3, #0
 8003012:	60c3      	str	r3, [r0, #12]
        pHandle->IncDecAmount = 0;
 8003014:	61c3      	str	r3, [r0, #28]
{
 8003016:	2001      	movs	r0, #1
}
 8003018:	f85d 4b04 	ldr.w	r4, [sp], #4
 800301c:	4770      	bx	lr
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 800301e:	ea4f 4c24 	mov.w	ip, r4, asr #16
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8003022:	8c03      	ldrh	r3, [r0, #32]
        wAux /= 1000U;
 8003024:	4c09      	ldr	r4, [pc, #36]	@ (800304c <STC_ExecRamp+0x8c>)
        pHandle->TargetFinal = hTargetFinal;
 8003026:	8041      	strh	r1, [r0, #2]
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8003028:	fb02 f303 	mul.w	r3, r2, r3
        wAux /= 1000U;
 800302c:	fba4 4303 	umull	r4, r3, r4, r3
 8003030:	099b      	lsrs	r3, r3, #6
        pHandle->RampRemainingStep++;
 8003032:	3301      	adds	r3, #1
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8003034:	eba1 0c0c 	sub.w	ip, r1, ip
 8003038:	ea4f 420c 	mov.w	r2, ip, lsl #16
        pHandle->RampRemainingStep++;
 800303c:	60c3      	str	r3, [r0, #12]
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 800303e:	fb92 f2f3 	sdiv	r2, r2, r3
        pHandle->IncDecAmount = wAux1;
 8003042:	61c2      	str	r2, [r0, #28]
 8003044:	e7e7      	b.n	8003016 <STC_ExecRamp+0x56>
  return ((int16_t)(pHandle->TorqueRef >> 16));
 8003046:	f9b0 c00a 	ldrsh.w	ip, [r0, #10]
 800304a:	e7ea      	b.n	8003022 <STC_ExecRamp+0x62>
 800304c:	10624dd3 	.word	0x10624dd3

08003050 <STC_CalcTorqueReference>:
  * - Must be called at fixed time equal to hSTCFrequencyHz. It is called
  * passing as parameter the speed sensor used to perform the speed regulation.
  * - Called during START and ALIGNEMENT states of the MC state machine into MediumFrequencyTask.
  */
__weak int16_t STC_CalcTorqueReference(SpeednTorqCtrl_Handle_t *pHandle)
{
 8003050:	b538      	push	{r3, r4, r5, lr}
    int32_t wCurrentReference;
    int16_t hMeasuredSpeed;
    int16_t hTargetSpeed;
    int16_t hError;

    if (MCM_TORQUE_MODE == pHandle->Mode)
 8003052:	7802      	ldrb	r2, [r0, #0]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 8003054:	68c3      	ldr	r3, [r0, #12]
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8003056:	2a04      	cmp	r2, #4
{
 8003058:	4604      	mov	r4, r0
    if (MCM_TORQUE_MODE == pHandle->Mode)
 800305a:	d012      	beq.n	8003082 <STC_CalcTorqueReference+0x32>
    if (pHandle->RampRemainingStep > 1U)
 800305c:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->SpeedRefUnitExt;
 800305e:	6845      	ldr	r5, [r0, #4]
    if (pHandle->RampRemainingStep > 1U)
 8003060:	d908      	bls.n	8003074 <STC_CalcTorqueReference+0x24>
    {
      /* Increment/decrement the reference value */
      wCurrentReference += pHandle->IncDecAmount;
 8003062:	69c1      	ldr	r1, [r0, #28]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 8003064:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 8003066:	440d      	add	r5, r1
      pHandle->RampRemainingStep--;
 8003068:	60c3      	str	r3, [r0, #12]
    else
    {
      /* Do nothing */
    }

    if (MCM_SPEED_MODE == pHandle->Mode)
 800306a:	2a03      	cmp	r2, #3
 800306c:	d011      	beq.n	8003092 <STC_CalcTorqueReference+0x42>
    else
    {
      pHandle->TorqueRef = wCurrentReference;
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 800306e:	1428      	asrs	r0, r5, #16
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 8003070:	60a5      	str	r5, [r4, #8]
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 8003072:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 8003074:	d1f9      	bne.n	800306a <STC_CalcTorqueReference+0x1a>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8003076:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 800307a:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800307c:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 800307e:	60c3      	str	r3, [r0, #12]
 8003080:	e7f3      	b.n	800306a <STC_CalcTorqueReference+0x1a>
    if (pHandle->RampRemainingStep > 1U)
 8003082:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->TorqueRef;
 8003084:	6885      	ldr	r5, [r0, #8]
    if (pHandle->RampRemainingStep > 1U)
 8003086:	d911      	bls.n	80030ac <STC_CalcTorqueReference+0x5c>
      wCurrentReference += pHandle->IncDecAmount;
 8003088:	69c2      	ldr	r2, [r0, #28]
      pHandle->RampRemainingStep--;
 800308a:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 800308c:	4415      	add	r5, r2
      pHandle->RampRemainingStep--;
 800308e:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 8003090:	e7ed      	b.n	800306e <STC_CalcTorqueReference+0x1e>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 8003092:	6960      	ldr	r0, [r4, #20]
 8003094:	f005 fc64 	bl	8008960 <SPD_GetAvrgMecSpeedUnit>
      hError = hTargetSpeed - hMeasuredSpeed;
 8003098:	ebc0 4125 	rsb	r1, r0, r5, asr #16
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 800309c:	b209      	sxth	r1, r1
 800309e:	6920      	ldr	r0, [r4, #16]
 80030a0:	f004 fcb6 	bl	8007a10 <PI_Controller>
      pHandle->SpeedRefUnitExt = wCurrentReference;
 80030a4:	6065      	str	r5, [r4, #4]
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 80030a6:	0405      	lsls	r5, r0, #16
 80030a8:	60a5      	str	r5, [r4, #8]
}
 80030aa:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 80030ac:	d1df      	bne.n	800306e <STC_CalcTorqueReference+0x1e>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 80030ae:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 80030b2:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 80030b4:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 80030b6:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 80030b8:	e7d9      	b.n	800306e <STC_CalcTorqueReference+0x1e>
 80030ba:	bf00      	nop

080030bc <STC_GetMecSpeedRefUnitDefault>:
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
#else
  return (pHandle->MecSpeedRefUnitDefault);
#endif
}
 80030bc:	f9b0 0030 	ldrsh.w	r0, [r0, #48]	@ 0x30
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop

080030c4 <STC_GetDefaultIqdref>:
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
}
 80030c4:	f8d0 0032 	ldr.w	r0, [r0, #50]	@ 0x32
{
 80030c8:	b082      	sub	sp, #8
}
 80030ca:	b002      	add	sp, #8
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop

080030d0 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *
  * - Called during the CHARGE_BOOT_CAP, SWITCH_OVER and WAIT_STOP_MOTOR states of the MC state machine
  * into MediumFrequencyTask to initialize the speed reference.
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 80030d0:	b510      	push	{r4, lr}
 80030d2:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 80030d4:	6940      	ldr	r0, [r0, #20]
 80030d6:	f005 fc43 	bl	8008960 <SPD_GetAvrgMecSpeedUnit>
 80030da:	0400      	lsls	r0, r0, #16
 80030dc:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 80030de:	bd10      	pop	{r4, pc}

080030e0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030e0:	b500      	push	{lr}

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030e2:	4b0e      	ldr	r3, [pc, #56]	@ (800311c <HAL_MspInit+0x3c>)
 80030e4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80030e6:	f042 0201 	orr.w	r2, r2, #1
{
 80030ea:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030ec:	661a      	str	r2, [r3, #96]	@ 0x60
 80030ee:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80030f0:	f002 0201 	and.w	r2, r2, #1
 80030f4:	9200      	str	r2, [sp, #0]
 80030f6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030f8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80030fa:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80030fe:	659a      	str	r2, [r3, #88]	@ 0x58
 8003100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003102:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003106:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003108:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 800310a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 800310c:	f002 f830 	bl	8005170 <HAL_NVIC_SetPriorityGrouping>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003110:	b003      	add	sp, #12
 8003112:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 8003116:	f002 bb81 	b.w	800581c <HAL_PWREx_DisableUCPDDeadBattery>
 800311a:	bf00      	nop
 800311c:	40021000 	.word	0x40021000

08003120 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003120:	b510      	push	{r4, lr}
 8003122:	4604      	mov	r4, r0
 8003124:	b09c      	sub	sp, #112	@ 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003126:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003128:	2244      	movs	r2, #68	@ 0x44
 800312a:	a80b      	add	r0, sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800312c:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8003130:	e9cd 1108 	strd	r1, r1, [sp, #32]
 8003134:	910a      	str	r1, [sp, #40]	@ 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003136:	f005 fc5b 	bl	80089f0 <memset>
  if(hadc->Instance==ADC1)
 800313a:	6823      	ldr	r3, [r4, #0]
 800313c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003140:	d004      	beq.n	800314c <HAL_ADC_MspInit+0x2c>

    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8003142:	4a41      	ldr	r2, [pc, #260]	@ (8003248 <HAL_ADC_MspInit+0x128>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d045      	beq.n	80031d4 <HAL_ADC_MspInit+0xb4>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003148:	b01c      	add	sp, #112	@ 0x70
 800314a:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800314c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003150:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003154:	a80b      	add	r0, sp, #44	@ 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003156:	920b      	str	r2, [sp, #44]	@ 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003158:	931a      	str	r3, [sp, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800315a:	f002 ff1b 	bl	8005f94 <HAL_RCCEx_PeriphCLKConfig>
 800315e:	2800      	cmp	r0, #0
 8003160:	d168      	bne.n	8003234 <HAL_ADC_MspInit+0x114>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003162:	4a3a      	ldr	r2, [pc, #232]	@ (800324c <HAL_ADC_MspInit+0x12c>)
 8003164:	6813      	ldr	r3, [r2, #0]
 8003166:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003168:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 800316a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800316c:	d109      	bne.n	8003182 <HAL_ADC_MspInit+0x62>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800316e:	4b38      	ldr	r3, [pc, #224]	@ (8003250 <HAL_ADC_MspInit+0x130>)
 8003170:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003172:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003176:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800317a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800317e:	9301      	str	r3, [sp, #4]
 8003180:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003182:	4b33      	ldr	r3, [pc, #204]	@ (8003250 <HAL_ADC_MspInit+0x130>)
 8003184:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003186:	f042 0204 	orr.w	r2, r2, #4
 800318a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800318c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800318e:	f002 0204 	and.w	r2, r2, #4
 8003192:	9202      	str	r2, [sp, #8]
 8003194:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003196:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003198:	f042 0201 	orr.w	r2, r2, #1
 800319c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800319e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin|M1_TEMPERATURE_Pin;
 80031a0:	2006      	movs	r0, #6
 80031a2:	2103      	movs	r1, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031a4:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin|M1_TEMPERATURE_Pin;
 80031a8:	e9cd 0106 	strd	r0, r1, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031ac:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ae:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031b0:	a906      	add	r1, sp, #24
 80031b2:	4828      	ldr	r0, [pc, #160]	@ (8003254 <HAL_ADC_MspInit+0x134>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031b4:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031b6:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031b8:	f002 f8fa 	bl	80053b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin|M1_BUS_VOLTAGE_Pin;
 80031bc:	2203      	movs	r2, #3
 80031be:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80031c4:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin|M1_BUS_VOLTAGE_Pin;
 80031c6:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ca:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031cc:	f002 f8f0 	bl	80053b0 <HAL_GPIO_Init>
}
 80031d0:	b01c      	add	sp, #112	@ 0x70
 80031d2:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80031d4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 80031d8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031dc:	a80b      	add	r0, sp, #44	@ 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80031de:	920b      	str	r2, [sp, #44]	@ 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 80031e0:	931a      	str	r3, [sp, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031e2:	f002 fed7 	bl	8005f94 <HAL_RCCEx_PeriphCLKConfig>
 80031e6:	bb40      	cbnz	r0, 800323a <HAL_ADC_MspInit+0x11a>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80031e8:	4a18      	ldr	r2, [pc, #96]	@ (800324c <HAL_ADC_MspInit+0x12c>)
 80031ea:	6813      	ldr	r3, [r2, #0]
 80031ec:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80031ee:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80031f0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80031f2:	d109      	bne.n	8003208 <HAL_ADC_MspInit+0xe8>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80031f4:	4b16      	ldr	r3, [pc, #88]	@ (8003250 <HAL_ADC_MspInit+0x130>)
 80031f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80031f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80031fc:	64da      	str	r2, [r3, #76]	@ 0x4c
 80031fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003200:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003204:	9304      	str	r3, [sp, #16]
 8003206:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003208:	4b11      	ldr	r3, [pc, #68]	@ (8003250 <HAL_ADC_MspInit+0x130>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800320a:	4812      	ldr	r0, [pc, #72]	@ (8003254 <HAL_ADC_MspInit+0x134>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800320c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800320e:	f042 0204 	orr.w	r2, r2, #4
 8003212:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin;
 8003216:	ed9f 7b0a 	vldr	d7, [pc, #40]	@ 8003240 <HAL_ADC_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800321a:	f003 0304 	and.w	r3, r3, #4
 800321e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003220:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003222:	2300      	movs	r3, #0
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin;
 8003224:	ed8d 7b06 	vstr	d7, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003228:	9a05      	ldr	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800322a:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800322c:	f002 f8c0 	bl	80053b0 <HAL_GPIO_Init>
}
 8003230:	b01c      	add	sp, #112	@ 0x70
 8003232:	bd10      	pop	{r4, pc}
      Error_Handler();
 8003234:	f7fe fcde 	bl	8001bf4 <Error_Handler>
 8003238:	e793      	b.n	8003162 <HAL_ADC_MspInit+0x42>
      Error_Handler();
 800323a:	f7fe fcdb 	bl	8001bf4 <Error_Handler>
 800323e:	e7d3      	b.n	80031e8 <HAL_ADC_MspInit+0xc8>
 8003240:	00000003 	.word	0x00000003
 8003244:	00000003 	.word	0x00000003
 8003248:	50000100 	.word	0x50000100
 800324c:	200018cc 	.word	0x200018cc
 8003250:	40021000 	.word	0x40021000
 8003254:	48000800 	.word	0x48000800

08003258 <HAL_CORDIC_MspInit>:
  * @param hcordic: CORDIC handle pointer
  * @retval None
  */
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
  if(hcordic->Instance==CORDIC)
 8003258:	4b09      	ldr	r3, [pc, #36]	@ (8003280 <HAL_CORDIC_MspInit+0x28>)
 800325a:	6802      	ldr	r2, [r0, #0]
 800325c:	429a      	cmp	r2, r3
 800325e:	d000      	beq.n	8003262 <HAL_CORDIC_MspInit+0xa>
 8003260:	4770      	bx	lr
  {
    /* USER CODE BEGIN CORDIC_MspInit 0 */

    /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8003262:	f8d3 2448 	ldr.w	r2, [r3, #1096]	@ 0x448
 8003266:	f042 0208 	orr.w	r2, r2, #8
{
 800326a:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 800326c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003270:	649a      	str	r2, [r3, #72]	@ 0x48
 8003272:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003274:	f003 0308 	and.w	r3, r3, #8
 8003278:	9301      	str	r3, [sp, #4]
 800327a:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END CORDIC_MspInit 1 */

  }

}
 800327c:	b002      	add	sp, #8
 800327e:	4770      	bx	lr
 8003280:	40020c00 	.word	0x40020c00
 8003284:	00000000 	.word	0x00000000

08003288 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003288:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 800328a:	4a1b      	ldr	r2, [pc, #108]	@ (80032f8 <HAL_TIM_Base_MspInit+0x70>)
 800328c:	6801      	ldr	r1, [r0, #0]
{
 800328e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003290:	2300      	movs	r3, #0
  if(htim_base->Instance==TIM1)
 8003292:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003294:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003298:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800329c:	9306      	str	r3, [sp, #24]
  if(htim_base->Instance==TIM1)
 800329e:	d001      	beq.n	80032a4 <HAL_TIM_Base_MspInit+0x1c>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80032a0:	b008      	add	sp, #32
 80032a2:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 80032a4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80032a8:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 80032ac:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80032f0 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM1_CLK_ENABLE();
 80032b0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80032b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80032b6:	661a      	str	r2, [r3, #96]	@ 0x60
 80032b8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80032ba:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80032be:	9200      	str	r2, [sp, #0]
 80032c0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80032c4:	f042 0201 	orr.w	r2, r2, #1
 80032c8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80032ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032cc:	f003 0301 	and.w	r3, r3, #1
 80032d0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032d2:	2201      	movs	r2, #1
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80032d4:	2306      	movs	r3, #6
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 80032d6:	a902      	add	r1, sp, #8
 80032d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 80032dc:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032e0:	9c01      	ldr	r4, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032e2:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80032e4:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 80032e6:	f002 f863 	bl	80053b0 <HAL_GPIO_Init>
}
 80032ea:	b008      	add	sp, #32
 80032ec:	bd10      	pop	{r4, pc}
 80032ee:	bf00      	nop
 80032f0:	00000040 	.word	0x00000040
 80032f4:	00000012 	.word	0x00000012
 80032f8:	40012c00 	.word	0x40012c00

080032fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80032fc:	b5d0      	push	{r4, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 80032fe:	4a27      	ldr	r2, [pc, #156]	@ (800339c <HAL_TIM_MspPostInit+0xa0>)
 8003300:	6801      	ldr	r1, [r0, #0]
{
 8003302:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003304:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8003306:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003308:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800330c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003310:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 8003312:	d001      	beq.n	8003318 <HAL_TIM_MspPostInit+0x1c>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003314:	b008      	add	sp, #32
 8003316:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003318:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800331c:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 8003320:	2080      	movs	r0, #128	@ 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003322:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003324:	f042 0201 	orr.w	r2, r2, #1
 8003328:	64da      	str	r2, [r3, #76]	@ 0x4c
 800332a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800332c:	f002 0201 	and.w	r2, r2, #1
 8003330:	9200      	str	r2, [sp, #0]
 8003332:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003334:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003336:	f042 0202 	orr.w	r2, r2, #2
 800333a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800333c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 800333e:	2102      	movs	r1, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003340:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 8003344:	e9cd 0102 	strd	r0, r1, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003348:	2406      	movs	r4, #6
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800334a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 800334c:	2601      	movs	r6, #1
 800334e:	2702      	movs	r7, #2
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8003350:	a902      	add	r1, sp, #8
 8003352:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003356:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003358:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 800335a:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 800335e:	f002 f827 	bl	80053b0 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003362:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8003364:	2203      	movs	r2, #3
 8003366:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003368:	480d      	ldr	r0, [pc, #52]	@ (80033a0 <HAL_TIM_MspPostInit+0xa4>)
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800336a:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 800336c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003370:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003374:	f002 f81c 	bl	80053b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8003378:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800337c:	2302      	movs	r3, #2
 800337e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003382:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8003386:	2202      	movs	r2, #2
 8003388:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800338a:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 800338c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003390:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003392:	f002 f80d 	bl	80053b0 <HAL_GPIO_Init>
}
 8003396:	b008      	add	sp, #32
 8003398:	bdd0      	pop	{r4, r6, r7, pc}
 800339a:	bf00      	nop
 800339c:	40012c00 	.word	0x40012c00
 80033a0:	48000400 	.word	0x48000400
 80033a4:	00000000 	.word	0x00000000

080033a8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80033a8:	b570      	push	{r4, r5, r6, lr}
 80033aa:	4604      	mov	r4, r0
 80033ac:	b098      	sub	sp, #96	@ 0x60
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033ae:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80033b0:	2244      	movs	r2, #68	@ 0x44
 80033b2:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033b4:	e9cd 1102 	strd	r1, r1, [sp, #8]
 80033b8:	e9cd 1104 	strd	r1, r1, [sp, #16]
 80033bc:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80033be:	f005 fb17 	bl	80089f0 <memset>
  if(huart->Instance==USART2)
 80033c2:	4b37      	ldr	r3, [pc, #220]	@ (80034a0 <HAL_UART_MspInit+0xf8>)
 80033c4:	6822      	ldr	r2, [r4, #0]
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d001      	beq.n	80033ce <HAL_UART_MspInit+0x26>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80033ca:	b018      	add	sp, #96	@ 0x60
 80033cc:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80033ce:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033d0:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80033d2:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033d4:	f002 fdde 	bl	8005f94 <HAL_RCCEx_PeriphCLKConfig>
 80033d8:	2800      	cmp	r0, #0
 80033da:	d14d      	bne.n	8003478 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80033dc:	4b31      	ldr	r3, [pc, #196]	@ (80034a4 <HAL_UART_MspInit+0xfc>)
    hdma_usart2_rx.Instance = DMA2_Channel2;
 80033de:	4e32      	ldr	r6, [pc, #200]	@ (80034a8 <HAL_UART_MspInit+0x100>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80033e0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80033e2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80033e6:	659a      	str	r2, [r3, #88]	@ 0x58
 80033e8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80033ea:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 80033ee:	9200      	str	r2, [sp, #0]
 80033f0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 80033f4:	ed9f 7b26 	vldr	d7, [pc, #152]	@ 8003490 <HAL_UART_MspInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033f8:	f042 0201 	orr.w	r2, r2, #1
 80033fc:	64da      	str	r2, [r3, #76]	@ 0x4c
 80033fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8003400:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003404:	ed9f 7b24 	vldr	d7, [pc, #144]	@ 8003498 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003408:	f003 0301 	and.w	r3, r3, #1
 800340c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800340e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003410:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003412:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003416:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003418:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 800341a:	ed8d 7b04 	vstr	d7, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800341e:	f001 ffc7 	bl	80053b0 <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003422:	4922      	ldr	r1, [pc, #136]	@ (80034ac <HAL_UART_MspInit+0x104>)
 8003424:	221a      	movs	r2, #26
 8003426:	2300      	movs	r3, #0
 8003428:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800342c:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800342e:	2280      	movs	r2, #128	@ 0x80
 8003430:	e9c6 3302 	strd	r3, r3, [r6, #8]
 8003434:	e9c6 2304 	strd	r2, r3, [r6, #16]
 8003438:	e9c6 3306 	strd	r3, r3, [r6, #24]
 800343c:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800343e:	f001 ff25 	bl	800528c <HAL_DMA_Init>
 8003442:	b9f8      	cbnz	r0, 8003484 <HAL_UART_MspInit+0xdc>
    hdma_usart2_tx.Instance = DMA2_Channel3;
 8003444:	4d1a      	ldr	r5, [pc, #104]	@ (80034b0 <HAL_UART_MspInit+0x108>)
 8003446:	491b      	ldr	r1, [pc, #108]	@ (80034b4 <HAL_UART_MspInit+0x10c>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003448:	f8c4 6080 	str.w	r6, [r4, #128]	@ 0x80
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800344c:	221b      	movs	r2, #27
 800344e:	2300      	movs	r3, #0
 8003450:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003454:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003456:	2110      	movs	r1, #16
 8003458:	2280      	movs	r2, #128	@ 0x80
 800345a:	e9c5 1302 	strd	r1, r3, [r5, #8]
 800345e:	e9c5 3305 	strd	r3, r3, [r5, #20]
 8003462:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003466:	62b4      	str	r4, [r6, #40]	@ 0x28
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003468:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800346a:	f001 ff0f 	bl	800528c <HAL_DMA_Init>
 800346e:	b930      	cbnz	r0, 800347e <HAL_UART_MspInit+0xd6>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003470:	67e5      	str	r5, [r4, #124]	@ 0x7c
 8003472:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 8003474:	b018      	add	sp, #96	@ 0x60
 8003476:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8003478:	f7fe fbbc 	bl	8001bf4 <Error_Handler>
 800347c:	e7ae      	b.n	80033dc <HAL_UART_MspInit+0x34>
      Error_Handler();
 800347e:	f7fe fbb9 	bl	8001bf4 <Error_Handler>
 8003482:	e7f5      	b.n	8003470 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8003484:	f7fe fbb6 	bl	8001bf4 <Error_Handler>
 8003488:	e7dc      	b.n	8003444 <HAL_UART_MspInit+0x9c>
 800348a:	bf00      	nop
 800348c:	f3af 8000 	nop.w
 8003490:	0000000c 	.word	0x0000000c
 8003494:	00000002 	.word	0x00000002
	...
 80034a0:	40004400 	.word	0x40004400
 80034a4:	40021000 	.word	0x40021000
 80034a8:	20000488 	.word	0x20000488
 80034ac:	4002041c 	.word	0x4002041c
 80034b0:	20000428 	.word	0x20000428
 80034b4:	40020430 	.word	0x40020430

080034b8 <ADC1_2_IRQHandler>:
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 80034b8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80034bc:	2240      	movs	r2, #64	@ 0x40
 80034be:	601a      	str	r2, [r3, #0]
  // Clear Flags M1
  LL_ADC_ClearFlag_JEOS( ADC1 );

#if !defined(ACIM_VF)
  // Highfrequency task
  TSK_HighFrequencyTask();
 80034c0:	f7fe bfe0 	b.w	8002484 <TSK_HighFrequencyTask>

080034c4 <TIM1_UP_TIM16_IRQHandler>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80034c4:	4b03      	ldr	r3, [pc, #12]	@ (80034d4 <TIM1_UP_TIM16_IRQHandler+0x10>)

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

    LL_TIM_ClearFlag_UPDATE(TIM1);
#if !defined(ACIM_VF)
    R3_2_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 80034c6:	4804      	ldr	r0, [pc, #16]	@ (80034d8 <TIM1_UP_TIM16_IRQHandler+0x14>)
 80034c8:	f06f 0201 	mvn.w	r2, #1
 80034cc:	611a      	str	r2, [r3, #16]
 80034ce:	f005 b887 	b.w	80085e0 <R3_2_TIMx_UP_IRQHandler>
 80034d2:	bf00      	nop
 80034d4:	40012c00 	.word	0x40012c00
 80034d8:	20000158 	.word	0x20000158

080034dc <TIM1_BRK_TIM15_IRQHandler>:
#endif
 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 80034dc:	b508      	push	{r3, lr}
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 80034de:	4b0c      	ldr	r3, [pc, #48]	@ (8003510 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 80034e0:	691a      	ldr	r2, [r3, #16]
 80034e2:	0612      	lsls	r2, r2, #24
 80034e4:	d505      	bpl.n	80034f2 <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 80034e6:	f06f 0280 	mvn.w	r2, #128	@ 0x80

  /* USER CODE END TIMx_BRK_M1_IRQn 0 */
  if (LL_TIM_IsActiveFlag_BRK(TIM1))
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    PWMC_OCP_Handler(&PWM_Handle_M1._Super);
 80034ea:	480a      	ldr	r0, [pc, #40]	@ (8003514 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 80034ec:	611a      	str	r2, [r3, #16]
 80034ee:	f7ff fc75 	bl	8002ddc <PWMC_OCP_Handler>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 80034f2:	4907      	ldr	r1, [pc, #28]	@ (8003510 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 80034f4:	690b      	ldr	r3, [r1, #16]
 80034f6:	05db      	lsls	r3, r3, #23
 80034f8:	d505      	bpl.n	8003506 <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 80034fa:	f46f 7380 	mvn.w	r3, #256	@ 0x100
  }
  if (LL_TIM_IsActiveFlag_BRK2(TIM1))
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    PWMC_OVP_Handler(&PWM_Handle_M1._Super, TIM1);
 80034fe:	4805      	ldr	r0, [pc, #20]	@ (8003514 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8003500:	610b      	str	r3, [r1, #16]
 8003502:	f7ff fc75 	bl	8002df0 <PWMC_OVP_Handler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8003506:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 800350a:	f7fe bf73 	b.w	80023f4 <MC_Scheduler>
 800350e:	bf00      	nop
 8003510:	40012c00 	.word	0x40012c00
 8003514:	20000158 	.word	0x20000158

08003518 <USART2_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8003518:	4b44      	ldr	r3, [pc, #272]	@ (800362c <USART2_IRQHandler+0x114>)
 800351a:	69da      	ldr	r2, [r3, #28]
 800351c:	0652      	lsls	r2, r2, #25
/**
  * @brief  This function handles USART interrupt request.
  * @param  None
  */
void USART2_IRQHandler(void)
{
 800351e:	b510      	push	{r4, lr}
 8003520:	d509      	bpl.n	8003536 <USART2_IRQHandler+0x1e>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003522:	4943      	ldr	r1, [pc, #268]	@ (8003630 <USART2_IRQHandler+0x118>)
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel(DMA_TX_A, DMACH_TX_A);
    LL_USART_ClearFlag_TC(USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT(&aspepOverUartA);
 8003524:	4843      	ldr	r0, [pc, #268]	@ (8003634 <USART2_IRQHandler+0x11c>)
 8003526:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003528:	2440      	movs	r4, #64	@ 0x40
 800352a:	f022 0201 	bic.w	r2, r2, #1
 800352e:	630a      	str	r2, [r1, #48]	@ 0x30
 8003530:	621c      	str	r4, [r3, #32]
 8003532:	f7fd fe49 	bl	80011c8 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8003536:	4b3d      	ldr	r3, [pc, #244]	@ (800362c <USART2_IRQHandler+0x114>)
 8003538:	69d8      	ldr	r0, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 800353a:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 800353c:	69d9      	ldr	r1, [r3, #28]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 800353e:	689b      	ldr	r3, [r3, #8]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8003540:	074c      	lsls	r4, r1, #29
 8003542:	d56a      	bpl.n	800361a <USART2_IRQHandler+0x102>
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 8003544:	07d8      	lsls	r0, r3, #31
 8003546:	d51e      	bpl.n	8003586 <USART2_IRQHandler+0x6e>
  {
    /* Nothing to do */
  }
  else
  { /* Stopping the debugger will generate an OverRun error*/
    WRITE_REG(USARTA->ICR, USART_ICR_FECF | USART_ICR_ORECF | USART_ICR_NECF);
 8003548:	4b38      	ldr	r3, [pc, #224]	@ (800362c <USART2_IRQHandler+0x114>)
 800354a:	220e      	movs	r2, #14
 800354c:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800354e:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003552:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8003556:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 800355a:	f023 0301 	bic.w	r3, r3, #1
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800355e:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8003562:	e840 3100 	strex	r1, r3, [r0]
 8003566:	2900      	cmp	r1, #0
 8003568:	d1f3      	bne.n	8003552 <USART2_IRQHandler+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800356a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800356e:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 8003572:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003576:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800357a:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 800357e:	e840 3100 	strex	r1, r3, [r0]
 8003582:	2900      	cmp	r1, #0
 8003584:	d1f3      	bne.n	800356e <USART2_IRQHandler+0x56>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8003586:	4b29      	ldr	r3, [pc, #164]	@ (800362c <USART2_IRQHandler+0x114>)
 8003588:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 800358a:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 800358c:	06d2      	lsls	r2, r2, #27
 800358e:	d543      	bpl.n	8003618 <USART2_IRQHandler+0x100>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8003590:	06db      	lsls	r3, r3, #27
 8003592:	d541      	bpl.n	8003618 <USART2_IRQHandler+0x100>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003594:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003598:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 800359c:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80035a0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035a4:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 80035a8:	e840 3100 	strex	r1, r3, [r0]
 80035ac:	2900      	cmp	r1, #0
 80035ae:	d1f3      	bne.n	8003598 <USART2_IRQHandler+0x80>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035b0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80035b4:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 80035b8:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80035bc:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035c0:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 80035c4:	e840 3100 	strex	r1, r3, [r0]
 80035c8:	2900      	cmp	r1, #0
 80035ca:	d1f3      	bne.n	80035b4 <USART2_IRQHandler+0x9c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035cc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80035d0:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 80035d4:	e853 3f00 	ldrex	r3, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 80035d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035dc:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 80035e0:	e840 3100 	strex	r1, r3, [r0]
 80035e4:	2900      	cmp	r1, #0
 80035e6:	d1f3      	bne.n	80035d0 <USART2_IRQHandler+0xb8>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80035e8:	4b10      	ldr	r3, [pc, #64]	@ (800362c <USART2_IRQHandler+0x114>)
 80035ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ec:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80035f0:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 80035f4:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80035f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035fc:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8003600:	e840 3100 	strex	r1, r3, [r0]
 8003604:	2900      	cmp	r1, #0
 8003606:	d1f3      	bne.n	80035f0 <USART2_IRQHandler+0xd8>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8003608:	4b09      	ldr	r3, [pc, #36]	@ (8003630 <USART2_IRQHandler+0x118>)
    LL_USART_DisableDMAReq_RX(USARTA);
    (void)LL_USART_ReceiveData8(USARTA);
    LL_USART_EnableDMAReq_RX(USARTA);
    /* Clear pending DMA TC to process only new received packet */
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWReset(&aspepOverUartA);
 800360a:	480a      	ldr	r0, [pc, #40]	@ (8003634 <USART2_IRQHandler+0x11c>)
 800360c:	2220      	movs	r2, #32
  }

  /* USER CODE BEGIN USART2_IRQHandler 1 */

  /* USER CODE END USART2_IRQHandler 1 */
}
 800360e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003612:	605a      	str	r2, [r3, #4]
    ASPEP_HWReset(&aspepOverUartA);
 8003614:	f7fd bfce 	b.w	80015b4 <ASPEP_HWReset>
}
 8003618:	bd10      	pop	{r4, pc}
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 800361a:	07d9      	lsls	r1, r3, #31
 800361c:	d5b3      	bpl.n	8003586 <USART2_IRQHandler+0x6e>
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 800361e:	f002 0202 	and.w	r2, r2, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8003622:	f000 0008 	and.w	r0, r0, #8
  if (0U == flags)
 8003626:	4302      	orrs	r2, r0
 8003628:	d18e      	bne.n	8003548 <USART2_IRQHandler+0x30>
 800362a:	e7ac      	b.n	8003586 <USART2_IRQHandler+0x6e>
 800362c:	40004400 	.word	0x40004400
 8003630:	40020400 	.word	0x40020400
 8003634:	20000320 	.word	0x20000320

08003638 <HardFault_Handler>:
/**
  * @brief  This function handles Hard Fault exception.
  * @param  None
  */
void HardFault_Handler(void)
{
 8003638:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 800363a:	f7ff f80f 	bl	800265c <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800363e:	e7fe      	b.n	800363e <HardFault_Handler+0x6>

08003640 <SysTick_Handler>:

 /* USER CODE END HardFault_IRQn 1 */
}

void SysTick_Handler(void)
{
 8003640:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 8003642:	4c0d      	ldr	r4, [pc, #52]	@ (8003678 <SysTick_Handler+0x38>)
 8003644:	7823      	ldrb	r3, [r4, #0]
 8003646:	2b02      	cmp	r3, #2
 8003648:	d00f      	beq.n	800366a <SysTick_Handler+0x2a>
  {
    HAL_IncTick();
    HAL_SYSTICK_IRQHandler();
    SystickDividerCounter = 0;
  }
  SystickDividerCounter ++;
 800364a:	3301      	adds	r3, #1
 800364c:	b2db      	uxtb	r3, r3
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR,
 800364e:	4a0b      	ldr	r2, [pc, #44]	@ (800367c <SysTick_Handler+0x3c>)
 8003650:	7023      	strb	r3, [r4, #0]
 8003652:	6813      	ldr	r3, [r2, #0]
 8003654:	069b      	lsls	r3, r3, #26
 8003656:	d504      	bpl.n	8003662 <SysTick_Handler+0x22>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8003658:	2320      	movs	r3, #32
  /* Buffer is ready by the HW layer to be processed */
  /* NO DMA interrupt */
  if (LL_DMA_IsActiveFlag_TC(DMA_RX_A, DMACH_RX_A))
  {
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWDataReceivedIT(&aspepOverUartA);
 800365a:	4809      	ldr	r0, [pc, #36]	@ (8003680 <SysTick_Handler+0x40>)
 800365c:	6053      	str	r3, [r2, #4]
 800365e:	f7fd ff59 	bl	8001514 <ASPEP_HWDataReceivedIT>
  /* USER CODE END SysTick_IRQn 1 */
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */
  /* USER CODE END SysTick_IRQn 2 */
}
 8003662:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8003666:	f7fe bfed 	b.w	8002644 <MC_RunMotorControlTasks>
    HAL_IncTick();
 800366a:	f000 fe8f 	bl	800438c <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 800366e:	f001 fe09 	bl	8005284 <HAL_SYSTICK_IRQHandler>
 8003672:	2301      	movs	r3, #1
 8003674:	e7eb      	b.n	800364e <SysTick_Handler+0xe>
 8003676:	bf00      	nop
 8003678:	200003a8 	.word	0x200003a8
 800367c:	40020400 	.word	0x40020400
 8003680:	20000320 	.word	0x20000320

08003684 <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8003684:	4b04      	ldr	r3, [pc, #16]	@ (8003698 <EXTI15_10_IRQHandler+0x14>)
 8003686:	695a      	ldr	r2, [r3, #20]
  * @brief  This function handles Button IRQ on PIN PC13.
  */
void EXTI15_10_IRQHandler (void)
{
	/* USER CODE BEGIN START_STOP_BTN */
  if ( LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_13) )
 8003688:	0492      	lsls	r2, r2, #18
 800368a:	d400      	bmi.n	800368e <EXTI15_10_IRQHandler+0xa>
  {
    LL_EXTI_ClearFlag_0_31 (LL_EXTI_LINE_13);
    UI_HandleStartStopButton_cb ();
  }

}
 800368c:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 800368e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003692:	615a      	str	r2, [r3, #20]
    UI_HandleStartStopButton_cb ();
 8003694:	f7fe bff2 	b.w	800267c <UI_HandleStartStopButton_cb>
 8003698:	40010400 	.word	0x40010400

0800369c <RI_SetRegisterGlobal>:
#include "mcp_config.h"
#include "mcpa.h"
#include "mc_configuration_registers.h"

uint8_t RI_SetRegisterGlobal(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size, int16_t dataAvailable)
{
 800369c:	b410      	push	{r4}
  uint8_t retVal = MCP_CMD_OK;
  switch(typeID)
 800369e:	3908      	subs	r1, #8
{
 80036a0:	f9bd c004 	ldrsh.w	ip, [sp, #4]
  switch(typeID)
 80036a4:	2920      	cmp	r1, #32
 80036a6:	d812      	bhi.n	80036ce <RI_SetRegisterGlobal+0x32>
 80036a8:	e8df f001 	tbb	[pc, r1]
 80036ac:	11111117 	.word	0x11111117
 80036b0:	11111111 	.word	0x11111111
 80036b4:	11111121 	.word	0x11111121
 80036b8:	11111111 	.word	0x11111111
 80036bc:	1111112f 	.word	0x1111112f
 80036c0:	11111111 	.word	0x11111111
 80036c4:	11111139 	.word	0x11111139
 80036c8:	11111111 	.word	0x11111111
 80036cc:	4d          	.byte	0x4d
 80036cd:	00          	.byte	0x00
    }

    default:
    {
      retVal = MCP_ERROR_BAD_DATA_TYPE;
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 80036ce:	2200      	movs	r2, #0
 80036d0:	801a      	strh	r2, [r3, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 80036d2:	2007      	movs	r0, #7
      break;
    }
  }
  return (retVal);
}
 80036d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036d8:	4770      	bx	lr
          retVal = MCP_ERROR_RO_REG;
 80036da:	2848      	cmp	r0, #72	@ 0x48
      *size = 1;
 80036dc:	f04f 0201 	mov.w	r2, #1
          retVal = MCP_ERROR_RO_REG;
 80036e0:	bf14      	ite	ne
 80036e2:	2005      	movne	r0, #5
 80036e4:	2004      	moveq	r0, #4
}
 80036e6:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 1;
 80036ea:	801a      	strh	r2, [r3, #0]
}
 80036ec:	4770      	bx	lr
      switch (regID)
 80036ee:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 80036f2:	d039      	beq.n	8003768 <RI_SetRegisterGlobal+0xcc>
 80036f4:	d942      	bls.n	800377c <RI_SetRegisterGlobal+0xe0>
 80036f6:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 80036fa:	d035      	beq.n	8003768 <RI_SetRegisterGlobal+0xcc>
 80036fc:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8003700:	4290      	cmp	r0, r2
 8003702:	bf14      	ite	ne
 8003704:	2005      	movne	r0, #5
 8003706:	2004      	moveq	r0, #4
 8003708:	e02f      	b.n	800376a <RI_SetRegisterGlobal+0xce>
          retVal = MCP_ERROR_RO_REG;
 800370a:	2818      	cmp	r0, #24
      *size = 4;
 800370c:	f04f 0204 	mov.w	r2, #4
          retVal = MCP_ERROR_RO_REG;
 8003710:	bf14      	ite	ne
 8003712:	2005      	movne	r0, #5
 8003714:	4610      	moveq	r0, r2
}
 8003716:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 4;
 800371a:	801a      	strh	r2, [r3, #0]
}
 800371c:	4770      	bx	lr
uint8_t RI_MovString(const char_t *srcString, char_t *destString, uint16_t *size, int16_t maxSize)
{
  uint8_t retVal = MCP_CMD_OK;
  const char_t *tempsrcString = srcString;
  char_t *tempdestString = destString;
  *size= 1U ; /* /0 is the min String size */
 800371e:	2101      	movs	r1, #1
 8003720:	8019      	strh	r1, [r3, #0]

  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003722:	f992 0000 	ldrsb.w	r0, [r2]
 8003726:	b328      	cbz	r0, 8003774 <RI_SetRegisterGlobal+0xd8>
 8003728:	fa1f f08c 	uxth.w	r0, ip
 800372c:	e003      	b.n	8003736 <RI_SetRegisterGlobal+0x9a>
  {
    *tempdestString = *tempsrcString;
    tempdestString++;
    tempsrcString++;
    *size = *size + 1U;
 800372e:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003730:	f912 4f01 	ldrsb.w	r4, [r2, #1]!
 8003734:	b1f4      	cbz	r4, 8003774 <RI_SetRegisterGlobal+0xd8>
    *size = *size + 1U;
 8003736:	f101 0c01 	add.w	ip, r1, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800373a:	4281      	cmp	r1, r0
    *size = *size + 1U;
 800373c:	fa1f f18c 	uxth.w	r1, ip
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003740:	d3f5      	bcc.n	800372e <RI_SetRegisterGlobal+0x92>
      retVal = MCP_ERROR_RO_REG;
 8003742:	2004      	movs	r0, #4
 8003744:	e7c6      	b.n	80036d4 <RI_SetRegisterGlobal+0x38>
      *size = rawSize + 2U;
 8003746:	8812      	ldrh	r2, [r2, #0]
 8003748:	3202      	adds	r2, #2
 800374a:	b292      	uxth	r2, r2
      if (*size > (uint16_t)dataAvailable)
 800374c:	fa1f fc8c 	uxth.w	ip, ip
 8003750:	4562      	cmp	r2, ip
      *size = rawSize + 2U;
 8003752:	801a      	strh	r2, [r3, #0]
      if (*size > (uint16_t)dataAvailable)
 8003754:	d81a      	bhi.n	800378c <RI_SetRegisterGlobal+0xf0>
        switch (regID)
 8003756:	28a8      	cmp	r0, #168	@ 0xa8
 8003758:	d0f3      	beq.n	8003742 <RI_SetRegisterGlobal+0xa6>
 800375a:	d81b      	bhi.n	8003794 <RI_SetRegisterGlobal+0xf8>
 800375c:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8003760:	2828      	cmp	r0, #40	@ 0x28
 8003762:	d0ee      	beq.n	8003742 <RI_SetRegisterGlobal+0xa6>
 8003764:	2005      	movs	r0, #5
 8003766:	e7b5      	b.n	80036d4 <RI_SetRegisterGlobal+0x38>
  uint8_t retVal = MCP_CMD_OK;
 8003768:	2000      	movs	r0, #0
      *size = 2;
 800376a:	2202      	movs	r2, #2
}
 800376c:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 2;
 8003770:	801a      	strh	r2, [r3, #0]
}
 8003772:	4770      	bx	lr
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *tempdestString = (int8_t)0;
 8003774:	2300      	movs	r3, #0
 8003776:	7013      	strb	r3, [r2, #0]
      retVal = MCP_ERROR_RO_REG;
 8003778:	2004      	movs	r0, #4
 800377a:	e7ab      	b.n	80036d4 <RI_SetRegisterGlobal+0x38>
      switch (regID)
 800377c:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8003780:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8003784:	bf14      	ite	ne
 8003786:	2005      	movne	r0, #5
 8003788:	2004      	moveq	r0, #4
 800378a:	e7ee      	b.n	800376a <RI_SetRegisterGlobal+0xce>
        *size = 0;
 800378c:	2200      	movs	r2, #0
 800378e:	801a      	strh	r2, [r3, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 8003790:	200a      	movs	r0, #10
 8003792:	e79f      	b.n	80036d4 <RI_SetRegisterGlobal+0x38>
        switch (regID)
 8003794:	28e8      	cmp	r0, #232	@ 0xe8
 8003796:	d1e5      	bne.n	8003764 <RI_SetRegisterGlobal+0xc8>
 8003798:	e7d3      	b.n	8003742 <RI_SetRegisterGlobal+0xa6>
 800379a:	bf00      	nop

0800379c <RI_SetRegisterMotor1>:
{
 800379c:	b510      	push	{r4, lr}
 800379e:	b084      	sub	sp, #16
  switch(typeID)
 80037a0:	3908      	subs	r1, #8
{
 80037a2:	f9bd c018 	ldrsh.w	ip, [sp, #24]
 80037a6:	461c      	mov	r4, r3
  switch(typeID)
 80037a8:	2920      	cmp	r1, #32
 80037aa:	d812      	bhi.n	80037d2 <RI_SetRegisterMotor1+0x36>
 80037ac:	e8df f001 	tbb	[pc, r1]
 80037b0:	11111116 	.word	0x11111116
 80037b4:	11111111 	.word	0x11111111
 80037b8:	11111125 	.word	0x11111125
 80037bc:	11111111 	.word	0x11111111
 80037c0:	11111142 	.word	0x11111142
 80037c4:	11111111 	.word	0x11111111
 80037c8:	1111114f 	.word	0x1111114f
 80037cc:	11111111 	.word	0x11111111
 80037d0:	60          	.byte	0x60
 80037d1:	00          	.byte	0x00
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 80037d2:	2300      	movs	r3, #0
 80037d4:	8023      	strh	r3, [r4, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 80037d6:	2007      	movs	r0, #7
}
 80037d8:	b004      	add	sp, #16
 80037da:	bd10      	pop	{r4, pc}
      switch (regID)
 80037dc:	2848      	cmp	r0, #72	@ 0x48
 80037de:	f000 8096 	beq.w	800390e <RI_SetRegisterMotor1+0x172>
 80037e2:	2888      	cmp	r0, #136	@ 0x88
 80037e4:	f040 808e 	bne.w	8003904 <RI_SetRegisterMotor1+0x168>
          uint8_t regdata8 = *data;
 80037e8:	7813      	ldrb	r3, [r2, #0]
          if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 80037ea:	2b04      	cmp	r3, #4
 80037ec:	f000 80bc 	beq.w	8003968 <RI_SetRegisterMotor1+0x1cc>
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 80037f0:	2b03      	cmp	r3, #3
 80037f2:	f000 8104 	beq.w	80039fe <RI_SetRegisterMotor1+0x262>
  uint8_t retVal = MCP_CMD_OK;
 80037f6:	2000      	movs	r0, #0
 80037f8:	e085      	b.n	8003906 <RI_SetRegisterMotor1+0x16a>
      switch (regID)
 80037fa:	f5b0 6f19 	cmp.w	r0, #2448	@ 0x990
      uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 80037fe:	8811      	ldrh	r1, [r2, #0]
      switch (regID)
 8003800:	f000 811e 	beq.w	8003a40 <RI_SetRegisterMotor1+0x2a4>
 8003804:	d84e      	bhi.n	80038a4 <RI_SetRegisterMotor1+0x108>
 8003806:	f5b0 7f04 	cmp.w	r0, #528	@ 0x210
 800380a:	f000 8127 	beq.w	8003a5c <RI_SetRegisterMotor1+0x2c0>
 800380e:	f200 808a 	bhi.w	8003926 <RI_SetRegisterMotor1+0x18a>
 8003812:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 8003816:	f000 8134 	beq.w	8003a82 <RI_SetRegisterMotor1+0x2e6>
 800381a:	f200 80d0 	bhi.w	80039be <RI_SetRegisterMotor1+0x222>
 800381e:	2890      	cmp	r0, #144	@ 0x90
 8003820:	f000 8121 	beq.w	8003a66 <RI_SetRegisterMotor1+0x2ca>
 8003824:	28d0      	cmp	r0, #208	@ 0xd0
 8003826:	f040 80fc 	bne.w	8003a22 <RI_SetRegisterMotor1+0x286>
          PID_SetKI(&PIDSpeedHandle_M1, (int16_t)regdata16);
 800382a:	48a1      	ldr	r0, [pc, #644]	@ (8003ab0 <RI_SetRegisterMotor1+0x314>)
 800382c:	b209      	sxth	r1, r1
 800382e:	f004 f8b3 	bl	8007998 <PID_SetKI>
          break;
 8003832:	e050      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
      switch (regID)
 8003834:	2858      	cmp	r0, #88	@ 0x58
 8003836:	f000 80a0 	beq.w	800397a <RI_SetRegisterMotor1+0x1de>
 800383a:	2898      	cmp	r0, #152	@ 0x98
 800383c:	d054      	beq.n	80038e8 <RI_SetRegisterMotor1+0x14c>
          retVal = MCP_ERROR_RO_REG;
 800383e:	2818      	cmp	r0, #24
 8003840:	bf14      	ite	ne
 8003842:	2005      	movne	r0, #5
 8003844:	2004      	moveq	r0, #4
      *size = 4;
 8003846:	2304      	movs	r3, #4
 8003848:	8023      	strh	r3, [r4, #0]
}
 800384a:	b004      	add	sp, #16
 800384c:	bd10      	pop	{r4, pc}
  *size= 1U ; /* /0 is the min String size */
 800384e:	2101      	movs	r1, #1
 8003850:	8021      	strh	r1, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003852:	f992 3000 	ldrsb.w	r3, [r2]
 8003856:	b30b      	cbz	r3, 800389c <RI_SetRegisterMotor1+0x100>
 8003858:	fa1f f38c 	uxth.w	r3, ip
 800385c:	e003      	b.n	8003866 <RI_SetRegisterMotor1+0xca>
    *size = *size + 1U;
 800385e:	8021      	strh	r1, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003860:	f912 0f01 	ldrsb.w	r0, [r2, #1]!
 8003864:	b1d0      	cbz	r0, 800389c <RI_SetRegisterMotor1+0x100>
    *size = *size + 1U;
 8003866:	1c48      	adds	r0, r1, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003868:	4299      	cmp	r1, r3
    *size = *size + 1U;
 800386a:	b281      	uxth	r1, r0
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800386c:	d3f7      	bcc.n	800385e <RI_SetRegisterMotor1+0xc2>
 800386e:	e017      	b.n	80038a0 <RI_SetRegisterMotor1+0x104>
      *size = rawSize + 2U;
 8003870:	8811      	ldrh	r1, [r2, #0]
 8003872:	3102      	adds	r1, #2
 8003874:	b289      	uxth	r1, r1
      if (*size > (uint16_t)dataAvailable)
 8003876:	fa1f f38c 	uxth.w	r3, ip
 800387a:	4299      	cmp	r1, r3
      *size = rawSize + 2U;
 800387c:	8021      	strh	r1, [r4, #0]
      if (*size > (uint16_t)dataAvailable)
 800387e:	d82f      	bhi.n	80038e0 <RI_SetRegisterMotor1+0x144>
        switch (regID)
 8003880:	f5b0 7fd4 	cmp.w	r0, #424	@ 0x1a8
 8003884:	d07b      	beq.n	800397e <RI_SetRegisterMotor1+0x1e2>
 8003886:	d844      	bhi.n	8003912 <RI_SetRegisterMotor1+0x176>
 8003888:	28a8      	cmp	r0, #168	@ 0xa8
 800388a:	d009      	beq.n	80038a0 <RI_SetRegisterMotor1+0x104>
 800388c:	f200 80a2 	bhi.w	80039d4 <RI_SetRegisterMotor1+0x238>
 8003890:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8003894:	2828      	cmp	r0, #40	@ 0x28
 8003896:	d003      	beq.n	80038a0 <RI_SetRegisterMotor1+0x104>
 8003898:	2005      	movs	r0, #5
 800389a:	e79d      	b.n	80037d8 <RI_SetRegisterMotor1+0x3c>
    *tempdestString = (int8_t)0;
 800389c:	2300      	movs	r3, #0
 800389e:	7013      	strb	r3, [r2, #0]
      retVal = MCP_ERROR_RO_REG;
 80038a0:	2004      	movs	r0, #4
 80038a2:	e799      	b.n	80037d8 <RI_SetRegisterMotor1+0x3c>
      switch (regID)
 80038a4:	f241 5310 	movw	r3, #5392	@ 0x1510
 80038a8:	4298      	cmp	r0, r3
 80038aa:	f000 80f3 	beq.w	8003a94 <RI_SetRegisterMotor1+0x2f8>
 80038ae:	d94a      	bls.n	8003946 <RI_SetRegisterMotor1+0x1aa>
 80038b0:	f241 53d0 	movw	r3, #5584	@ 0x15d0
 80038b4:	4298      	cmp	r0, r3
 80038b6:	f000 80e0 	beq.w	8003a7a <RI_SetRegisterMotor1+0x2de>
 80038ba:	d86e      	bhi.n	800399a <RI_SetRegisterMotor1+0x1fe>
 80038bc:	f241 5350 	movw	r3, #5456	@ 0x1550
 80038c0:	4298      	cmp	r0, r3
 80038c2:	f000 80e3 	beq.w	8003a8c <RI_SetRegisterMotor1+0x2f0>
 80038c6:	f241 5390 	movw	r3, #5520	@ 0x1590
 80038ca:	4298      	cmp	r0, r3
 80038cc:	f040 80a9 	bne.w	8003a22 <RI_SetRegisterMotor1+0x286>
          PID_SetKDDivisorPOW2(&PIDIdHandle_M1, regdata16);
 80038d0:	4878      	ldr	r0, [pc, #480]	@ (8003ab4 <RI_SetRegisterMotor1+0x318>)
 80038d2:	f004 f897 	bl	8007a04 <PID_SetKDDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 80038d6:	2000      	movs	r0, #0
      *size = 2;
 80038d8:	2302      	movs	r3, #2
 80038da:	8023      	strh	r3, [r4, #0]
}
 80038dc:	b004      	add	sp, #16
 80038de:	bd10      	pop	{r4, pc}
        *size = 0;
 80038e0:	2300      	movs	r3, #0
 80038e2:	8023      	strh	r3, [r4, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 80038e4:	200a      	movs	r0, #10
 80038e6:	e777      	b.n	80037d8 <RI_SetRegisterMotor1+0x3c>
          MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 80038e8:	f9b2 3000 	ldrsh.w	r3, [r2]
 80038ec:	4972      	ldr	r1, [pc, #456]	@ (8003ab8 <RI_SetRegisterMotor1+0x31c>)
 80038ee:	4873      	ldr	r0, [pc, #460]	@ (8003abc <RI_SetRegisterMotor1+0x320>)
 80038f0:	fb81 2103 	smull	r2, r1, r1, r3
 80038f4:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80038f8:	2200      	movs	r2, #0
 80038fa:	b209      	sxth	r1, r1
 80038fc:	f7fe f99e 	bl	8001c3c <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8003900:	2000      	movs	r0, #0
          break;
 8003902:	e7a0      	b.n	8003846 <RI_SetRegisterMotor1+0xaa>
      switch (regID)
 8003904:	2005      	movs	r0, #5
      *size = 1;
 8003906:	2301      	movs	r3, #1
 8003908:	8023      	strh	r3, [r4, #0]
}
 800390a:	b004      	add	sp, #16
 800390c:	bd10      	pop	{r4, pc}
            retVal = MCP_ERROR_RO_REG;
 800390e:	2004      	movs	r0, #4
 8003910:	e7f9      	b.n	8003906 <RI_SetRegisterMotor1+0x16a>
        switch (regID)
 8003912:	f5b0 6fa5 	cmp.w	r0, #1320	@ 0x528
 8003916:	d1bf      	bne.n	8003898 <RI_SetRegisterMotor1+0xfc>
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8003918:	4869      	ldr	r0, [pc, #420]	@ (8003ac0 <RI_SetRegisterMotor1+0x324>)
 800391a:	1c91      	adds	r1, r2, #2
}
 800391c:	b004      	add	sp, #16
 800391e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8003922:	f003 bf0f 	b.w	8007744 <MCPA_cfgLog>
      switch (regID)
 8003926:	f5b0 7f44 	cmp.w	r0, #784	@ 0x310
 800392a:	d07c      	beq.n	8003a26 <RI_SetRegisterMotor1+0x28a>
 800392c:	d856      	bhi.n	80039dc <RI_SetRegisterMotor1+0x240>
 800392e:	f5b0 7f24 	cmp.w	r0, #656	@ 0x290
 8003932:	f000 80b3 	beq.w	8003a9c <RI_SetRegisterMotor1+0x300>
 8003936:	f5b0 7f34 	cmp.w	r0, #720	@ 0x2d0
 800393a:	d172      	bne.n	8003a22 <RI_SetRegisterMotor1+0x286>
          PID_SetKI(&PIDIdHandle_M1, (int16_t)regdata16);
 800393c:	485d      	ldr	r0, [pc, #372]	@ (8003ab4 <RI_SetRegisterMotor1+0x318>)
 800393e:	b209      	sxth	r1, r1
 8003940:	f004 f82a 	bl	8007998 <PID_SetKI>
          break;
 8003944:	e7c7      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
      switch (regID)
 8003946:	f241 4350 	movw	r3, #5200	@ 0x1450
 800394a:	4298      	cmp	r0, r3
 800394c:	d070      	beq.n	8003a30 <RI_SetRegisterMotor1+0x294>
 800394e:	d95f      	bls.n	8003a10 <RI_SetRegisterMotor1+0x274>
 8003950:	f241 4390 	movw	r3, #5264	@ 0x1490
 8003954:	4298      	cmp	r0, r3
 8003956:	d06f      	beq.n	8003a38 <RI_SetRegisterMotor1+0x29c>
 8003958:	f241 43d0 	movw	r3, #5328	@ 0x14d0
 800395c:	4298      	cmp	r0, r3
 800395e:	d160      	bne.n	8003a22 <RI_SetRegisterMotor1+0x286>
          PID_SetKDDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8003960:	4853      	ldr	r0, [pc, #332]	@ (8003ab0 <RI_SetRegisterMotor1+0x314>)
 8003962:	f004 f84f 	bl	8007a04 <PID_SetKDDivisorPOW2>
          break;
 8003966:	e7b6      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
            MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 8003968:	4854      	ldr	r0, [pc, #336]	@ (8003abc <RI_SetRegisterMotor1+0x320>)
 800396a:	f7fe fa71 	bl	8001e50 <MCI_GetTeref>
 800396e:	2200      	movs	r2, #0
 8003970:	4601      	mov	r1, r0
 8003972:	4852      	ldr	r0, [pc, #328]	@ (8003abc <RI_SetRegisterMotor1+0x320>)
 8003974:	f7fe f96c 	bl	8001c50 <MCI_ExecTorqueRamp>
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 8003978:	e73d      	b.n	80037f6 <RI_SetRegisterMotor1+0x5a>
          retVal = MCP_ERROR_RO_REG;
 800397a:	2004      	movs	r0, #4
 800397c:	e763      	b.n	8003846 <RI_SetRegisterMotor1+0xaa>
            MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 800397e:	f8d2 3002 	ldr.w	r3, [r2, #2]
 8003982:	494d      	ldr	r1, [pc, #308]	@ (8003ab8 <RI_SetRegisterMotor1+0x31c>)
 8003984:	88d2      	ldrh	r2, [r2, #6]
 8003986:	fb81 0103 	smull	r0, r1, r1, r3
 800398a:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 800398e:	484b      	ldr	r0, [pc, #300]	@ (8003abc <RI_SetRegisterMotor1+0x320>)
 8003990:	b209      	sxth	r1, r1
 8003992:	f7fe f953 	bl	8001c3c <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8003996:	2000      	movs	r0, #0
            break;
 8003998:	e71e      	b.n	80037d8 <RI_SetRegisterMotor1+0x3c>
      switch (regID)
 800399a:	f241 6350 	movw	r3, #5712	@ 0x1650
 800399e:	4298      	cmp	r0, r3
 80039a0:	f000 8081 	beq.w	8003aa6 <RI_SetRegisterMotor1+0x30a>
 80039a4:	f641 3358 	movw	r3, #7000	@ 0x1b58
 80039a8:	4298      	cmp	r0, r3
 80039aa:	f000 809e 	beq.w	8003aea <RI_SetRegisterMotor1+0x34e>
 80039ae:	f241 6310 	movw	r3, #5648	@ 0x1610
 80039b2:	4298      	cmp	r0, r3
 80039b4:	d135      	bne.n	8003a22 <RI_SetRegisterMotor1+0x286>
          PID_SetKIDivisorPOW2(&PIDIqHandle_M1, regdata16);
 80039b6:	4843      	ldr	r0, [pc, #268]	@ (8003ac4 <RI_SetRegisterMotor1+0x328>)
 80039b8:	f004 f808 	bl	80079cc <PID_SetKIDivisorPOW2>
          break;
 80039bc:	e78b      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
      switch (regID)
 80039be:	f5b0 7fc8 	cmp.w	r0, #400	@ 0x190
 80039c2:	d055      	beq.n	8003a70 <RI_SetRegisterMotor1+0x2d4>
 80039c4:	f5b0 7fe8 	cmp.w	r0, #464	@ 0x1d0
 80039c8:	d12b      	bne.n	8003a22 <RI_SetRegisterMotor1+0x286>
          PID_SetKI(&PIDIqHandle_M1, (int16_t)regdata16);
 80039ca:	483e      	ldr	r0, [pc, #248]	@ (8003ac4 <RI_SetRegisterMotor1+0x328>)
 80039cc:	b209      	sxth	r1, r1
 80039ce:	f003 ffe3 	bl	8007998 <PID_SetKI>
          break;
 80039d2:	e780      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
        switch (regID)
 80039d4:	28e8      	cmp	r0, #232	@ 0xe8
 80039d6:	f43f af63 	beq.w	80038a0 <RI_SetRegisterMotor1+0x104>
 80039da:	e75d      	b.n	8003898 <RI_SetRegisterMotor1+0xfc>
      switch (regID)
 80039dc:	f5b0 6f15 	cmp.w	r0, #2384	@ 0x950
 80039e0:	d172      	bne.n	8003ac8 <RI_SetRegisterMotor1+0x32c>
          currComp = MCI_GetIqdref(pMCIN);
 80039e2:	4836      	ldr	r0, [pc, #216]	@ (8003abc <RI_SetRegisterMotor1+0x320>)
 80039e4:	9101      	str	r1, [sp, #4]
 80039e6:	f7fe fa15 	bl	8001e14 <MCI_GetIqdref>
          currComp.q = (int16_t)regdata16;
 80039ea:	9901      	ldr	r1, [sp, #4]
          currComp = MCI_GetIqdref(pMCIN);
 80039ec:	4603      	mov	r3, r0
 80039ee:	9303      	str	r3, [sp, #12]
          currComp.q = (int16_t)regdata16;
 80039f0:	f8ad 100c 	strh.w	r1, [sp, #12]
          MCI_SetCurrentReferences(pMCIN,currComp);
 80039f4:	4831      	ldr	r0, [pc, #196]	@ (8003abc <RI_SetRegisterMotor1+0x320>)
 80039f6:	9903      	ldr	r1, [sp, #12]
 80039f8:	f7fe f934 	bl	8001c64 <MCI_SetCurrentReferences>
          break;
 80039fc:	e76b      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
            MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 80039fe:	482f      	ldr	r0, [pc, #188]	@ (8003abc <RI_SetRegisterMotor1+0x320>)
 8003a00:	f7fe f9e6 	bl	8001dd0 <MCI_GetMecSpeedRefUnit>
 8003a04:	2200      	movs	r2, #0
 8003a06:	4601      	mov	r1, r0
 8003a08:	482c      	ldr	r0, [pc, #176]	@ (8003abc <RI_SetRegisterMotor1+0x320>)
 8003a0a:	f7fe f917 	bl	8001c3c <MCI_ExecSpeedRamp>
 8003a0e:	e6f2      	b.n	80037f6 <RI_SetRegisterMotor1+0x5a>
      switch (regID)
 8003a10:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8003a14:	f43f af5f 	beq.w	80038d6 <RI_SetRegisterMotor1+0x13a>
 8003a18:	d969      	bls.n	8003aee <RI_SetRegisterMotor1+0x352>
 8003a1a:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8003a1e:	f43f af5a 	beq.w	80038d6 <RI_SetRegisterMotor1+0x13a>
          retVal = MCP_ERROR_UNKNOWN_REG;
 8003a22:	2005      	movs	r0, #5
 8003a24:	e758      	b.n	80038d8 <RI_SetRegisterMotor1+0x13c>
          PID_SetKD(&PIDIdHandle_M1, (int16_t)regdata16);
 8003a26:	4823      	ldr	r0, [pc, #140]	@ (8003ab4 <RI_SetRegisterMotor1+0x318>)
 8003a28:	b209      	sxth	r1, r1
 8003a2a:	f003 ffe3 	bl	80079f4 <PID_SetKD>
          break;
 8003a2e:	e752      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
          PID_SetKPDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8003a30:	481f      	ldr	r0, [pc, #124]	@ (8003ab0 <RI_SetRegisterMotor1+0x314>)
 8003a32:	f003 ffbf 	bl	80079b4 <PID_SetKPDivisorPOW2>
          break;
 8003a36:	e74e      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
          PID_SetKIDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8003a38:	481d      	ldr	r0, [pc, #116]	@ (8003ab0 <RI_SetRegisterMotor1+0x314>)
 8003a3a:	f003 ffc7 	bl	80079cc <PID_SetKIDivisorPOW2>
          break;
 8003a3e:	e74a      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
          currComp = MCI_GetIqdref(pMCIN);
 8003a40:	481e      	ldr	r0, [pc, #120]	@ (8003abc <RI_SetRegisterMotor1+0x320>)
 8003a42:	9101      	str	r1, [sp, #4]
 8003a44:	f7fe f9e6 	bl	8001e14 <MCI_GetIqdref>
          currComp.d = (int16_t)regdata16;
 8003a48:	9901      	ldr	r1, [sp, #4]
          currComp = MCI_GetIqdref(pMCIN);
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	9303      	str	r3, [sp, #12]
          currComp.d = (int16_t)regdata16;
 8003a4e:	f8ad 100e 	strh.w	r1, [sp, #14]
          MCI_SetCurrentReferences(pMCIN,currComp);
 8003a52:	481a      	ldr	r0, [pc, #104]	@ (8003abc <RI_SetRegisterMotor1+0x320>)
 8003a54:	9903      	ldr	r1, [sp, #12]
 8003a56:	f7fe f905 	bl	8001c64 <MCI_SetCurrentReferences>
          break;
 8003a5a:	e73c      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
          PID_SetKD(&PIDIqHandle_M1, (int16_t)regdata16);
 8003a5c:	4819      	ldr	r0, [pc, #100]	@ (8003ac4 <RI_SetRegisterMotor1+0x328>)
 8003a5e:	b209      	sxth	r1, r1
 8003a60:	f003 ffc8 	bl	80079f4 <PID_SetKD>
          break;
 8003a64:	e737      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
          PID_SetKP(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8003a66:	4812      	ldr	r0, [pc, #72]	@ (8003ab0 <RI_SetRegisterMotor1+0x314>)
 8003a68:	b209      	sxth	r1, r1
 8003a6a:	f003 ff93 	bl	8007994 <PID_SetKP>
          break;
 8003a6e:	e732      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
          PID_SetKP(&PIDIqHandle_M1, (int16_t)regdata16);
 8003a70:	4814      	ldr	r0, [pc, #80]	@ (8003ac4 <RI_SetRegisterMotor1+0x328>)
 8003a72:	b209      	sxth	r1, r1
 8003a74:	f003 ff8e 	bl	8007994 <PID_SetKP>
          break;
 8003a78:	e72d      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
          PID_SetKPDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8003a7a:	4812      	ldr	r0, [pc, #72]	@ (8003ac4 <RI_SetRegisterMotor1+0x328>)
 8003a7c:	f003 ff9a 	bl	80079b4 <PID_SetKPDivisorPOW2>
          break;
 8003a80:	e729      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
          PID_SetKD(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8003a82:	480b      	ldr	r0, [pc, #44]	@ (8003ab0 <RI_SetRegisterMotor1+0x314>)
 8003a84:	b209      	sxth	r1, r1
 8003a86:	f003 ffb5 	bl	80079f4 <PID_SetKD>
          break;
 8003a8a:	e724      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
          PID_SetKIDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8003a8c:	4809      	ldr	r0, [pc, #36]	@ (8003ab4 <RI_SetRegisterMotor1+0x318>)
 8003a8e:	f003 ff9d 	bl	80079cc <PID_SetKIDivisorPOW2>
          break;
 8003a92:	e720      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
          PID_SetKPDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8003a94:	4807      	ldr	r0, [pc, #28]	@ (8003ab4 <RI_SetRegisterMotor1+0x318>)
 8003a96:	f003 ff8d 	bl	80079b4 <PID_SetKPDivisorPOW2>
          break;
 8003a9a:	e71c      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
          PID_SetKP(&PIDIdHandle_M1, (int16_t)regdata16);
 8003a9c:	4805      	ldr	r0, [pc, #20]	@ (8003ab4 <RI_SetRegisterMotor1+0x318>)
 8003a9e:	b209      	sxth	r1, r1
 8003aa0:	f003 ff78 	bl	8007994 <PID_SetKP>
          break;
 8003aa4:	e717      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
          PID_SetKDDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8003aa6:	4807      	ldr	r0, [pc, #28]	@ (8003ac4 <RI_SetRegisterMotor1+0x328>)
 8003aa8:	f003 ffac 	bl	8007a04 <PID_SetKDDivisorPOW2>
          break;
 8003aac:	e713      	b.n	80038d6 <RI_SetRegisterMotor1+0x13a>
 8003aae:	bf00      	nop
 8003ab0:	20000288 	.word	0x20000288
 8003ab4:	20000230 	.word	0x20000230
 8003ab8:	2aaaaaab 	.word	0x2aaaaaab
 8003abc:	200006c8 	.word	0x200006c8
 8003ac0:	200002e4 	.word	0x200002e4
 8003ac4:	2000025c 	.word	0x2000025c
      switch (regID)
 8003ac8:	d8ab      	bhi.n	8003a22 <RI_SetRegisterMotor1+0x286>
 8003aca:	f5b0 6f01 	cmp.w	r0, #2064	@ 0x810
 8003ace:	d00c      	beq.n	8003aea <RI_SetRegisterMotor1+0x34e>
 8003ad0:	d81a      	bhi.n	8003b08 <RI_SetRegisterMotor1+0x36c>
 8003ad2:	f5b0 6ff2 	cmp.w	r0, #1936	@ 0x790
 8003ad6:	d008      	beq.n	8003aea <RI_SetRegisterMotor1+0x34e>
 8003ad8:	d829      	bhi.n	8003b2e <RI_SetRegisterMotor1+0x392>
 8003ada:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8003ade:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8003ae2:	bf14      	ite	ne
 8003ae4:	2005      	movne	r0, #5
 8003ae6:	2004      	moveq	r0, #4
 8003ae8:	e6f6      	b.n	80038d8 <RI_SetRegisterMotor1+0x13c>
 8003aea:	2004      	movs	r0, #4
 8003aec:	e6f4      	b.n	80038d8 <RI_SetRegisterMotor1+0x13c>
 8003aee:	f5b0 6f25 	cmp.w	r0, #2640	@ 0xa50
 8003af2:	d0fa      	beq.n	8003aea <RI_SetRegisterMotor1+0x34e>
 8003af4:	d815      	bhi.n	8003b22 <RI_SetRegisterMotor1+0x386>
 8003af6:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 8003afa:	d0f6      	beq.n	8003aea <RI_SetRegisterMotor1+0x34e>
 8003afc:	f5b0 6f21 	cmp.w	r0, #2576	@ 0xa10
 8003b00:	bf14      	ite	ne
 8003b02:	2005      	movne	r0, #5
 8003b04:	2004      	moveq	r0, #4
 8003b06:	e6e7      	b.n	80038d8 <RI_SetRegisterMotor1+0x13c>
 8003b08:	f5b0 6f0d 	cmp.w	r0, #2256	@ 0x8d0
 8003b0c:	d0ed      	beq.n	8003aea <RI_SetRegisterMotor1+0x34e>
 8003b0e:	d814      	bhi.n	8003b3a <RI_SetRegisterMotor1+0x39e>
 8003b10:	f5b0 6f05 	cmp.w	r0, #2128	@ 0x850
 8003b14:	d0e9      	beq.n	8003aea <RI_SetRegisterMotor1+0x34e>
 8003b16:	f5b0 6f09 	cmp.w	r0, #2192	@ 0x890
 8003b1a:	bf14      	ite	ne
 8003b1c:	2005      	movne	r0, #5
 8003b1e:	2004      	moveq	r0, #4
 8003b20:	e6da      	b.n	80038d8 <RI_SetRegisterMotor1+0x13c>
 8003b22:	f5b0 6f29 	cmp.w	r0, #2704	@ 0xa90
 8003b26:	bf14      	ite	ne
 8003b28:	2005      	movne	r0, #5
 8003b2a:	2004      	moveq	r0, #4
 8003b2c:	e6d4      	b.n	80038d8 <RI_SetRegisterMotor1+0x13c>
 8003b2e:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 8003b32:	bf14      	ite	ne
 8003b34:	2005      	movne	r0, #5
 8003b36:	2004      	moveq	r0, #4
 8003b38:	e6ce      	b.n	80038d8 <RI_SetRegisterMotor1+0x13c>
 8003b3a:	f5b0 6f11 	cmp.w	r0, #2320	@ 0x910
 8003b3e:	bf14      	ite	ne
 8003b40:	2005      	movne	r0, #5
 8003b42:	2004      	moveq	r0, #4
 8003b44:	e6c8      	b.n	80038d8 <RI_SetRegisterMotor1+0x13c>
 8003b46:	bf00      	nop

08003b48 <RI_GetRegisterGlobal>:
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8003b48:	b510      	push	{r4, lr}
    switch (typeID)
 8003b4a:	f1a1 0c08 	sub.w	ip, r1, #8
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8003b4e:	f9bd e008 	ldrsh.w	lr, [sp, #8]
    switch (typeID)
 8003b52:	f1bc 0f20 	cmp.w	ip, #32
 8003b56:	d812      	bhi.n	8003b7e <RI_GetRegisterGlobal+0x36>
 8003b58:	e8df f00c 	tbb	[pc, ip]
 8003b5c:	1111111b 	.word	0x1111111b
 8003b60:	11111111 	.word	0x11111111
 8003b64:	11111127 	.word	0x11111127
 8003b68:	11111111 	.word	0x11111111
 8003b6c:	11111122 	.word	0x11111122
 8003b70:	11111111 	.word	0x11111111
 8003b74:	11111135 	.word	0x11111135
 8003b78:	11111111 	.word	0x11111111
 8003b7c:	13          	.byte	0x13
 8003b7d:	00          	.byte	0x00
 8003b7e:	2007      	movs	r0, #7
}
 8003b80:	bd10      	pop	{r4, pc}
        switch (regID)
 8003b82:	2828      	cmp	r0, #40	@ 0x28
 8003b84:	d029      	beq.n	8003bda <RI_GetRegisterGlobal+0x92>
        *size = (*rawSize) + 2U;
 8003b86:	8812      	ldrh	r2, [r2, #0]
 8003b88:	3202      	adds	r2, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 8003b8a:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8003b8c:	b292      	uxth	r2, r2
 8003b8e:	801a      	strh	r2, [r3, #0]
}
 8003b90:	bd10      	pop	{r4, pc}
        if (freeSpace > 0)
 8003b92:	f1be 0f00 	cmp.w	lr, #0
 8003b96:	dd1e      	ble.n	8003bd6 <RI_GetRegisterGlobal+0x8e>
 8003b98:	2201      	movs	r2, #1
            *size= 0 ; /* */
 8003b9a:	801a      	strh	r2, [r3, #0]
              retVal = MCP_ERROR_UNKNOWN_REG;
 8003b9c:	2005      	movs	r0, #5
}
 8003b9e:	bd10      	pop	{r4, pc}
        if (freeSpace >= 4)
 8003ba0:	f1be 0f03 	cmp.w	lr, #3
 8003ba4:	dd15      	ble.n	8003bd2 <RI_GetRegisterGlobal+0x8a>
 8003ba6:	2204      	movs	r2, #4
 8003ba8:	e7f7      	b.n	8003b9a <RI_GetRegisterGlobal+0x52>
        if (freeSpace >= 2)
 8003baa:	f1be 0f01 	cmp.w	lr, #1
 8003bae:	dd10      	ble.n	8003bd2 <RI_GetRegisterGlobal+0x8a>
          switch (regID)
 8003bb0:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8003bb4:	d05a      	beq.n	8003c6c <RI_GetRegisterGlobal+0x124>
    uint8_t retVal = MCP_CMD_OK;
 8003bb6:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8003bba:	bf14      	ite	ne
 8003bbc:	2005      	movne	r0, #5
 8003bbe:	2000      	moveq	r0, #0
          *size = 2;
 8003bc0:	2202      	movs	r2, #2
 8003bc2:	801a      	strh	r2, [r3, #0]
}
 8003bc4:	bd10      	pop	{r4, pc}
        switch (regID)
 8003bc6:	2820      	cmp	r0, #32
 8003bc8:	d02c      	beq.n	8003c24 <RI_GetRegisterGlobal+0xdc>
 8003bca:	2860      	cmp	r0, #96	@ 0x60
 8003bcc:	d00f      	beq.n	8003bee <RI_GetRegisterGlobal+0xa6>
 8003bce:	2200      	movs	r2, #0
 8003bd0:	e7e3      	b.n	8003b9a <RI_GetRegisterGlobal+0x52>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003bd2:	2008      	movs	r0, #8
}
 8003bd4:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003bd6:	4608      	mov	r0, r1
}
 8003bd8:	bd10      	pop	{r4, pc}
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003bda:	fa1f fe8e 	uxth.w	lr, lr
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8003bde:	210a      	movs	r1, #10
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003be0:	f1be 0f0b 	cmp.w	lr, #11
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8003be4:	8011      	strh	r1, [r2, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003be6:	d835      	bhi.n	8003c54 <RI_GetRegisterGlobal+0x10c>
 8003be8:	220c      	movs	r2, #12
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003bea:	2008      	movs	r0, #8
 8003bec:	e7cf      	b.n	8003b8e <RI_GetRegisterGlobal+0x46>
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003bee:	4c20      	ldr	r4, [pc, #128]	@ (8003c70 <RI_GetRegisterGlobal+0x128>)
 8003bf0:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 8003bf4:	2101      	movs	r1, #1
 8003bf6:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003bf8:	b180      	cbz	r0, 8003c1c <RI_GetRegisterGlobal+0xd4>
 8003bfa:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 8003bfe:	46a4      	mov	ip, r4
 8003c00:	e008      	b.n	8003c14 <RI_GetRegisterGlobal+0xcc>
    *tempdestString = *tempsrcString;
 8003c02:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 8003c06:	8819      	ldrh	r1, [r3, #0]
 8003c08:	3101      	adds	r1, #1
 8003c0a:	b289      	uxth	r1, r1
 8003c0c:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003c0e:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 8003c12:	b118      	cbz	r0, 8003c1c <RI_GetRegisterGlobal+0xd4>
 8003c14:	4571      	cmp	r1, lr
 8003c16:	d3f4      	bcc.n	8003c02 <RI_GetRegisterGlobal+0xba>
    retVal = MCP_ERROR_STRING_FORMAT;
 8003c18:	2006      	movs	r0, #6
}
 8003c1a:	bd10      	pop	{r4, pc}
    *tempdestString = (int8_t)0;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	7013      	strb	r3, [r2, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003c20:	2000      	movs	r0, #0
}
 8003c22:	bd10      	pop	{r4, pc}
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003c24:	4c13      	ldr	r4, [pc, #76]	@ (8003c74 <RI_GetRegisterGlobal+0x12c>)
 8003c26:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 8003c2a:	2101      	movs	r1, #1
 8003c2c:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003c2e:	2800      	cmp	r0, #0
 8003c30:	d0f4      	beq.n	8003c1c <RI_GetRegisterGlobal+0xd4>
 8003c32:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 8003c36:	46a4      	mov	ip, r4
 8003c38:	e009      	b.n	8003c4e <RI_GetRegisterGlobal+0x106>
    *tempdestString = *tempsrcString;
 8003c3a:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 8003c3e:	8819      	ldrh	r1, [r3, #0]
 8003c40:	3101      	adds	r1, #1
 8003c42:	b289      	uxth	r1, r1
 8003c44:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003c46:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 8003c4a:	2800      	cmp	r0, #0
 8003c4c:	d0e6      	beq.n	8003c1c <RI_GetRegisterGlobal+0xd4>
 8003c4e:	458e      	cmp	lr, r1
 8003c50:	d8f3      	bhi.n	8003c3a <RI_GetRegisterGlobal+0xf2>
 8003c52:	e7e1      	b.n	8003c18 <RI_GetRegisterGlobal+0xd0>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8003c54:	4908      	ldr	r1, [pc, #32]	@ (8003c78 <RI_GetRegisterGlobal+0x130>)
 8003c56:	6848      	ldr	r0, [r1, #4]
 8003c58:	680c      	ldr	r4, [r1, #0]
 8003c5a:	8909      	ldrh	r1, [r1, #8]
 8003c5c:	f8c2 0006 	str.w	r0, [r2, #6]
 8003c60:	f8c2 4002 	str.w	r4, [r2, #2]
 8003c64:	8151      	strh	r1, [r2, #10]
    uint8_t retVal = MCP_CMD_OK;
 8003c66:	2000      	movs	r0, #0
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8003c68:	220c      	movs	r2, #12
 8003c6a:	e790      	b.n	8003b8e <RI_GetRegisterGlobal+0x46>
    uint8_t retVal = MCP_CMD_OK;
 8003c6c:	2000      	movs	r0, #0
 8003c6e:	e7a7      	b.n	8003bc0 <RI_GetRegisterGlobal+0x78>
 8003c70:	08008eac 	.word	0x08008eac
 8003c74:	08008e84 	.word	0x08008e84
 8003c78:	08008e78 	.word	0x08008e78

08003c7c <RI_GetRegisterMotor1>:
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8003c7c:	b530      	push	{r4, r5, lr}
 8003c7e:	b08f      	sub	sp, #60	@ 0x3c
 8003c80:	461c      	mov	r4, r3
    switch (typeID)
 8003c82:	f1a1 0308 	sub.w	r3, r1, #8
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8003c86:	f9bd c048 	ldrsh.w	ip, [sp, #72]	@ 0x48
 8003c8a:	4615      	mov	r5, r2
    switch (typeID)
 8003c8c:	2b20      	cmp	r3, #32
 8003c8e:	d812      	bhi.n	8003cb6 <RI_GetRegisterMotor1+0x3a>
 8003c90:	e8df f003 	tbb	[pc, r3]
 8003c94:	1111112b 	.word	0x1111112b
 8003c98:	11111111 	.word	0x11111111
 8003c9c:	11111161 	.word	0x11111161
 8003ca0:	11111111 	.word	0x11111111
 8003ca4:	1111113e 	.word	0x1111113e
 8003ca8:	11111111 	.word	0x11111111
 8003cac:	11111158 	.word	0x11111158
 8003cb0:	11111111 	.word	0x11111111
 8003cb4:	14          	.byte	0x14
 8003cb5:	00          	.byte	0x00
 8003cb6:	2007      	movs	r0, #7
  }
 8003cb8:	b00f      	add	sp, #60	@ 0x3c
 8003cba:	bd30      	pop	{r4, r5, pc}
        switch (regID)
 8003cbc:	28e8      	cmp	r0, #232	@ 0xe8
        rawData++;
 8003cbe:	f105 0302 	add.w	r3, r5, #2
        switch (regID)
 8003cc2:	f000 8153 	beq.w	8003f6c <RI_GetRegisterMotor1+0x2f0>
 8003cc6:	d872      	bhi.n	8003dae <RI_GetRegisterMotor1+0x132>
 8003cc8:	2868      	cmp	r0, #104	@ 0x68
 8003cca:	f000 80e2 	beq.w	8003e92 <RI_GetRegisterMotor1+0x216>
 8003cce:	28a8      	cmp	r0, #168	@ 0xa8
 8003cd0:	f040 8147 	bne.w	8003f62 <RI_GetRegisterMotor1+0x2e6>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003cd4:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8003cd8:	2210      	movs	r2, #16
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003cda:	f1bc 0f11 	cmp.w	ip, #17
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8003cde:	802a      	strh	r2, [r5, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003ce0:	f200 81ae 	bhi.w	8004040 <RI_GetRegisterMotor1+0x3c4>
 8003ce4:	2312      	movs	r3, #18
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003ce6:	2008      	movs	r0, #8
 8003ce8:	e078      	b.n	8003ddc <RI_GetRegisterMotor1+0x160>
        if (freeSpace > 0)
 8003cea:	f1bc 0f00 	cmp.w	ip, #0
 8003cee:	f340 8125 	ble.w	8003f3c <RI_GetRegisterMotor1+0x2c0>
          switch (regID)
 8003cf2:	2848      	cmp	r0, #72	@ 0x48
 8003cf4:	f000 8124 	beq.w	8003f40 <RI_GetRegisterMotor1+0x2c4>
 8003cf8:	2888      	cmp	r0, #136	@ 0x88
 8003cfa:	f040 80c8 	bne.w	8003e8e <RI_GetRegisterMotor1+0x212>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8003cfe:	48af      	ldr	r0, [pc, #700]	@ (8003fbc <RI_GetRegisterMotor1+0x340>)
 8003d00:	f7fe f852 	bl	8001da8 <MCI_GetControlMode>
 8003d04:	7028      	strb	r0, [r5, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003d06:	2000      	movs	r0, #0
          *size = 1;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	8023      	strh	r3, [r4, #0]
  }
 8003d0c:	b00f      	add	sp, #60	@ 0x3c
 8003d0e:	bd30      	pop	{r4, r5, pc}
        if (freeSpace >= 4)
 8003d10:	f1bc 0f03 	cmp.w	ip, #3
 8003d14:	dd48      	ble.n	8003da8 <RI_GetRegisterMotor1+0x12c>
          switch (regID)
 8003d16:	2898      	cmp	r0, #152	@ 0x98
 8003d18:	f000 8132 	beq.w	8003f80 <RI_GetRegisterMotor1+0x304>
 8003d1c:	f200 8114 	bhi.w	8003f48 <RI_GetRegisterMotor1+0x2cc>
 8003d20:	2818      	cmp	r0, #24
 8003d22:	f000 8106 	beq.w	8003f32 <RI_GetRegisterMotor1+0x2b6>
 8003d26:	2858      	cmp	r0, #88	@ 0x58
 8003d28:	f040 8132 	bne.w	8003f90 <RI_GetRegisterMotor1+0x314>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8003d2c:	48a3      	ldr	r0, [pc, #652]	@ (8003fbc <RI_GetRegisterMotor1+0x340>)
 8003d2e:	f7fe f84b 	bl	8001dc8 <MCI_GetAvrgMecSpeedUnit>
 8003d32:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003d36:	0040      	lsls	r0, r0, #1
 8003d38:	6028      	str	r0, [r5, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003d3a:	2000      	movs	r0, #0
          *size = 4;
 8003d3c:	2304      	movs	r3, #4
 8003d3e:	8023      	strh	r3, [r4, #0]
  }
 8003d40:	b00f      	add	sp, #60	@ 0x3c
 8003d42:	bd30      	pop	{r4, r5, pc}
        switch (regID)
 8003d44:	28a0      	cmp	r0, #160	@ 0xa0
 8003d46:	f000 808a 	beq.w	8003e5e <RI_GetRegisterMotor1+0x1e2>
 8003d4a:	28e0      	cmp	r0, #224	@ 0xe0
 8003d4c:	d06a      	beq.n	8003e24 <RI_GetRegisterMotor1+0x1a8>
            *size= 0 ; /* */
 8003d4e:	2300      	movs	r3, #0
 8003d50:	8023      	strh	r3, [r4, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 8003d52:	2005      	movs	r0, #5
            break;
 8003d54:	e7b0      	b.n	8003cb8 <RI_GetRegisterMotor1+0x3c>
        if (freeSpace >= 2)
 8003d56:	f1bc 0f01 	cmp.w	ip, #1
 8003d5a:	dd25      	ble.n	8003da8 <RI_GetRegisterMotor1+0x12c>
          switch (regID)
 8003d5c:	f5b0 6f11 	cmp.w	r0, #2320	@ 0x910
 8003d60:	f000 81e3 	beq.w	800412a <RI_GetRegisterMotor1+0x4ae>
 8003d64:	d83d      	bhi.n	8003de2 <RI_GetRegisterMotor1+0x166>
 8003d66:	f5b0 7f44 	cmp.w	r0, #784	@ 0x310
 8003d6a:	f000 81d9 	beq.w	8004120 <RI_GetRegisterMotor1+0x4a4>
 8003d6e:	f200 80c9 	bhi.w	8003f04 <RI_GetRegisterMotor1+0x288>
 8003d72:	f5b0 7fe8 	cmp.w	r0, #464	@ 0x1d0
 8003d76:	f000 81eb 	beq.w	8004150 <RI_GetRegisterMotor1+0x4d4>
 8003d7a:	f200 812d 	bhi.w	8003fd8 <RI_GetRegisterMotor1+0x35c>
 8003d7e:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 8003d82:	f000 81b3 	beq.w	80040ec <RI_GetRegisterMotor1+0x470>
 8003d86:	f200 819b 	bhi.w	80040c0 <RI_GetRegisterMotor1+0x444>
 8003d8a:	2890      	cmp	r0, #144	@ 0x90
 8003d8c:	f000 81c3 	beq.w	8004116 <RI_GetRegisterMotor1+0x49a>
 8003d90:	28d0      	cmp	r0, #208	@ 0xd0
 8003d92:	f040 81be 	bne.w	8004112 <RI_GetRegisterMotor1+0x496>
              *regdata16 = PID_GetKI(&PIDSpeedHandle_M1);
 8003d96:	488a      	ldr	r0, [pc, #552]	@ (8003fc0 <RI_GetRegisterMotor1+0x344>)
 8003d98:	f003 fe04 	bl	80079a4 <PID_GetKI>
 8003d9c:	8028      	strh	r0, [r5, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003d9e:	2000      	movs	r0, #0
          *size = 2;
 8003da0:	2302      	movs	r3, #2
 8003da2:	8023      	strh	r3, [r4, #0]
  }
 8003da4:	b00f      	add	sp, #60	@ 0x3c
 8003da6:	bd30      	pop	{r4, r5, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003da8:	2008      	movs	r0, #8
  }
 8003daa:	b00f      	add	sp, #60	@ 0x3c
 8003dac:	bd30      	pop	{r4, r5, pc}
        switch (regID)
 8003dae:	f5b0 7f94 	cmp.w	r0, #296	@ 0x128
 8003db2:	d079      	beq.n	8003ea8 <RI_GetRegisterMotor1+0x22c>
 8003db4:	f5b0 7fd4 	cmp.w	r0, #424	@ 0x1a8
 8003db8:	f040 80d3 	bne.w	8003f62 <RI_GetRegisterMotor1+0x2e6>
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 8003dbc:	487f      	ldr	r0, [pc, #508]	@ (8003fbc <RI_GetRegisterMotor1+0x340>)
 8003dbe:	f7fd fff7 	bl	8001db0 <MCI_GetLastRampFinalSpeed>
 8003dc2:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003dc6:	0043      	lsls	r3, r0, #1
 8003dc8:	f8c5 3002 	str.w	r3, [r5, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8003dcc:	487b      	ldr	r0, [pc, #492]	@ (8003fbc <RI_GetRegisterMotor1+0x340>)
 8003dce:	f7fd fff3 	bl	8001db8 <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 8003dd2:	2306      	movs	r3, #6
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8003dd4:	80e8      	strh	r0, [r5, #6]
            *rawSize = 6;
 8003dd6:	802b      	strh	r3, [r5, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003dd8:	2000      	movs	r0, #0
            break;
 8003dda:	2308      	movs	r3, #8
        *size = (*rawSize) + 2U;
 8003ddc:	8023      	strh	r3, [r4, #0]
  }
 8003dde:	b00f      	add	sp, #60	@ 0x3c
 8003de0:	bd30      	pop	{r4, r5, pc}
          switch (regID)
 8003de2:	f241 4390 	movw	r3, #5264	@ 0x1490
 8003de6:	4298      	cmp	r0, r3
 8003de8:	f000 818a 	beq.w	8004100 <RI_GetRegisterMotor1+0x484>
 8003dec:	d86f      	bhi.n	8003ece <RI_GetRegisterMotor1+0x252>
 8003dee:	f5b0 6f25 	cmp.w	r0, #2640	@ 0xa50
 8003df2:	f000 81be 	beq.w	8004172 <RI_GetRegisterMotor1+0x4f6>
 8003df6:	f200 80d0 	bhi.w	8003f9a <RI_GetRegisterMotor1+0x31e>
 8003dfa:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 8003dfe:	f000 8170 	beq.w	80040e2 <RI_GetRegisterMotor1+0x466>
 8003e02:	f200 8153 	bhi.w	80040ac <RI_GetRegisterMotor1+0x430>
 8003e06:	f5b0 6f15 	cmp.w	r0, #2384	@ 0x950
 8003e0a:	f000 8174 	beq.w	80040f6 <RI_GetRegisterMotor1+0x47a>
 8003e0e:	f5b0 6f19 	cmp.w	r0, #2448	@ 0x990
 8003e12:	f040 817e 	bne.w	8004112 <RI_GetRegisterMotor1+0x496>
              *regdata16 = MCI_GetIqdref(pMCIN).d;
 8003e16:	4869      	ldr	r0, [pc, #420]	@ (8003fbc <RI_GetRegisterMotor1+0x340>)
 8003e18:	f7fd fffc 	bl	8001e14 <MCI_GetIqdref>
 8003e1c:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8003e20:	802b      	strh	r3, [r5, #0]
              break;
 8003e22:	e7bc      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8003e24:	4b67      	ldr	r3, [pc, #412]	@ (8003fc4 <RI_GetRegisterMotor1+0x348>)
 8003e26:	681a      	ldr	r2, [r3, #0]
  *size= 1U ; /* /0 is the min String size */
 8003e28:	2301      	movs	r3, #1
 8003e2a:	8023      	strh	r3, [r4, #0]
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8003e2c:	f102 0124 	add.w	r1, r2, #36	@ 0x24
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003e30:	f992 2024 	ldrsb.w	r2, [r2, #36]	@ 0x24
 8003e34:	b17a      	cbz	r2, 8003e56 <RI_GetRegisterMotor1+0x1da>
 8003e36:	fa1f fc8c 	uxth.w	ip, ip
 8003e3a:	e008      	b.n	8003e4e <RI_GetRegisterMotor1+0x1d2>
    *tempdestString = *tempsrcString;
 8003e3c:	f805 2b01 	strb.w	r2, [r5], #1
    *size = *size + 1U;
 8003e40:	8823      	ldrh	r3, [r4, #0]
 8003e42:	3301      	adds	r3, #1
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	8023      	strh	r3, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003e48:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 8003e4c:	b11a      	cbz	r2, 8003e56 <RI_GetRegisterMotor1+0x1da>
 8003e4e:	4563      	cmp	r3, ip
 8003e50:	d3f4      	bcc.n	8003e3c <RI_GetRegisterMotor1+0x1c0>
    retVal = MCP_ERROR_STRING_FORMAT;
 8003e52:	2006      	movs	r0, #6
 8003e54:	e730      	b.n	8003cb8 <RI_GetRegisterMotor1+0x3c>
    *tempdestString = (int8_t)0;
 8003e56:	2300      	movs	r3, #0
 8003e58:	702b      	strb	r3, [r5, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003e5a:	2000      	movs	r0, #0
 8003e5c:	e72c      	b.n	8003cb8 <RI_GetRegisterMotor1+0x3c>
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 8003e5e:	4a5a      	ldr	r2, [pc, #360]	@ (8003fc8 <RI_GetRegisterMotor1+0x34c>)
  *size= 1U ; /* /0 is the min String size */
 8003e60:	2301      	movs	r3, #1
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 8003e62:	6811      	ldr	r1, [r2, #0]
  *size= 1U ; /* /0 is the min String size */
 8003e64:	8023      	strh	r3, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003e66:	f991 2000 	ldrsb.w	r2, [r1]
 8003e6a:	2a00      	cmp	r2, #0
 8003e6c:	d0f3      	beq.n	8003e56 <RI_GetRegisterMotor1+0x1da>
 8003e6e:	fa1f fc8c 	uxth.w	ip, ip
 8003e72:	e009      	b.n	8003e88 <RI_GetRegisterMotor1+0x20c>
    *tempdestString = *tempsrcString;
 8003e74:	f805 2b01 	strb.w	r2, [r5], #1
    *size = *size + 1U;
 8003e78:	8823      	ldrh	r3, [r4, #0]
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	8023      	strh	r3, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003e80:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 8003e84:	2a00      	cmp	r2, #0
 8003e86:	d0e6      	beq.n	8003e56 <RI_GetRegisterMotor1+0x1da>
 8003e88:	459c      	cmp	ip, r3
 8003e8a:	d8f3      	bhi.n	8003e74 <RI_GetRegisterMotor1+0x1f8>
 8003e8c:	e7e1      	b.n	8003e52 <RI_GetRegisterMotor1+0x1d6>
          switch (regID)
 8003e8e:	2005      	movs	r0, #5
 8003e90:	e73a      	b.n	8003d08 <RI_GetRegisterMotor1+0x8c>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003e92:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8003e96:	223c      	movs	r2, #60	@ 0x3c
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003e98:	f1bc 0f3d 	cmp.w	ip, #61	@ 0x3d
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8003e9c:	802a      	strh	r2, [r5, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003e9e:	f200 80e9 	bhi.w	8004074 <RI_GetRegisterMotor1+0x3f8>
 8003ea2:	233e      	movs	r3, #62	@ 0x3e
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003ea4:	2008      	movs	r0, #8
 8003ea6:	e799      	b.n	8003ddc <RI_GetRegisterMotor1+0x160>
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8003ea8:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = 12;
 8003eac:	220c      	movs	r2, #12
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8003eae:	f1bc 0f0d 	cmp.w	ip, #13
            *rawSize = 12;
 8003eb2:	802a      	strh	r2, [r5, #0]
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8003eb4:	d96e      	bls.n	8003f94 <RI_GetRegisterMotor1+0x318>
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 8003eb6:	4a45      	ldr	r2, [pc, #276]	@ (8003fcc <RI_GetRegisterMotor1+0x350>)
 8003eb8:	6850      	ldr	r0, [r2, #4]
 8003eba:	6815      	ldr	r5, [r2, #0]
 8003ebc:	6891      	ldr	r1, [r2, #8]
 8003ebe:	68d2      	ldr	r2, [r2, #12]
 8003ec0:	60da      	str	r2, [r3, #12]
 8003ec2:	6058      	str	r0, [r3, #4]
 8003ec4:	601d      	str	r5, [r3, #0]
 8003ec6:	6099      	str	r1, [r3, #8]
    uint8_t retVal = MCP_CMD_OK;
 8003ec8:	2000      	movs	r0, #0
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 8003eca:	230e      	movs	r3, #14
 8003ecc:	e786      	b.n	8003ddc <RI_GetRegisterMotor1+0x160>
          switch (regID)
 8003ece:	f241 5390 	movw	r3, #5520	@ 0x1590
 8003ed2:	4298      	cmp	r0, r3
 8003ed4:	f000 8141 	beq.w	800415a <RI_GetRegisterMotor1+0x4de>
 8003ed8:	f200 808f 	bhi.w	8003ffa <RI_GetRegisterMotor1+0x37e>
 8003edc:	f241 5310 	movw	r3, #5392	@ 0x1510
 8003ee0:	4298      	cmp	r0, r3
 8003ee2:	f000 8150 	beq.w	8004186 <RI_GetRegisterMotor1+0x50a>
 8003ee6:	f241 5350 	movw	r3, #5456	@ 0x1550
 8003eea:	4298      	cmp	r0, r3
 8003eec:	f000 8146 	beq.w	800417c <RI_GetRegisterMotor1+0x500>
 8003ef0:	f241 43d0 	movw	r3, #5328	@ 0x14d0
 8003ef4:	4298      	cmp	r0, r3
 8003ef6:	f040 810c 	bne.w	8004112 <RI_GetRegisterMotor1+0x496>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDSpeedHandle_M1);
 8003efa:	4831      	ldr	r0, [pc, #196]	@ (8003fc0 <RI_GetRegisterMotor1+0x344>)
 8003efc:	f003 fd80 	bl	8007a00 <PID_GetKDDivisorPOW2>
 8003f00:	8028      	strh	r0, [r5, #0]
              break;
 8003f02:	e74c      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
          switch (regID)
 8003f04:	f5b0 6f01 	cmp.w	r0, #2064	@ 0x810
 8003f08:	f000 812c 	beq.w	8004164 <RI_GetRegisterMotor1+0x4e8>
 8003f0c:	f200 8088 	bhi.w	8004020 <RI_GetRegisterMotor1+0x3a4>
 8003f10:	f5b0 6fba 	cmp.w	r0, #1488	@ 0x5d0
 8003f14:	f000 814b 	beq.w	80041ae <RI_GetRegisterMotor1+0x532>
 8003f18:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 8003f1c:	f000 8142 	beq.w	80041a4 <RI_GetRegisterMotor1+0x528>
 8003f20:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8003f24:	f040 80f5 	bne.w	8004112 <RI_GetRegisterMotor1+0x496>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor);
 8003f28:	4829      	ldr	r0, [pc, #164]	@ (8003fd0 <RI_GetRegisterMotor1+0x354>)
 8003f2a:	f003 faeb 	bl	8007504 <VBS_GetAvBusVoltage_V>
 8003f2e:	8028      	strh	r0, [r5, #0]
              break;
 8003f30:	e735      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 8003f32:	4822      	ldr	r0, [pc, #136]	@ (8003fbc <RI_GetRegisterMotor1+0x340>)
 8003f34:	f7fd ff32 	bl	8001d9c <MCI_GetFaultState>
 8003f38:	6028      	str	r0, [r5, #0]
              break;
 8003f3a:	e6fe      	b.n	8003d3a <RI_GetRegisterMotor1+0xbe>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003f3c:	4608      	mov	r0, r1
 8003f3e:	e6bb      	b.n	8003cb8 <RI_GetRegisterMotor1+0x3c>
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8003f40:	481e      	ldr	r0, [pc, #120]	@ (8003fbc <RI_GetRegisterMotor1+0x340>)
 8003f42:	f7fd fee1 	bl	8001d08 <MCI_GetSTMState>
              break;
 8003f46:	e6dd      	b.n	8003d04 <RI_GetRegisterMotor1+0x88>
          switch (regID)
 8003f48:	f641 3358 	movw	r3, #7000	@ 0x1b58
 8003f4c:	4298      	cmp	r0, r3
 8003f4e:	d11f      	bne.n	8003f90 <RI_GetRegisterMotor1+0x314>
              ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
 8003f50:	4b20      	ldr	r3, [pc, #128]	@ (8003fd4 <RI_GetRegisterMotor1+0x358>)
 8003f52:	6818      	ldr	r0, [r3, #0]
 8003f54:	f003 fdbc 	bl	8007ad0 <PQD_GetAvrgElMotorPowerW>
 8003f58:	ed8d 0a01 	vstr	s0, [sp, #4]
              *regdataU32 = ReadVal.U32_Val; //cstat !UNION-type-punning
 8003f5c:	9b01      	ldr	r3, [sp, #4]
 8003f5e:	602b      	str	r3, [r5, #0]
              break;
 8003f60:	e6eb      	b.n	8003d3a <RI_GetRegisterMotor1+0xbe>
        *size = (*rawSize) + 2U;
 8003f62:	882b      	ldrh	r3, [r5, #0]
 8003f64:	3302      	adds	r3, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 8003f66:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	e737      	b.n	8003ddc <RI_GetRegisterMotor1+0x160>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003f6c:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8003f70:	220e      	movs	r2, #14
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003f72:	f1bc 0f0f 	cmp.w	ip, #15
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8003f76:	802a      	strh	r2, [r5, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003f78:	d86f      	bhi.n	800405a <RI_GetRegisterMotor1+0x3de>
 8003f7a:	2310      	movs	r3, #16
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003f7c:	2008      	movs	r0, #8
 8003f7e:	e72d      	b.n	8003ddc <RI_GetRegisterMotor1+0x160>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8003f80:	480e      	ldr	r0, [pc, #56]	@ (8003fbc <RI_GetRegisterMotor1+0x340>)
 8003f82:	f7fd ff25 	bl	8001dd0 <MCI_GetMecSpeedRefUnit>
 8003f86:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003f8a:	0040      	lsls	r0, r0, #1
 8003f8c:	6028      	str	r0, [r5, #0]
              break;
 8003f8e:	e6d4      	b.n	8003d3a <RI_GetRegisterMotor1+0xbe>
          switch (regID)
 8003f90:	2005      	movs	r0, #5
 8003f92:	e6d3      	b.n	8003d3c <RI_GetRegisterMotor1+0xc0>
 8003f94:	230e      	movs	r3, #14
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003f96:	2008      	movs	r0, #8
 8003f98:	e720      	b.n	8003ddc <RI_GetRegisterMotor1+0x160>
          switch (regID)
 8003f9a:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8003f9e:	f43f aefe 	beq.w	8003d9e <RI_GetRegisterMotor1+0x122>
 8003fa2:	f200 8095 	bhi.w	80040d0 <RI_GetRegisterMotor1+0x454>
 8003fa6:	f5b0 6f29 	cmp.w	r0, #2704	@ 0xa90
 8003faa:	f040 80ae 	bne.w	800410a <RI_GetRegisterMotor1+0x48e>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 8003fae:	4803      	ldr	r0, [pc, #12]	@ (8003fbc <RI_GetRegisterMotor1+0x340>)
 8003fb0:	f7fd ff44 	bl	8001e3c <MCI_GetValphabeta>
 8003fb4:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8003fb8:	802b      	strh	r3, [r5, #0]
              break;
 8003fba:	e6f0      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
 8003fbc:	200006c8 	.word	0x200006c8
 8003fc0:	20000288 	.word	0x20000288
 8003fc4:	200002c8 	.word	0x200002c8
 8003fc8:	200002d0 	.word	0x200002d0
 8003fcc:	200002d4 	.word	0x200002d4
 8003fd0:	2000010c 	.word	0x2000010c
 8003fd4:	200000f8 	.word	0x200000f8
          switch (regID)
 8003fd8:	f5b0 7f24 	cmp.w	r0, #656	@ 0x290
 8003fdc:	f000 80dd 	beq.w	800419a <RI_GetRegisterMotor1+0x51e>
 8003fe0:	f5b0 7f34 	cmp.w	r0, #720	@ 0x2d0
 8003fe4:	f000 80d4 	beq.w	8004190 <RI_GetRegisterMotor1+0x514>
 8003fe8:	f5b0 7f04 	cmp.w	r0, #528	@ 0x210
 8003fec:	f040 8091 	bne.w	8004112 <RI_GetRegisterMotor1+0x496>
              *regdata16 = PID_GetKD(&PIDIqHandle_M1);
 8003ff0:	4876      	ldr	r0, [pc, #472]	@ (80041cc <RI_GetRegisterMotor1+0x550>)
 8003ff2:	f003 fd01 	bl	80079f8 <PID_GetKD>
 8003ff6:	8028      	strh	r0, [r5, #0]
              break;
 8003ff8:	e6d1      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
          switch (regID)
 8003ffa:	f241 6310 	movw	r3, #5648	@ 0x1610
 8003ffe:	4298      	cmp	r0, r3
 8004000:	f000 80df 	beq.w	80041c2 <RI_GetRegisterMotor1+0x546>
 8004004:	f241 6350 	movw	r3, #5712	@ 0x1650
 8004008:	4298      	cmp	r0, r3
 800400a:	f000 80d5 	beq.w	80041b8 <RI_GetRegisterMotor1+0x53c>
 800400e:	f241 53d0 	movw	r3, #5584	@ 0x15d0
 8004012:	4298      	cmp	r0, r3
 8004014:	d17d      	bne.n	8004112 <RI_GetRegisterMotor1+0x496>
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIqHandle_M1);
 8004016:	486d      	ldr	r0, [pc, #436]	@ (80041cc <RI_GetRegisterMotor1+0x550>)
 8004018:	f003 fcca 	bl	80079b0 <PID_GetKPDivisorPOW2>
 800401c:	8028      	strh	r0, [r5, #0]
              break;
 800401e:	e6be      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
          switch (regID)
 8004020:	f5b0 6f09 	cmp.w	r0, #2192	@ 0x890
 8004024:	f000 808d 	beq.w	8004142 <RI_GetRegisterMotor1+0x4c6>
 8004028:	f5b0 6f0d 	cmp.w	r0, #2256	@ 0x8d0
 800402c:	f000 8084 	beq.w	8004138 <RI_GetRegisterMotor1+0x4bc>
 8004030:	f5b0 6f05 	cmp.w	r0, #2128	@ 0x850
 8004034:	d16d      	bne.n	8004112 <RI_GetRegisterMotor1+0x496>
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 8004036:	4866      	ldr	r0, [pc, #408]	@ (80041d0 <RI_GetRegisterMotor1+0x554>)
 8004038:	f7fd fed8 	bl	8001dec <MCI_GetIalphabeta>
 800403c:	8028      	strh	r0, [r5, #0]
              break;
 800403e:	e6ae      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              ApplicationConfig_reg_t const *pApplicationConfig_reg = ApplicationConfig_reg[motorID];
 8004040:	4a64      	ldr	r2, [pc, #400]	@ (80041d4 <RI_GetRegisterMotor1+0x558>)
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 8004042:	6812      	ldr	r2, [r2, #0]
 8004044:	6850      	ldr	r0, [r2, #4]
 8004046:	6815      	ldr	r5, [r2, #0]
 8004048:	6891      	ldr	r1, [r2, #8]
 800404a:	68d2      	ldr	r2, [r2, #12]
 800404c:	60da      	str	r2, [r3, #12]
 800404e:	6058      	str	r0, [r3, #4]
 8004050:	601d      	str	r5, [r3, #0]
 8004052:	6099      	str	r1, [r3, #8]
    uint8_t retVal = MCP_CMD_OK;
 8004054:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 8004056:	2312      	movs	r3, #18
 8004058:	e6c0      	b.n	8003ddc <RI_GetRegisterMotor1+0x160>
              FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
 800405a:	4a5f      	ldr	r2, [pc, #380]	@ (80041d8 <RI_GetRegisterMotor1+0x55c>)
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 800405c:	6812      	ldr	r2, [r2, #0]
 800405e:	6810      	ldr	r0, [r2, #0]
 8004060:	6851      	ldr	r1, [r2, #4]
 8004062:	6895      	ldr	r5, [r2, #8]
 8004064:	609d      	str	r5, [r3, #8]
 8004066:	6018      	str	r0, [r3, #0]
 8004068:	6059      	str	r1, [r3, #4]
 800406a:	8992      	ldrh	r2, [r2, #12]
 800406c:	819a      	strh	r2, [r3, #12]
    uint8_t retVal = MCP_CMD_OK;
 800406e:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8004070:	2310      	movs	r3, #16
 8004072:	e6b3      	b.n	8003ddc <RI_GetRegisterMotor1+0x160>
              MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
 8004074:	4a59      	ldr	r2, [pc, #356]	@ (80041dc <RI_GetRegisterMotor1+0x560>)
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 8004076:	6812      	ldr	r2, [r2, #0]
 8004078:	f102 0e30 	add.w	lr, r2, #48	@ 0x30
 800407c:	6815      	ldr	r5, [r2, #0]
 800407e:	6850      	ldr	r0, [r2, #4]
 8004080:	6891      	ldr	r1, [r2, #8]
 8004082:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 8004086:	f8c3 c00c 	str.w	ip, [r3, #12]
 800408a:	3210      	adds	r2, #16
 800408c:	4572      	cmp	r2, lr
 800408e:	601d      	str	r5, [r3, #0]
 8004090:	6058      	str	r0, [r3, #4]
 8004092:	6099      	str	r1, [r3, #8]
 8004094:	f103 0310 	add.w	r3, r3, #16
 8004098:	d1f0      	bne.n	800407c <RI_GetRegisterMotor1+0x400>
 800409a:	6810      	ldr	r0, [r2, #0]
 800409c:	6851      	ldr	r1, [r2, #4]
 800409e:	6892      	ldr	r2, [r2, #8]
 80040a0:	609a      	str	r2, [r3, #8]
 80040a2:	6018      	str	r0, [r3, #0]
 80040a4:	6059      	str	r1, [r3, #4]
    uint8_t retVal = MCP_CMD_OK;
 80040a6:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 80040a8:	233e      	movs	r3, #62	@ 0x3e
 80040aa:	e697      	b.n	8003ddc <RI_GetRegisterMotor1+0x160>
          switch (regID)
 80040ac:	f5b0 6f21 	cmp.w	r0, #2576	@ 0xa10
 80040b0:	d12f      	bne.n	8004112 <RI_GetRegisterMotor1+0x496>
              *regdata16 = MCI_GetVqd(pMCIN).d;
 80040b2:	4847      	ldr	r0, [pc, #284]	@ (80041d0 <RI_GetRegisterMotor1+0x554>)
 80040b4:	f7fd feb8 	bl	8001e28 <MCI_GetVqd>
 80040b8:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80040bc:	802b      	strh	r3, [r5, #0]
              break;
 80040be:	e66e      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
          switch (regID)
 80040c0:	f5b0 7fc8 	cmp.w	r0, #400	@ 0x190
 80040c4:	d125      	bne.n	8004112 <RI_GetRegisterMotor1+0x496>
              *regdata16 = PID_GetKP(&PIDIqHandle_M1);
 80040c6:	4841      	ldr	r0, [pc, #260]	@ (80041cc <RI_GetRegisterMotor1+0x550>)
 80040c8:	f003 fc68 	bl	800799c <PID_GetKP>
 80040cc:	8028      	strh	r0, [r5, #0]
              break;
 80040ce:	e666      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
          switch (regID)
 80040d0:	f241 4350 	movw	r3, #5200	@ 0x1450
 80040d4:	4298      	cmp	r0, r3
 80040d6:	d11c      	bne.n	8004112 <RI_GetRegisterMotor1+0x496>
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(&PIDSpeedHandle_M1);
 80040d8:	4841      	ldr	r0, [pc, #260]	@ (80041e0 <RI_GetRegisterMotor1+0x564>)
 80040da:	f003 fc69 	bl	80079b0 <PID_GetKPDivisorPOW2>
 80040de:	8028      	strh	r0, [r5, #0]
              break;
 80040e0:	e65d      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdata16 = MCI_GetVqd(pMCIN).q;
 80040e2:	483b      	ldr	r0, [pc, #236]	@ (80041d0 <RI_GetRegisterMotor1+0x554>)
 80040e4:	f7fd fea0 	bl	8001e28 <MCI_GetVqd>
 80040e8:	8028      	strh	r0, [r5, #0]
              break;
 80040ea:	e658      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdata16 = PID_GetKD(&PIDSpeedHandle_M1);
 80040ec:	483c      	ldr	r0, [pc, #240]	@ (80041e0 <RI_GetRegisterMotor1+0x564>)
 80040ee:	f003 fc83 	bl	80079f8 <PID_GetKD>
 80040f2:	8028      	strh	r0, [r5, #0]
              break;
 80040f4:	e653      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 80040f6:	4836      	ldr	r0, [pc, #216]	@ (80041d0 <RI_GetRegisterMotor1+0x554>)
 80040f8:	f7fd fe8c 	bl	8001e14 <MCI_GetIqdref>
 80040fc:	8028      	strh	r0, [r5, #0]
              break;
 80040fe:	e64e      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(&PIDSpeedHandle_M1);
 8004100:	4837      	ldr	r0, [pc, #220]	@ (80041e0 <RI_GetRegisterMotor1+0x564>)
 8004102:	f003 fc5d 	bl	80079c0 <PID_GetKIDivisorPOW2>
 8004106:	8028      	strh	r0, [r5, #0]
              break;
 8004108:	e649      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
          switch (regID)
 800410a:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 800410e:	f43f ae46 	beq.w	8003d9e <RI_GetRegisterMotor1+0x122>
 8004112:	2005      	movs	r0, #5
 8004114:	e644      	b.n	8003da0 <RI_GetRegisterMotor1+0x124>
              *regdata16 = PID_GetKP(&PIDSpeedHandle_M1);
 8004116:	4832      	ldr	r0, [pc, #200]	@ (80041e0 <RI_GetRegisterMotor1+0x564>)
 8004118:	f003 fc40 	bl	800799c <PID_GetKP>
 800411c:	8028      	strh	r0, [r5, #0]
              break;
 800411e:	e63e      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdata16 = PID_GetKD(&PIDIdHandle_M1);
 8004120:	4830      	ldr	r0, [pc, #192]	@ (80041e4 <RI_GetRegisterMotor1+0x568>)
 8004122:	f003 fc69 	bl	80079f8 <PID_GetKD>
 8004126:	8028      	strh	r0, [r5, #0]
              break;
 8004128:	e639      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdata16 = MCI_GetIqd(pMCIN).d;
 800412a:	4829      	ldr	r0, [pc, #164]	@ (80041d0 <RI_GetRegisterMotor1+0x554>)
 800412c:	f7fd fe68 	bl	8001e00 <MCI_GetIqd>
 8004130:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8004134:	802b      	strh	r3, [r5, #0]
              break;
 8004136:	e632      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8004138:	4825      	ldr	r0, [pc, #148]	@ (80041d0 <RI_GetRegisterMotor1+0x554>)
 800413a:	f7fd fe61 	bl	8001e00 <MCI_GetIqd>
 800413e:	8028      	strh	r0, [r5, #0]
              break;
 8004140:	e62d      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 8004142:	4823      	ldr	r0, [pc, #140]	@ (80041d0 <RI_GetRegisterMotor1+0x554>)
 8004144:	f7fd fe52 	bl	8001dec <MCI_GetIalphabeta>
 8004148:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800414c:	802b      	strh	r3, [r5, #0]
              break;
 800414e:	e626      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdata16 = PID_GetKI(&PIDIqHandle_M1);
 8004150:	481e      	ldr	r0, [pc, #120]	@ (80041cc <RI_GetRegisterMotor1+0x550>)
 8004152:	f003 fc27 	bl	80079a4 <PID_GetKI>
 8004156:	8028      	strh	r0, [r5, #0]
              break;
 8004158:	e621      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIdHandle_M1);
 800415a:	4822      	ldr	r0, [pc, #136]	@ (80041e4 <RI_GetRegisterMotor1+0x568>)
 800415c:	f003 fc50 	bl	8007a00 <PID_GetKDDivisorPOW2>
 8004160:	8028      	strh	r0, [r5, #0]
              break;
 8004162:	e61c      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdata16 = MCI_GetIab(pMCIN).b;
 8004164:	481a      	ldr	r0, [pc, #104]	@ (80041d0 <RI_GetRegisterMotor1+0x554>)
 8004166:	f7fd fe37 	bl	8001dd8 <MCI_GetIab>
 800416a:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800416e:	802b      	strh	r3, [r5, #0]
              break;
 8004170:	e615      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8004172:	4817      	ldr	r0, [pc, #92]	@ (80041d0 <RI_GetRegisterMotor1+0x554>)
 8004174:	f7fd fe62 	bl	8001e3c <MCI_GetValphabeta>
 8004178:	8028      	strh	r0, [r5, #0]
              break;
 800417a:	e610      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIdHandle_M1);
 800417c:	4819      	ldr	r0, [pc, #100]	@ (80041e4 <RI_GetRegisterMotor1+0x568>)
 800417e:	f003 fc1f 	bl	80079c0 <PID_GetKIDivisorPOW2>
 8004182:	8028      	strh	r0, [r5, #0]
              break;
 8004184:	e60b      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIdHandle_M1);
 8004186:	4817      	ldr	r0, [pc, #92]	@ (80041e4 <RI_GetRegisterMotor1+0x568>)
 8004188:	f003 fc12 	bl	80079b0 <PID_GetKPDivisorPOW2>
 800418c:	8028      	strh	r0, [r5, #0]
              break;
 800418e:	e606      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdata16 = PID_GetKI(&PIDIdHandle_M1);
 8004190:	4814      	ldr	r0, [pc, #80]	@ (80041e4 <RI_GetRegisterMotor1+0x568>)
 8004192:	f003 fc07 	bl	80079a4 <PID_GetKI>
 8004196:	8028      	strh	r0, [r5, #0]
              break;
 8004198:	e601      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdata16 = PID_GetKP(&PIDIdHandle_M1);
 800419a:	4812      	ldr	r0, [pc, #72]	@ (80041e4 <RI_GetRegisterMotor1+0x568>)
 800419c:	f003 fbfe 	bl	800799c <PID_GetKP>
 80041a0:	8028      	strh	r0, [r5, #0]
              break;
 80041a2:	e5fc      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdata16 = MCI_GetIab(pMCIN).a;
 80041a4:	480a      	ldr	r0, [pc, #40]	@ (80041d0 <RI_GetRegisterMotor1+0x554>)
 80041a6:	f7fd fe17 	bl	8001dd8 <MCI_GetIab>
 80041aa:	8028      	strh	r0, [r5, #0]
              break;
 80041ac:	e5f7      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdata16 = NTC_GetAvTemp_C(&TempSensor_M1);
 80041ae:	480e      	ldr	r0, [pc, #56]	@ (80041e8 <RI_GetRegisterMotor1+0x56c>)
 80041b0:	f003 fb7a 	bl	80078a8 <NTC_GetAvTemp_C>
 80041b4:	8028      	strh	r0, [r5, #0]
              break;
 80041b6:	e5f2      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIqHandle_M1);
 80041b8:	4804      	ldr	r0, [pc, #16]	@ (80041cc <RI_GetRegisterMotor1+0x550>)
 80041ba:	f003 fc21 	bl	8007a00 <PID_GetKDDivisorPOW2>
 80041be:	8028      	strh	r0, [r5, #0]
              break;
 80041c0:	e5ed      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIqHandle_M1);
 80041c2:	4802      	ldr	r0, [pc, #8]	@ (80041cc <RI_GetRegisterMotor1+0x550>)
 80041c4:	f003 fbfc 	bl	80079c0 <PID_GetKIDivisorPOW2>
 80041c8:	8028      	strh	r0, [r5, #0]
              break;
 80041ca:	e5e8      	b.n	8003d9e <RI_GetRegisterMotor1+0x122>
 80041cc:	2000025c 	.word	0x2000025c
 80041d0:	200006c8 	.word	0x200006c8
 80041d4:	200002c4 	.word	0x200002c4
 80041d8:	200002cc 	.word	0x200002cc
 80041dc:	200002c8 	.word	0x200002c8
 80041e0:	20000288 	.word	0x20000288
 80041e4:	20000230 	.word	0x20000230
 80041e8:	20000130 	.word	0x20000130

080041ec <UASPEP_INIT>:
  * @brief  Initialization of the Hardware used for data transmission and reception.
  *
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_INIT(void *pHWHandle)
{
 80041ec:	b430      	push	{r4, r5}
#endif
    /* DMA interrupt not used for all families */
    /* Enable DMA end of transfer on UART RX channel completion */
    /* LL_DMA_EnableIT_TC(pHandle->rxDMA, pHandle->rxChannel) */
    /* Enable Error interrupt (EIE) to unmask Overrun interrupt */
    LL_USART_EnableIT_ERROR(pHandle->USARTx);
 80041ee:	6802      	ldr	r2, [r0, #0]
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
 80041f0:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041f4:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80041f8:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041fc:	e841 3400 	strex	r4, r3, [r1]
 8004200:	2c00      	cmp	r4, #0
 8004202:	d1f7      	bne.n	80041f4 <UASPEP_INIT+0x8>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8004204:	68c1      	ldr	r1, [r0, #12]
 8004206:	4d19      	ldr	r5, [pc, #100]	@ (800426c <UASPEP_INIT+0x80>)
 8004208:	6843      	ldr	r3, [r0, #4]
 800420a:	5c6c      	ldrb	r4, [r5, r1]
 800420c:	4423      	add	r3, r4

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 800420e:	f102 0124 	add.w	r1, r2, #36	@ 0x24
 8004212:	6099      	str	r1, [r3, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004214:	2340      	movs	r3, #64	@ 0x40
 8004216:	6213      	str	r3, [r2, #32]
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
 8004218:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800421c:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8004220:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004224:	e841 3400 	strex	r4, r3, [r1]
 8004228:	2c00      	cmp	r4, #0
 800422a:	d1f7      	bne.n	800421c <UASPEP_INIT+0x30>
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 800422c:	2340      	movs	r3, #64	@ 0x40
 800422e:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004230:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8004234:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004238:	e842 3100 	strex	r1, r3, [r2]
 800423c:	2900      	cmp	r1, #0
 800423e:	d1f7      	bne.n	8004230 <UASPEP_INIT+0x44>
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
 8004240:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004244:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8004248:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800424c:	e841 3400 	strex	r4, r3, [r1]
 8004250:	2c00      	cmp	r4, #0
 8004252:	d1f7      	bne.n	8004244 <UASPEP_INIT+0x58>
 8004254:	6901      	ldr	r1, [r0, #16]
 8004256:	6883      	ldr	r3, [r0, #8]
 8004258:	5c69      	ldrb	r1, [r5, r1]
 800425a:	440b      	add	r3, r1
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 800425c:	f102 0028 	add.w	r0, r2, #40	@ 0x28
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004260:	2140      	movs	r1, #64	@ 0x40
 8004262:	6098      	str	r0, [r3, #8]
}
 8004264:	bc30      	pop	{r4, r5}
 8004266:	6211      	str	r1, [r2, #32]
 8004268:	4770      	bx	lr
 800426a:	bf00      	nop
 800426c:	08008f68 	.word	0x08008f68

08004270 <UASPEP_CFG_TRANSMISSION>:
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8004270:	6903      	ldr	r3, [r0, #16]
 8004272:	6880      	ldr	r0, [r0, #8]
  * @param  pHWHandle Hardware components chosen for communication
  * @param  data Data to be transmitted to controller
  * @param  length Length of the data to be transmitted
  */
void UASPEP_CFG_TRANSMISSION(void *pHWHandle, void *data, uint16_t length)
{
 8004274:	b410      	push	{r4}
 8004276:	4c0b      	ldr	r4, [pc, #44]	@ (80042a4 <UASPEP_CFG_TRANSMISSION+0x34>)
 8004278:	5ce3      	ldrb	r3, [r4, r3]
 800427a:	58c4      	ldr	r4, [r0, r3]
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 800427c:	07e4      	lsls	r4, r4, #31
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 800427e:	eb00 0c03 	add.w	ip, r0, r3
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8004282:	d40c      	bmi.n	800429e <UASPEP_CFG_TRANSMISSION+0x2e>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8004284:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8004288:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800428c:	f36f 010f 	bfc	r1, #0, #16
 8004290:	430a      	orrs	r2, r1
 8004292:	f8cc 2004 	str.w	r2, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8004296:	58c2      	ldr	r2, [r0, r3]
 8004298:	f042 0201 	orr.w	r2, r2, #1
 800429c:	50c2      	str	r2, [r0, r3]
  }
  else
  {
    /* Nothing to do */
  }
}
 800429e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042a2:	4770      	bx	lr
 80042a4:	08008f68 	.word	0x08008f68

080042a8 <UASPEP_CFG_RECEPTION>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  buffer Buffer which will receive the communicated data
  * @param  length Length of the received data
  */
void UASPEP_CFG_RECEPTION(void *pHWHandle, void* buffer, uint16_t length)
{
 80042a8:	b410      	push	{r4}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80042aa:	68c3      	ldr	r3, [r0, #12]
 80042ac:	4c0c      	ldr	r4, [pc, #48]	@ (80042e0 <UASPEP_CFG_RECEPTION+0x38>)
 80042ae:	6840      	ldr	r0, [r0, #4]
 80042b0:	5ce3      	ldrb	r3, [r4, r3]
 80042b2:	58c4      	ldr	r4, [r0, r3]
 80042b4:	eb00 0c03 	add.w	ip, r0, r3
 80042b8:	f024 0401 	bic.w	r4, r4, #1
 80042bc:	50c4      	str	r4, [r0, r3]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 80042be:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 80042c2:	f8dc 1004 	ldr.w	r1, [ip, #4]
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);

  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 80042c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042ca:	f36f 010f 	bfc	r1, #0, #16
 80042ce:	4311      	orrs	r1, r2
 80042d0:	f8cc 1004 	str.w	r1, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80042d4:	58c2      	ldr	r2, [r0, r3]
 80042d6:	f042 0201 	orr.w	r2, r2, #1
 80042da:	50c2      	str	r2, [r0, r3]
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	08008f68 	.word	0x08008f68

080042e4 <UASPEP_IDLE_ENABLE>:
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 80042e4:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 80042e6:	2310      	movs	r3, #16
 80042e8:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ea:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80042ee:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f2:	e842 3100 	strex	r1, r3, [r2]
 80042f6:	2900      	cmp	r1, #0
 80042f8:	d1f7      	bne.n	80042ea <UASPEP_IDLE_ENABLE+0x6>
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 80042fa:	4770      	bx	lr

080042fc <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80042fc:	4a03      	ldr	r2, [pc, #12]	@ (800430c <SystemInit+0x10>)
 80042fe:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004302:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004306:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800430a:	4770      	bx	lr
 800430c:	e000ed00 	.word	0xe000ed00

08004310 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004310:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8004312:	4b0f      	ldr	r3, [pc, #60]	@ (8004350 <HAL_InitTick+0x40>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	b90b      	cbnz	r3, 800431c <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8004318:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 800431a:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800431c:	490d      	ldr	r1, [pc, #52]	@ (8004354 <HAL_InitTick+0x44>)
 800431e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004322:	4605      	mov	r5, r0
 8004324:	fbb2 f3f3 	udiv	r3, r2, r3
 8004328:	6808      	ldr	r0, [r1, #0]
 800432a:	fbb0 f0f3 	udiv	r0, r0, r3
 800432e:	f000 ff8d 	bl	800524c <HAL_SYSTICK_Config>
 8004332:	4604      	mov	r4, r0
 8004334:	2800      	cmp	r0, #0
 8004336:	d1ef      	bne.n	8004318 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004338:	2d0f      	cmp	r5, #15
 800433a:	d8ed      	bhi.n	8004318 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800433c:	4602      	mov	r2, r0
 800433e:	4629      	mov	r1, r5
 8004340:	f04f 30ff 	mov.w	r0, #4294967295
 8004344:	f000 ff26 	bl	8005194 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004348:	4b03      	ldr	r3, [pc, #12]	@ (8004358 <HAL_InitTick+0x48>)
 800434a:	4620      	mov	r0, r4
 800434c:	601d      	str	r5, [r3, #0]
}
 800434e:	bd38      	pop	{r3, r4, r5, pc}
 8004350:	200003b0 	.word	0x200003b0
 8004354:	200003ac 	.word	0x200003ac
 8004358:	200003b4 	.word	0x200003b4

0800435c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800435c:	4a0a      	ldr	r2, [pc, #40]	@ (8004388 <HAL_Init+0x2c>)
 800435e:	6813      	ldr	r3, [r2, #0]
 8004360:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
{
 8004364:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004366:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004368:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800436a:	f000 ff01 	bl	8005170 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800436e:	2004      	movs	r0, #4
 8004370:	f7ff ffce 	bl	8004310 <HAL_InitTick>
 8004374:	b110      	cbz	r0, 800437c <HAL_Init+0x20>
    status = HAL_ERROR;
 8004376:	2401      	movs	r4, #1
}
 8004378:	4620      	mov	r0, r4
 800437a:	bd10      	pop	{r4, pc}
 800437c:	4604      	mov	r4, r0
    HAL_MspInit();
 800437e:	f7fe feaf 	bl	80030e0 <HAL_MspInit>
}
 8004382:	4620      	mov	r0, r4
 8004384:	bd10      	pop	{r4, pc}
 8004386:	bf00      	nop
 8004388:	40022000 	.word	0x40022000

0800438c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800438c:	4a03      	ldr	r2, [pc, #12]	@ (800439c <HAL_IncTick+0x10>)
 800438e:	4904      	ldr	r1, [pc, #16]	@ (80043a0 <HAL_IncTick+0x14>)
 8004390:	6813      	ldr	r3, [r2, #0]
 8004392:	6809      	ldr	r1, [r1, #0]
 8004394:	440b      	add	r3, r1
 8004396:	6013      	str	r3, [r2, #0]
}
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	200018d0 	.word	0x200018d0
 80043a0:	200003b0 	.word	0x200003b0

080043a4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80043a4:	4b01      	ldr	r3, [pc, #4]	@ (80043ac <HAL_GetTick+0x8>)
 80043a6:	6818      	ldr	r0, [r3, #0]
}
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop
 80043ac:	200018d0 	.word	0x200018d0

080043b0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80043b0:	b530      	push	{r4, r5, lr}
 80043b2:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80043b4:	2300      	movs	r3, #0
 80043b6:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80043b8:	2800      	cmp	r0, #0
 80043ba:	f000 80aa 	beq.w	8004512 <HAL_ADC_Init+0x162>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80043be:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 80043c0:	4604      	mov	r4, r0
 80043c2:	2d00      	cmp	r5, #0
 80043c4:	f000 80aa 	beq.w	800451c <HAL_ADC_Init+0x16c>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80043c8:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80043ca:	6893      	ldr	r3, [r2, #8]
 80043cc:	009d      	lsls	r5, r3, #2
 80043ce:	d505      	bpl.n	80043dc <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80043d0:	6893      	ldr	r3, [r2, #8]
 80043d2:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80043d6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80043da:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80043dc:	6893      	ldr	r3, [r2, #8]
 80043de:	00d8      	lsls	r0, r3, #3
 80043e0:	d419      	bmi.n	8004416 <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80043e2:	4b68      	ldr	r3, [pc, #416]	@ (8004584 <HAL_ADC_Init+0x1d4>)
 80043e4:	4868      	ldr	r0, [pc, #416]	@ (8004588 <HAL_ADC_Init+0x1d8>)
 80043e6:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80043e8:	6891      	ldr	r1, [r2, #8]
 80043ea:	099b      	lsrs	r3, r3, #6
 80043ec:	fba0 0303 	umull	r0, r3, r0, r3
 80043f0:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 80043f4:	099b      	lsrs	r3, r3, #6
 80043f6:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80043fa:	3301      	adds	r3, #1
 80043fc:	005b      	lsls	r3, r3, #1
 80043fe:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8004402:	6091      	str	r1, [r2, #8]
 8004404:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004406:	9b01      	ldr	r3, [sp, #4]
 8004408:	b12b      	cbz	r3, 8004416 <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 800440a:	9b01      	ldr	r3, [sp, #4]
 800440c:	3b01      	subs	r3, #1
 800440e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004410:	9b01      	ldr	r3, [sp, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d1f9      	bne.n	800440a <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004416:	6893      	ldr	r3, [r2, #8]
 8004418:	00d9      	lsls	r1, r3, #3
 800441a:	d47d      	bmi.n	8004518 <HAL_ADC_Init+0x168>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800441c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800441e:	f043 0310 	orr.w	r3, r3, #16
 8004422:	65e3      	str	r3, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004424:	6e23      	ldr	r3, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004426:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004428:	4303      	orrs	r3, r0
 800442a:	6623      	str	r3, [r4, #96]	@ 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800442c:	6893      	ldr	r3, [r2, #8]
 800442e:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004432:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004434:	d169      	bne.n	800450a <HAL_ADC_Init+0x15a>
 8004436:	06db      	lsls	r3, r3, #27
 8004438:	d467      	bmi.n	800450a <HAL_ADC_Init+0x15a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800443a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800443c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004440:	f043 0302 	orr.w	r3, r3, #2
 8004444:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004446:	6893      	ldr	r3, [r2, #8]
 8004448:	07dd      	lsls	r5, r3, #31
 800444a:	d409      	bmi.n	8004460 <HAL_ADC_Init+0xb0>
 800444c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f013 0f01 	tst.w	r3, #1
 8004456:	4b4d      	ldr	r3, [pc, #308]	@ (800458c <HAL_ADC_Init+0x1dc>)
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	d101      	bne.n	8004460 <HAL_ADC_Init+0xb0>
 800445c:	07d9      	lsls	r1, r3, #31
 800445e:	d57a      	bpl.n	8004556 <HAL_ADC_Init+0x1a6>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                 hadc->Init.Overrun                                                     |
                 hadc->Init.DataAlign                                                   |
 8004460:	68e5      	ldr	r5, [r4, #12]
 8004462:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
                 hadc->Init.Resolution                                                  |
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004464:	f894 1024 	ldrb.w	r1, [r4, #36]	@ 0x24
                 hadc->Init.DataAlign                                                   |
 8004468:	432b      	orrs	r3, r5
 800446a:	68a5      	ldr	r5, [r4, #8]
 800446c:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800446e:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004470:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 8004472:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800447a:	d055      	beq.n	8004528 <HAL_ADC_Init+0x178>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800447c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800447e:	b121      	cbz	r1, 800448a <HAL_ADC_Init+0xda>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                   | hadc->Init.ExternalTrigConvEdge
 8004480:	6b25      	ldr	r5, [r4, #48]	@ 0x30
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004482:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004486:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004488:	430b      	orrs	r3, r1
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800448a:	68d5      	ldr	r5, [r2, #12]
 800448c:	4940      	ldr	r1, [pc, #256]	@ (8004590 <HAL_ADC_Init+0x1e0>)
 800448e:	4029      	ands	r1, r5
 8004490:	4319      	orrs	r1, r3
 8004492:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004494:	6913      	ldr	r3, [r2, #16]
 8004496:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004498:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800449c:	430b      	orrs	r3, r1
 800449e:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80044a0:	6893      	ldr	r3, [r2, #8]
 80044a2:	071b      	lsls	r3, r3, #28
 80044a4:	d422      	bmi.n	80044ec <HAL_ADC_Init+0x13c>
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80044a6:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80044a8:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80044ac:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80044ae:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80044b2:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80044b4:	f021 0102 	bic.w	r1, r1, #2
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80044b8:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80044bc:	430b      	orrs	r3, r1

      if (hadc->Init.GainCompensation != 0UL)
 80044be:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80044c0:	60d3      	str	r3, [r2, #12]
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80044c2:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 80044c4:	2900      	cmp	r1, #0
 80044c6:	d03c      	beq.n	8004542 <HAL_ADC_Init+0x192>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80044c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044cc:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80044ce:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 80044d2:	f36f 030d 	bfc	r3, #0, #14
 80044d6:	430b      	orrs	r3, r1
 80044d8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80044dc:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d040      	beq.n	8004566 <HAL_ADC_Init+0x1b6>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80044e4:	6913      	ldr	r3, [r2, #16]
 80044e6:	f023 0301 	bic.w	r3, r3, #1
 80044ea:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80044ec:	6963      	ldr	r3, [r4, #20]
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d01f      	beq.n	8004532 <HAL_ADC_Init+0x182>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80044f2:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80044f4:	f023 030f 	bic.w	r3, r3, #15
 80044f8:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80044fa:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80044fc:	f023 0303 	bic.w	r3, r3, #3
 8004500:	f043 0301 	orr.w	r3, r3, #1
 8004504:	65e3      	str	r3, [r4, #92]	@ 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8004506:	b003      	add	sp, #12
 8004508:	bd30      	pop	{r4, r5, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800450a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800450c:	f043 0310 	orr.w	r3, r3, #16
 8004510:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8004512:	2001      	movs	r0, #1
}
 8004514:	b003      	add	sp, #12
 8004516:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004518:	2000      	movs	r0, #0
 800451a:	e787      	b.n	800442c <HAL_ADC_Init+0x7c>
    HAL_ADC_MspInit(hadc);
 800451c:	f7fe fe00 	bl	8003120 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004520:	6625      	str	r5, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 8004522:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
 8004526:	e74f      	b.n	80043c8 <HAL_ADC_Init+0x18>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004528:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800452a:	3901      	subs	r1, #1
 800452c:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8004530:	e7a4      	b.n	800447c <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004532:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8004534:	6a23      	ldr	r3, [r4, #32]
 8004536:	f021 010f 	bic.w	r1, r1, #15
 800453a:	3b01      	subs	r3, #1
 800453c:	430b      	orrs	r3, r1
 800453e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004540:	e7db      	b.n	80044fa <HAL_ADC_Init+0x14a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004542:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004546:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004548:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 800454c:	f36f 030d 	bfc	r3, #0, #14
 8004550:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004554:	e7c2      	b.n	80044dc <HAL_ADC_Init+0x12c>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004556:	490f      	ldr	r1, [pc, #60]	@ (8004594 <HAL_ADC_Init+0x1e4>)
 8004558:	6865      	ldr	r5, [r4, #4]
 800455a:	688b      	ldr	r3, [r1, #8]
 800455c:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8004560:	432b      	orrs	r3, r5
 8004562:	608b      	str	r3, [r1, #8]
}
 8004564:	e77c      	b.n	8004460 <HAL_ADC_Init+0xb0>
        MODIFY_REG(hadc->Instance->CFGR2,
 8004566:	6911      	ldr	r1, [r2, #16]
 8004568:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800456a:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 800456c:	f36f 018a 	bfc	r1, #2, #9
 8004570:	432b      	orrs	r3, r5
 8004572:	430b      	orrs	r3, r1
 8004574:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8004576:	430b      	orrs	r3, r1
 8004578:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800457a:	430b      	orrs	r3, r1
 800457c:	f043 0301 	orr.w	r3, r3, #1
 8004580:	6113      	str	r3, [r2, #16]
 8004582:	e7b3      	b.n	80044ec <HAL_ADC_Init+0x13c>
 8004584:	200003ac 	.word	0x200003ac
 8004588:	053e2d63 	.word	0x053e2d63
 800458c:	50000100 	.word	0x50000100
 8004590:	fff04007 	.word	0xfff04007
 8004594:	50000300 	.word	0x50000300

08004598 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800459c:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
{
 80045a0:	b082      	sub	sp, #8
 80045a2:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80045a4:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 80045a6:	f04f 0000 	mov.w	r0, #0
 80045aa:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80045ac:	f000 812d 	beq.w	800480a <HAL_ADC_ConfigChannel+0x272>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80045b0:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80045b2:	2001      	movs	r0, #1
 80045b4:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80045b8:	6894      	ldr	r4, [r2, #8]
 80045ba:	0764      	lsls	r4, r4, #29
 80045bc:	d455      	bmi.n	800466a <HAL_ADC_ConfigChannel+0xd2>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80045be:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80045c0:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 80045c4:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80045c8:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 80045cc:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80045ce:	f102 0430 	add.w	r4, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 80045d2:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80045d6:	f854 500e 	ldr.w	r5, [r4, lr]
 80045da:	261f      	movs	r6, #31
 80045dc:	fa00 f00c 	lsl.w	r0, r0, ip
 80045e0:	fa06 fc0c 	lsl.w	ip, r6, ip
 80045e4:	ea25 0c0c 	bic.w	ip, r5, ip
 80045e8:	ea40 000c 	orr.w	r0, r0, ip
 80045ec:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80045f0:	6890      	ldr	r0, [r2, #8]
 80045f2:	0747      	lsls	r7, r0, #29
 80045f4:	d543      	bpl.n	800467e <HAL_ADC_ConfigChannel+0xe6>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80045f6:	6890      	ldr	r0, [r2, #8]
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80045f8:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80045fa:	6894      	ldr	r4, [r2, #8]
 80045fc:	07e5      	lsls	r5, r4, #31
 80045fe:	d412      	bmi.n	8004626 <HAL_ADC_ConfigChannel+0x8e>
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004600:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8004602:	4cb0      	ldr	r4, [pc, #704]	@ (80048c4 <HAL_ADC_ConfigChannel+0x32c>)
 8004604:	f8d2 50b0 	ldr.w	r5, [r2, #176]	@ 0xb0
 8004608:	f006 0718 	and.w	r7, r6, #24
 800460c:	40fc      	lsrs	r4, r7
 800460e:	f3c0 0712 	ubfx	r7, r0, #0, #19
 8004612:	4004      	ands	r4, r0
 8004614:	ea25 0507 	bic.w	r5, r5, r7
 8004618:	432c      	orrs	r4, r5
 800461a:	f8c2 40b0 	str.w	r4, [r2, #176]	@ 0xb0

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800461e:	4caa      	ldr	r4, [pc, #680]	@ (80048c8 <HAL_ADC_ConfigChannel+0x330>)
 8004620:	42a6      	cmp	r6, r4
 8004622:	f000 80a2 	beq.w	800476a <HAL_ADC_ConfigChannel+0x1d2>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004626:	49a9      	ldr	r1, [pc, #676]	@ (80048cc <HAL_ADC_ConfigChannel+0x334>)
 8004628:	4208      	tst	r0, r1
 800462a:	d01c      	beq.n	8004666 <HAL_ADC_ConfigChannel+0xce>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800462c:	4ca8      	ldr	r4, [pc, #672]	@ (80048d0 <HAL_ADC_ConfigChannel+0x338>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800462e:	4da9      	ldr	r5, [pc, #676]	@ (80048d4 <HAL_ADC_ConfigChannel+0x33c>)
 8004630:	68a1      	ldr	r1, [r4, #8]
 8004632:	42a8      	cmp	r0, r5
 8004634:	f001 76e0 	and.w	r6, r1, #29360128	@ 0x1c00000
 8004638:	d074      	beq.n	8004724 <HAL_ADC_ConfigChannel+0x18c>
 800463a:	4da7      	ldr	r5, [pc, #668]	@ (80048d8 <HAL_ADC_ConfigChannel+0x340>)
 800463c:	42a8      	cmp	r0, r5
 800463e:	d071      	beq.n	8004724 <HAL_ADC_ConfigChannel+0x18c>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004640:	4da6      	ldr	r5, [pc, #664]	@ (80048dc <HAL_ADC_ConfigChannel+0x344>)
 8004642:	42a8      	cmp	r0, r5
 8004644:	f000 80e5 	beq.w	8004812 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004648:	4da5      	ldr	r5, [pc, #660]	@ (80048e0 <HAL_ADC_ConfigChannel+0x348>)
 800464a:	42a8      	cmp	r0, r5
 800464c:	d10b      	bne.n	8004666 <HAL_ADC_ConfigChannel+0xce>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800464e:	0249      	lsls	r1, r1, #9
 8004650:	d409      	bmi.n	8004666 <HAL_ADC_ConfigChannel+0xce>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004652:	49a4      	ldr	r1, [pc, #656]	@ (80048e4 <HAL_ADC_ConfigChannel+0x34c>)
 8004654:	428a      	cmp	r2, r1
 8004656:	d006      	beq.n	8004666 <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004658:	68a2      	ldr	r2, [r4, #8]
 800465a:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800465e:	4332      	orrs	r2, r6
 8004660:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8004664:	60a2      	str	r2, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004666:	2000      	movs	r0, #0
 8004668:	e003      	b.n	8004672 <HAL_ADC_ConfigChannel+0xda>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800466a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800466c:	f042 0220 	orr.w	r2, r2, #32
 8004670:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004672:	2200      	movs	r2, #0
 8004674:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8004678:	b002      	add	sp, #8
 800467a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800467e:	6894      	ldr	r4, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004680:	6808      	ldr	r0, [r1, #0]
 8004682:	0726      	lsls	r6, r4, #28
 8004684:	d4b9      	bmi.n	80045fa <HAL_ADC_ConfigChannel+0x62>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004686:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 8004688:	f3c0 5604 	ubfx	r6, r0, #20, #5
 800468c:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800468e:	0dc0      	lsrs	r0, r0, #23
  MODIFY_REG(*preg,
 8004690:	40b4      	lsls	r4, r6
 8004692:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004696:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 800469a:	ea6f 0404 	mvn.w	r4, r4
 800469e:	f000 8107 	beq.w	80048b0 <HAL_ADC_ConfigChannel+0x318>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80046a2:	f102 0714 	add.w	r7, r2, #20
  MODIFY_REG(*preg,
 80046a6:	40b5      	lsls	r5, r6
 80046a8:	583e      	ldr	r6, [r7, r0]
 80046aa:	4034      	ands	r4, r6
 80046ac:	432c      	orrs	r4, r5
 80046ae:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80046b0:	6950      	ldr	r0, [r2, #20]
 80046b2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80046b6:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80046b8:	e9d1 6404 	ldrd	r6, r4, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80046bc:	6808      	ldr	r0, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80046be:	68d5      	ldr	r5, [r2, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80046c0:	2e04      	cmp	r6, #4
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80046c2:	4607      	mov	r7, r0
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80046c4:	f000 80c8 	beq.w	8004858 <HAL_ADC_ConfigChannel+0x2c0>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80046c8:	f3c5 05c1 	ubfx	r5, r5, #3, #2
 80046cc:	006d      	lsls	r5, r5, #1
  MODIFY_REG(*preg,
 80046ce:	f000 47f8 	and.w	r7, r0, #2080374784	@ 0x7c000000
 80046d2:	fa04 f005 	lsl.w	r0, r4, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80046d6:	f102 0460 	add.w	r4, r2, #96	@ 0x60
  MODIFY_REG(*preg,
 80046da:	4d83      	ldr	r5, [pc, #524]	@ (80048e8 <HAL_ADC_ConfigChannel+0x350>)
 80046dc:	f854 c026 	ldr.w	ip, [r4, r6, lsl #2]
 80046e0:	ea0c 0505 	and.w	r5, ip, r5
 80046e4:	433d      	orrs	r5, r7
 80046e6:	4328      	orrs	r0, r5
 80046e8:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80046ec:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80046f0:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 80046f2:	698e      	ldr	r6, [r1, #24]
 80046f4:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 80046f8:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
 80046fc:	4330      	orrs	r0, r6
 80046fe:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004702:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004704:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 8004706:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 800470a:	f1a5 0501 	sub.w	r5, r5, #1
 800470e:	fab5 f585 	clz	r5, r5
 8004712:	096d      	lsrs	r5, r5, #5
 8004714:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 8004718:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 800471c:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004720:	6808      	ldr	r0, [r1, #0]
}
 8004722:	e76a      	b.n	80045fa <HAL_ADC_ConfigChannel+0x62>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004724:	020c      	lsls	r4, r1, #8
 8004726:	d49e      	bmi.n	8004666 <HAL_ADC_ConfigChannel+0xce>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004728:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 800472c:	d19b      	bne.n	8004666 <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800472e:	4968      	ldr	r1, [pc, #416]	@ (80048d0 <HAL_ADC_ConfigChannel+0x338>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004730:	486e      	ldr	r0, [pc, #440]	@ (80048ec <HAL_ADC_ConfigChannel+0x354>)
 8004732:	688a      	ldr	r2, [r1, #8]
 8004734:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8004738:	4332      	orrs	r2, r6
 800473a:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800473e:	608a      	str	r2, [r1, #8]
 8004740:	6802      	ldr	r2, [r0, #0]
 8004742:	496b      	ldr	r1, [pc, #428]	@ (80048f0 <HAL_ADC_ConfigChannel+0x358>)
 8004744:	0992      	lsrs	r2, r2, #6
 8004746:	fba1 1202 	umull	r1, r2, r1, r2
 800474a:	0992      	lsrs	r2, r2, #6
 800474c:	3201      	adds	r2, #1
 800474e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004752:	0092      	lsls	r2, r2, #2
 8004754:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8004756:	9a01      	ldr	r2, [sp, #4]
 8004758:	2a00      	cmp	r2, #0
 800475a:	d084      	beq.n	8004666 <HAL_ADC_ConfigChannel+0xce>
            wait_loop_index--;
 800475c:	9a01      	ldr	r2, [sp, #4]
 800475e:	3a01      	subs	r2, #1
 8004760:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8004762:	9a01      	ldr	r2, [sp, #4]
 8004764:	2a00      	cmp	r2, #0
 8004766:	d1f9      	bne.n	800475c <HAL_ADC_ConfigChannel+0x1c4>
 8004768:	e77d      	b.n	8004666 <HAL_ADC_ConfigChannel+0xce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800476a:	2f00      	cmp	r7, #0
 800476c:	d060      	beq.n	8004830 <HAL_ADC_ConfigChannel+0x298>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800476e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004772:	2c00      	cmp	r4, #0
 8004774:	f000 80be 	beq.w	80048f4 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8004778:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800477c:	3401      	adds	r4, #1
 800477e:	f004 041f 	and.w	r4, r4, #31
 8004782:	2c09      	cmp	r4, #9
 8004784:	f240 80b6 	bls.w	80048f4 <HAL_ADC_ConfigChannel+0x35c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004788:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 800478c:	2c00      	cmp	r4, #0
 800478e:	f000 8157 	beq.w	8004a40 <HAL_ADC_ConfigChannel+0x4a8>
  return __builtin_clz(value);
 8004792:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004796:	3401      	adds	r4, #1
 8004798:	06a4      	lsls	r4, r4, #26
 800479a:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800479e:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80047a2:	2d00      	cmp	r5, #0
 80047a4:	f000 8156 	beq.w	8004a54 <HAL_ADC_ConfigChannel+0x4bc>
  return __builtin_clz(value);
 80047a8:	fab5 f585 	clz	r5, r5
 80047ac:	3501      	adds	r5, #1
 80047ae:	f005 051f 	and.w	r5, r5, #31
 80047b2:	2601      	movs	r6, #1
 80047b4:	fa06 f505 	lsl.w	r5, r6, r5
 80047b8:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ba:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80047be:	2800      	cmp	r0, #0
 80047c0:	f000 8146 	beq.w	8004a50 <HAL_ADC_ConfigChannel+0x4b8>
  return __builtin_clz(value);
 80047c4:	fab0 f080 	clz	r0, r0
 80047c8:	1c45      	adds	r5, r0, #1
 80047ca:	f005 051f 	and.w	r5, r5, #31
 80047ce:	2003      	movs	r0, #3
 80047d0:	f06f 061d 	mvn.w	r6, #29
 80047d4:	fb10 6005 	smlabb	r0, r0, r5, r6
 80047d8:	0500      	lsls	r0, r0, #20
 80047da:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80047de:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80047e0:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 80047e2:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80047e4:	f005 0504 	and.w	r5, r5, #4
 80047e8:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 80047ec:	f3c0 5004 	ubfx	r0, r0, #20, #5
 80047f0:	fa04 f700 	lsl.w	r7, r4, r0
 80047f4:	f04f 0c07 	mov.w	ip, #7
 80047f8:	5974      	ldr	r4, [r6, r5]
 80047fa:	fa0c f000 	lsl.w	r0, ip, r0
 80047fe:	ea24 0000 	bic.w	r0, r4, r0
 8004802:	4338      	orrs	r0, r7
 8004804:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004806:	6808      	ldr	r0, [r1, #0]
}
 8004808:	e70d      	b.n	8004626 <HAL_ADC_ConfigChannel+0x8e>
  __HAL_LOCK(hadc);
 800480a:	2002      	movs	r0, #2
}
 800480c:	b002      	add	sp, #8
 800480e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004812:	01c8      	lsls	r0, r1, #7
 8004814:	f53f af27 	bmi.w	8004666 <HAL_ADC_ConfigChannel+0xce>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004818:	4932      	ldr	r1, [pc, #200]	@ (80048e4 <HAL_ADC_ConfigChannel+0x34c>)
 800481a:	428a      	cmp	r2, r1
 800481c:	f43f af23 	beq.w	8004666 <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004820:	68a2      	ldr	r2, [r4, #8]
 8004822:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8004826:	4332      	orrs	r2, r6
 8004828:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800482c:	60a2      	str	r2, [r4, #8]
}
 800482e:	e71a      	b.n	8004666 <HAL_ADC_ConfigChannel+0xce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004830:	0e80      	lsrs	r0, r0, #26
 8004832:	3001      	adds	r0, #1
 8004834:	f000 051f 	and.w	r5, r0, #31
 8004838:	2401      	movs	r4, #1
 800483a:	0680      	lsls	r0, r0, #26
 800483c:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8004840:	40ac      	lsls	r4, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004842:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004844:	ea44 0400 	orr.w	r4, r4, r0
 8004848:	eb05 0045 	add.w	r0, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800484c:	d977      	bls.n	800493e <HAL_ADC_ConfigChannel+0x3a6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800484e:	381e      	subs	r0, #30
 8004850:	0500      	lsls	r0, r0, #20
 8004852:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 8004856:	e7c2      	b.n	80047de <HAL_ADC_ConfigChannel+0x246>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004858:	6e14      	ldr	r4, [r2, #96]	@ 0x60
 800485a:	6e14      	ldr	r4, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800485c:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004860:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004864:	2d00      	cmp	r5, #0
 8004866:	d16c      	bne.n	8004942 <HAL_ADC_ConfigChannel+0x3aa>
 8004868:	f3c0 6084 	ubfx	r0, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800486c:	4284      	cmp	r4, r0
 800486e:	f000 80a0 	beq.w	80049b2 <HAL_ADC_ConfigChannel+0x41a>
 8004872:	6e54      	ldr	r4, [r2, #100]	@ 0x64
 8004874:	6e55      	ldr	r5, [r2, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004876:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800487a:	f3c5 6584 	ubfx	r5, r5, #26, #5
 800487e:	f102 0e64 	add.w	lr, r2, #100	@ 0x64
 8004882:	4285      	cmp	r5, r0
 8004884:	f000 80c0 	beq.w	8004a08 <HAL_ADC_ConfigChannel+0x470>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004888:	68a5      	ldr	r5, [r4, #8]
 800488a:	68a5      	ldr	r5, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800488c:	f104 0c08 	add.w	ip, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004890:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8004894:	4285      	cmp	r5, r0
 8004896:	f000 80a1 	beq.w	80049dc <HAL_ADC_ConfigChannel+0x444>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800489a:	68e5      	ldr	r5, [r4, #12]
 800489c:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800489e:	f104 060c 	add.w	r6, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80048a2:	f3c5 6484 	ubfx	r4, r5, #26, #5
 80048a6:	42a0      	cmp	r0, r4
 80048a8:	f000 80c4 	beq.w	8004a34 <HAL_ADC_ConfigChannel+0x49c>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80048ac:	4638      	mov	r0, r7
 80048ae:	e6a4      	b.n	80045fa <HAL_ADC_ConfigChannel+0x62>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80048b0:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 80048b4:	5835      	ldr	r5, [r6, r0]
 80048b6:	402c      	ands	r4, r5
 80048b8:	5034      	str	r4, [r6, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80048ba:	6950      	ldr	r0, [r2, #20]
 80048bc:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80048c0:	6150      	str	r0, [r2, #20]
}
 80048c2:	e6f9      	b.n	80046b8 <HAL_ADC_ConfigChannel+0x120>
 80048c4:	0007ffff 	.word	0x0007ffff
 80048c8:	407f0000 	.word	0x407f0000
 80048cc:	80080000 	.word	0x80080000
 80048d0:	50000300 	.word	0x50000300
 80048d4:	c3210000 	.word	0xc3210000
 80048d8:	90c00010 	.word	0x90c00010
 80048dc:	c7520000 	.word	0xc7520000
 80048e0:	cb840000 	.word	0xcb840000
 80048e4:	50000100 	.word	0x50000100
 80048e8:	03fff000 	.word	0x03fff000
 80048ec:	200003ac 	.word	0x200003ac
 80048f0:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048f4:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80048f8:	2c00      	cmp	r4, #0
 80048fa:	f000 80b7 	beq.w	8004a6c <HAL_ADC_ConfigChannel+0x4d4>
  return __builtin_clz(value);
 80048fe:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004902:	3401      	adds	r4, #1
 8004904:	06a4      	lsls	r4, r4, #26
 8004906:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800490a:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800490e:	2d00      	cmp	r5, #0
 8004910:	f000 80aa 	beq.w	8004a68 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8004914:	fab5 f585 	clz	r5, r5
 8004918:	3501      	adds	r5, #1
 800491a:	f005 051f 	and.w	r5, r5, #31
 800491e:	2601      	movs	r6, #1
 8004920:	fa06 f505 	lsl.w	r5, r6, r5
 8004924:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004926:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800492a:	2800      	cmp	r0, #0
 800492c:	f000 8099 	beq.w	8004a62 <HAL_ADC_ConfigChannel+0x4ca>
  return __builtin_clz(value);
 8004930:	fab0 f080 	clz	r0, r0
 8004934:	3001      	adds	r0, #1
 8004936:	f000 001f 	and.w	r0, r0, #31
 800493a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800493e:	0500      	lsls	r0, r0, #20
 8004940:	e74d      	b.n	80047de <HAL_ADC_ConfigChannel+0x246>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004942:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004946:	b11d      	cbz	r5, 8004950 <HAL_ADC_ConfigChannel+0x3b8>
  return __builtin_clz(value);
 8004948:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800494c:	42ac      	cmp	r4, r5
 800494e:	d030      	beq.n	80049b2 <HAL_ADC_ConfigChannel+0x41a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004950:	6e54      	ldr	r4, [r2, #100]	@ 0x64
 8004952:	6e55      	ldr	r5, [r2, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004954:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004958:	f3c5 6584 	ubfx	r5, r5, #26, #5
 800495c:	f102 0e64 	add.w	lr, r2, #100	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004960:	fa97 f6a7 	rbit	r6, r7
 8004964:	f104 0c08 	add.w	ip, r4, #8
 8004968:	46e0      	mov	r8, ip
  if (value == 0U)
 800496a:	2e00      	cmp	r6, #0
 800496c:	d074      	beq.n	8004a58 <HAL_ADC_ConfigChannel+0x4c0>
  return __builtin_clz(value);
 800496e:	fab6 f686 	clz	r6, r6
 8004972:	42ae      	cmp	r6, r5
 8004974:	d04a      	beq.n	8004a0c <HAL_ADC_ConfigChannel+0x474>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004976:	f8dc 5000 	ldr.w	r5, [ip]
 800497a:	f8dc 5000 	ldr.w	r5, [ip]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800497e:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004982:	fa97 fea7 	rbit	lr, r7
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004986:	f104 060c 	add.w	r6, r4, #12
 800498a:	46b0      	mov	r8, r6
  if (value == 0U)
 800498c:	f1be 0f00 	cmp.w	lr, #0
 8004990:	d059      	beq.n	8004a46 <HAL_ADC_ConfigChannel+0x4ae>
  return __builtin_clz(value);
 8004992:	fabe fe8e 	clz	lr, lr
 8004996:	45ae      	cmp	lr, r5
 8004998:	d022      	beq.n	80049e0 <HAL_ADC_ConfigChannel+0x448>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800499a:	6834      	ldr	r4, [r6, #0]
 800499c:	6834      	ldr	r4, [r6, #0]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800499e:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a2:	fa97 f5a7 	rbit	r5, r7
  if (value == 0U)
 80049a6:	2d00      	cmp	r5, #0
 80049a8:	f43f ae27 	beq.w	80045fa <HAL_ADC_ConfigChannel+0x62>
  return __builtin_clz(value);
 80049ac:	fab5 f085 	clz	r0, r5
 80049b0:	e779      	b.n	80048a6 <HAL_ADC_ConfigChannel+0x30e>
  MODIFY_REG(*preg,
 80049b2:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 80049b4:	4614      	mov	r4, r2
 80049b6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80049ba:	f844 0f60 	str.w	r0, [r4, #96]!
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80049be:	680f      	ldr	r7, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80049c0:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 80049c2:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 80049c4:	f3c7 0612 	ubfx	r6, r7, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80049c8:	f102 0e64 	add.w	lr, r2, #100	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80049cc:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80049d0:	4638      	mov	r0, r7
 80049d2:	2e00      	cmp	r6, #0
 80049d4:	d1c4      	bne.n	8004960 <HAL_ADC_ConfigChannel+0x3c8>
 80049d6:	f3c7 6084 	ubfx	r0, r7, #26, #5
 80049da:	e752      	b.n	8004882 <HAL_ADC_ConfigChannel+0x2ea>
 80049dc:	f104 080c 	add.w	r8, r4, #12
  MODIFY_REG(*preg,
 80049e0:	f8dc 0000 	ldr.w	r0, [ip]
 80049e4:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80049e8:	f8cc 0000 	str.w	r0, [ip]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80049ec:	680f      	ldr	r7, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80049ee:	68e0      	ldr	r0, [r4, #12]
 80049f0:	68e4      	ldr	r4, [r4, #12]
 80049f2:	f3c7 0512 	ubfx	r5, r7, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80049f6:	4646      	mov	r6, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80049f8:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80049fc:	4638      	mov	r0, r7
 80049fe:	2d00      	cmp	r5, #0
 8004a00:	d1cf      	bne.n	80049a2 <HAL_ADC_ConfigChannel+0x40a>
 8004a02:	f3c7 6084 	ubfx	r0, r7, #26, #5
 8004a06:	e74e      	b.n	80048a6 <HAL_ADC_ConfigChannel+0x30e>
 8004a08:	f104 0808 	add.w	r8, r4, #8
  MODIFY_REG(*preg,
 8004a0c:	f8de 0000 	ldr.w	r0, [lr]
 8004a10:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004a14:	f8ce 0000 	str.w	r0, [lr]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004a18:	680f      	ldr	r7, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004a1a:	68a0      	ldr	r0, [r4, #8]
 8004a1c:	68a5      	ldr	r5, [r4, #8]
 8004a1e:	f3c7 0612 	ubfx	r6, r7, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a22:	46c4      	mov	ip, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004a24:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004a28:	4638      	mov	r0, r7
 8004a2a:	2e00      	cmp	r6, #0
 8004a2c:	d1a9      	bne.n	8004982 <HAL_ADC_ConfigChannel+0x3ea>
 8004a2e:	f3c7 6084 	ubfx	r0, r7, #26, #5
 8004a32:	e72f      	b.n	8004894 <HAL_ADC_ConfigChannel+0x2fc>
  MODIFY_REG(*preg,
 8004a34:	6830      	ldr	r0, [r6, #0]
 8004a36:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004a3a:	6030      	str	r0, [r6, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004a3c:	6808      	ldr	r0, [r1, #0]
}
 8004a3e:	e5dc      	b.n	80045fa <HAL_ADC_ConfigChannel+0x62>
 8004a40:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8004a44:	e6ab      	b.n	800479e <HAL_ADC_ConfigChannel+0x206>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004a46:	68e5      	ldr	r5, [r4, #12]
 8004a48:	68e4      	ldr	r4, [r4, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004a4a:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8004a4e:	e7a8      	b.n	80049a2 <HAL_ADC_ConfigChannel+0x40a>
 8004a50:	4808      	ldr	r0, [pc, #32]	@ (8004a74 <HAL_ADC_ConfigChannel+0x4dc>)
 8004a52:	e6c4      	b.n	80047de <HAL_ADC_ConfigChannel+0x246>
 8004a54:	2502      	movs	r5, #2
 8004a56:	e6af      	b.n	80047b8 <HAL_ADC_ConfigChannel+0x220>
 8004a58:	68a5      	ldr	r5, [r4, #8]
 8004a5a:	68a5      	ldr	r5, [r4, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004a5c:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8004a60:	e78f      	b.n	8004982 <HAL_ADC_ConfigChannel+0x3ea>
 8004a62:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 8004a66:	e6ba      	b.n	80047de <HAL_ADC_ConfigChannel+0x246>
 8004a68:	2502      	movs	r5, #2
 8004a6a:	e75b      	b.n	8004924 <HAL_ADC_ConfigChannel+0x38c>
 8004a6c:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8004a70:	e74b      	b.n	800490a <HAL_ADC_ConfigChannel+0x372>
 8004a72:	bf00      	nop
 8004a74:	fe500000 	.word	0xfe500000

08004a78 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8004a78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004a7c:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
{
 8004a80:	b083      	sub	sp, #12
 8004a82:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8004a84:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0;
 8004a86:	f04f 0000 	mov.w	r0, #0
 8004a8a:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8004a8c:	f000 8175 	beq.w	8004d7a <HAL_ADCEx_InjectedConfigChannel+0x302>
 8004a90:	2301      	movs	r3, #1
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004a92:	6955      	ldr	r5, [r2, #20]
  __HAL_LOCK(hadc);
 8004a94:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8004a98:	e9d1 4000 	ldrd	r4, r0, [r1]

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004a9c:	6813      	ldr	r3, [r2, #0]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004a9e:	2d00      	cmp	r5, #0
 8004aa0:	d072      	beq.n	8004b88 <HAL_ADCEx_InjectedConfigChannel+0x110>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 8004aa2:	6a0d      	ldr	r5, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004aa4:	2d01      	cmp	r5, #1
 8004aa6:	d06f      	beq.n	8004b88 <HAL_ADCEx_InjectedConfigChannel+0x110>
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004aa8:	6e97      	ldr	r7, [r2, #104]	@ 0x68
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8004aaa:	f000 001f 	and.w	r0, r0, #31
 8004aae:	f3c4 6684 	ubfx	r6, r4, #26, #5
 8004ab2:	4086      	lsls	r6, r0
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004ab4:	2f00      	cmp	r7, #0
 8004ab6:	f040 811a 	bne.w	8004cee <HAL_ADCEx_InjectedConfigChannel+0x276>
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004aba:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004abc:	3d01      	subs	r5, #1
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004abe:	2800      	cmp	r0, #0
 8004ac0:	f000 821e 	beq.w	8004f00 <HAL_ADCEx_InjectedConfigChannel+0x488>
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004ac4:	6acf      	ldr	r7, [r1, #44]	@ 0x2c
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004ac6:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
 8004aca:	4328      	orrs	r0, r5
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004acc:	4338      	orrs	r0, r7
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8004ace:	4330      	orrs	r0, r6
 8004ad0:	e9c2 0519 	strd	r0, r5, [r2, #100]	@ 0x64
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004ad4:	6898      	ldr	r0, [r3, #8]
 8004ad6:	0700      	lsls	r0, r0, #28
 8004ad8:	d410      	bmi.n	8004afc <HAL_ADCEx_InjectedConfigChannel+0x84>
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004ada:	f891 0026 	ldrb.w	r0, [r1, #38]	@ 0x26
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8004ade:	f891 5025 	ldrb.w	r5, [r1, #37]	@ 0x25
      MODIFY_REG(hadc->Instance->CFGR,
 8004ae2:	0540      	lsls	r0, r0, #21
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8004ae4:	2d00      	cmp	r5, #0
 8004ae6:	f040 80f7 	bne.w	8004cd8 <HAL_ADCEx_InjectedConfigChannel+0x260>
      MODIFY_REG(hadc->Instance->CFGR,
 8004aea:	68dd      	ldr	r5, [r3, #12]
 8004aec:	f891 6024 	ldrb.w	r6, [r1, #36]	@ 0x24
 8004af0:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 8004af4:	ea40 5006 	orr.w	r0, r0, r6, lsl #20
 8004af8:	4328      	orrs	r0, r5
 8004afa:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004afc:	6898      	ldr	r0, [r3, #8]
 8004afe:	f010 0004 	ands.w	r0, r0, #4
 8004b02:	d057      	beq.n	8004bb4 <HAL_ADCEx_InjectedConfigChannel+0x13c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004b04:	6898      	ldr	r0, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b06:	2000      	movs	r0, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004b08:	689d      	ldr	r5, [r3, #8]
 8004b0a:	07ee      	lsls	r6, r5, #31
 8004b0c:	d414      	bmi.n	8004b38 <HAL_ADCEx_InjectedConfigChannel+0xc0>
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004b0e:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8004b10:	4da3      	ldr	r5, [pc, #652]	@ (8004da0 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 8004b12:	f8d3 60b0 	ldr.w	r6, [r3, #176]	@ 0xb0
 8004b16:	f007 0c18 	and.w	ip, r7, #24
 8004b1a:	fa25 f50c 	lsr.w	r5, r5, ip
 8004b1e:	f3c4 0e12 	ubfx	lr, r4, #0, #19
 8004b22:	4025      	ands	r5, r4
 8004b24:	ea26 0c0e 	bic.w	ip, r6, lr
 8004b28:	ea45 050c 	orr.w	r5, r5, ip
 8004b2c:	f8c3 50b0 	str.w	r5, [r3, #176]	@ 0xb0

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004b30:	4d9c      	ldr	r5, [pc, #624]	@ (8004da4 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8004b32:	42af      	cmp	r7, r5
 8004b34:	f000 80f6 	beq.w	8004d24 <HAL_ADCEx_InjectedConfigChannel+0x2ac>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8004b38:	499b      	ldr	r1, [pc, #620]	@ (8004da8 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 8004b3a:	420c      	tst	r4, r1
 8004b3c:	d01e      	beq.n	8004b7c <HAL_ADCEx_InjectedConfigChannel+0x104>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004b3e:	4e9b      	ldr	r6, [pc, #620]	@ (8004dac <HAL_ADCEx_InjectedConfigChannel+0x334>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8004b40:	4d9b      	ldr	r5, [pc, #620]	@ (8004db0 <HAL_ADCEx_InjectedConfigChannel+0x338>)
 8004b42:	68b1      	ldr	r1, [r6, #8]
 8004b44:	42ac      	cmp	r4, r5
 8004b46:	f001 77e0 	and.w	r7, r1, #29360128	@ 0x1c00000
 8004b4a:	f000 809f 	beq.w	8004c8c <HAL_ADCEx_InjectedConfigChannel+0x214>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004b4e:	4d99      	ldr	r5, [pc, #612]	@ (8004db4 <HAL_ADCEx_InjectedConfigChannel+0x33c>)
 8004b50:	42ac      	cmp	r4, r5
 8004b52:	f000 809b 	beq.w	8004c8c <HAL_ADCEx_InjectedConfigChannel+0x214>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8004b56:	4d98      	ldr	r5, [pc, #608]	@ (8004db8 <HAL_ADCEx_InjectedConfigChannel+0x340>)
 8004b58:	42ac      	cmp	r4, r5
 8004b5a:	f000 8112 	beq.w	8004d82 <HAL_ADCEx_InjectedConfigChannel+0x30a>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8004b5e:	4d97      	ldr	r5, [pc, #604]	@ (8004dbc <HAL_ADCEx_InjectedConfigChannel+0x344>)
 8004b60:	42ac      	cmp	r4, r5
 8004b62:	d10b      	bne.n	8004b7c <HAL_ADCEx_InjectedConfigChannel+0x104>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004b64:	0249      	lsls	r1, r1, #9
 8004b66:	d409      	bmi.n	8004b7c <HAL_ADCEx_InjectedConfigChannel+0x104>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8004b68:	4995      	ldr	r1, [pc, #596]	@ (8004dc0 <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8004b6a:	428b      	cmp	r3, r1
 8004b6c:	d006      	beq.n	8004b7c <HAL_ADCEx_InjectedConfigChannel+0x104>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004b6e:	68b3      	ldr	r3, [r6, #8]
 8004b70:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8004b74:	433b      	orrs	r3, r7
 8004b76:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004b7a:	60b3      	str	r3, [r6, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8004b82:	b003      	add	sp, #12
 8004b84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004b88:	2809      	cmp	r0, #9
 8004b8a:	d1a3      	bne.n	8004ad4 <HAL_ADCEx_InjectedConfigChannel+0x5c>
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004b8c:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004b8e:	0c65      	lsrs	r5, r4, #17
 8004b90:	f405 5578 	and.w	r5, r5, #15872	@ 0x3e00
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004b94:	b120      	cbz	r0, 8004ba0 <HAL_ADCEx_InjectedConfigChannel+0x128>
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004b96:	6ace      	ldr	r6, [r1, #44]	@ 0x2c
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004b98:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004b9c:	4330      	orrs	r0, r6
 8004b9e:	4305      	orrs	r5, r0
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8004ba0:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8004ba2:	4e88      	ldr	r6, [pc, #544]	@ (8004dc4 <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 8004ba4:	4030      	ands	r0, r6
 8004ba6:	4328      	orrs	r0, r5
 8004ba8:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004baa:	6898      	ldr	r0, [r3, #8]
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8004bac:	6655      	str	r5, [r2, #100]	@ 0x64
 8004bae:	0700      	lsls	r0, r0, #28
 8004bb0:	d4a4      	bmi.n	8004afc <HAL_ADCEx_InjectedConfigChannel+0x84>
 8004bb2:	e792      	b.n	8004ada <HAL_ADCEx_InjectedConfigChannel+0x62>
 8004bb4:	689d      	ldr	r5, [r3, #8]
 8004bb6:	072f      	lsls	r7, r5, #28
 8004bb8:	d4a6      	bmi.n	8004b08 <HAL_ADCEx_InjectedConfigChannel+0x90>
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004bba:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8004bbc:	f891 0025 	ldrb.w	r0, [r1, #37]	@ 0x25
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004bc0:	2d00      	cmp	r5, #0
 8004bc2:	f040 80a6 	bne.w	8004d12 <HAL_ADCEx_InjectedConfigChannel+0x29a>
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004bc6:	2801      	cmp	r0, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004bc8:	68d8      	ldr	r0, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004bca:	f000 819b 	beq.w	8004f04 <HAL_ADCEx_InjectedConfigChannel+0x48c>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004bce:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 8004bd2:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004bd4:	2000      	movs	r0, #0
    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8004bd6:	f891 5030 	ldrb.w	r5, [r1, #48]	@ 0x30
 8004bda:	2d01      	cmp	r5, #1
 8004bdc:	f000 8185 	beq.w	8004eea <HAL_ADCEx_InjectedConfigChannel+0x472>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004be0:	691d      	ldr	r5, [r3, #16]
 8004be2:	f025 0502 	bic.w	r5, r5, #2
 8004be6:	611d      	str	r5, [r3, #16]
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004be8:	688e      	ldr	r6, [r1, #8]
  MODIFY_REG(*preg,
 8004bea:	f3c4 5704 	ubfx	r7, r4, #20, #5
 8004bee:	2507      	movs	r5, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004bf0:	0de4      	lsrs	r4, r4, #23
  MODIFY_REG(*preg,
 8004bf2:	40bd      	lsls	r5, r7
 8004bf4:	f1b6 4f00 	cmp.w	r6, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004bf8:	f004 0404 	and.w	r4, r4, #4
  MODIFY_REG(*preg,
 8004bfc:	ea6f 0505 	mvn.w	r5, r5
 8004c00:	f000 8169 	beq.w	8004ed6 <HAL_ADCEx_InjectedConfigChannel+0x45e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004c04:	f103 0c14 	add.w	ip, r3, #20
  MODIFY_REG(*preg,
 8004c08:	40be      	lsls	r6, r7
 8004c0a:	f85c 7004 	ldr.w	r7, [ip, r4]
 8004c0e:	403d      	ands	r5, r7
 8004c10:	4335      	orrs	r5, r6
 8004c12:	f84c 5004 	str.w	r5, [ip, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004c16:	695c      	ldr	r4, [r3, #20]
 8004c18:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004c1c:	615c      	str	r4, [r3, #20]
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004c1e:	690f      	ldr	r7, [r1, #16]
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8004c20:	680c      	ldr	r4, [r1, #0]
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8004c22:	694d      	ldr	r5, [r1, #20]
 8004c24:	68de      	ldr	r6, [r3, #12]
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004c26:	2f04      	cmp	r7, #4
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8004c28:	46a4      	mov	ip, r4
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004c2a:	f000 810c 	beq.w	8004e46 <HAL_ADCEx_InjectedConfigChannel+0x3ce>
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8004c2e:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 8004c32:	0076      	lsls	r6, r6, #1
  MODIFY_REG(*preg,
 8004c34:	f004 4cf8 	and.w	ip, r4, #2080374784	@ 0x7c000000
 8004c38:	fa05 f406 	lsl.w	r4, r5, r6
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c3c:	f103 0560 	add.w	r5, r3, #96	@ 0x60
  MODIFY_REG(*preg,
 8004c40:	4e61      	ldr	r6, [pc, #388]	@ (8004dc8 <HAL_ADCEx_InjectedConfigChannel+0x350>)
 8004c42:	f855 e027 	ldr.w	lr, [r5, r7, lsl #2]
 8004c46:	ea0e 0606 	and.w	r6, lr, r6
 8004c4a:	ea46 060c 	orr.w	r6, r6, ip
 8004c4e:	4334      	orrs	r4, r6
 8004c50:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 8004c54:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c58:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 8004c5a:	698e      	ldr	r6, [r1, #24]
 8004c5c:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 8004c60:	f024 7480 	bic.w	r4, r4, #16777216	@ 0x1000000
 8004c64:	4334      	orrs	r4, r6
 8004c66:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c6a:	690f      	ldr	r7, [r1, #16]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8004c6c:	7f0e      	ldrb	r6, [r1, #28]
  MODIFY_REG(*preg,
 8004c6e:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 8004c72:	f1a6 0601 	sub.w	r6, r6, #1
 8004c76:	fab6 f686 	clz	r6, r6
 8004c7a:	0976      	lsrs	r6, r6, #5
 8004c7c:	f024 7400 	bic.w	r4, r4, #33554432	@ 0x2000000
 8004c80:	ea44 6446 	orr.w	r4, r4, r6, lsl #25
 8004c84:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004c88:	680c      	ldr	r4, [r1, #0]
}
 8004c8a:	e73d      	b.n	8004b08 <HAL_ADCEx_InjectedConfigChannel+0x90>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004c8c:	020d      	lsls	r5, r1, #8
 8004c8e:	f53f af75 	bmi.w	8004b7c <HAL_ADCEx_InjectedConfigChannel+0x104>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004c92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c96:	f47f af71 	bne.w	8004b7c <HAL_ADCEx_InjectedConfigChannel+0x104>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004c9a:	4944      	ldr	r1, [pc, #272]	@ (8004dac <HAL_ADCEx_InjectedConfigChannel+0x334>)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8004c9c:	4c4b      	ldr	r4, [pc, #300]	@ (8004dcc <HAL_ADCEx_InjectedConfigChannel+0x354>)
 8004c9e:	688b      	ldr	r3, [r1, #8]
 8004ca0:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8004ca4:	433b      	orrs	r3, r7
 8004ca6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004caa:	608b      	str	r3, [r1, #8]
 8004cac:	6823      	ldr	r3, [r4, #0]
 8004cae:	4948      	ldr	r1, [pc, #288]	@ (8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x358>)
 8004cb0:	099b      	lsrs	r3, r3, #6
 8004cb2:	fba1 1303 	umull	r1, r3, r1, r3
 8004cb6:	099b      	lsrs	r3, r3, #6
 8004cb8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8004cc0:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8004cc2:	9b01      	ldr	r3, [sp, #4]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	f43f af59 	beq.w	8004b7c <HAL_ADCEx_InjectedConfigChannel+0x104>
          wait_loop_index--;
 8004cca:	9b01      	ldr	r3, [sp, #4]
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8004cd0:	9b01      	ldr	r3, [sp, #4]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1f9      	bne.n	8004cca <HAL_ADCEx_InjectedConfigChannel+0x252>
 8004cd6:	e751      	b.n	8004b7c <HAL_ADCEx_InjectedConfigChannel+0x104>
      MODIFY_REG(hadc->Instance->CFGR,
 8004cd8:	68dd      	ldr	r5, [r3, #12]
 8004cda:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 8004cde:	4328      	orrs	r0, r5
 8004ce0:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004ce2:	6898      	ldr	r0, [r3, #8]
 8004ce4:	f010 0004 	ands.w	r0, r0, #4
 8004ce8:	f43f af64 	beq.w	8004bb4 <HAL_ADCEx_InjectedConfigChannel+0x13c>
 8004cec:	e70a      	b.n	8004b04 <HAL_ADCEx_InjectedConfigChannel+0x8c>
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8004cee:	6e55      	ldr	r5, [r2, #100]	@ 0x64
    hadc->InjectionConfig.ChannelCount--;
 8004cf0:	3f01      	subs	r7, #1
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8004cf2:	4335      	orrs	r5, r6
    hadc->InjectionConfig.ChannelCount--;
 8004cf4:	6697      	str	r7, [r2, #104]	@ 0x68
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8004cf6:	6655      	str	r5, [r2, #100]	@ 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004cf8:	2f00      	cmp	r7, #0
 8004cfa:	f47f aeeb 	bne.w	8004ad4 <HAL_ADCEx_InjectedConfigChannel+0x5c>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004cfe:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8004d00:	4e30      	ldr	r6, [pc, #192]	@ (8004dc4 <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 8004d02:	4030      	ands	r0, r6
 8004d04:	4328      	orrs	r0, r5
 8004d06:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004d08:	6898      	ldr	r0, [r3, #8]
 8004d0a:	0700      	lsls	r0, r0, #28
 8004d0c:	f53f aef6 	bmi.w	8004afc <HAL_ADCEx_InjectedConfigChannel+0x84>
 8004d10:	e6e3      	b.n	8004ada <HAL_ADCEx_InjectedConfigChannel+0x62>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8004d12:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
 8004d14:	2d00      	cmp	r5, #0
 8004d16:	f43f af56 	beq.w	8004bc6 <HAL_ADCEx_InjectedConfigChannel+0x14e>
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004d1a:	2801      	cmp	r0, #1
 8004d1c:	f000 8118 	beq.w	8004f50 <HAL_ADCEx_InjectedConfigChannel+0x4d8>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004d20:	68d8      	ldr	r0, [r3, #12]
 8004d22:	e754      	b.n	8004bce <HAL_ADCEx_InjectedConfigChannel+0x156>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004d24:	f1be 0f00 	cmp.w	lr, #0
 8004d28:	d154      	bne.n	8004dd4 <HAL_ADCEx_InjectedConfigChannel+0x35c>
 8004d2a:	0ea4      	lsrs	r4, r4, #26
 8004d2c:	3401      	adds	r4, #1
 8004d2e:	f004 061f 	and.w	r6, r4, #31
 8004d32:	2501      	movs	r5, #1
 8004d34:	06a4      	lsls	r4, r4, #26
 8004d36:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
 8004d3a:	40b5      	lsls	r5, r6
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d3c:	2e09      	cmp	r6, #9
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004d3e:	ea45 0504 	orr.w	r5, r5, r4
 8004d42:	eb06 0446 	add.w	r4, r6, r6, lsl #1
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d46:	f200 80fe 	bhi.w	8004f46 <HAL_ADCEx_InjectedConfigChannel+0x4ce>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004d4a:	0524      	lsls	r4, r4, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d4c:	432c      	orrs	r4, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004d4e:	0de6      	lsrs	r6, r4, #23
  MODIFY_REG(*preg,
 8004d50:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004d52:	f006 0604 	and.w	r6, r6, #4
 8004d56:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 8004d5a:	f3c4 5404 	ubfx	r4, r4, #20, #5
 8004d5e:	fa05 fc04 	lsl.w	ip, r5, r4
 8004d62:	f04f 0e07 	mov.w	lr, #7
 8004d66:	59bd      	ldr	r5, [r7, r6]
 8004d68:	fa0e f404 	lsl.w	r4, lr, r4
 8004d6c:	ea25 0404 	bic.w	r4, r5, r4
 8004d70:	ea44 040c 	orr.w	r4, r4, ip
 8004d74:	51bc      	str	r4, [r7, r6]
  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8004d76:	680c      	ldr	r4, [r1, #0]
}
 8004d78:	e6de      	b.n	8004b38 <HAL_ADCEx_InjectedConfigChannel+0xc0>
  __HAL_LOCK(hadc);
 8004d7a:	2002      	movs	r0, #2
}
 8004d7c:	b003      	add	sp, #12
 8004d7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004d82:	01cc      	lsls	r4, r1, #7
 8004d84:	f53f aefa 	bmi.w	8004b7c <HAL_ADCEx_InjectedConfigChannel+0x104>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004d88:	490d      	ldr	r1, [pc, #52]	@ (8004dc0 <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8004d8a:	428b      	cmp	r3, r1
 8004d8c:	f43f aef6 	beq.w	8004b7c <HAL_ADCEx_InjectedConfigChannel+0x104>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004d90:	68b3      	ldr	r3, [r6, #8]
 8004d92:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8004d96:	433b      	orrs	r3, r7
 8004d98:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d9c:	60b3      	str	r3, [r6, #8]
}
 8004d9e:	e6ed      	b.n	8004b7c <HAL_ADCEx_InjectedConfigChannel+0x104>
 8004da0:	0007ffff 	.word	0x0007ffff
 8004da4:	407f0000 	.word	0x407f0000
 8004da8:	80080000 	.word	0x80080000
 8004dac:	50000300 	.word	0x50000300
 8004db0:	c3210000 	.word	0xc3210000
 8004db4:	90c00010 	.word	0x90c00010
 8004db8:	c7520000 	.word	0xc7520000
 8004dbc:	cb840000 	.word	0xcb840000
 8004dc0:	50000100 	.word	0x50000100
 8004dc4:	04104000 	.word	0x04104000
 8004dc8:	03fff000 	.word	0x03fff000
 8004dcc:	200003ac 	.word	0x200003ac
 8004dd0:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dd4:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8004dd8:	2d00      	cmp	r5, #0
 8004dda:	f000 80be 	beq.w	8004f5a <HAL_ADCEx_InjectedConfigChannel+0x4e2>
  return __builtin_clz(value);
 8004dde:	fab5 f585 	clz	r5, r5
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004de2:	3501      	adds	r5, #1
 8004de4:	f005 051f 	and.w	r5, r5, #31
 8004de8:	2d09      	cmp	r5, #9
 8004dea:	f240 80b6 	bls.w	8004f5a <HAL_ADCEx_InjectedConfigChannel+0x4e2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dee:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8004df2:	2d00      	cmp	r5, #0
 8004df4:	f000 812b 	beq.w	800504e <HAL_ADCEx_InjectedConfigChannel+0x5d6>
  return __builtin_clz(value);
 8004df8:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004dfc:	3501      	adds	r5, #1
 8004dfe:	06ad      	lsls	r5, r5, #26
 8004e00:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e04:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8004e08:	2e00      	cmp	r6, #0
 8004e0a:	f000 811e 	beq.w	800504a <HAL_ADCEx_InjectedConfigChannel+0x5d2>
  return __builtin_clz(value);
 8004e0e:	fab6 f686 	clz	r6, r6
 8004e12:	3601      	adds	r6, #1
 8004e14:	f006 061f 	and.w	r6, r6, #31
 8004e18:	2701      	movs	r7, #1
 8004e1a:	fa07 f606 	lsl.w	r6, r7, r6
 8004e1e:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e20:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8004e24:	2c00      	cmp	r4, #0
 8004e26:	f000 8109 	beq.w	800503c <HAL_ADCEx_InjectedConfigChannel+0x5c4>
  return __builtin_clz(value);
 8004e2a:	fab4 f484 	clz	r4, r4
 8004e2e:	1c66      	adds	r6, r4, #1
 8004e30:	f006 061f 	and.w	r6, r6, #31
 8004e34:	2403      	movs	r4, #3
 8004e36:	f06f 071d 	mvn.w	r7, #29
 8004e3a:	fb14 7406 	smlabb	r4, r4, r6, r7
 8004e3e:	0524      	lsls	r4, r4, #20
 8004e40:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 8004e44:	e782      	b.n	8004d4c <HAL_ADCEx_InjectedConfigChannel+0x2d4>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004e46:	6e1d      	ldr	r5, [r3, #96]	@ 0x60
 8004e48:	6e1d      	ldr	r5, [r3, #96]	@ 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004e4a:	f3c4 0612 	ubfx	r6, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004e4e:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004e52:	2e00      	cmp	r6, #0
 8004e54:	d05a      	beq.n	8004f0c <HAL_ADCEx_InjectedConfigChannel+0x494>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e56:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8004e5a:	b126      	cbz	r6, 8004e66 <HAL_ADCEx_InjectedConfigChannel+0x3ee>
  return __builtin_clz(value);
 8004e5c:	fab6 f686 	clz	r6, r6
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004e60:	42b5      	cmp	r5, r6
 8004e62:	f000 80ce 	beq.w	8005002 <HAL_ADCEx_InjectedConfigChannel+0x58a>
 8004e66:	6e5d      	ldr	r5, [r3, #100]	@ 0x64
 8004e68:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e6a:	f103 0560 	add.w	r5, r3, #96	@ 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004e6e:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004e72:	f103 0864 	add.w	r8, r3, #100	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e76:	fa9c f7ac 	rbit	r7, ip
 8004e7a:	f105 0e08 	add.w	lr, r5, #8
 8004e7e:	46f1      	mov	r9, lr
  if (value == 0U)
 8004e80:	2f00      	cmp	r7, #0
 8004e82:	f000 80dd 	beq.w	8005040 <HAL_ADCEx_InjectedConfigChannel+0x5c8>
  return __builtin_clz(value);
 8004e86:	fab7 f787 	clz	r7, r7
 8004e8a:	42b7      	cmp	r7, r6
 8004e8c:	f000 80a3 	beq.w	8004fd6 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004e90:	f8de 6000 	ldr.w	r6, [lr]
 8004e94:	f8de 6000 	ldr.w	r6, [lr]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004e98:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e9c:	fa9c f8ac 	rbit	r8, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ea0:	f105 070c 	add.w	r7, r5, #12
 8004ea4:	46b9      	mov	r9, r7
  if (value == 0U)
 8004ea6:	f1b8 0f00 	cmp.w	r8, #0
 8004eaa:	f000 80d3 	beq.w	8005054 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
  return __builtin_clz(value);
 8004eae:	fab8 f888 	clz	r8, r8
 8004eb2:	45b0      	cmp	r8, r6
 8004eb4:	d077      	beq.n	8004fa6 <HAL_ADCEx_InjectedConfigChannel+0x52e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004eb6:	683d      	ldr	r5, [r7, #0]
 8004eb8:	683d      	ldr	r5, [r7, #0]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004eba:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ebe:	fa9c f6ac 	rbit	r6, ip
  if (value == 0U)
 8004ec2:	2e00      	cmp	r6, #0
 8004ec4:	f43f ae20 	beq.w	8004b08 <HAL_ADCEx_InjectedConfigChannel+0x90>
  return __builtin_clz(value);
 8004ec8:	fab6 f486 	clz	r4, r6
 8004ecc:	42ac      	cmp	r4, r5
 8004ece:	f000 80af 	beq.w	8005030 <HAL_ADCEx_InjectedConfigChannel+0x5b8>
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004ed2:	4664      	mov	r4, ip
 8004ed4:	e618      	b.n	8004b08 <HAL_ADCEx_InjectedConfigChannel+0x90>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004ed6:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 8004eda:	593e      	ldr	r6, [r7, r4]
 8004edc:	4035      	ands	r5, r6
 8004ede:	513d      	str	r5, [r7, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004ee0:	695c      	ldr	r4, [r3, #20]
 8004ee2:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 8004ee6:	615c      	str	r4, [r3, #20]
}
 8004ee8:	e699      	b.n	8004c1e <HAL_ADCEx_InjectedConfigChannel+0x1a6>
      MODIFY_REG(hadc->Instance->CFGR2,
 8004eea:	e9d1 570d 	ldrd	r5, r7, [r1, #52]	@ 0x34
 8004eee:	691e      	ldr	r6, [r3, #16]
 8004ef0:	433d      	orrs	r5, r7
 8004ef2:	f426 76ff 	bic.w	r6, r6, #510	@ 0x1fe
 8004ef6:	4335      	orrs	r5, r6
 8004ef8:	f045 0502 	orr.w	r5, r5, #2
 8004efc:	611d      	str	r5, [r3, #16]
 8004efe:	e673      	b.n	8004be8 <HAL_ADCEx_InjectedConfigChannel+0x170>
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8004f00:	4628      	mov	r0, r5
 8004f02:	e5e4      	b.n	8004ace <HAL_ADCEx_InjectedConfigChannel+0x56>
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004f04:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 8004f08:	60d8      	str	r0, [r3, #12]
 8004f0a:	e663      	b.n	8004bd4 <HAL_ADCEx_InjectedConfigChannel+0x15c>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004f0c:	f3c4 6484 	ubfx	r4, r4, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004f10:	42a5      	cmp	r5, r4
 8004f12:	d076      	beq.n	8005002 <HAL_ADCEx_InjectedConfigChannel+0x58a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004f14:	6e5d      	ldr	r5, [r3, #100]	@ 0x64
 8004f16:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004f18:	f103 0560 	add.w	r5, r3, #96	@ 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004f1c:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004f20:	f103 0864 	add.w	r8, r3, #100	@ 0x64
 8004f24:	42a6      	cmp	r6, r4
 8004f26:	d054      	beq.n	8004fd2 <HAL_ADCEx_InjectedConfigChannel+0x55a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004f28:	68ae      	ldr	r6, [r5, #8]
 8004f2a:	68ae      	ldr	r6, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004f2c:	f105 0e08 	add.w	lr, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004f30:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004f34:	42a6      	cmp	r6, r4
 8004f36:	d034      	beq.n	8004fa2 <HAL_ADCEx_InjectedConfigChannel+0x52a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004f38:	68ee      	ldr	r6, [r5, #12]
 8004f3a:	68ee      	ldr	r6, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004f3c:	f105 070c 	add.w	r7, r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004f40:	f3c6 6584 	ubfx	r5, r6, #26, #5
 8004f44:	e7c2      	b.n	8004ecc <HAL_ADCEx_InjectedConfigChannel+0x454>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004f46:	3c1e      	subs	r4, #30
 8004f48:	0524      	lsls	r4, r4, #20
 8004f4a:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 8004f4e:	e6fd      	b.n	8004d4c <HAL_ADCEx_InjectedConfigChannel+0x2d4>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f50:	6dd5      	ldr	r5, [r2, #92]	@ 0x5c
 8004f52:	f045 0520 	orr.w	r5, r5, #32
 8004f56:	65d5      	str	r5, [r2, #92]	@ 0x5c
        tmp_hal_status = HAL_ERROR;
 8004f58:	e63d      	b.n	8004bd6 <HAL_ADCEx_InjectedConfigChannel+0x15e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f5a:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8004f5e:	2d00      	cmp	r5, #0
 8004f60:	f000 8082 	beq.w	8005068 <HAL_ADCEx_InjectedConfigChannel+0x5f0>
  return __builtin_clz(value);
 8004f64:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004f68:	3501      	adds	r5, #1
 8004f6a:	06ad      	lsls	r5, r5, #26
 8004f6c:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f70:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8004f74:	2e00      	cmp	r6, #0
 8004f76:	d075      	beq.n	8005064 <HAL_ADCEx_InjectedConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004f78:	fab6 f686 	clz	r6, r6
 8004f7c:	3601      	adds	r6, #1
 8004f7e:	f006 061f 	and.w	r6, r6, #31
 8004f82:	2701      	movs	r7, #1
 8004f84:	fa07 f606 	lsl.w	r6, r7, r6
 8004f88:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f8a:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8004f8e:	2c00      	cmp	r4, #0
 8004f90:	d065      	beq.n	800505e <HAL_ADCEx_InjectedConfigChannel+0x5e6>
  return __builtin_clz(value);
 8004f92:	fab4 f484 	clz	r4, r4
 8004f96:	3401      	adds	r4, #1
 8004f98:	f004 041f 	and.w	r4, r4, #31
 8004f9c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8004fa0:	e6d3      	b.n	8004d4a <HAL_ADCEx_InjectedConfigChannel+0x2d2>
 8004fa2:	f105 090c 	add.w	r9, r5, #12
  MODIFY_REG(*preg,
 8004fa6:	f8de 4000 	ldr.w	r4, [lr]
 8004faa:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004fae:	f8ce 4000 	str.w	r4, [lr]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004fb2:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004fb6:	68ec      	ldr	r4, [r5, #12]
 8004fb8:	68ed      	ldr	r5, [r5, #12]
 8004fba:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004fbe:	464f      	mov	r7, r9
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004fc0:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004fc4:	4664      	mov	r4, ip
 8004fc6:	2e00      	cmp	r6, #0
 8004fc8:	f47f af79 	bne.w	8004ebe <HAL_ADCEx_InjectedConfigChannel+0x446>
 8004fcc:	f3cc 6484 	ubfx	r4, ip, #26, #5
 8004fd0:	e77c      	b.n	8004ecc <HAL_ADCEx_InjectedConfigChannel+0x454>
 8004fd2:	f105 0908 	add.w	r9, r5, #8
  MODIFY_REG(*preg,
 8004fd6:	f8d8 4000 	ldr.w	r4, [r8]
 8004fda:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004fde:	f8c8 4000 	str.w	r4, [r8]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004fe2:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004fe6:	68ac      	ldr	r4, [r5, #8]
 8004fe8:	68ae      	ldr	r6, [r5, #8]
 8004fea:	f3cc 0712 	ubfx	r7, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004fee:	46ce      	mov	lr, r9
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004ff0:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004ff4:	4664      	mov	r4, ip
 8004ff6:	2f00      	cmp	r7, #0
 8004ff8:	f47f af50 	bne.w	8004e9c <HAL_ADCEx_InjectedConfigChannel+0x424>
 8004ffc:	f3cc 6484 	ubfx	r4, ip, #26, #5
 8005000:	e798      	b.n	8004f34 <HAL_ADCEx_InjectedConfigChannel+0x4bc>
  MODIFY_REG(*preg,
 8005002:	6e1c      	ldr	r4, [r3, #96]	@ 0x60
 8005004:	461d      	mov	r5, r3
 8005006:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800500a:	f845 4f60 	str.w	r4, [r5, #96]!
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800500e:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005012:	6e5c      	ldr	r4, [r3, #100]	@ 0x64
 8005014:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 8005016:	f3cc 0712 	ubfx	r7, ip, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800501a:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800501e:	f103 0864 	add.w	r8, r3, #100	@ 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005022:	4664      	mov	r4, ip
 8005024:	2f00      	cmp	r7, #0
 8005026:	f47f af26 	bne.w	8004e76 <HAL_ADCEx_InjectedConfigChannel+0x3fe>
 800502a:	f3cc 6484 	ubfx	r4, ip, #26, #5
 800502e:	e779      	b.n	8004f24 <HAL_ADCEx_InjectedConfigChannel+0x4ac>
  MODIFY_REG(*preg,
 8005030:	683c      	ldr	r4, [r7, #0]
 8005032:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8005036:	603c      	str	r4, [r7, #0]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8005038:	680c      	ldr	r4, [r1, #0]
}
 800503a:	e565      	b.n	8004b08 <HAL_ADCEx_InjectedConfigChannel+0x90>
 800503c:	4c0c      	ldr	r4, [pc, #48]	@ (8005070 <HAL_ADCEx_InjectedConfigChannel+0x5f8>)
 800503e:	e685      	b.n	8004d4c <HAL_ADCEx_InjectedConfigChannel+0x2d4>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005040:	68ae      	ldr	r6, [r5, #8]
 8005042:	68ae      	ldr	r6, [r5, #8]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005044:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005048:	e728      	b.n	8004e9c <HAL_ADCEx_InjectedConfigChannel+0x424>
 800504a:	2602      	movs	r6, #2
 800504c:	e6e7      	b.n	8004e1e <HAL_ADCEx_InjectedConfigChannel+0x3a6>
 800504e:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 8005052:	e6d7      	b.n	8004e04 <HAL_ADCEx_InjectedConfigChannel+0x38c>
 8005054:	68ee      	ldr	r6, [r5, #12]
 8005056:	68ed      	ldr	r5, [r5, #12]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005058:	f3c5 6584 	ubfx	r5, r5, #26, #5
 800505c:	e72f      	b.n	8004ebe <HAL_ADCEx_InjectedConfigChannel+0x446>
 800505e:	f44f 1440 	mov.w	r4, #3145728	@ 0x300000
 8005062:	e673      	b.n	8004d4c <HAL_ADCEx_InjectedConfigChannel+0x2d4>
 8005064:	2602      	movs	r6, #2
 8005066:	e78f      	b.n	8004f88 <HAL_ADCEx_InjectedConfigChannel+0x510>
 8005068:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 800506c:	e780      	b.n	8004f70 <HAL_ADCEx_InjectedConfigChannel+0x4f8>
 800506e:	bf00      	nop
 8005070:	fe500000 	.word	0xfe500000

08005074 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005074:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
 8005078:	2a01      	cmp	r2, #1
 800507a:	d045      	beq.n	8005108 <HAL_ADCEx_MultiModeConfigChannel+0x94>
{
 800507c:	b4f0      	push	{r4, r5, r6, r7}

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800507e:	6804      	ldr	r4, [r0, #0]
{
 8005080:	b09c      	sub	sp, #112	@ 0x70
 8005082:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005084:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8005086:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005088:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800508c:	9218      	str	r2, [sp, #96]	@ 0x60
  __HAL_LOCK(hadc);
 800508e:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005092:	9219      	str	r2, [sp, #100]	@ 0x64
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005094:	d008      	beq.n	80050a8 <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmp_hadc_slave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005096:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005098:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800509c:	f041 0120 	orr.w	r1, r1, #32
 80050a0:	65d9      	str	r1, [r3, #92]	@ 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80050a2:	b01c      	add	sp, #112	@ 0x70
 80050a4:	bcf0      	pop	{r4, r5, r6, r7}
 80050a6:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80050a8:	4a22      	ldr	r2, [pc, #136]	@ (8005134 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 80050aa:	6890      	ldr	r0, [r2, #8]
 80050ac:	0740      	lsls	r0, r0, #29
 80050ae:	d50b      	bpl.n	80050c8 <HAL_ADCEx_MultiModeConfigChannel+0x54>
 80050b0:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80050b4:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 80050b8:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050ba:	65da      	str	r2, [r3, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 80050bc:	2200      	movs	r2, #0
 80050be:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 80050c2:	b01c      	add	sp, #112	@ 0x70
 80050c4:	bcf0      	pop	{r4, r5, r6, r7}
 80050c6:	4770      	bx	lr
 80050c8:	68a0      	ldr	r0, [r4, #8]
 80050ca:	0745      	lsls	r5, r0, #29
 80050cc:	d4f1      	bmi.n	80050b2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80050ce:	680d      	ldr	r5, [r1, #0]
 80050d0:	b1e5      	cbz	r5, 800510c <HAL_ADCEx_MultiModeConfigChannel+0x98>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80050d2:	4e19      	ldr	r6, [pc, #100]	@ (8005138 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 80050d4:	684f      	ldr	r7, [r1, #4]
 80050d6:	68b0      	ldr	r0, [r6, #8]
 80050d8:	f893 c038 	ldrb.w	ip, [r3, #56]	@ 0x38
 80050dc:	f420 4060 	bic.w	r0, r0, #57344	@ 0xe000
 80050e0:	4338      	orrs	r0, r7
 80050e2:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 80050e6:	60b0      	str	r0, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80050e8:	68a0      	ldr	r0, [r4, #8]
 80050ea:	6892      	ldr	r2, [r2, #8]
 80050ec:	07c0      	lsls	r0, r0, #31
 80050ee:	d41e      	bmi.n	800512e <HAL_ADCEx_MultiModeConfigChannel+0xba>
 80050f0:	07d7      	lsls	r7, r2, #31
 80050f2:	d41c      	bmi.n	800512e <HAL_ADCEx_MultiModeConfigChannel+0xba>
        MODIFY_REG(tmpADC_Common->CCR,
 80050f4:	68b2      	ldr	r2, [r6, #8]
 80050f6:	6889      	ldr	r1, [r1, #8]
 80050f8:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 80050fc:	430d      	orrs	r5, r1
 80050fe:	f022 020f 	bic.w	r2, r2, #15
 8005102:	4315      	orrs	r5, r2
 8005104:	60b5      	str	r5, [r6, #8]
 8005106:	e012      	b.n	800512e <HAL_ADCEx_MultiModeConfigChannel+0xba>
  __HAL_LOCK(hadc);
 8005108:	2002      	movs	r0, #2
}
 800510a:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800510c:	480a      	ldr	r0, [pc, #40]	@ (8005138 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 800510e:	6881      	ldr	r1, [r0, #8]
 8005110:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8005114:	6081      	str	r1, [r0, #8]
 8005116:	68a1      	ldr	r1, [r4, #8]
 8005118:	6892      	ldr	r2, [r2, #8]
 800511a:	07cd      	lsls	r5, r1, #31
 800511c:	d407      	bmi.n	800512e <HAL_ADCEx_MultiModeConfigChannel+0xba>
 800511e:	07d4      	lsls	r4, r2, #31
 8005120:	d405      	bmi.n	800512e <HAL_ADCEx_MultiModeConfigChannel+0xba>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005122:	6882      	ldr	r2, [r0, #8]
 8005124:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 8005128:	f022 020f 	bic.w	r2, r2, #15
 800512c:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800512e:	2000      	movs	r0, #0
 8005130:	e7c4      	b.n	80050bc <HAL_ADCEx_MultiModeConfigChannel+0x48>
 8005132:	bf00      	nop
 8005134:	50000100 	.word	0x50000100
 8005138:	50000300 	.word	0x50000300

0800513c <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 800513c:	b1b0      	cbz	r0, 800516c <HAL_CORDIC_Init+0x30>
{
 800513e:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8005140:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8005144:	4604      	mov	r4, r0
 8005146:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800514a:	b153      	cbz	r3, 8005162 <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 800514c:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 800514e:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8005150:	6260      	str	r0, [r4, #36]	@ 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 8005152:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  hcordic->pInBuff = NULL;
 8005156:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToOrder = 0U;
 800515a:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 800515e:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 8005160:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 8005162:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 8005166:	f7fe f877 	bl	8003258 <HAL_CORDIC_MspInit>
 800516a:	e7ef      	b.n	800514c <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 800516c:	2001      	movs	r0, #1
}
 800516e:	4770      	bx	lr

08005170 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005170:	4907      	ldr	r1, [pc, #28]	@ (8005190 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8005172:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005174:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005176:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800517a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800517e:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005180:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005182:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005186:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800518a:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	e000ed00 	.word	0xe000ed00

08005194 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005194:	4b1b      	ldr	r3, [pc, #108]	@ (8005204 <HAL_NVIC_SetPriority+0x70>)
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800519c:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800519e:	f1c3 0e07 	rsb	lr, r3, #7
 80051a2:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80051a6:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80051aa:	bf28      	it	cs
 80051ac:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80051b0:	f1bc 0f06 	cmp.w	ip, #6
 80051b4:	d91c      	bls.n	80051f0 <HAL_NVIC_SetPriority+0x5c>
 80051b6:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80051ba:	f04f 33ff 	mov.w	r3, #4294967295
 80051be:	fa03 f30c 	lsl.w	r3, r3, ip
 80051c2:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051c6:	f04f 33ff 	mov.w	r3, #4294967295
 80051ca:	fa03 f30e 	lsl.w	r3, r3, lr
 80051ce:	ea21 0303 	bic.w	r3, r1, r3
 80051d2:	fa03 f30c 	lsl.w	r3, r3, ip
 80051d6:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051d8:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 80051da:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051dc:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80051de:	db0a      	blt.n	80051f6 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051e0:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80051e4:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80051e8:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80051ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80051f0:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80051f2:	4694      	mov	ip, r2
 80051f4:	e7e7      	b.n	80051c6 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051f6:	4a04      	ldr	r2, [pc, #16]	@ (8005208 <HAL_NVIC_SetPriority+0x74>)
 80051f8:	f000 000f 	and.w	r0, r0, #15
 80051fc:	4402      	add	r2, r0
 80051fe:	7613      	strb	r3, [r2, #24]
 8005200:	f85d fb04 	ldr.w	pc, [sp], #4
 8005204:	e000ed00 	.word	0xe000ed00
 8005208:	e000ecfc 	.word	0xe000ecfc

0800520c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800520c:	2800      	cmp	r0, #0
 800520e:	db07      	blt.n	8005220 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005210:	4a04      	ldr	r2, [pc, #16]	@ (8005224 <HAL_NVIC_EnableIRQ+0x18>)
 8005212:	0941      	lsrs	r1, r0, #5
 8005214:	2301      	movs	r3, #1
 8005216:	f000 001f 	and.w	r0, r0, #31
 800521a:	4083      	lsls	r3, r0
 800521c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005220:	4770      	bx	lr
 8005222:	bf00      	nop
 8005224:	e000e100 	.word	0xe000e100

08005228 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8005228:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800522c:	4905      	ldr	r1, [pc, #20]	@ (8005244 <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800522e:	4b06      	ldr	r3, [pc, #24]	@ (8005248 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005230:	68ca      	ldr	r2, [r1, #12]
 8005232:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005236:	4313      	orrs	r3, r2
 8005238:	60cb      	str	r3, [r1, #12]
 800523a:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800523e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8005240:	e7fd      	b.n	800523e <HAL_NVIC_SystemReset+0x16>
 8005242:	bf00      	nop
 8005244:	e000ed00 	.word	0xe000ed00
 8005248:	05fa0004 	.word	0x05fa0004

0800524c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800524c:	3801      	subs	r0, #1
 800524e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8005252:	d301      	bcc.n	8005258 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005254:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8005256:	4770      	bx	lr
{
 8005258:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800525a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800525e:	4c07      	ldr	r4, [pc, #28]	@ (800527c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005260:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005262:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8005266:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800526a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800526c:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800526e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005270:	619a      	str	r2, [r3, #24]
}
 8005272:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005276:	6119      	str	r1, [r3, #16]
 8005278:	4770      	bx	lr
 800527a:	bf00      	nop
 800527c:	e000ed00 	.word	0xe000ed00

08005280 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8005280:	4770      	bx	lr
 8005282:	bf00      	nop

08005284 <HAL_SYSTICK_IRQHandler>:
{
 8005284:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8005286:	f7ff fffb 	bl	8005280 <HAL_SYSTICK_Callback>
}
 800528a:	bd08      	pop	{r3, pc}

0800528c <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800528c:	2800      	cmp	r0, #0
 800528e:	d076      	beq.n	800537e <HAL_DMA_Init+0xf2>
{
 8005290:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005292:	4a3c      	ldr	r2, [pc, #240]	@ (8005384 <HAL_DMA_Init+0xf8>)
 8005294:	6804      	ldr	r4, [r0, #0]
 8005296:	4294      	cmp	r4, r2
 8005298:	4603      	mov	r3, r0
 800529a:	d95c      	bls.n	8005356 <HAL_DMA_Init+0xca>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800529c:	493a      	ldr	r1, [pc, #232]	@ (8005388 <HAL_DMA_Init+0xfc>)
 800529e:	4a3b      	ldr	r2, [pc, #236]	@ (800538c <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA2;
 80052a0:	483b      	ldr	r0, [pc, #236]	@ (8005390 <HAL_DMA_Init+0x104>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80052a2:	4421      	add	r1, r4
 80052a4:	fba2 2101 	umull	r2, r1, r2, r1
 80052a8:	0909      	lsrs	r1, r1, #4
 80052aa:	0089      	lsls	r1, r1, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80052ac:	2202      	movs	r2, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80052ae:	689d      	ldr	r5, [r3, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 80052b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 80052b4:	68da      	ldr	r2, [r3, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80052b6:	4e35      	ldr	r6, [pc, #212]	@ (800538c <HAL_DMA_Init+0x100>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80052b8:	4f36      	ldr	r7, [pc, #216]	@ (8005394 <HAL_DMA_Init+0x108>)
 80052ba:	e9c3 0110 	strd	r0, r1, [r3, #64]	@ 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052be:	6918      	ldr	r0, [r3, #16]
  tmp |=  hdma->Init.Direction        |
 80052c0:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052c2:	4302      	orrs	r2, r0
 80052c4:	6958      	ldr	r0, [r3, #20]
 80052c6:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052c8:	6998      	ldr	r0, [r3, #24]
 80052ca:	4302      	orrs	r2, r0
 80052cc:	69d8      	ldr	r0, [r3, #28]
 80052ce:	4302      	orrs	r2, r0
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80052d0:	b2e0      	uxtb	r0, r4
 80052d2:	3808      	subs	r0, #8
 80052d4:	fba6 6000 	umull	r6, r0, r6, r0
  tmp = hdma->Instance->CCR;
 80052d8:	6826      	ldr	r6, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80052da:	f426 4cff 	bic.w	ip, r6, #32640	@ 0x7f80
          hdma->Init.Mode                | hdma->Init.Priority;
 80052de:	6a1e      	ldr	r6, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80052e0:	f02c 0c70 	bic.w	ip, ip, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 80052e4:	4332      	orrs	r2, r6
  tmp |=  hdma->Init.Direction        |
 80052e6:	ea42 020c 	orr.w	r2, r2, ip
  hdma->Instance->CCR = tmp;
 80052ea:	6022      	str	r2, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80052ec:	4e25      	ldr	r6, [pc, #148]	@ (8005384 <HAL_DMA_Init+0xf8>)
 80052ee:	4a2a      	ldr	r2, [pc, #168]	@ (8005398 <HAL_DMA_Init+0x10c>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80052f0:	f3c0 1004 	ubfx	r0, r0, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80052f4:	42b4      	cmp	r4, r6
 80052f6:	bf98      	it	ls
 80052f8:	463a      	movls	r2, r7
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80052fa:	f206 4679 	addw	r6, r6, #1145	@ 0x479
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80052fe:	2401      	movs	r4, #1
 8005300:	fa04 f000 	lsl.w	r0, r4, r0
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005304:	64de      	str	r6, [r3, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005306:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800530a:	eb01 0602 	add.w	r6, r1, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800530e:	6518      	str	r0, [r3, #80]	@ 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005310:	649e      	str	r6, [r3, #72]	@ 0x48
 8005312:	ea4f 0191 	mov.w	r1, r1, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005316:	d027      	beq.n	8005368 <HAL_DMA_Init+0xdc>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005318:	685e      	ldr	r6, [r3, #4]
 800531a:	b2f5      	uxtb	r5, r6
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800531c:	3e01      	subs	r6, #1
 800531e:	2e03      	cmp	r6, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005320:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005324:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005328:	d824      	bhi.n	8005374 <HAL_DMA_Init+0xe8>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800532a:	4a1c      	ldr	r2, [pc, #112]	@ (800539c <HAL_DMA_Init+0x110>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800532c:	481c      	ldr	r0, [pc, #112]	@ (80053a0 <HAL_DMA_Init+0x114>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800532e:	442a      	add	r2, r5
 8005330:	0092      	lsls	r2, r2, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005332:	3d01      	subs	r5, #1
 8005334:	40ac      	lsls	r4, r5
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005336:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005338:	e9c3 2015 	strd	r2, r0, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800533c:	65dc      	str	r4, [r3, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800533e:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005340:	4a18      	ldr	r2, [pc, #96]	@ (80053a4 <HAL_DMA_Init+0x118>)
 8005342:	6454      	str	r4, [r2, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005344:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8005346:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005348:	63d8      	str	r0, [r3, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 800534a:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 800534e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 8005352:	bcf0      	pop	{r4, r5, r6, r7}
 8005354:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005356:	4914      	ldr	r1, [pc, #80]	@ (80053a8 <HAL_DMA_Init+0x11c>)
 8005358:	4a0c      	ldr	r2, [pc, #48]	@ (800538c <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA1;
 800535a:	4814      	ldr	r0, [pc, #80]	@ (80053ac <HAL_DMA_Init+0x120>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800535c:	4421      	add	r1, r4
 800535e:	fba2 2101 	umull	r2, r1, r2, r1
 8005362:	0909      	lsrs	r1, r1, #4
 8005364:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 8005366:	e7a1      	b.n	80052ac <HAL_DMA_Init+0x20>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005368:	2400      	movs	r4, #0
 800536a:	605c      	str	r4, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800536c:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005370:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    hdma->DMAmuxRequestGen = 0U;
 8005374:	2200      	movs	r2, #0
 8005376:	e9c3 2215 	strd	r2, r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800537a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800537c:	e7e2      	b.n	8005344 <HAL_DMA_Init+0xb8>
    return HAL_ERROR;
 800537e:	2001      	movs	r0, #1
}
 8005380:	4770      	bx	lr
 8005382:	bf00      	nop
 8005384:	40020407 	.word	0x40020407
 8005388:	bffdfbf8 	.word	0xbffdfbf8
 800538c:	cccccccd 	.word	0xcccccccd
 8005390:	40020400 	.word	0x40020400
 8005394:	40020800 	.word	0x40020800
 8005398:	40020820 	.word	0x40020820
 800539c:	1000823f 	.word	0x1000823f
 80053a0:	40020940 	.word	0x40020940
 80053a4:	40020900 	.word	0x40020900
 80053a8:	bffdfff8 	.word	0xbffdfff8
 80053ac:	40020000 	.word	0x40020000

080053b0 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80053b0:	680b      	ldr	r3, [r1, #0]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f000 8198 	beq.w	80056e8 <HAL_GPIO_Init+0x338>
{
 80053b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053bc:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 80053c0:	b085      	sub	sp, #20
  uint32_t position = 0x00U;
 80053c2:	f04f 0200 	mov.w	r2, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80053c6:	f04f 0b01 	mov.w	fp, #1
 80053ca:	f000 810d 	beq.w	80055e8 <HAL_GPIO_Init+0x238>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80053ce:	f8df e34c 	ldr.w	lr, [pc, #844]	@ 800571c <HAL_GPIO_Init+0x36c>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80053d2:	9300      	str	r3, [sp, #0]
    if (iocurrent != 0x00u)
 80053d4:	9b00      	ldr	r3, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80053d6:	fa0b fc02 	lsl.w	ip, fp, r2
    if (iocurrent != 0x00u)
 80053da:	ea1c 0a03 	ands.w	sl, ip, r3
 80053de:	d077      	beq.n	80054d0 <HAL_GPIO_Init+0x120>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80053e0:	684d      	ldr	r5, [r1, #4]
 80053e2:	f005 0703 	and.w	r7, r5, #3
 80053e6:	0054      	lsls	r4, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80053e8:	2303      	movs	r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80053ea:	f107 38ff 	add.w	r8, r7, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80053ee:	fa03 f604 	lsl.w	r6, r3, r4
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80053f2:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80053f6:	ea6f 0606 	mvn.w	r6, r6
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80053fa:	f240 8119 	bls.w	8005630 <HAL_GPIO_Init+0x280>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80053fe:	2f03      	cmp	r7, #3
 8005400:	f040 8179 	bne.w	80056f6 <HAL_GPIO_Init+0x346>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005404:	fa07 f404 	lsl.w	r4, r7, r4
      temp = GPIOx->MODER;
 8005408:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800540a:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800540c:	4334      	orrs	r4, r6
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800540e:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8005412:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005414:	d05c      	beq.n	80054d0 <HAL_GPIO_Init+0x120>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005416:	4ebe      	ldr	r6, [pc, #760]	@ (8005710 <HAL_GPIO_Init+0x360>)
 8005418:	6e34      	ldr	r4, [r6, #96]	@ 0x60
 800541a:	f044 0401 	orr.w	r4, r4, #1
 800541e:	6634      	str	r4, [r6, #96]	@ 0x60
 8005420:	6e34      	ldr	r4, [r6, #96]	@ 0x60
 8005422:	f004 0401 	and.w	r4, r4, #1
 8005426:	9403      	str	r4, [sp, #12]
 8005428:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 800542a:	f022 0403 	bic.w	r4, r2, #3
 800542e:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005432:	f002 0703 	and.w	r7, r2, #3
 8005436:	230f      	movs	r3, #15
 8005438:	f504 3480 	add.w	r4, r4, #65536	@ 0x10000
 800543c:	00bf      	lsls	r7, r7, #2
 800543e:	fa03 fc07 	lsl.w	ip, r3, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005442:	4bb4      	ldr	r3, [pc, #720]	@ (8005714 <HAL_GPIO_Init+0x364>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8005444:	68a6      	ldr	r6, [r4, #8]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005446:	4298      	cmp	r0, r3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005448:	ea26 060c 	bic.w	r6, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800544c:	f000 8140 	beq.w	80056d0 <HAL_GPIO_Init+0x320>
 8005450:	4bb1      	ldr	r3, [pc, #708]	@ (8005718 <HAL_GPIO_Init+0x368>)
 8005452:	4298      	cmp	r0, r3
 8005454:	f000 812d 	beq.w	80056b2 <HAL_GPIO_Init+0x302>
 8005458:	f8df c2c4 	ldr.w	ip, [pc, #708]	@ 8005720 <HAL_GPIO_Init+0x370>
 800545c:	4560      	cmp	r0, ip
 800545e:	f000 813d 	beq.w	80056dc <HAL_GPIO_Init+0x32c>
 8005462:	f8df c2c0 	ldr.w	ip, [pc, #704]	@ 8005724 <HAL_GPIO_Init+0x374>
 8005466:	4560      	cmp	r0, ip
 8005468:	f000 813f 	beq.w	80056ea <HAL_GPIO_Init+0x33a>
 800546c:	f8df c2b8 	ldr.w	ip, [pc, #696]	@ 8005728 <HAL_GPIO_Init+0x378>
 8005470:	4560      	cmp	r0, ip
 8005472:	bf0c      	ite	eq
 8005474:	f04f 0c05 	moveq.w	ip, #5
 8005478:	f04f 0c06 	movne.w	ip, #6
 800547c:	fa0c f707 	lsl.w	r7, ip, r7
 8005480:	433e      	orrs	r6, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005482:	60a6      	str	r6, [r4, #8]
        temp = EXTI->RTSR1;
 8005484:	f8de 4008 	ldr.w	r4, [lr, #8]
        temp &= ~(iocurrent);
 8005488:	ea6f 060a 	mvn.w	r6, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800548c:	02ef      	lsls	r7, r5, #11
        temp &= ~(iocurrent);
 800548e:	bf54      	ite	pl
 8005490:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8005492:	ea4a 0404 	orrmi.w	r4, sl, r4
        }
        EXTI->RTSR1 = temp;
 8005496:	f8ce 4008 	str.w	r4, [lr, #8]

        temp = EXTI->FTSR1;
 800549a:	f8de 400c 	ldr.w	r4, [lr, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800549e:	02ab      	lsls	r3, r5, #10
        temp &= ~(iocurrent);
 80054a0:	bf54      	ite	pl
 80054a2:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80054a4:	ea4a 0404 	orrmi.w	r4, sl, r4
        }
        EXTI->FTSR1 = temp;
 80054a8:	f8ce 400c 	str.w	r4, [lr, #12]

        temp = EXTI->EMR1;
 80054ac:	f8de 4004 	ldr.w	r4, [lr, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80054b0:	03af      	lsls	r7, r5, #14
        temp &= ~(iocurrent);
 80054b2:	bf54      	ite	pl
 80054b4:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80054b6:	ea4a 0404 	orrmi.w	r4, sl, r4
        }
        EXTI->EMR1 = temp;
 80054ba:	f8ce 4004 	str.w	r4, [lr, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80054be:	f8de 4000 	ldr.w	r4, [lr]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80054c2:	03eb      	lsls	r3, r5, #15
        temp &= ~(iocurrent);
 80054c4:	bf54      	ite	pl
 80054c6:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80054c8:	ea4a 0404 	orrmi.w	r4, sl, r4
        }
        EXTI->IMR1 = temp;
 80054cc:	f8ce 4000 	str.w	r4, [lr]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80054d0:	9b00      	ldr	r3, [sp, #0]
      }
    }

    position++;
 80054d2:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 80054d4:	fa33 f402 	lsrs.w	r4, r3, r2
 80054d8:	f47f af7c 	bne.w	80053d4 <HAL_GPIO_Init+0x24>
  }
}
 80054dc:	b005      	add	sp, #20
 80054de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 80054e2:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80054e6:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80054e8:	ea0a 0909 	and.w	r9, sl, r9
        temp |= (GPIO_Init->Speed << (position * 2U));
 80054ec:	fa06 f807 	lsl.w	r8, r6, r7
 80054f0:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 80054f4:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 80054f8:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80054fc:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005500:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 8005504:	fa0e fe02 	lsl.w	lr, lr, r2
 8005508:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 800550c:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 8005510:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005514:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005516:	ea0a 0808 	and.w	r8, sl, r8
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800551a:	fa06 fe07 	lsl.w	lr, r6, r7
 800551e:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005522:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 8005524:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005528:	d119      	bne.n	800555e <HAL_GPIO_Init+0x1ae>
        temp = GPIOx->AFR[position >> 3U];
 800552a:	ea4f 0ed2 	mov.w	lr, r2, lsr #3
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800552e:	690e      	ldr	r6, [r1, #16]
 8005530:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005534:	f002 0807 	and.w	r8, r2, #7
 8005538:	f10e 4e90 	add.w	lr, lr, #1207959552	@ 0x48000000
 800553c:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005540:	fa06 f608 	lsl.w	r6, r6, r8
        temp = GPIOx->AFR[position >> 3U];
 8005544:	f8de 9020 	ldr.w	r9, [lr, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005548:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800554a:	260f      	movs	r6, #15
 800554c:	fa06 f808 	lsl.w	r8, r6, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005550:	9e00      	ldr	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005552:	ea29 0908 	bic.w	r9, r9, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005556:	ea46 0809 	orr.w	r8, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 800555a:	f8ce 8020 	str.w	r8, [lr, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800555e:	40bc      	lsls	r4, r7
      temp = GPIOx->MODER;
 8005560:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005562:	ea07 070a 	and.w	r7, r7, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005566:	433c      	orrs	r4, r7
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005568:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 800556c:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800556e:	d036      	beq.n	80055de <HAL_GPIO_Init+0x22e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005570:	4f67      	ldr	r7, [pc, #412]	@ (8005710 <HAL_GPIO_Init+0x360>)
 8005572:	6e3c      	ldr	r4, [r7, #96]	@ 0x60
 8005574:	f044 0401 	orr.w	r4, r4, #1
 8005578:	663c      	str	r4, [r7, #96]	@ 0x60
 800557a:	6e3c      	ldr	r4, [r7, #96]	@ 0x60
 800557c:	f004 0401 	and.w	r4, r4, #1
 8005580:	9403      	str	r4, [sp, #12]
 8005582:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8005584:	f022 0403 	bic.w	r4, r2, #3
 8005588:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 800558c:	f504 3480 	add.w	r4, r4, #65536	@ 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005590:	f002 0703 	and.w	r7, r2, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8005594:	f8d4 e008 	ldr.w	lr, [r4, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005598:	260f      	movs	r6, #15
 800559a:	00bf      	lsls	r7, r7, #2
 800559c:	fa06 f707 	lsl.w	r7, r6, r7
 80055a0:	ea2e 0707 	bic.w	r7, lr, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80055a4:	60a7      	str	r7, [r4, #8]
        temp = EXTI->RTSR1;
 80055a6:	4c5d      	ldr	r4, [pc, #372]	@ (800571c <HAL_GPIO_Init+0x36c>)
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80055a8:	02ee      	lsls	r6, r5, #11
        temp = EXTI->RTSR1;
 80055aa:	68a4      	ldr	r4, [r4, #8]
        temp &= ~(iocurrent);
 80055ac:	ea6f 070c 	mvn.w	r7, ip
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80055b0:	d47c      	bmi.n	80056ac <HAL_GPIO_Init+0x2fc>
        temp &= ~(iocurrent);
 80055b2:	403c      	ands	r4, r7
        EXTI->RTSR1 = temp;
 80055b4:	4e59      	ldr	r6, [pc, #356]	@ (800571c <HAL_GPIO_Init+0x36c>)
 80055b6:	60b4      	str	r4, [r6, #8]
        temp = EXTI->FTSR1;
 80055b8:	68f4      	ldr	r4, [r6, #12]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80055ba:	02ae      	lsls	r6, r5, #10
 80055bc:	f100 8085 	bmi.w	80056ca <HAL_GPIO_Init+0x31a>
        temp &= ~(iocurrent);
 80055c0:	403c      	ands	r4, r7
        EXTI->FTSR1 = temp;
 80055c2:	4e56      	ldr	r6, [pc, #344]	@ (800571c <HAL_GPIO_Init+0x36c>)
 80055c4:	60f4      	str	r4, [r6, #12]
        temp = EXTI->EMR1;
 80055c6:	6874      	ldr	r4, [r6, #4]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80055c8:	03ae      	lsls	r6, r5, #14
 80055ca:	d47b      	bmi.n	80056c4 <HAL_GPIO_Init+0x314>
        temp &= ~(iocurrent);
 80055cc:	403c      	ands	r4, r7
        EXTI->EMR1 = temp;
 80055ce:	4e53      	ldr	r6, [pc, #332]	@ (800571c <HAL_GPIO_Init+0x36c>)
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80055d0:	03ed      	lsls	r5, r5, #15
        EXTI->EMR1 = temp;
 80055d2:	6074      	str	r4, [r6, #4]
        temp = EXTI->IMR1;
 80055d4:	6834      	ldr	r4, [r6, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80055d6:	d472      	bmi.n	80056be <HAL_GPIO_Init+0x30e>
        temp &= ~(iocurrent);
 80055d8:	403c      	ands	r4, r7
        EXTI->IMR1 = temp;
 80055da:	4d50      	ldr	r5, [pc, #320]	@ (800571c <HAL_GPIO_Init+0x36c>)
 80055dc:	602c      	str	r4, [r5, #0]
    position++;
 80055de:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 80055e0:	fa33 f402 	lsrs.w	r4, r3, r2
 80055e4:	f43f af7a 	beq.w	80054dc <HAL_GPIO_Init+0x12c>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80055e8:	fa0b fe02 	lsl.w	lr, fp, r2
    if (iocurrent != 0x00u)
 80055ec:	ea13 0c0e 	ands.w	ip, r3, lr
 80055f0:	d0f5      	beq.n	80055de <HAL_GPIO_Init+0x22e>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80055f2:	684d      	ldr	r5, [r1, #4]
 80055f4:	0057      	lsls	r7, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80055f6:	2603      	movs	r6, #3
 80055f8:	fa06 f807 	lsl.w	r8, r6, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80055fc:	f005 0403 	and.w	r4, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005600:	ea6f 0a08 	mvn.w	sl, r8
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005604:	f104 38ff 	add.w	r8, r4, #4294967295
 8005608:	f1b8 0f01 	cmp.w	r8, #1
 800560c:	f67f af69 	bls.w	80054e2 <HAL_GPIO_Init+0x132>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005610:	2c03      	cmp	r4, #3
 8005612:	d0a4      	beq.n	800555e <HAL_GPIO_Init+0x1ae>
        temp = GPIOx->PUPDR;
 8005614:	f04f 4890 	mov.w	r8, #1207959552	@ 0x48000000
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005618:	688e      	ldr	r6, [r1, #8]
        temp = GPIOx->PUPDR;
 800561a:	f8d8 900c 	ldr.w	r9, [r8, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800561e:	fa06 fe07 	lsl.w	lr, r6, r7
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005622:	ea0a 0909 	and.w	r9, sl, r9
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005626:	ea4e 0e09 	orr.w	lr, lr, r9
        GPIOx->PUPDR = temp;
 800562a:	f8c8 e00c 	str.w	lr, [r8, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800562e:	e796      	b.n	800555e <HAL_GPIO_Init+0x1ae>
        temp = GPIOx->OSPEEDR;
 8005630:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005634:	68cb      	ldr	r3, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005636:	ea09 0906 	and.w	r9, r9, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 800563a:	fa03 f804 	lsl.w	r8, r3, r4
 800563e:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8005642:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8005646:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800564a:	688b      	ldr	r3, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800564c:	ea28 080c 	bic.w	r8, r8, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005650:	f3c5 1c00 	ubfx	ip, r5, #4, #1
 8005654:	fa0c fc02 	lsl.w	ip, ip, r2
 8005658:	ea4c 0c08 	orr.w	ip, ip, r8
        GPIOx->OTYPER = temp;
 800565c:	f8c0 c004 	str.w	ip, [r0, #4]
        temp = GPIOx->PUPDR;
 8005660:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005664:	fa03 fc04 	lsl.w	ip, r3, r4
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005668:	ea08 0806 	and.w	r8, r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800566c:	ea4c 0c08 	orr.w	ip, ip, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005670:	2f02      	cmp	r7, #2
        GPIOx->PUPDR = temp;
 8005672:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005676:	f47f aec5 	bne.w	8005404 <HAL_GPIO_Init+0x54>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800567a:	690b      	ldr	r3, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 800567c:	ea4f 08d2 	mov.w	r8, r2, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005680:	f002 0c07 	and.w	ip, r2, #7
 8005684:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8005688:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800568c:	fa03 f30c 	lsl.w	r3, r3, ip
        temp = GPIOx->AFR[position >> 3U];
 8005690:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005694:	9301      	str	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005696:	230f      	movs	r3, #15
 8005698:	fa03 fc0c 	lsl.w	ip, r3, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800569c:	9b01      	ldr	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800569e:	ea29 090c 	bic.w	r9, r9, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80056a2:	ea43 0c09 	orr.w	ip, r3, r9
        GPIOx->AFR[position >> 3U] = temp;
 80056a6:	f8c8 c020 	str.w	ip, [r8, #32]
 80056aa:	e6ab      	b.n	8005404 <HAL_GPIO_Init+0x54>
          temp |= iocurrent;
 80056ac:	ea44 040c 	orr.w	r4, r4, ip
 80056b0:	e780      	b.n	80055b4 <HAL_GPIO_Init+0x204>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80056b2:	f04f 0c02 	mov.w	ip, #2
 80056b6:	fa0c f707 	lsl.w	r7, ip, r7
 80056ba:	433e      	orrs	r6, r7
 80056bc:	e6e1      	b.n	8005482 <HAL_GPIO_Init+0xd2>
          temp |= iocurrent;
 80056be:	ea4c 0404 	orr.w	r4, ip, r4
 80056c2:	e78a      	b.n	80055da <HAL_GPIO_Init+0x22a>
          temp |= iocurrent;
 80056c4:	ea44 040c 	orr.w	r4, r4, ip
 80056c8:	e781      	b.n	80055ce <HAL_GPIO_Init+0x21e>
          temp |= iocurrent;
 80056ca:	ea4c 0404 	orr.w	r4, ip, r4
 80056ce:	e778      	b.n	80055c2 <HAL_GPIO_Init+0x212>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80056d0:	f04f 0c01 	mov.w	ip, #1
 80056d4:	fa0c f707 	lsl.w	r7, ip, r7
 80056d8:	433e      	orrs	r6, r7
 80056da:	e6d2      	b.n	8005482 <HAL_GPIO_Init+0xd2>
 80056dc:	f04f 0c03 	mov.w	ip, #3
 80056e0:	fa0c f707 	lsl.w	r7, ip, r7
 80056e4:	433e      	orrs	r6, r7
 80056e6:	e6cc      	b.n	8005482 <HAL_GPIO_Init+0xd2>
 80056e8:	4770      	bx	lr
 80056ea:	f04f 0c04 	mov.w	ip, #4
 80056ee:	fa0c f707 	lsl.w	r7, ip, r7
 80056f2:	433e      	orrs	r6, r7
 80056f4:	e6c5      	b.n	8005482 <HAL_GPIO_Init+0xd2>
        temp = GPIOx->PUPDR;
 80056f6:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80056fa:	688b      	ldr	r3, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80056fc:	ea08 0806 	and.w	r8, r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005700:	fa03 fc04 	lsl.w	ip, r3, r4
 8005704:	ea4c 0c08 	orr.w	ip, ip, r8
        GPIOx->PUPDR = temp;
 8005708:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800570c:	e67a      	b.n	8005404 <HAL_GPIO_Init+0x54>
 800570e:	bf00      	nop
 8005710:	40021000 	.word	0x40021000
 8005714:	48000400 	.word	0x48000400
 8005718:	48000800 	.word	0x48000800
 800571c:	40010400 	.word	0x40010400
 8005720:	48000c00 	.word	0x48000c00
 8005724:	48001000 	.word	0x48001000
 8005728:	48001400 	.word	0x48001400

0800572c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800572c:	b10a      	cbz	r2, 8005732 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800572e:	6181      	str	r1, [r0, #24]
 8005730:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005732:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8005734:	4770      	bx	lr
 8005736:	bf00      	nop

08005738 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005738:	4a35      	ldr	r2, [pc, #212]	@ (8005810 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 800573a:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800573c:	b960      	cbnz	r0, 8005758 <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800573e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005742:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005746:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800574a:	d01b      	beq.n	8005784 <HAL_PWREx_ControlVoltageScaling+0x4c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800574c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005750:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005754:	2000      	movs	r0, #0
}
 8005756:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005758:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800575c:	d006      	beq.n	800576c <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800575e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005762:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005766:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005768:	2000      	movs	r0, #0
}
 800576a:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800576c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005770:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005774:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005778:	d029      	beq.n	80057ce <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800577a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800577e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005782:	e7f1      	b.n	8005768 <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005784:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005788:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800578c:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800578e:	4821      	ldr	r0, [pc, #132]	@ (8005814 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8005790:	4921      	ldr	r1, [pc, #132]	@ (8005818 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005792:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005796:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800579a:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800579c:	6803      	ldr	r3, [r0, #0]
 800579e:	2032      	movs	r0, #50	@ 0x32
 80057a0:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057a4:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80057a6:	fba1 1303 	umull	r1, r3, r1, r3
 80057aa:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057ac:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80057ae:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057b2:	d506      	bpl.n	80057c2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 80057b4:	e000      	b.n	80057b8 <HAL_PWREx_ControlVoltageScaling+0x80>
 80057b6:	b123      	cbz	r3, 80057c2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 80057b8:	6951      	ldr	r1, [r2, #20]
 80057ba:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 80057bc:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057c0:	d4f9      	bmi.n	80057b6 <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80057c2:	4b13      	ldr	r3, [pc, #76]	@ (8005810 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 80057c4:	695b      	ldr	r3, [r3, #20]
 80057c6:	055b      	lsls	r3, r3, #21
 80057c8:	d5ce      	bpl.n	8005768 <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 80057ca:	2003      	movs	r0, #3
 80057cc:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80057ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057d2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80057d6:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80057d8:	480e      	ldr	r0, [pc, #56]	@ (8005814 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 80057da:	490f      	ldr	r1, [pc, #60]	@ (8005818 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80057dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80057e0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80057e4:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80057e6:	6803      	ldr	r3, [r0, #0]
 80057e8:	2032      	movs	r0, #50	@ 0x32
 80057ea:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057ee:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80057f0:	fba1 1303 	umull	r1, r3, r1, r3
 80057f4:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057f6:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80057f8:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057fc:	d5e1      	bpl.n	80057c2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 80057fe:	e001      	b.n	8005804 <HAL_PWREx_ControlVoltageScaling+0xcc>
 8005800:	2b00      	cmp	r3, #0
 8005802:	d0de      	beq.n	80057c2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005804:	6951      	ldr	r1, [r2, #20]
 8005806:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005808:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800580c:	d5d9      	bpl.n	80057c2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 800580e:	e7f7      	b.n	8005800 <HAL_PWREx_ControlVoltageScaling+0xc8>
 8005810:	40007000 	.word	0x40007000
 8005814:	200003ac 	.word	0x200003ac
 8005818:	431bde83 	.word	0x431bde83

0800581c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800581c:	4a02      	ldr	r2, [pc, #8]	@ (8005828 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 800581e:	6893      	ldr	r3, [r2, #8]
 8005820:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005824:	6093      	str	r3, [r2, #8]
}
 8005826:	4770      	bx	lr
 8005828:	40007000 	.word	0x40007000

0800582c <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800582c:	2800      	cmp	r0, #0
 800582e:	f000 81bd 	beq.w	8005bac <HAL_RCC_OscConfig+0x380>
{
 8005832:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005836:	6803      	ldr	r3, [r0, #0]
 8005838:	07d9      	lsls	r1, r3, #31
{
 800583a:	b082      	sub	sp, #8
 800583c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800583e:	d512      	bpl.n	8005866 <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005840:	49a6      	ldr	r1, [pc, #664]	@ (8005adc <HAL_RCC_OscConfig+0x2b0>)
 8005842:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005844:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005846:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800584a:	2a0c      	cmp	r2, #12
 800584c:	f000 80d0 	beq.w	80059f0 <HAL_RCC_OscConfig+0x1c4>
 8005850:	2a08      	cmp	r2, #8
 8005852:	f040 80d2 	bne.w	80059fa <HAL_RCC_OscConfig+0x1ce>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005856:	4aa1      	ldr	r2, [pc, #644]	@ (8005adc <HAL_RCC_OscConfig+0x2b0>)
 8005858:	6812      	ldr	r2, [r2, #0]
 800585a:	0392      	lsls	r2, r2, #14
 800585c:	d503      	bpl.n	8005866 <HAL_RCC_OscConfig+0x3a>
 800585e:	6862      	ldr	r2, [r4, #4]
 8005860:	2a00      	cmp	r2, #0
 8005862:	f000 8137 	beq.w	8005ad4 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005866:	079a      	lsls	r2, r3, #30
 8005868:	d522      	bpl.n	80058b0 <HAL_RCC_OscConfig+0x84>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800586a:	4a9c      	ldr	r2, [pc, #624]	@ (8005adc <HAL_RCC_OscConfig+0x2b0>)
 800586c:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800586e:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005870:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005874:	2b0c      	cmp	r3, #12
 8005876:	f000 80f8 	beq.w	8005a6a <HAL_RCC_OscConfig+0x23e>
 800587a:	2b04      	cmp	r3, #4
 800587c:	f040 80fa 	bne.w	8005a74 <HAL_RCC_OscConfig+0x248>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005880:	4b96      	ldr	r3, [pc, #600]	@ (8005adc <HAL_RCC_OscConfig+0x2b0>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	055b      	lsls	r3, r3, #21
 8005886:	d503      	bpl.n	8005890 <HAL_RCC_OscConfig+0x64>
 8005888:	68e3      	ldr	r3, [r4, #12]
 800588a:	2b00      	cmp	r3, #0
 800588c:	f000 8122 	beq.w	8005ad4 <HAL_RCC_OscConfig+0x2a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005890:	4a92      	ldr	r2, [pc, #584]	@ (8005adc <HAL_RCC_OscConfig+0x2b0>)
 8005892:	6920      	ldr	r0, [r4, #16]
 8005894:	6853      	ldr	r3, [r2, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005896:	4992      	ldr	r1, [pc, #584]	@ (8005ae0 <HAL_RCC_OscConfig+0x2b4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005898:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800589c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80058a0:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80058a2:	6808      	ldr	r0, [r1, #0]
 80058a4:	f7fe fd34 	bl	8004310 <HAL_InitTick>
 80058a8:	2800      	cmp	r0, #0
 80058aa:	f040 8113 	bne.w	8005ad4 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058ae:	6823      	ldr	r3, [r4, #0]
 80058b0:	071a      	lsls	r2, r3, #28
 80058b2:	d519      	bpl.n	80058e8 <HAL_RCC_OscConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058b4:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058b6:	4d89      	ldr	r5, [pc, #548]	@ (8005adc <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	f000 80c2 	beq.w	8005a42 <HAL_RCC_OscConfig+0x216>
      __HAL_RCC_LSI_ENABLE();
 80058be:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80058c2:	f043 0301 	orr.w	r3, r3, #1
 80058c6:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ca:	f7fe fd6b 	bl	80043a4 <HAL_GetTick>
 80058ce:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058d0:	e005      	b.n	80058de <HAL_RCC_OscConfig+0xb2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058d2:	f7fe fd67 	bl	80043a4 <HAL_GetTick>
 80058d6:	1b80      	subs	r0, r0, r6
 80058d8:	2802      	cmp	r0, #2
 80058da:	f200 8117 	bhi.w	8005b0c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058de:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80058e2:	079b      	lsls	r3, r3, #30
 80058e4:	d5f5      	bpl.n	80058d2 <HAL_RCC_OscConfig+0xa6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058e6:	6823      	ldr	r3, [r4, #0]
 80058e8:	075d      	lsls	r5, r3, #29
 80058ea:	d541      	bpl.n	8005970 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80058ec:	4b7b      	ldr	r3, [pc, #492]	@ (8005adc <HAL_RCC_OscConfig+0x2b0>)
 80058ee:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80058f0:	00d0      	lsls	r0, r2, #3
 80058f2:	f100 810f 	bmi.w	8005b14 <HAL_RCC_OscConfig+0x2e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058f6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80058f8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80058fc:	659a      	str	r2, [r3, #88]	@ 0x58
 80058fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005900:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005904:	9301      	str	r3, [sp, #4]
 8005906:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005908:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800590a:	4e76      	ldr	r6, [pc, #472]	@ (8005ae4 <HAL_RCC_OscConfig+0x2b8>)
 800590c:	6833      	ldr	r3, [r6, #0]
 800590e:	05d9      	lsls	r1, r3, #23
 8005910:	f140 812e 	bpl.w	8005b70 <HAL_RCC_OscConfig+0x344>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005914:	68a3      	ldr	r3, [r4, #8]
 8005916:	2b01      	cmp	r3, #1
 8005918:	f000 80fe 	beq.w	8005b18 <HAL_RCC_OscConfig+0x2ec>
 800591c:	2b05      	cmp	r3, #5
 800591e:	f000 8184 	beq.w	8005c2a <HAL_RCC_OscConfig+0x3fe>
 8005922:	4e6e      	ldr	r6, [pc, #440]	@ (8005adc <HAL_RCC_OscConfig+0x2b0>)
 8005924:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8005928:	f022 0201 	bic.w	r2, r2, #1
 800592c:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
 8005930:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8005934:	f022 0204 	bic.w	r2, r2, #4
 8005938:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800593c:	2b00      	cmp	r3, #0
 800593e:	f040 80f2 	bne.w	8005b26 <HAL_RCC_OscConfig+0x2fa>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005942:	f7fe fd2f 	bl	80043a4 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005946:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 800594a:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800594c:	e005      	b.n	800595a <HAL_RCC_OscConfig+0x12e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800594e:	f7fe fd29 	bl	80043a4 <HAL_GetTick>
 8005952:	1bc0      	subs	r0, r0, r7
 8005954:	4540      	cmp	r0, r8
 8005956:	f200 80d9 	bhi.w	8005b0c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800595a:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 800595e:	0799      	lsls	r1, r3, #30
 8005960:	d4f5      	bmi.n	800594e <HAL_RCC_OscConfig+0x122>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005962:	b125      	cbz	r5, 800596e <HAL_RCC_OscConfig+0x142>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005964:	4a5d      	ldr	r2, [pc, #372]	@ (8005adc <HAL_RCC_OscConfig+0x2b0>)
 8005966:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8005968:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800596c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800596e:	6823      	ldr	r3, [r4, #0]
 8005970:	069a      	lsls	r2, r3, #26
 8005972:	d518      	bpl.n	80059a6 <HAL_RCC_OscConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005974:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005976:	4d59      	ldr	r5, [pc, #356]	@ (8005adc <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005978:	2b00      	cmp	r3, #0
 800597a:	f000 80e5 	beq.w	8005b48 <HAL_RCC_OscConfig+0x31c>
      __HAL_RCC_HSI48_ENABLE();
 800597e:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8005982:	f043 0301 	orr.w	r3, r3, #1
 8005986:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800598a:	f7fe fd0b 	bl	80043a4 <HAL_GetTick>
 800598e:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005990:	e005      	b.n	800599e <HAL_RCC_OscConfig+0x172>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005992:	f7fe fd07 	bl	80043a4 <HAL_GetTick>
 8005996:	1b80      	subs	r0, r0, r6
 8005998:	2802      	cmp	r0, #2
 800599a:	f200 80b7 	bhi.w	8005b0c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800599e:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80059a2:	079b      	lsls	r3, r3, #30
 80059a4:	d5f5      	bpl.n	8005992 <HAL_RCC_OscConfig+0x166>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80059a6:	69e3      	ldr	r3, [r4, #28]
 80059a8:	b1f3      	cbz	r3, 80059e8 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80059aa:	4d4c      	ldr	r5, [pc, #304]	@ (8005adc <HAL_RCC_OscConfig+0x2b0>)
 80059ac:	68aa      	ldr	r2, [r5, #8]
 80059ae:	f002 020c 	and.w	r2, r2, #12
 80059b2:	2a0c      	cmp	r2, #12
 80059b4:	f000 8147 	beq.w	8005c46 <HAL_RCC_OscConfig+0x41a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80059b8:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059ba:	682b      	ldr	r3, [r5, #0]
 80059bc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80059c0:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80059c2:	f000 80f5 	beq.w	8005bb0 <HAL_RCC_OscConfig+0x384>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059c6:	f7fe fced 	bl	80043a4 <HAL_GetTick>
 80059ca:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059cc:	e005      	b.n	80059da <HAL_RCC_OscConfig+0x1ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059ce:	f7fe fce9 	bl	80043a4 <HAL_GetTick>
 80059d2:	1b00      	subs	r0, r0, r4
 80059d4:	2802      	cmp	r0, #2
 80059d6:	f200 8099 	bhi.w	8005b0c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059da:	682b      	ldr	r3, [r5, #0]
 80059dc:	019b      	lsls	r3, r3, #6
 80059de:	d4f6      	bmi.n	80059ce <HAL_RCC_OscConfig+0x1a2>
            return HAL_TIMEOUT;
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80059e0:	68ea      	ldr	r2, [r5, #12]
 80059e2:	4b41      	ldr	r3, [pc, #260]	@ (8005ae8 <HAL_RCC_OscConfig+0x2bc>)
 80059e4:	4013      	ands	r3, r2
 80059e6:	60eb      	str	r3, [r5, #12]
      }
    }
  }
  }

  return HAL_OK;
 80059e8:	2000      	movs	r0, #0
}
 80059ea:	b002      	add	sp, #8
 80059ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80059f0:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80059f4:	2903      	cmp	r1, #3
 80059f6:	f43f af2e 	beq.w	8005856 <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059fa:	6863      	ldr	r3, [r4, #4]
 80059fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a00:	d055      	beq.n	8005aae <HAL_RCC_OscConfig+0x282>
 8005a02:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005a06:	f000 80c4 	beq.w	8005b92 <HAL_RCC_OscConfig+0x366>
 8005a0a:	4d34      	ldr	r5, [pc, #208]	@ (8005adc <HAL_RCC_OscConfig+0x2b0>)
 8005a0c:	682a      	ldr	r2, [r5, #0]
 8005a0e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005a12:	602a      	str	r2, [r5, #0]
 8005a14:	682a      	ldr	r2, [r5, #0]
 8005a16:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005a1a:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d14b      	bne.n	8005ab8 <HAL_RCC_OscConfig+0x28c>
        tickstart = HAL_GetTick();
 8005a20:	f7fe fcc0 	bl	80043a4 <HAL_GetTick>
 8005a24:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a26:	e004      	b.n	8005a32 <HAL_RCC_OscConfig+0x206>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a28:	f7fe fcbc 	bl	80043a4 <HAL_GetTick>
 8005a2c:	1b80      	subs	r0, r0, r6
 8005a2e:	2864      	cmp	r0, #100	@ 0x64
 8005a30:	d86c      	bhi.n	8005b0c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a32:	682b      	ldr	r3, [r5, #0]
 8005a34:	0399      	lsls	r1, r3, #14
 8005a36:	d4f7      	bmi.n	8005a28 <HAL_RCC_OscConfig+0x1fc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a38:	6823      	ldr	r3, [r4, #0]
 8005a3a:	079a      	lsls	r2, r3, #30
 8005a3c:	f57f af38 	bpl.w	80058b0 <HAL_RCC_OscConfig+0x84>
 8005a40:	e713      	b.n	800586a <HAL_RCC_OscConfig+0x3e>
      __HAL_RCC_LSI_DISABLE();
 8005a42:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8005a46:	f023 0301 	bic.w	r3, r3, #1
 8005a4a:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8005a4e:	f7fe fca9 	bl	80043a4 <HAL_GetTick>
 8005a52:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a54:	e004      	b.n	8005a60 <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a56:	f7fe fca5 	bl	80043a4 <HAL_GetTick>
 8005a5a:	1b80      	subs	r0, r0, r6
 8005a5c:	2802      	cmp	r0, #2
 8005a5e:	d855      	bhi.n	8005b0c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a60:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8005a64:	079f      	lsls	r7, r3, #30
 8005a66:	d4f6      	bmi.n	8005a56 <HAL_RCC_OscConfig+0x22a>
 8005a68:	e73d      	b.n	80058e6 <HAL_RCC_OscConfig+0xba>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a6a:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005a6e:	2a02      	cmp	r2, #2
 8005a70:	f43f af06 	beq.w	8005880 <HAL_RCC_OscConfig+0x54>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005a74:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8005a76:	4d19      	ldr	r5, [pc, #100]	@ (8005adc <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d037      	beq.n	8005aec <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 8005a7c:	682b      	ldr	r3, [r5, #0]
 8005a7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a82:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005a84:	f7fe fc8e 	bl	80043a4 <HAL_GetTick>
 8005a88:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a8a:	e004      	b.n	8005a96 <HAL_RCC_OscConfig+0x26a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a8c:	f7fe fc8a 	bl	80043a4 <HAL_GetTick>
 8005a90:	1b80      	subs	r0, r0, r6
 8005a92:	2802      	cmp	r0, #2
 8005a94:	d83a      	bhi.n	8005b0c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a96:	682b      	ldr	r3, [r5, #0]
 8005a98:	055f      	lsls	r7, r3, #21
 8005a9a:	d5f7      	bpl.n	8005a8c <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a9c:	686b      	ldr	r3, [r5, #4]
 8005a9e:	6922      	ldr	r2, [r4, #16]
 8005aa0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005aa4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005aa8:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005aaa:	6823      	ldr	r3, [r4, #0]
 8005aac:	e700      	b.n	80058b0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005aae:	4a0b      	ldr	r2, [pc, #44]	@ (8005adc <HAL_RCC_OscConfig+0x2b0>)
 8005ab0:	6813      	ldr	r3, [r2, #0]
 8005ab2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ab6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005ab8:	f7fe fc74 	bl	80043a4 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005abc:	4e07      	ldr	r6, [pc, #28]	@ (8005adc <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8005abe:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ac0:	e004      	b.n	8005acc <HAL_RCC_OscConfig+0x2a0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ac2:	f7fe fc6f 	bl	80043a4 <HAL_GetTick>
 8005ac6:	1b40      	subs	r0, r0, r5
 8005ac8:	2864      	cmp	r0, #100	@ 0x64
 8005aca:	d81f      	bhi.n	8005b0c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005acc:	6833      	ldr	r3, [r6, #0]
 8005ace:	039f      	lsls	r7, r3, #14
 8005ad0:	d5f7      	bpl.n	8005ac2 <HAL_RCC_OscConfig+0x296>
 8005ad2:	e7b1      	b.n	8005a38 <HAL_RCC_OscConfig+0x20c>
    return HAL_ERROR;
 8005ad4:	2001      	movs	r0, #1
}
 8005ad6:	b002      	add	sp, #8
 8005ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005adc:	40021000 	.word	0x40021000
 8005ae0:	200003b4 	.word	0x200003b4
 8005ae4:	40007000 	.word	0x40007000
 8005ae8:	feeefffc 	.word	0xfeeefffc
        __HAL_RCC_HSI_DISABLE();
 8005aec:	682b      	ldr	r3, [r5, #0]
 8005aee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005af2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005af4:	f7fe fc56 	bl	80043a4 <HAL_GetTick>
 8005af8:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005afa:	682b      	ldr	r3, [r5, #0]
 8005afc:	0559      	lsls	r1, r3, #21
 8005afe:	f57f aed6 	bpl.w	80058ae <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b02:	f7fe fc4f 	bl	80043a4 <HAL_GetTick>
 8005b06:	1b80      	subs	r0, r0, r6
 8005b08:	2802      	cmp	r0, #2
 8005b0a:	d9f6      	bls.n	8005afa <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 8005b0c:	2003      	movs	r0, #3
}
 8005b0e:	b002      	add	sp, #8
 8005b10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8005b14:	2500      	movs	r5, #0
 8005b16:	e6f8      	b.n	800590a <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b18:	4a65      	ldr	r2, [pc, #404]	@ (8005cb0 <HAL_RCC_OscConfig+0x484>)
 8005b1a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8005b1e:	f043 0301 	orr.w	r3, r3, #1
 8005b22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8005b26:	f7fe fc3d 	bl	80043a4 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b2a:	4f61      	ldr	r7, [pc, #388]	@ (8005cb0 <HAL_RCC_OscConfig+0x484>)
      tickstart = HAL_GetTick();
 8005b2c:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b2e:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b32:	e004      	b.n	8005b3e <HAL_RCC_OscConfig+0x312>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b34:	f7fe fc36 	bl	80043a4 <HAL_GetTick>
 8005b38:	1b80      	subs	r0, r0, r6
 8005b3a:	4540      	cmp	r0, r8
 8005b3c:	d8e6      	bhi.n	8005b0c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b3e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005b42:	079b      	lsls	r3, r3, #30
 8005b44:	d5f6      	bpl.n	8005b34 <HAL_RCC_OscConfig+0x308>
 8005b46:	e70c      	b.n	8005962 <HAL_RCC_OscConfig+0x136>
      __HAL_RCC_HSI48_DISABLE();
 8005b48:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8005b4c:	f023 0301 	bic.w	r3, r3, #1
 8005b50:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8005b54:	f7fe fc26 	bl	80043a4 <HAL_GetTick>
 8005b58:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005b5a:	e004      	b.n	8005b66 <HAL_RCC_OscConfig+0x33a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b5c:	f7fe fc22 	bl	80043a4 <HAL_GetTick>
 8005b60:	1b80      	subs	r0, r0, r6
 8005b62:	2802      	cmp	r0, #2
 8005b64:	d8d2      	bhi.n	8005b0c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005b66:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8005b6a:	079f      	lsls	r7, r3, #30
 8005b6c:	d4f6      	bmi.n	8005b5c <HAL_RCC_OscConfig+0x330>
 8005b6e:	e71a      	b.n	80059a6 <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b70:	6833      	ldr	r3, [r6, #0]
 8005b72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b76:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005b78:	f7fe fc14 	bl	80043a4 <HAL_GetTick>
 8005b7c:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b7e:	6833      	ldr	r3, [r6, #0]
 8005b80:	05da      	lsls	r2, r3, #23
 8005b82:	f53f aec7 	bmi.w	8005914 <HAL_RCC_OscConfig+0xe8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b86:	f7fe fc0d 	bl	80043a4 <HAL_GetTick>
 8005b8a:	1bc0      	subs	r0, r0, r7
 8005b8c:	2802      	cmp	r0, #2
 8005b8e:	d9f6      	bls.n	8005b7e <HAL_RCC_OscConfig+0x352>
 8005b90:	e7bc      	b.n	8005b0c <HAL_RCC_OscConfig+0x2e0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b92:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005b96:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005ba0:	601a      	str	r2, [r3, #0]
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005ba8:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005baa:	e785      	b.n	8005ab8 <HAL_RCC_OscConfig+0x28c>
    return HAL_ERROR;
 8005bac:	2001      	movs	r0, #1
}
 8005bae:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8005bb0:	f7fe fbf8 	bl	80043a4 <HAL_GetTick>
 8005bb4:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005bb6:	e004      	b.n	8005bc2 <HAL_RCC_OscConfig+0x396>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bb8:	f7fe fbf4 	bl	80043a4 <HAL_GetTick>
 8005bbc:	1b80      	subs	r0, r0, r6
 8005bbe:	2802      	cmp	r0, #2
 8005bc0:	d8a4      	bhi.n	8005b0c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005bc2:	682b      	ldr	r3, [r5, #0]
 8005bc4:	0199      	lsls	r1, r3, #6
 8005bc6:	d4f7      	bmi.n	8005bb8 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005bc8:	68e9      	ldr	r1, [r5, #12]
 8005bca:	4b3a      	ldr	r3, [pc, #232]	@ (8005cb4 <HAL_RCC_OscConfig+0x488>)
 8005bcc:	6a22      	ldr	r2, [r4, #32]
 8005bce:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005bd0:	400b      	ands	r3, r1
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	@ 0x28
 8005bd8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005bdc:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8005be0:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	@ 0x30
 8005be4:	3801      	subs	r0, #1
 8005be6:	0849      	lsrs	r1, r1, #1
 8005be8:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8005bec:	3901      	subs	r1, #1
 8005bee:	0852      	lsrs	r2, r2, #1
 8005bf0:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8005bf4:	3a01      	subs	r2, #1
 8005bf6:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8005bfa:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8005bfc:	682b      	ldr	r3, [r5, #0]
 8005bfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c02:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005c04:	68eb      	ldr	r3, [r5, #12]
 8005c06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c0a:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8005c0c:	f7fe fbca 	bl	80043a4 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c10:	4d27      	ldr	r5, [pc, #156]	@ (8005cb0 <HAL_RCC_OscConfig+0x484>)
        tickstart = HAL_GetTick();
 8005c12:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c14:	e005      	b.n	8005c22 <HAL_RCC_OscConfig+0x3f6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c16:	f7fe fbc5 	bl	80043a4 <HAL_GetTick>
 8005c1a:	1b00      	subs	r0, r0, r4
 8005c1c:	2802      	cmp	r0, #2
 8005c1e:	f63f af75 	bhi.w	8005b0c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c22:	682b      	ldr	r3, [r5, #0]
 8005c24:	019a      	lsls	r2, r3, #6
 8005c26:	d5f6      	bpl.n	8005c16 <HAL_RCC_OscConfig+0x3ea>
 8005c28:	e6de      	b.n	80059e8 <HAL_RCC_OscConfig+0x1bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c2a:	4b21      	ldr	r3, [pc, #132]	@ (8005cb0 <HAL_RCC_OscConfig+0x484>)
 8005c2c:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005c30:	f042 0204 	orr.w	r2, r2, #4
 8005c34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8005c38:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005c3c:	f042 0201 	orr.w	r2, r2, #1
 8005c40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005c44:	e76f      	b.n	8005b26 <HAL_RCC_OscConfig+0x2fa>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	f43f af44 	beq.w	8005ad4 <HAL_RCC_OscConfig+0x2a8>
      temp_pllckcfg = RCC->PLLCFGR;
 8005c4c:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c4e:	6a22      	ldr	r2, [r4, #32]
 8005c50:	f003 0103 	and.w	r1, r3, #3
 8005c54:	4291      	cmp	r1, r2
 8005c56:	f47f af3d 	bne.w	8005ad4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005c5a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005c5c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005c60:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c62:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8005c66:	f47f af35 	bne.w	8005ad4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c6a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005c6c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005c70:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8005c74:	f47f af2e 	bne.w	8005ad4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005c78:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005c7a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c7e:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8005c82:	f47f af27 	bne.w	8005ad4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005c86:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8005c88:	0852      	lsrs	r2, r2, #1
 8005c8a:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8005c8e:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005c90:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8005c94:	f47f af1e 	bne.w	8005ad4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005c98:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8005c9a:	0852      	lsrs	r2, r2, #1
 8005c9c:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8005ca0:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005ca2:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8005ca6:	bf14      	ite	ne
 8005ca8:	2001      	movne	r0, #1
 8005caa:	2000      	moveq	r0, #0
 8005cac:	e69d      	b.n	80059ea <HAL_RCC_OscConfig+0x1be>
 8005cae:	bf00      	nop
 8005cb0:	40021000 	.word	0x40021000
 8005cb4:	019f800c 	.word	0x019f800c

08005cb8 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005cb8:	4b18      	ldr	r3, [pc, #96]	@ (8005d1c <HAL_RCC_GetSysClockFreq+0x64>)
 8005cba:	689a      	ldr	r2, [r3, #8]
 8005cbc:	f002 020c 	and.w	r2, r2, #12
 8005cc0:	2a04      	cmp	r2, #4
 8005cc2:	d026      	beq.n	8005d12 <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005cc4:	689a      	ldr	r2, [r3, #8]
 8005cc6:	f002 020c 	and.w	r2, r2, #12
 8005cca:	2a08      	cmp	r2, #8
 8005ccc:	d023      	beq.n	8005d16 <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005cce:	689a      	ldr	r2, [r3, #8]
 8005cd0:	f002 020c 	and.w	r2, r2, #12
 8005cd4:	2a0c      	cmp	r2, #12
 8005cd6:	d001      	beq.n	8005cdc <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8005cd8:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8005cda:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005cdc:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005cde:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005ce0:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005ce2:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 8005ce6:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005ce8:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005cec:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005cf0:	bf0c      	ite	eq
 8005cf2:	4b0b      	ldreq	r3, [pc, #44]	@ (8005d20 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005cf4:	4b0b      	ldrne	r3, [pc, #44]	@ (8005d24 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005cf6:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005cf8:	fbb3 f3f2 	udiv	r3, r3, r2
 8005cfc:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005d00:	4b06      	ldr	r3, [pc, #24]	@ (8005d1c <HAL_RCC_GetSysClockFreq+0x64>)
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8005d08:	3301      	adds	r3, #1
 8005d0a:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8005d0c:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8005d10:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8005d12:	4804      	ldr	r0, [pc, #16]	@ (8005d24 <HAL_RCC_GetSysClockFreq+0x6c>)
 8005d14:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8005d16:	4802      	ldr	r0, [pc, #8]	@ (8005d20 <HAL_RCC_GetSysClockFreq+0x68>)
 8005d18:	4770      	bx	lr
 8005d1a:	bf00      	nop
 8005d1c:	40021000 	.word	0x40021000
 8005d20:	016e3600 	.word	0x016e3600
 8005d24:	00f42400 	.word	0x00f42400

08005d28 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005d28:	2800      	cmp	r0, #0
 8005d2a:	f000 80ee 	beq.w	8005f0a <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d2e:	4a78      	ldr	r2, [pc, #480]	@ (8005f10 <HAL_RCC_ClockConfig+0x1e8>)
{
 8005d30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d34:	6813      	ldr	r3, [r2, #0]
 8005d36:	f003 030f 	and.w	r3, r3, #15
 8005d3a:	428b      	cmp	r3, r1
 8005d3c:	460d      	mov	r5, r1
 8005d3e:	4604      	mov	r4, r0
 8005d40:	d20c      	bcs.n	8005d5c <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d42:	6813      	ldr	r3, [r2, #0]
 8005d44:	f023 030f 	bic.w	r3, r3, #15
 8005d48:	430b      	orrs	r3, r1
 8005d4a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d4c:	6813      	ldr	r3, [r2, #0]
 8005d4e:	f003 030f 	and.w	r3, r3, #15
 8005d52:	428b      	cmp	r3, r1
 8005d54:	d002      	beq.n	8005d5c <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8005d56:	2001      	movs	r0, #1
}
 8005d58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d5c:	6823      	ldr	r3, [r4, #0]
 8005d5e:	07df      	lsls	r7, r3, #31
 8005d60:	d569      	bpl.n	8005e36 <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d62:	6867      	ldr	r7, [r4, #4]
 8005d64:	2f03      	cmp	r7, #3
 8005d66:	f000 80a0 	beq.w	8005eaa <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d6a:	4b6a      	ldr	r3, [pc, #424]	@ (8005f14 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d6c:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d6e:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d70:	f000 8097 	beq.w	8005ea2 <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d74:	055b      	lsls	r3, r3, #21
 8005d76:	d5ee      	bpl.n	8005d56 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005d78:	f7ff ff9e 	bl	8005cb8 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8005d7c:	4b66      	ldr	r3, [pc, #408]	@ (8005f18 <HAL_RCC_ClockConfig+0x1f0>)
 8005d7e:	4298      	cmp	r0, r3
 8005d80:	f240 80c0 	bls.w	8005f04 <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005d84:	4a63      	ldr	r2, [pc, #396]	@ (8005f14 <HAL_RCC_ClockConfig+0x1ec>)
 8005d86:	6893      	ldr	r3, [r2, #8]
 8005d88:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d90:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005d92:	f04f 0980 	mov.w	r9, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005d96:	4e5f      	ldr	r6, [pc, #380]	@ (8005f14 <HAL_RCC_ClockConfig+0x1ec>)
 8005d98:	68b3      	ldr	r3, [r6, #8]
 8005d9a:	f023 0303 	bic.w	r3, r3, #3
 8005d9e:	433b      	orrs	r3, r7
 8005da0:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8005da2:	f7fe faff 	bl	80043a4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005da6:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8005daa:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dac:	e004      	b.n	8005db8 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dae:	f7fe faf9 	bl	80043a4 <HAL_GetTick>
 8005db2:	1bc0      	subs	r0, r0, r7
 8005db4:	4540      	cmp	r0, r8
 8005db6:	d871      	bhi.n	8005e9c <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005db8:	68b3      	ldr	r3, [r6, #8]
 8005dba:	6862      	ldr	r2, [r4, #4]
 8005dbc:	f003 030c 	and.w	r3, r3, #12
 8005dc0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005dc4:	d1f3      	bne.n	8005dae <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005dc6:	6823      	ldr	r3, [r4, #0]
 8005dc8:	079f      	lsls	r7, r3, #30
 8005dca:	d436      	bmi.n	8005e3a <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 8005dcc:	f1b9 0f00 	cmp.w	r9, #0
 8005dd0:	d003      	beq.n	8005dda <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005dd2:	68b3      	ldr	r3, [r6, #8]
 8005dd4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dd8:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005dda:	4e4d      	ldr	r6, [pc, #308]	@ (8005f10 <HAL_RCC_ClockConfig+0x1e8>)
 8005ddc:	6833      	ldr	r3, [r6, #0]
 8005dde:	f003 030f 	and.w	r3, r3, #15
 8005de2:	42ab      	cmp	r3, r5
 8005de4:	d846      	bhi.n	8005e74 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005de6:	6823      	ldr	r3, [r4, #0]
 8005de8:	075a      	lsls	r2, r3, #29
 8005dea:	d506      	bpl.n	8005dfa <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005dec:	4949      	ldr	r1, [pc, #292]	@ (8005f14 <HAL_RCC_ClockConfig+0x1ec>)
 8005dee:	68e0      	ldr	r0, [r4, #12]
 8005df0:	688a      	ldr	r2, [r1, #8]
 8005df2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005df6:	4302      	orrs	r2, r0
 8005df8:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dfa:	071b      	lsls	r3, r3, #28
 8005dfc:	d507      	bpl.n	8005e0e <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005dfe:	4a45      	ldr	r2, [pc, #276]	@ (8005f14 <HAL_RCC_ClockConfig+0x1ec>)
 8005e00:	6921      	ldr	r1, [r4, #16]
 8005e02:	6893      	ldr	r3, [r2, #8]
 8005e04:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8005e08:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005e0c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005e0e:	f7ff ff53 	bl	8005cb8 <HAL_RCC_GetSysClockFreq>
 8005e12:	4a40      	ldr	r2, [pc, #256]	@ (8005f14 <HAL_RCC_ClockConfig+0x1ec>)
 8005e14:	4c41      	ldr	r4, [pc, #260]	@ (8005f1c <HAL_RCC_ClockConfig+0x1f4>)
 8005e16:	6892      	ldr	r2, [r2, #8]
 8005e18:	4941      	ldr	r1, [pc, #260]	@ (8005f20 <HAL_RCC_ClockConfig+0x1f8>)
 8005e1a:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8005e1e:	4603      	mov	r3, r0
 8005e20:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 8005e22:	4840      	ldr	r0, [pc, #256]	@ (8005f24 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005e24:	f002 021f 	and.w	r2, r2, #31
 8005e28:	40d3      	lsrs	r3, r2
 8005e2a:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8005e2c:	6800      	ldr	r0, [r0, #0]
}
 8005e2e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8005e32:	f7fe ba6d 	b.w	8004310 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e36:	079e      	lsls	r6, r3, #30
 8005e38:	d5cf      	bpl.n	8005dda <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e3a:	0758      	lsls	r0, r3, #29
 8005e3c:	d504      	bpl.n	8005e48 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e3e:	4935      	ldr	r1, [pc, #212]	@ (8005f14 <HAL_RCC_ClockConfig+0x1ec>)
 8005e40:	688a      	ldr	r2, [r1, #8]
 8005e42:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8005e46:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e48:	0719      	lsls	r1, r3, #28
 8005e4a:	d506      	bpl.n	8005e5a <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005e4c:	4a31      	ldr	r2, [pc, #196]	@ (8005f14 <HAL_RCC_ClockConfig+0x1ec>)
 8005e4e:	6893      	ldr	r3, [r2, #8]
 8005e50:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005e54:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005e58:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e5a:	4a2e      	ldr	r2, [pc, #184]	@ (8005f14 <HAL_RCC_ClockConfig+0x1ec>)
 8005e5c:	68a1      	ldr	r1, [r4, #8]
 8005e5e:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e60:	4e2b      	ldr	r6, [pc, #172]	@ (8005f10 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e66:	430b      	orrs	r3, r1
 8005e68:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e6a:	6833      	ldr	r3, [r6, #0]
 8005e6c:	f003 030f 	and.w	r3, r3, #15
 8005e70:	42ab      	cmp	r3, r5
 8005e72:	d9b8      	bls.n	8005de6 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e74:	6833      	ldr	r3, [r6, #0]
 8005e76:	f023 030f 	bic.w	r3, r3, #15
 8005e7a:	432b      	orrs	r3, r5
 8005e7c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005e7e:	f7fe fa91 	bl	80043a4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e82:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8005e86:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e88:	6833      	ldr	r3, [r6, #0]
 8005e8a:	f003 030f 	and.w	r3, r3, #15
 8005e8e:	42ab      	cmp	r3, r5
 8005e90:	d0a9      	beq.n	8005de6 <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e92:	f7fe fa87 	bl	80043a4 <HAL_GetTick>
 8005e96:	1bc0      	subs	r0, r0, r7
 8005e98:	4540      	cmp	r0, r8
 8005e9a:	d9f5      	bls.n	8005e88 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 8005e9c:	2003      	movs	r0, #3
}
 8005e9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ea2:	039a      	lsls	r2, r3, #14
 8005ea4:	f53f af68 	bmi.w	8005d78 <HAL_RCC_ClockConfig+0x50>
 8005ea8:	e755      	b.n	8005d56 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005eaa:	4a1a      	ldr	r2, [pc, #104]	@ (8005f14 <HAL_RCC_ClockConfig+0x1ec>)
 8005eac:	6811      	ldr	r1, [r2, #0]
 8005eae:	0188      	lsls	r0, r1, #6
 8005eb0:	f57f af51 	bpl.w	8005d56 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005eb4:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005eb6:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005eb8:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 8005eba:	4e17      	ldr	r6, [pc, #92]	@ (8005f18 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005ebc:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 8005ec0:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005ec2:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005ec6:	bf0c      	ite	eq
 8005ec8:	4817      	ldreq	r0, [pc, #92]	@ (8005f28 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005eca:	4818      	ldrne	r0, [pc, #96]	@ (8005f2c <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005ecc:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005ece:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005ed2:	4810      	ldr	r0, [pc, #64]	@ (8005f14 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005ed4:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8005ed8:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005edc:	68c1      	ldr	r1, [r0, #12]
 8005ede:	f3c1 6141 	ubfx	r1, r1, #25, #2
 8005ee2:	3101      	adds	r1, #1
 8005ee4:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 8005ee6:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 8005eea:	42b2      	cmp	r2, r6
 8005eec:	d90a      	bls.n	8005f04 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005eee:	6882      	ldr	r2, [r0, #8]
 8005ef0:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 8005ef4:	f43f af46 	beq.w	8005d84 <HAL_RCC_ClockConfig+0x5c>
 8005ef8:	0799      	lsls	r1, r3, #30
 8005efa:	d503      	bpl.n	8005f04 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005efc:	68a3      	ldr	r3, [r4, #8]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	f43f af40 	beq.w	8005d84 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005f04:	f04f 0900 	mov.w	r9, #0
 8005f08:	e745      	b.n	8005d96 <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 8005f0a:	2001      	movs	r0, #1
}
 8005f0c:	4770      	bx	lr
 8005f0e:	bf00      	nop
 8005f10:	40022000 	.word	0x40022000
 8005f14:	40021000 	.word	0x40021000
 8005f18:	04c4b400 	.word	0x04c4b400
 8005f1c:	08008f78 	.word	0x08008f78
 8005f20:	200003ac 	.word	0x200003ac
 8005f24:	200003b4 	.word	0x200003b4
 8005f28:	016e3600 	.word	0x016e3600
 8005f2c:	00f42400 	.word	0x00f42400

08005f30 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8005f30:	4b01      	ldr	r3, [pc, #4]	@ (8005f38 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8005f32:	6818      	ldr	r0, [r3, #0]
 8005f34:	4770      	bx	lr
 8005f36:	bf00      	nop
 8005f38:	200003ac 	.word	0x200003ac

08005f3c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005f3c:	4b05      	ldr	r3, [pc, #20]	@ (8005f54 <HAL_RCC_GetPCLK1Freq+0x18>)
 8005f3e:	4a06      	ldr	r2, [pc, #24]	@ (8005f58 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005f40:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005f42:	4906      	ldr	r1, [pc, #24]	@ (8005f5c <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005f44:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8005f48:	6808      	ldr	r0, [r1, #0]
 8005f4a:	5cd3      	ldrb	r3, [r2, r3]
 8005f4c:	f003 031f 	and.w	r3, r3, #31
}
 8005f50:	40d8      	lsrs	r0, r3
 8005f52:	4770      	bx	lr
 8005f54:	40021000 	.word	0x40021000
 8005f58:	08008f70 	.word	0x08008f70
 8005f5c:	200003ac 	.word	0x200003ac

08005f60 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005f60:	4b05      	ldr	r3, [pc, #20]	@ (8005f78 <HAL_RCC_GetPCLK2Freq+0x18>)
 8005f62:	4a06      	ldr	r2, [pc, #24]	@ (8005f7c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005f64:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005f66:	4906      	ldr	r1, [pc, #24]	@ (8005f80 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005f68:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8005f6c:	6808      	ldr	r0, [r1, #0]
 8005f6e:	5cd3      	ldrb	r3, [r2, r3]
 8005f70:	f003 031f 	and.w	r3, r3, #31
}
 8005f74:	40d8      	lsrs	r0, r3
 8005f76:	4770      	bx	lr
 8005f78:	40021000 	.word	0x40021000
 8005f7c:	08008f70 	.word	0x08008f70
 8005f80:	200003ac 	.word	0x200003ac

08005f84 <HAL_RCC_EnableCSS>:
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 8005f84:	4a02      	ldr	r2, [pc, #8]	@ (8005f90 <HAL_RCC_EnableCSS+0xc>)
 8005f86:	6813      	ldr	r3, [r2, #0]
 8005f88:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005f8c:	6013      	str	r3, [r2, #0]
}
 8005f8e:	4770      	bx	lr
 8005f90:	40021000 	.word	0x40021000

08005f94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f98:	6803      	ldr	r3, [r0, #0]
{
 8005f9a:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f9c:	f413 2000 	ands.w	r0, r3, #524288	@ 0x80000
{
 8005fa0:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005fa2:	d041      	beq.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x94>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fa4:	4ba0      	ldr	r3, [pc, #640]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8005fa6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005fa8:	00d5      	lsls	r5, r2, #3
 8005faa:	f140 80f7 	bpl.w	800619c <HAL_RCCEx_PeriphCLKConfig+0x208>
    FlagStatus       pwrclkchanged = RESET;
 8005fae:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005fb0:	4d9e      	ldr	r5, [pc, #632]	@ (800622c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005fb2:	682b      	ldr	r3, [r5, #0]
 8005fb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005fb8:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005fba:	f7fe f9f3 	bl	80043a4 <HAL_GetTick>
 8005fbe:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005fc0:	e004      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x38>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fc2:	f7fe f9ef 	bl	80043a4 <HAL_GetTick>
 8005fc6:	1b83      	subs	r3, r0, r6
 8005fc8:	2b02      	cmp	r3, #2
 8005fca:	d828      	bhi.n	800601e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005fcc:	682b      	ldr	r3, [r5, #0]
 8005fce:	05d8      	lsls	r0, r3, #23
 8005fd0:	d5f7      	bpl.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005fd2:	4d95      	ldr	r5, [pc, #596]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005fd4:	6c22      	ldr	r2, [r4, #64]	@ 0x40
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005fd6:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005fda:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8005fde:	f000 8119 	beq.w	8006214 <HAL_RCCEx_PeriphCLKConfig+0x280>
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	f000 8116 	beq.w	8006214 <HAL_RCCEx_PeriphCLKConfig+0x280>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005fe8:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005fec:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8005ff0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ff4:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005ff8:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8005ffc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006000:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006004:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006008:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 800600a:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800600e:	f140 8101 	bpl.w	8006214 <HAL_RCCEx_PeriphCLKConfig+0x280>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006012:	f7fe f9c7 	bl	80043a4 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006016:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 800601a:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800601c:	e0f5      	b.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x276>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
      }
      else
      {
        /* set overall return value */
        status = ret;
 800601e:	2003      	movs	r0, #3
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006020:	6823      	ldr	r3, [r4, #0]
    if(pwrclkchanged == SET)
 8006022:	2f00      	cmp	r7, #0
 8006024:	f040 80c5 	bne.w	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006028:	07de      	lsls	r6, r3, #31
 800602a:	d508      	bpl.n	800603e <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800602c:	497e      	ldr	r1, [pc, #504]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800602e:	6865      	ldr	r5, [r4, #4]
 8006030:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006034:	f022 0203 	bic.w	r2, r2, #3
 8006038:	432a      	orrs	r2, r5
 800603a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800603e:	079d      	lsls	r5, r3, #30
 8006040:	d508      	bpl.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006042:	4979      	ldr	r1, [pc, #484]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006044:	68a5      	ldr	r5, [r4, #8]
 8006046:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800604a:	f022 020c 	bic.w	r2, r2, #12
 800604e:	432a      	orrs	r2, r5
 8006050:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006054:	0759      	lsls	r1, r3, #29
 8006056:	d508      	bpl.n	800606a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006058:	4973      	ldr	r1, [pc, #460]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800605a:	68e5      	ldr	r5, [r4, #12]
 800605c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006060:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8006064:	432a      	orrs	r2, r5
 8006066:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800606a:	071a      	lsls	r2, r3, #28
 800606c:	d508      	bpl.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800606e:	496e      	ldr	r1, [pc, #440]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006070:	6925      	ldr	r5, [r4, #16]
 8006072:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006076:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 800607a:	432a      	orrs	r2, r5
 800607c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006080:	069f      	lsls	r7, r3, #26
 8006082:	d508      	bpl.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006084:	4968      	ldr	r1, [pc, #416]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006086:	6965      	ldr	r5, [r4, #20]
 8006088:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800608c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006090:	432a      	orrs	r2, r5
 8006092:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006096:	065e      	lsls	r6, r3, #25
 8006098:	d508      	bpl.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800609a:	4963      	ldr	r1, [pc, #396]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800609c:	69a5      	ldr	r5, [r4, #24]
 800609e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80060a2:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80060a6:	432a      	orrs	r2, r5
 80060a8:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80060ac:	061d      	lsls	r5, r3, #24
 80060ae:	d508      	bpl.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80060b0:	495d      	ldr	r1, [pc, #372]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80060b2:	69e5      	ldr	r5, [r4, #28]
 80060b4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80060b8:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80060bc:	432a      	orrs	r2, r5
 80060be:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80060c2:	05d9      	lsls	r1, r3, #23
 80060c4:	d508      	bpl.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0x144>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80060c6:	4958      	ldr	r1, [pc, #352]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80060c8:	6a25      	ldr	r5, [r4, #32]
 80060ca:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80060ce:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 80060d2:	432a      	orrs	r2, r5
 80060d4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80060d8:	059a      	lsls	r2, r3, #22
 80060da:	d508      	bpl.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80060dc:	4952      	ldr	r1, [pc, #328]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80060de:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80060e0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80060e4:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 80060e8:	432a      	orrs	r2, r5
 80060ea:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80060ee:	055f      	lsls	r7, r3, #21
 80060f0:	d50b      	bpl.n	800610a <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80060f2:	494d      	ldr	r1, [pc, #308]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80060f4:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 80060f6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80060fa:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 80060fe:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006100:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006104:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006108:	d059      	beq.n	80061be <HAL_RCCEx_PeriphCLKConfig+0x22a>

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800610a:	051e      	lsls	r6, r3, #20
 800610c:	d50b      	bpl.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800610e:	4946      	ldr	r1, [pc, #280]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006110:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8006112:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006116:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 800611a:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800611c:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006120:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006124:	d050      	beq.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x234>

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006126:	04dd      	lsls	r5, r3, #19
 8006128:	d50b      	bpl.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800612a:	493f      	ldr	r1, [pc, #252]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800612c:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 800612e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006132:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006136:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006138:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800613c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006140:	d047      	beq.n	80061d2 <HAL_RCCEx_PeriphCLKConfig+0x23e>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006142:	0499      	lsls	r1, r3, #18
 8006144:	d50b      	bpl.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006146:	4938      	ldr	r1, [pc, #224]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006148:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 800614a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800614e:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8006152:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006154:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006158:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800615c:	d03e      	beq.n	80061dc <HAL_RCCEx_PeriphCLKConfig+0x248>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800615e:	045a      	lsls	r2, r3, #17
 8006160:	d50b      	bpl.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006162:	4931      	ldr	r1, [pc, #196]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006164:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8006166:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800616a:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 800616e:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006170:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006174:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006178:	d035      	beq.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x252>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800617a:	041b      	lsls	r3, r3, #16
 800617c:	d50b      	bpl.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0x202>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800617e:	4a2a      	ldr	r2, [pc, #168]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006180:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8006182:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006186:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800618a:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800618c:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006190:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006194:	d02c      	beq.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  }

#endif /* QUADSPI */

  return status;
}
 8006196:	b002      	add	sp, #8
 8006198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 800619c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800619e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80061a2:	659a      	str	r2, [r3, #88]	@ 0x58
 80061a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061aa:	9301      	str	r3, [sp, #4]
 80061ac:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80061ae:	2701      	movs	r7, #1
 80061b0:	e6fe      	b.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80061b2:	491d      	ldr	r1, [pc, #116]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80061b4:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 80061b6:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80061ba:	658a      	str	r2, [r1, #88]	@ 0x58
 80061bc:	e734      	b.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x94>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061be:	68ca      	ldr	r2, [r1, #12]
 80061c0:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80061c4:	60ca      	str	r2, [r1, #12]
 80061c6:	e7a0      	b.n	800610a <HAL_RCCEx_PeriphCLKConfig+0x176>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061c8:	68ca      	ldr	r2, [r1, #12]
 80061ca:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80061ce:	60ca      	str	r2, [r1, #12]
 80061d0:	e7a9      	b.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x192>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061d2:	68ca      	ldr	r2, [r1, #12]
 80061d4:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80061d8:	60ca      	str	r2, [r1, #12]
 80061da:	e7b2      	b.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061dc:	68ca      	ldr	r2, [r1, #12]
 80061de:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80061e2:	60ca      	str	r2, [r1, #12]
 80061e4:	e7bb      	b.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061e6:	68ca      	ldr	r2, [r1, #12]
 80061e8:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80061ec:	60ca      	str	r2, [r1, #12]
 80061ee:	e7c4      	b.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80061f0:	68d3      	ldr	r3, [r2, #12]
 80061f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061f6:	60d3      	str	r3, [r2, #12]
}
 80061f8:	b002      	add	sp, #8
 80061fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061fe:	f7fe f8d1 	bl	80043a4 <HAL_GetTick>
 8006202:	1b80      	subs	r0, r0, r6
 8006204:	4540      	cmp	r0, r8
 8006206:	f63f af0a 	bhi.w	800601e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800620a:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 800620e:	079b      	lsls	r3, r3, #30
 8006210:	d5f5      	bpl.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x26a>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006212:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8006214:	4904      	ldr	r1, [pc, #16]	@ (8006228 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006216:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 800621a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800621e:	4313      	orrs	r3, r2
 8006220:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006224:	2000      	movs	r0, #0
 8006226:	e6fb      	b.n	8006020 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8006228:	40021000 	.word	0x40021000
 800622c:	40007000 	.word	0x40007000

08006230 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006230:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006232:	6a02      	ldr	r2, [r0, #32]
 8006234:	f022 0201 	bic.w	r2, r2, #1
{
 8006238:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800623a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800623c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800623e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006240:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006242:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006246:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 800624a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800624c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800624e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8006252:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006254:	4d13      	ldr	r5, [pc, #76]	@ (80062a4 <TIM_OC1_SetConfig+0x74>)
 8006256:	42a8      	cmp	r0, r5
 8006258:	d00f      	beq.n	800627a <TIM_OC1_SetConfig+0x4a>
 800625a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800625e:	42a8      	cmp	r0, r5
 8006260:	d00b      	beq.n	800627a <TIM_OC1_SetConfig+0x4a>
 8006262:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8006266:	42a8      	cmp	r0, r5
 8006268:	d007      	beq.n	800627a <TIM_OC1_SetConfig+0x4a>
 800626a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800626e:	42a8      	cmp	r0, r5
 8006270:	d003      	beq.n	800627a <TIM_OC1_SetConfig+0x4a>
 8006272:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006276:	42a8      	cmp	r0, r5
 8006278:	d10d      	bne.n	8006296 <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800627a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800627c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8006280:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006282:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006286:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800628a:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800628e:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8006292:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006296:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006298:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800629a:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800629c:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 800629e:	6341      	str	r1, [r0, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 80062a0:	6203      	str	r3, [r0, #32]
}
 80062a2:	4770      	bx	lr
 80062a4:	40012c00 	.word	0x40012c00

080062a8 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062a8:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80062aa:	6a02      	ldr	r2, [r0, #32]
 80062ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
{
 80062b0:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80062b2:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062b4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062b6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062b8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80062ba:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80062be:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 80062c2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80062c4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80062c6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80062ca:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80062ce:	4d14      	ldr	r5, [pc, #80]	@ (8006320 <TIM_OC3_SetConfig+0x78>)
 80062d0:	42a8      	cmp	r0, r5
 80062d2:	d00f      	beq.n	80062f4 <TIM_OC3_SetConfig+0x4c>
 80062d4:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80062d8:	42a8      	cmp	r0, r5
 80062da:	d00b      	beq.n	80062f4 <TIM_OC3_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062dc:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 80062e0:	42a8      	cmp	r0, r5
 80062e2:	d00e      	beq.n	8006302 <TIM_OC3_SetConfig+0x5a>
 80062e4:	4d0f      	ldr	r5, [pc, #60]	@ (8006324 <TIM_OC3_SetConfig+0x7c>)
 80062e6:	42a8      	cmp	r0, r5
 80062e8:	d00b      	beq.n	8006302 <TIM_OC3_SetConfig+0x5a>
 80062ea:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80062ee:	42a8      	cmp	r0, r5
 80062f0:	d10f      	bne.n	8006312 <TIM_OC3_SetConfig+0x6a>
 80062f2:	e006      	b.n	8006302 <TIM_OC3_SetConfig+0x5a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80062f4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80062f6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80062fa:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80062fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006302:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006306:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800630a:	ea46 0c05 	orr.w	ip, r6, r5
 800630e:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006312:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006314:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006316:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006318:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 800631a:	63c1      	str	r1, [r0, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 800631c:	6203      	str	r3, [r0, #32]
}
 800631e:	4770      	bx	lr
 8006320:	40012c00 	.word	0x40012c00
 8006324:	40014400 	.word	0x40014400

08006328 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006328:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800632a:	6a02      	ldr	r2, [r0, #32]
 800632c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
{
 8006330:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006332:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006334:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006336:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006338:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800633a:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800633e:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006342:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006346:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8006348:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800634c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006350:	4d14      	ldr	r5, [pc, #80]	@ (80063a4 <TIM_OC4_SetConfig+0x7c>)
 8006352:	42a8      	cmp	r0, r5
 8006354:	d00f      	beq.n	8006376 <TIM_OC4_SetConfig+0x4e>
 8006356:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800635a:	42a8      	cmp	r0, r5
 800635c:	d00b      	beq.n	8006376 <TIM_OC4_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800635e:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8006362:	42a8      	cmp	r0, r5
 8006364:	d00e      	beq.n	8006384 <TIM_OC4_SetConfig+0x5c>
 8006366:	4d10      	ldr	r5, [pc, #64]	@ (80063a8 <TIM_OC4_SetConfig+0x80>)
 8006368:	42a8      	cmp	r0, r5
 800636a:	d00b      	beq.n	8006384 <TIM_OC4_SetConfig+0x5c>
 800636c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006370:	42a8      	cmp	r0, r5
 8006372:	d10f      	bne.n	8006394 <TIM_OC4_SetConfig+0x6c>
 8006374:	e006      	b.n	8006384 <TIM_OC4_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006376:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8006378:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800637c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8006380:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006384:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006388:	f424 4440 	bic.w	r4, r4, #49152	@ 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800638c:	ea46 0c05 	orr.w	ip, r6, r5
 8006390:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006394:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006396:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006398:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800639a:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 800639c:	6401      	str	r1, [r0, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 800639e:	6203      	str	r3, [r0, #32]
}
 80063a0:	4770      	bx	lr
 80063a2:	bf00      	nop
 80063a4:	40012c00 	.word	0x40012c00
 80063a8:	40014400 	.word	0x40014400

080063ac <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80063ac:	2800      	cmp	r0, #0
 80063ae:	d075      	beq.n	800649c <HAL_TIM_Base_Init+0xf0>
{
 80063b0:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80063b2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80063b6:	4604      	mov	r4, r0
 80063b8:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d068      	beq.n	8006492 <HAL_TIM_Base_Init+0xe6>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063c0:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063c2:	4e37      	ldr	r6, [pc, #220]	@ (80064a0 <HAL_TIM_Base_Init+0xf4>)
  TIMx->PSC = Structure->Prescaler;
 80063c4:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063c6:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063c8:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 80063ca:	2202      	movs	r2, #2
 80063cc:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063d0:	42b3      	cmp	r3, r6
  tmpcr1 = TIMx->CR1;
 80063d2:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063d4:	d04c      	beq.n	8006470 <HAL_TIM_Base_Init+0xc4>
 80063d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063da:	d017      	beq.n	800640c <HAL_TIM_Base_Init+0x60>
 80063dc:	f5a6 3694 	sub.w	r6, r6, #75776	@ 0x12800
 80063e0:	42b3      	cmp	r3, r6
 80063e2:	d013      	beq.n	800640c <HAL_TIM_Base_Init+0x60>
 80063e4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80063e8:	42b3      	cmp	r3, r6
 80063ea:	d00f      	beq.n	800640c <HAL_TIM_Base_Init+0x60>
 80063ec:	f506 3696 	add.w	r6, r6, #76800	@ 0x12c00
 80063f0:	42b3      	cmp	r3, r6
 80063f2:	d03d      	beq.n	8006470 <HAL_TIM_Base_Init+0xc4>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063f4:	4e2b      	ldr	r6, [pc, #172]	@ (80064a4 <HAL_TIM_Base_Init+0xf8>)
 80063f6:	42b3      	cmp	r3, r6
 80063f8:	d03e      	beq.n	8006478 <HAL_TIM_Base_Init+0xcc>
 80063fa:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80063fe:	42b3      	cmp	r3, r6
 8006400:	d03a      	beq.n	8006478 <HAL_TIM_Base_Init+0xcc>
 8006402:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006406:	42b3      	cmp	r3, r6
 8006408:	d108      	bne.n	800641c <HAL_TIM_Base_Init+0x70>
 800640a:	e035      	b.n	8006478 <HAL_TIM_Base_Init+0xcc>
    tmpcr1 |= Structure->CounterMode;
 800640c:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800640e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006412:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006414:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006416:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800641a:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800641c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006420:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8006422:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006424:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006426:	6299      	str	r1, [r3, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006428:	2201      	movs	r2, #1
 800642a:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800642c:	691a      	ldr	r2, [r3, #16]
 800642e:	07d2      	lsls	r2, r2, #31
 8006430:	d503      	bpl.n	800643a <HAL_TIM_Base_Init+0x8e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006432:	691a      	ldr	r2, [r3, #16]
 8006434:	f022 0201 	bic.w	r2, r2, #1
 8006438:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800643a:	2301      	movs	r3, #1
 800643c:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006440:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006444:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8006448:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800644c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8006450:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006454:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006458:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800645c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8006460:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8006464:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006468:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800646c:	2000      	movs	r0, #0
}
 800646e:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 8006470:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006472:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006476:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006478:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800647a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800647e:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006480:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006484:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8006486:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006488:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800648a:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800648c:	6962      	ldr	r2, [r4, #20]
 800648e:	631a      	str	r2, [r3, #48]	@ 0x30
 8006490:	e7ca      	b.n	8006428 <HAL_TIM_Base_Init+0x7c>
    htim->Lock = HAL_UNLOCKED;
 8006492:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006496:	f7fc fef7 	bl	8003288 <HAL_TIM_Base_MspInit>
 800649a:	e791      	b.n	80063c0 <HAL_TIM_Base_Init+0x14>
    return HAL_ERROR;
 800649c:	2001      	movs	r0, #1
}
 800649e:	4770      	bx	lr
 80064a0:	40012c00 	.word	0x40012c00
 80064a4:	40014000 	.word	0x40014000

080064a8 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 80064a8:	4770      	bx	lr
 80064aa:	bf00      	nop

080064ac <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80064ac:	2800      	cmp	r0, #0
 80064ae:	d075      	beq.n	800659c <HAL_TIM_PWM_Init+0xf0>
{
 80064b0:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80064b2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80064b6:	4604      	mov	r4, r0
 80064b8:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d068      	beq.n	8006592 <HAL_TIM_PWM_Init+0xe6>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064c0:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064c2:	4e37      	ldr	r6, [pc, #220]	@ (80065a0 <HAL_TIM_PWM_Init+0xf4>)
  TIMx->PSC = Structure->Prescaler;
 80064c4:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064c6:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064c8:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 80064ca:	2202      	movs	r2, #2
 80064cc:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064d0:	42b3      	cmp	r3, r6
  tmpcr1 = TIMx->CR1;
 80064d2:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064d4:	d04c      	beq.n	8006570 <HAL_TIM_PWM_Init+0xc4>
 80064d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064da:	d017      	beq.n	800650c <HAL_TIM_PWM_Init+0x60>
 80064dc:	f5a6 3694 	sub.w	r6, r6, #75776	@ 0x12800
 80064e0:	42b3      	cmp	r3, r6
 80064e2:	d013      	beq.n	800650c <HAL_TIM_PWM_Init+0x60>
 80064e4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80064e8:	42b3      	cmp	r3, r6
 80064ea:	d00f      	beq.n	800650c <HAL_TIM_PWM_Init+0x60>
 80064ec:	f506 3696 	add.w	r6, r6, #76800	@ 0x12c00
 80064f0:	42b3      	cmp	r3, r6
 80064f2:	d03d      	beq.n	8006570 <HAL_TIM_PWM_Init+0xc4>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064f4:	4e2b      	ldr	r6, [pc, #172]	@ (80065a4 <HAL_TIM_PWM_Init+0xf8>)
 80064f6:	42b3      	cmp	r3, r6
 80064f8:	d03e      	beq.n	8006578 <HAL_TIM_PWM_Init+0xcc>
 80064fa:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80064fe:	42b3      	cmp	r3, r6
 8006500:	d03a      	beq.n	8006578 <HAL_TIM_PWM_Init+0xcc>
 8006502:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006506:	42b3      	cmp	r3, r6
 8006508:	d108      	bne.n	800651c <HAL_TIM_PWM_Init+0x70>
 800650a:	e035      	b.n	8006578 <HAL_TIM_PWM_Init+0xcc>
    tmpcr1 |= Structure->CounterMode;
 800650c:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800650e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006512:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006514:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006516:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800651a:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800651c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006520:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8006522:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006524:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006526:	6299      	str	r1, [r3, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006528:	2201      	movs	r2, #1
 800652a:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800652c:	691a      	ldr	r2, [r3, #16]
 800652e:	07d2      	lsls	r2, r2, #31
 8006530:	d503      	bpl.n	800653a <HAL_TIM_PWM_Init+0x8e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006532:	691a      	ldr	r2, [r3, #16]
 8006534:	f022 0201 	bic.w	r2, r2, #1
 8006538:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800653a:	2301      	movs	r3, #1
 800653c:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006540:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006544:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8006548:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800654c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8006550:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006554:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006558:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800655c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8006560:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8006564:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006568:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800656c:	2000      	movs	r0, #0
}
 800656e:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 8006570:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006572:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006576:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006578:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800657a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800657e:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006580:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006584:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8006586:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006588:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800658a:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800658c:	6962      	ldr	r2, [r4, #20]
 800658e:	631a      	str	r2, [r3, #48]	@ 0x30
 8006590:	e7ca      	b.n	8006528 <HAL_TIM_PWM_Init+0x7c>
    htim->Lock = HAL_UNLOCKED;
 8006592:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8006596:	f7ff ff87 	bl	80064a8 <HAL_TIM_PWM_MspInit>
 800659a:	e791      	b.n	80064c0 <HAL_TIM_PWM_Init+0x14>
    return HAL_ERROR;
 800659c:	2001      	movs	r0, #1
}
 800659e:	4770      	bx	lr
 80065a0:	40012c00 	.word	0x40012c00
 80065a4:	40014000 	.word	0x40014000

080065a8 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 80065a8:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80065ac:	2b01      	cmp	r3, #1
 80065ae:	d056      	beq.n	800665e <HAL_TIM_SlaveConfigSynchro+0xb6>
 80065b0:	4602      	mov	r2, r0
{
 80065b2:	b430      	push	{r4, r5}
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065b4:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(htim);
 80065b6:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80065b8:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 80065ba:	f882 403c 	strb.w	r4, [r2, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80065be:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80065c2:	6883      	ldr	r3, [r0, #8]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80065c4:	684c      	ldr	r4, [r1, #4]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80065c6:	680d      	ldr	r5, [r1, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 80065c8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80065cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80065d0:	4323      	orrs	r3, r4
  tmpsmcr &= ~TIM_SMCR_SMS;
 80065d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065d6:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80065da:	432b      	orrs	r3, r5

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80065dc:	2c60      	cmp	r4, #96	@ 0x60
  htim->Instance->SMCR = tmpsmcr;
 80065de:	6083      	str	r3, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 80065e0:	d065      	beq.n	80066ae <HAL_TIM_SlaveConfigSynchro+0x106>
 80065e2:	d826      	bhi.n	8006632 <HAL_TIM_SlaveConfigSynchro+0x8a>
 80065e4:	2c40      	cmp	r4, #64	@ 0x40
 80065e6:	d04f      	beq.n	8006688 <HAL_TIM_SlaveConfigSynchro+0xe0>
 80065e8:	d947      	bls.n	800667a <HAL_TIM_SlaveConfigSynchro+0xd2>
 80065ea:	2c50      	cmp	r4, #80	@ 0x50
 80065ec:	d12f      	bne.n	800664e <HAL_TIM_SlaveConfigSynchro+0xa6>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
                               sSlaveConfig->TriggerPolarity,
 80065ee:	688b      	ldr	r3, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 80065f0:	690c      	ldr	r4, [r1, #16]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065f2:	6a01      	ldr	r1, [r0, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065f4:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80065f8:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065fa:	6a03      	ldr	r3, [r0, #32]
 80065fc:	f023 0301 	bic.w	r3, r3, #1
 8006600:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006602:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006604:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006608:	ea43 1304 	orr.w	r3, r3, r4, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800660c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800660e:	6201      	str	r1, [r0, #32]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006610:	68c3      	ldr	r3, [r0, #12]
 8006612:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006616:	60c3      	str	r3, [r0, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006618:	68c3      	ldr	r3, [r0, #12]
  __HAL_UNLOCK(htim);
 800661a:	2100      	movs	r1, #0
  htim->State = HAL_TIM_STATE_READY;
 800661c:	2401      	movs	r4, #1
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800661e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006622:	60c3      	str	r3, [r0, #12]
  htim->State = HAL_TIM_STATE_READY;
 8006624:	f882 403d 	strb.w	r4, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006628:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c
  return HAL_OK;
 800662c:	4608      	mov	r0, r1
}
 800662e:	bc30      	pop	{r4, r5}
 8006630:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 8006632:	2c70      	cmp	r4, #112	@ 0x70
 8006634:	d015      	beq.n	8006662 <HAL_TIM_SlaveConfigSynchro+0xba>
 8006636:	2c6f      	cmp	r4, #111	@ 0x6f
 8006638:	d909      	bls.n	800664e <HAL_TIM_SlaveConfigSynchro+0xa6>
 800663a:	4b2b      	ldr	r3, [pc, #172]	@ (80066e8 <HAL_TIM_SlaveConfigSynchro+0x140>)
 800663c:	429c      	cmp	r4, r3
 800663e:	d0e7      	beq.n	8006610 <HAL_TIM_SlaveConfigSynchro+0x68>
 8006640:	d848      	bhi.n	80066d4 <HAL_TIM_SlaveConfigSynchro+0x12c>
 8006642:	f1b4 1f10 	cmp.w	r4, #1048592	@ 0x100010
 8006646:	d0e3      	beq.n	8006610 <HAL_TIM_SlaveConfigSynchro+0x68>
 8006648:	3b10      	subs	r3, #16
 800664a:	429c      	cmp	r4, r3
 800664c:	d0e0      	beq.n	8006610 <HAL_TIM_SlaveConfigSynchro+0x68>
    htim->State = HAL_TIM_STATE_READY;
 800664e:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 8006650:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 8006652:	f882 003d 	strb.w	r0, [r2, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8006656:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 800665a:	bc30      	pop	{r4, r5}
 800665c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800665e:	2002      	movs	r0, #2
}
 8006660:	4770      	bx	lr

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006662:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
  tmpsmcr = TIMx->SMCR;
 8006666:	6884      	ldr	r4, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006668:	432b      	orrs	r3, r5
 800666a:	690d      	ldr	r5, [r1, #16]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800666c:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006670:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8006674:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006676:	6083      	str	r3, [r0, #8]
      break;
 8006678:	e7ca      	b.n	8006610 <HAL_TIM_SlaveConfigSynchro+0x68>
  switch (sSlaveConfig->InputTrigger)
 800667a:	2c20      	cmp	r4, #32
 800667c:	d0c8      	beq.n	8006610 <HAL_TIM_SlaveConfigSynchro+0x68>
 800667e:	d830      	bhi.n	80066e2 <HAL_TIM_SlaveConfigSynchro+0x13a>
 8006680:	f034 0310 	bics.w	r3, r4, #16
 8006684:	d1e3      	bne.n	800664e <HAL_TIM_SlaveConfigSynchro+0xa6>
 8006686:	e7c3      	b.n	8006610 <HAL_TIM_SlaveConfigSynchro+0x68>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8006688:	2d05      	cmp	r5, #5
 800668a:	d0e0      	beq.n	800664e <HAL_TIM_SlaveConfigSynchro+0xa6>
 800668c:	f1b5 1f01 	cmp.w	r5, #65537	@ 0x10001
 8006690:	d0dd      	beq.n	800664e <HAL_TIM_SlaveConfigSynchro+0xa6>
      tmpccer = htim->Instance->CCER;
 8006692:	6a04      	ldr	r4, [r0, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006694:	6a03      	ldr	r3, [r0, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006696:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006698:	f023 0301 	bic.w	r3, r3, #1
 800669c:	6203      	str	r3, [r0, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800669e:	6983      	ldr	r3, [r0, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80066a4:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 80066a8:	6183      	str	r3, [r0, #24]
      htim->Instance->CCER = tmpccer;
 80066aa:	6204      	str	r4, [r0, #32]
      break;
 80066ac:	e7b0      	b.n	8006610 <HAL_TIM_SlaveConfigSynchro+0x68>
  tmpccer = TIMx->CCER;
 80066ae:	6a03      	ldr	r3, [r0, #32]
                               sSlaveConfig->TriggerPolarity,
 80066b0:	688d      	ldr	r5, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 80066b2:	690c      	ldr	r4, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066b4:	6a01      	ldr	r1, [r0, #32]
 80066b6:	f021 0110 	bic.w	r1, r1, #16
 80066ba:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066bc:	6981      	ldr	r1, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80066be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80066c2:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 80066c6:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80066ca:	ea41 3104 	orr.w	r1, r1, r4, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80066ce:	6181      	str	r1, [r0, #24]
  TIMx->CCER = tmpccer;
 80066d0:	6203      	str	r3, [r0, #32]
      break;
 80066d2:	e79d      	b.n	8006610 <HAL_TIM_SlaveConfigSynchro+0x68>
  switch (sSlaveConfig->InputTrigger)
 80066d4:	4b05      	ldr	r3, [pc, #20]	@ (80066ec <HAL_TIM_SlaveConfigSynchro+0x144>)
 80066d6:	429c      	cmp	r4, r3
 80066d8:	d09a      	beq.n	8006610 <HAL_TIM_SlaveConfigSynchro+0x68>
 80066da:	3330      	adds	r3, #48	@ 0x30
 80066dc:	429c      	cmp	r4, r3
 80066de:	d1b6      	bne.n	800664e <HAL_TIM_SlaveConfigSynchro+0xa6>
 80066e0:	e796      	b.n	8006610 <HAL_TIM_SlaveConfigSynchro+0x68>
 80066e2:	2c30      	cmp	r4, #48	@ 0x30
 80066e4:	d1b3      	bne.n	800664e <HAL_TIM_SlaveConfigSynchro+0xa6>
 80066e6:	e793      	b.n	8006610 <HAL_TIM_SlaveConfigSynchro+0x68>
 80066e8:	00100030 	.word	0x00100030
 80066ec:	00100040 	.word	0x00100040

080066f0 <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 80066f0:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066f2:	6a02      	ldr	r2, [r0, #32]
 80066f4:	f022 0210 	bic.w	r2, r2, #16
{
 80066f8:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066fa:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80066fc:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80066fe:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006700:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006702:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8006706:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800670a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800670e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8006710:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006714:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006718:	4d14      	ldr	r5, [pc, #80]	@ (800676c <TIM_OC2_SetConfig+0x7c>)
 800671a:	42a8      	cmp	r0, r5
 800671c:	d00f      	beq.n	800673e <TIM_OC2_SetConfig+0x4e>
 800671e:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8006722:	42a8      	cmp	r0, r5
 8006724:	d00b      	beq.n	800673e <TIM_OC2_SetConfig+0x4e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006726:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 800672a:	42a8      	cmp	r0, r5
 800672c:	d00e      	beq.n	800674c <TIM_OC2_SetConfig+0x5c>
 800672e:	4d10      	ldr	r5, [pc, #64]	@ (8006770 <TIM_OC2_SetConfig+0x80>)
 8006730:	42a8      	cmp	r0, r5
 8006732:	d00b      	beq.n	800674c <TIM_OC2_SetConfig+0x5c>
 8006734:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006738:	42a8      	cmp	r0, r5
 800673a:	d10f      	bne.n	800675c <TIM_OC2_SetConfig+0x6c>
 800673c:	e006      	b.n	800674c <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800673e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8006740:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006744:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8006748:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800674c:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006750:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006754:	ea46 0c05 	orr.w	ip, r6, r5
 8006758:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 800675c:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800675e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006760:	6182      	str	r2, [r0, #24]
}
 8006762:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8006764:	6381      	str	r1, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8006766:	6203      	str	r3, [r0, #32]
}
 8006768:	4770      	bx	lr
 800676a:	bf00      	nop
 800676c:	40012c00 	.word	0x40012c00
 8006770:	40014400 	.word	0x40014400

08006774 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8006774:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006778:	2b01      	cmp	r3, #1
 800677a:	f000 80dc 	beq.w	8006936 <HAL_TIM_PWM_ConfigChannel+0x1c2>
 800677e:	2301      	movs	r3, #1
{
 8006780:	b570      	push	{r4, r5, r6, lr}
 8006782:	4604      	mov	r4, r0
 8006784:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 8006786:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 800678a:	2a14      	cmp	r2, #20
 800678c:	d80c      	bhi.n	80067a8 <HAL_TIM_PWM_ConfigChannel+0x34>
 800678e:	e8df f002 	tbb	[pc, r2]
 8006792:	0b4f      	.short	0x0b4f
 8006794:	0b630b0b 	.word	0x0b630b0b
 8006798:	0b740b0b 	.word	0x0b740b0b
 800679c:	0b840b0b 	.word	0x0b840b0b
 80067a0:	0b950b0b 	.word	0x0b950b0b
 80067a4:	0b0b      	.short	0x0b0b
 80067a6:	10          	.byte	0x10
 80067a7:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 80067a8:	2300      	movs	r3, #0
 80067aa:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  switch (Channel)
 80067ae:	2001      	movs	r0, #1
}
 80067b0:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80067b2:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067b4:	682e      	ldr	r6, [r5, #0]
  tmpccer = TIMx->CCER;
 80067b6:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80067b8:	6a19      	ldr	r1, [r3, #32]
 80067ba:	f421 1180 	bic.w	r1, r1, #1048576	@ 0x100000
 80067be:	6219      	str	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80067c0:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80067c2:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80067c4:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 80067c8:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067cc:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80067d0:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80067d2:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80067d6:	ea42 5206 	orr.w	r2, r2, r6, lsl #20
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067da:	4e58      	ldr	r6, [pc, #352]	@ (800693c <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 80067dc:	42b3      	cmp	r3, r6
 80067de:	d00f      	beq.n	8006800 <HAL_TIM_PWM_ConfigChannel+0x8c>
 80067e0:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 80067e4:	42b3      	cmp	r3, r6
 80067e6:	d00b      	beq.n	8006800 <HAL_TIM_PWM_ConfigChannel+0x8c>
 80067e8:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 80067ec:	42b3      	cmp	r3, r6
 80067ee:	d007      	beq.n	8006800 <HAL_TIM_PWM_ConfigChannel+0x8c>
 80067f0:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80067f4:	42b3      	cmp	r3, r6
 80067f6:	d003      	beq.n	8006800 <HAL_TIM_PWM_ConfigChannel+0x8c>
 80067f8:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80067fc:	42b3      	cmp	r3, r6
 80067fe:	d104      	bne.n	800680a <HAL_TIM_PWM_ConfigChannel+0x96>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006800:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006802:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006806:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CR2 = tmpcr2;
 800680a:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800680c:	6519      	str	r1, [r3, #80]	@ 0x50
  TIMx->CCR6 = OC_Config->Pulse;
 800680e:	6869      	ldr	r1, [r5, #4]
 8006810:	64d9      	str	r1, [r3, #76]	@ 0x4c
  TIMx->CCER = tmpccer;
 8006812:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006814:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006816:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006818:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800681c:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800681e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006820:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006824:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006826:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006828:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800682c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800682e:	e00e      	b.n	800684e <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006830:	6800      	ldr	r0, [r0, #0]
 8006832:	f7ff fcfd 	bl	8006230 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006836:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006838:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800683a:	f043 0308 	orr.w	r3, r3, #8
 800683e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006840:	6983      	ldr	r3, [r0, #24]
 8006842:	f023 0304 	bic.w	r3, r3, #4
 8006846:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006848:	6983      	ldr	r3, [r0, #24]
 800684a:	4313      	orrs	r3, r2
 800684c:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 800684e:	2300      	movs	r3, #0
 8006850:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006854:	2000      	movs	r0, #0
}
 8006856:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006858:	6800      	ldr	r0, [r0, #0]
 800685a:	f7ff ff49 	bl	80066f0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800685e:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006860:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006862:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006866:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006868:	6983      	ldr	r3, [r0, #24]
 800686a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800686e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006870:	6983      	ldr	r3, [r0, #24]
 8006872:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006876:	6183      	str	r3, [r0, #24]
      break;
 8006878:	e7e9      	b.n	800684e <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800687a:	6800      	ldr	r0, [r0, #0]
 800687c:	f7ff fd14 	bl	80062a8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006880:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006882:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006884:	f043 0308 	orr.w	r3, r3, #8
 8006888:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800688a:	69c3      	ldr	r3, [r0, #28]
 800688c:	f023 0304 	bic.w	r3, r3, #4
 8006890:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006892:	69c3      	ldr	r3, [r0, #28]
 8006894:	4313      	orrs	r3, r2
 8006896:	61c3      	str	r3, [r0, #28]
      break;
 8006898:	e7d9      	b.n	800684e <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800689a:	6800      	ldr	r0, [r0, #0]
 800689c:	f7ff fd44 	bl	8006328 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80068a0:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80068a2:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80068a4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80068a8:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80068aa:	69c3      	ldr	r3, [r0, #28]
 80068ac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80068b0:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80068b2:	69c3      	ldr	r3, [r0, #28]
 80068b4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80068b8:	61c3      	str	r3, [r0, #28]
      break;
 80068ba:	e7c8      	b.n	800684e <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80068bc:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 80068be:	682e      	ldr	r6, [r5, #0]
  tmpccer = TIMx->CCER;
 80068c0:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80068c2:	6a19      	ldr	r1, [r3, #32]
 80068c4:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80068c8:	6219      	str	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80068ca:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80068cc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80068ce:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80068d2:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 80068d6:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80068d8:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 80068da:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80068de:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068e2:	4e16      	ldr	r6, [pc, #88]	@ (800693c <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 80068e4:	42b3      	cmp	r3, r6
 80068e6:	d00f      	beq.n	8006908 <HAL_TIM_PWM_ConfigChannel+0x194>
 80068e8:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 80068ec:	42b3      	cmp	r3, r6
 80068ee:	d00b      	beq.n	8006908 <HAL_TIM_PWM_ConfigChannel+0x194>
 80068f0:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 80068f4:	42b3      	cmp	r3, r6
 80068f6:	d007      	beq.n	8006908 <HAL_TIM_PWM_ConfigChannel+0x194>
 80068f8:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80068fc:	42b3      	cmp	r3, r6
 80068fe:	d003      	beq.n	8006908 <HAL_TIM_PWM_ConfigChannel+0x194>
 8006900:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006904:	42b3      	cmp	r3, r6
 8006906:	d104      	bne.n	8006912 <HAL_TIM_PWM_ConfigChannel+0x19e>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006908:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800690a:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800690e:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 8006912:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8006914:	6519      	str	r1, [r3, #80]	@ 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 8006916:	6869      	ldr	r1, [r5, #4]
 8006918:	6499      	str	r1, [r3, #72]	@ 0x48
  TIMx->CCER = tmpccer;
 800691a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800691c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800691e:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006920:	f042 0208 	orr.w	r2, r2, #8
 8006924:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006926:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006928:	f022 0204 	bic.w	r2, r2, #4
 800692c:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800692e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006930:	430a      	orrs	r2, r1
 8006932:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006934:	e78b      	b.n	800684e <HAL_TIM_PWM_ConfigChannel+0xda>
  __HAL_LOCK(htim);
 8006936:	2002      	movs	r0, #2
}
 8006938:	4770      	bx	lr
 800693a:	bf00      	nop
 800693c:	40012c00 	.word	0x40012c00

08006940 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006940:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006944:	2b01      	cmp	r3, #1
 8006946:	d046      	beq.n	80069d6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
{
 8006948:	b470      	push	{r4, r5, r6}
 800694a:	4602      	mov	r2, r0

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800694c:	4e23      	ldr	r6, [pc, #140]	@ (80069dc <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
  tmpcr2 = htim->Instance->CR2;
 800694e:	6800      	ldr	r0, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006950:	2302      	movs	r3, #2
 8006952:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006956:	42b0      	cmp	r0, r6
  tmpcr2 = htim->Instance->CR2;
 8006958:	6843      	ldr	r3, [r0, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800695a:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 800695c:	6884      	ldr	r4, [r0, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800695e:	d024      	beq.n	80069aa <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 8006960:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8006964:	42b0      	cmp	r0, r6
 8006966:	d02b      	beq.n	80069c0 <HAL_TIMEx_MasterConfigSynchronization+0x80>
  tmpcr2 &= ~TIM_CR2_MMS;
 8006968:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800696c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006970:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006972:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8006976:	6043      	str	r3, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006978:	d00a      	beq.n	8006990 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 800697a:	4b19      	ldr	r3, [pc, #100]	@ (80069e0 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 800697c:	4298      	cmp	r0, r3
 800697e:	d007      	beq.n	8006990 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8006980:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006984:	4298      	cmp	r0, r3
 8006986:	d003      	beq.n	8006990 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8006988:	f503 339c 	add.w	r3, r3, #79872	@ 0x13800
 800698c:	4298      	cmp	r0, r3
 800698e:	d104      	bne.n	800699a <HAL_TIMEx_MasterConfigSynchronization+0x5a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006990:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006992:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006996:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006998:	6084      	str	r4, [r0, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800699a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800699c:	2301      	movs	r3, #1
 800699e:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80069a2:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 80069a6:	bc70      	pop	{r4, r5, r6}
 80069a8:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80069aa:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80069ac:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80069b0:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 80069b2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80069b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069ba:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 80069bc:	6043      	str	r3, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069be:	e7e7      	b.n	8006990 <HAL_TIMEx_MasterConfigSynchronization+0x50>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80069c0:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80069c2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80069c6:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 80069c8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80069cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069d0:	431d      	orrs	r5, r3
  htim->Instance->CR2 = tmpcr2;
 80069d2:	6045      	str	r5, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069d4:	e7dc      	b.n	8006990 <HAL_TIMEx_MasterConfigSynchronization+0x50>
  __HAL_LOCK(htim);
 80069d6:	2002      	movs	r0, #2
}
 80069d8:	4770      	bx	lr
 80069da:	bf00      	nop
 80069dc:	40012c00 	.word	0x40012c00
 80069e0:	40000400 	.word	0x40000400

080069e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069e4:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d045      	beq.n	8006a78 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
{
 80069ec:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80069ee:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 80069f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069f6:	4602      	mov	r2, r0
 80069f8:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80069fa:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80069fc:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80069fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a02:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006a04:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006a08:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006a0a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006a0c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006a10:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006a12:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006a14:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006a18:	6b08      	ldr	r0, [r1, #48]	@ 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006a1a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006a1c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006a20:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006a22:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006a24:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006a28:	69c8      	ldr	r0, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006a2a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006a2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006a32:	4c12      	ldr	r4, [pc, #72]	@ (8006a7c <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006a34:	4303      	orrs	r3, r0
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006a36:	6810      	ldr	r0, [r2, #0]
 8006a38:	42a0      	cmp	r0, r4
 8006a3a:	d00b      	beq.n	8006a54 <HAL_TIMEx_ConfigBreakDeadTime+0x70>
 8006a3c:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8006a40:	42a0      	cmp	r0, r4
 8006a42:	d007      	beq.n	8006a54 <HAL_TIMEx_ConfigBreakDeadTime+0x70>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8006a44:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8006a46:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 8006a48:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 8006a4c:	4608      	mov	r0, r1
}
 8006a4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a52:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006a54:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 8006a56:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006a5a:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006a5e:	6a0c      	ldr	r4, [r1, #32]
 8006a60:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a64:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006a66:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006a68:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006a6a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006a6e:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006a70:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006a74:	430b      	orrs	r3, r1
 8006a76:	e7e5      	b.n	8006a44 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
  __HAL_LOCK(htim);
 8006a78:	2002      	movs	r0, #2
}
 8006a7a:	4770      	bx	lr
 8006a7c:	40012c00 	.word	0x40012c00

08006a80 <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 8006a80:	4603      	mov	r3, r0
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a82:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 8006a86:	2801      	cmp	r0, #1
 8006a88:	d047      	beq.n	8006b1a <HAL_TIMEx_ConfigBreakInput+0x9a>

  switch (sBreakInputConfig->Source)
 8006a8a:	6810      	ldr	r0, [r2, #0]
 8006a8c:	3801      	subs	r0, #1
 8006a8e:	280f      	cmp	r0, #15
{
 8006a90:	b4f0      	push	{r4, r5, r6, r7}
 8006a92:	d815      	bhi.n	8006ac0 <HAL_TIMEx_ConfigBreakInput+0x40>
 8006a94:	4c22      	ldr	r4, [pc, #136]	@ (8006b20 <HAL_TIMEx_ConfigBreakInput+0xa0>)
 8006a96:	4e23      	ldr	r6, [pc, #140]	@ (8006b24 <HAL_TIMEx_ConfigBreakInput+0xa4>)
 8006a98:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
 8006a9c:	f856 c020 	ldr.w	ip, [r6, r0, lsl #2]
 8006aa0:	4c21      	ldr	r4, [pc, #132]	@ (8006b28 <HAL_TIMEx_ConfigBreakInput+0xa8>)
 8006aa2:	4e22      	ldr	r6, [pc, #136]	@ (8006b2c <HAL_TIMEx_ConfigBreakInput+0xac>)
 8006aa4:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
 8006aa8:	f856 7020 	ldr.w	r7, [r6, r0, lsl #2]
      bkin_polarity_bitpos = 0U;
      break;
    }
  }

  switch (BreakInput)
 8006aac:	2901      	cmp	r1, #1
 8006aae:	d00d      	beq.n	8006acc <HAL_TIMEx_ConfigBreakInput+0x4c>
 8006ab0:	2902      	cmp	r1, #2
 8006ab2:	d01c      	beq.n	8006aee <HAL_TIMEx_ConfigBreakInput+0x6e>
    default:
      status = HAL_ERROR;
      break;
  }

  __HAL_UNLOCK(htim);
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  switch (BreakInput)
 8006aba:	2001      	movs	r0, #1

  return status;
}
 8006abc:	bcf0      	pop	{r4, r5, r6, r7}
 8006abe:	4770      	bx	lr
  switch (sBreakInputConfig->Source)
 8006ac0:	2700      	movs	r7, #0
  switch (BreakInput)
 8006ac2:	2901      	cmp	r1, #1
  switch (sBreakInputConfig->Source)
 8006ac4:	46bc      	mov	ip, r7
 8006ac6:	463c      	mov	r4, r7
 8006ac8:	463d      	mov	r5, r7
  switch (BreakInput)
 8006aca:	d1f1      	bne.n	8006ab0 <HAL_TIMEx_ConfigBreakInput+0x30>
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006acc:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF1;
 8006ace:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006ad0:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006ad2:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF1;
 8006ad4:	6e37      	ldr	r7, [r6, #96]	@ 0x60
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006ad6:	fa01 f10c 	lsl.w	r1, r1, ip
 8006ada:	ea81 0207 	eor.w	r2, r1, r7
 8006ade:	402a      	ands	r2, r5
 8006ae0:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006ae2:	ea80 0102 	eor.w	r1, r0, r2
 8006ae6:	4021      	ands	r1, r4
 8006ae8:	404a      	eors	r2, r1
      htim->Instance->AF1 = tmporx;
 8006aea:	6632      	str	r2, [r6, #96]	@ 0x60
      break;
 8006aec:	e00f      	b.n	8006b0e <HAL_TIMEx_ConfigBreakInput+0x8e>
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006aee:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF2;
 8006af0:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006af2:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006af4:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF2;
 8006af6:	6e77      	ldr	r7, [r6, #100]	@ 0x64
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006af8:	fa01 f10c 	lsl.w	r1, r1, ip
 8006afc:	ea81 0207 	eor.w	r2, r1, r7
 8006b00:	402a      	ands	r2, r5
 8006b02:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006b04:	ea80 0102 	eor.w	r1, r0, r2
 8006b08:	4021      	ands	r1, r4
 8006b0a:	404a      	eors	r2, r1
      htim->Instance->AF2 = tmporx;
 8006b0c:	6672      	str	r2, [r6, #100]	@ 0x64
  __HAL_UNLOCK(htim);
 8006b0e:	2200      	movs	r2, #0
 8006b10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006b14:	2000      	movs	r0, #0
}
 8006b16:	bcf0      	pop	{r4, r5, r6, r7}
 8006b18:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006b1a:	2002      	movs	r0, #2
}
 8006b1c:	4770      	bx	lr
 8006b1e:	bf00      	nop
 8006b20:	08009048 	.word	0x08009048
 8006b24:	08008fc8 	.word	0x08008fc8
 8006b28:	08009008 	.word	0x08009008
 8006b2c:	08008f88 	.word	0x08008f88

08006b30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b30:	b570      	push	{r4, r5, r6, lr}
 8006b32:	4604      	mov	r4, r0
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b34:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006b36:	6882      	ldr	r2, [r0, #8]
 8006b38:	6900      	ldr	r0, [r0, #16]
 8006b3a:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b3c:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006b3e:	4302      	orrs	r2, r0
 8006b40:	430a      	orrs	r2, r1
 8006b42:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b44:	498e      	ldr	r1, [pc, #568]	@ (8006d80 <UART_SetConfig+0x250>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006b46:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b48:	4029      	ands	r1, r5
 8006b4a:	430a      	orrs	r2, r1
 8006b4c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b4e:	685a      	ldr	r2, [r3, #4]
 8006b50:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006b52:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b54:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8006b58:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006b5a:	498a      	ldr	r1, [pc, #552]	@ (8006d84 <UART_SetConfig+0x254>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b5c:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006b5e:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b60:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006b62:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b64:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 8006b68:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006b6c:	f000 80b0 	beq.w	8006cd0 <UART_SetConfig+0x1a0>
    tmpreg |= huart->Init.OneBitSampling;
 8006b70:	6a26      	ldr	r6, [r4, #32]
 8006b72:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b74:	430a      	orrs	r2, r1
 8006b76:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006b78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b7a:	f022 020f 	bic.w	r2, r2, #15
 8006b7e:	432a      	orrs	r2, r5
 8006b80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b82:	4a81      	ldr	r2, [pc, #516]	@ (8006d88 <UART_SetConfig+0x258>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d035      	beq.n	8006bf4 <UART_SetConfig+0xc4>
 8006b88:	4a80      	ldr	r2, [pc, #512]	@ (8006d8c <UART_SetConfig+0x25c>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d00d      	beq.n	8006baa <UART_SetConfig+0x7a>
 8006b8e:	4a80      	ldr	r2, [pc, #512]	@ (8006d90 <UART_SetConfig+0x260>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d055      	beq.n	8006c40 <UART_SetConfig+0x110>
 8006b94:	4a7f      	ldr	r2, [pc, #508]	@ (8006d94 <UART_SetConfig+0x264>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d040      	beq.n	8006c1c <UART_SetConfig+0xec>

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
      {
        ret = HAL_ERROR;
 8006b9a:	2001      	movs	r0, #1
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006b9c:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8006b9e:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->TxISR = NULL;
 8006ba2:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8006ba6:	66a2      	str	r2, [r4, #104]	@ 0x68

  return ret;
}
 8006ba8:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006baa:	4b7b      	ldr	r3, [pc, #492]	@ (8006d98 <UART_SetConfig+0x268>)
 8006bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bb0:	f003 030c 	and.w	r3, r3, #12
 8006bb4:	2b0c      	cmp	r3, #12
 8006bb6:	d8f0      	bhi.n	8006b9a <UART_SetConfig+0x6a>
 8006bb8:	a201      	add	r2, pc, #4	@ (adr r2, 8006bc0 <UART_SetConfig+0x90>)
 8006bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bbe:	bf00      	nop
 8006bc0:	08006cc5 	.word	0x08006cc5
 8006bc4:	08006b9b 	.word	0x08006b9b
 8006bc8:	08006b9b 	.word	0x08006b9b
 8006bcc:	08006b9b 	.word	0x08006b9b
 8006bd0:	08006c33 	.word	0x08006c33
 8006bd4:	08006b9b 	.word	0x08006b9b
 8006bd8:	08006b9b 	.word	0x08006b9b
 8006bdc:	08006b9b 	.word	0x08006b9b
 8006be0:	08006c87 	.word	0x08006c87
 8006be4:	08006b9b 	.word	0x08006b9b
 8006be8:	08006b9b 	.word	0x08006b9b
 8006bec:	08006b9b 	.word	0x08006b9b
 8006bf0:	08006c55 	.word	0x08006c55
 8006bf4:	4b68      	ldr	r3, [pc, #416]	@ (8006d98 <UART_SetConfig+0x268>)
 8006bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bfa:	f003 0303 	and.w	r3, r3, #3
 8006bfe:	2b02      	cmp	r3, #2
 8006c00:	d041      	beq.n	8006c86 <UART_SetConfig+0x156>
 8006c02:	2b03      	cmp	r3, #3
 8006c04:	d026      	beq.n	8006c54 <UART_SetConfig+0x124>
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d013      	beq.n	8006c32 <UART_SetConfig+0x102>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c0a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006c0e:	f000 80ac 	beq.w	8006d6a <UART_SetConfig+0x23a>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c12:	f7ff f9a5 	bl	8005f60 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8006c16:	b3a0      	cbz	r0, 8006c82 <UART_SetConfig+0x152>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c18:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006c1a:	e020      	b.n	8006c5e <UART_SetConfig+0x12e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c1c:	4b5e      	ldr	r3, [pc, #376]	@ (8006d98 <UART_SetConfig+0x268>)
 8006c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c22:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006c26:	2b80      	cmp	r3, #128	@ 0x80
 8006c28:	d02d      	beq.n	8006c86 <UART_SetConfig+0x156>
 8006c2a:	f200 808e 	bhi.w	8006d4a <UART_SetConfig+0x21a>
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d048      	beq.n	8006cc4 <UART_SetConfig+0x194>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c32:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006c36:	f000 809e 	beq.w	8006d76 <UART_SetConfig+0x246>
        pclk = HAL_RCC_GetSysClockFreq();
 8006c3a:	f7ff f83d 	bl	8005cb8 <HAL_RCC_GetSysClockFreq>
        break;
 8006c3e:	e7ea      	b.n	8006c16 <UART_SetConfig+0xe6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c40:	4b55      	ldr	r3, [pc, #340]	@ (8006d98 <UART_SetConfig+0x268>)
 8006c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c46:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006c4a:	2b20      	cmp	r3, #32
 8006c4c:	d01b      	beq.n	8006c86 <UART_SetConfig+0x156>
 8006c4e:	d9ee      	bls.n	8006c2e <UART_SetConfig+0xfe>
 8006c50:	2b30      	cmp	r3, #48	@ 0x30
 8006c52:	d1a2      	bne.n	8006b9a <UART_SetConfig+0x6a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c54:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006c58:	d019      	beq.n	8006c8e <UART_SetConfig+0x15e>
        pclk = (uint32_t) LSE_VALUE;
 8006c5a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c5e:	6863      	ldr	r3, [r4, #4]
 8006c60:	4a4e      	ldr	r2, [pc, #312]	@ (8006d9c <UART_SetConfig+0x26c>)
 8006c62:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
 8006c66:	fbb0 f0f1 	udiv	r0, r0, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c6a:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c6e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8006c72:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c76:	f1a0 0310 	sub.w	r3, r0, #16
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d88d      	bhi.n	8006b9a <UART_SetConfig+0x6a>
          huart->Instance->BRR = usartdiv;
 8006c7e:	6823      	ldr	r3, [r4, #0]
 8006c80:	60d8      	str	r0, [r3, #12]
        pclk = (uint32_t) HSI_VALUE;
 8006c82:	2000      	movs	r0, #0
 8006c84:	e78a      	b.n	8006b9c <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c86:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8006c8a:	4845      	ldr	r0, [pc, #276]	@ (8006da0 <UART_SetConfig+0x270>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c8c:	d1e7      	bne.n	8006c5e <UART_SetConfig+0x12e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c8e:	6862      	ldr	r2, [r4, #4]
 8006c90:	4b42      	ldr	r3, [pc, #264]	@ (8006d9c <UART_SetConfig+0x26c>)
 8006c92:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 8006c96:	fbb0 f0f1 	udiv	r0, r0, r1
 8006c9a:	0853      	lsrs	r3, r2, #1
 8006c9c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ca0:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ca4:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ca8:	f1a3 0210 	sub.w	r2, r3, #16
 8006cac:	428a      	cmp	r2, r1
 8006cae:	f63f af74 	bhi.w	8006b9a <UART_SetConfig+0x6a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006cb2:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8006cb6:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006cb8:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006cba:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	60cb      	str	r3, [r1, #12]
 8006cc2:	e7de      	b.n	8006c82 <UART_SetConfig+0x152>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006cc4:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006cc8:	d049      	beq.n	8006d5e <UART_SetConfig+0x22e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006cca:	f7ff f937 	bl	8005f3c <HAL_RCC_GetPCLK1Freq>
        break;
 8006cce:	e7a2      	b.n	8006c16 <UART_SetConfig+0xe6>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006cd0:	4311      	orrs	r1, r2
 8006cd2:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006cd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006cd6:	4930      	ldr	r1, [pc, #192]	@ (8006d98 <UART_SetConfig+0x268>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006cd8:	f022 020f 	bic.w	r2, r2, #15
 8006cdc:	432a      	orrs	r2, r5
 8006cde:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ce0:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8006ce4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006ce8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006cec:	d046      	beq.n	8006d7c <UART_SetConfig+0x24c>
 8006cee:	d82f      	bhi.n	8006d50 <UART_SetConfig+0x220>
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d03d      	beq.n	8006d70 <UART_SetConfig+0x240>
        pclk = HAL_RCC_GetSysClockFreq();
 8006cf4:	f7fe ffe0 	bl	8005cb8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8006cf8:	2800      	cmp	r0, #0
 8006cfa:	d0c2      	beq.n	8006c82 <UART_SetConfig+0x152>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006cfc:	6a65      	ldr	r5, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006cfe:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006d00:	4b26      	ldr	r3, [pc, #152]	@ (8006d9c <UART_SetConfig+0x26c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006d02:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006d06:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
 8006d0a:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006d0e:	4299      	cmp	r1, r3
 8006d10:	f63f af43 	bhi.w	8006b9a <UART_SetConfig+0x6a>
 8006d14:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 8006d18:	f63f af3f 	bhi.w	8006b9a <UART_SetConfig+0x6a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	4619      	mov	r1, r3
 8006d20:	f7f9 ff36 	bl	8000b90 <__aeabi_uldivmod>
 8006d24:	0872      	lsrs	r2, r6, #1
 8006d26:	0203      	lsls	r3, r0, #8
 8006d28:	0209      	lsls	r1, r1, #8
 8006d2a:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8006d2e:	1898      	adds	r0, r3, r2
 8006d30:	f141 0100 	adc.w	r1, r1, #0
 8006d34:	4632      	mov	r2, r6
 8006d36:	2300      	movs	r3, #0
 8006d38:	f7f9 ff2a 	bl	8000b90 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006d3c:	4b19      	ldr	r3, [pc, #100]	@ (8006da4 <UART_SetConfig+0x274>)
 8006d3e:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8006d42:	429a      	cmp	r2, r3
 8006d44:	f63f af29 	bhi.w	8006b9a <UART_SetConfig+0x6a>
 8006d48:	e799      	b.n	8006c7e <UART_SetConfig+0x14e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d4a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d4c:	d082      	beq.n	8006c54 <UART_SetConfig+0x124>
 8006d4e:	e724      	b.n	8006b9a <UART_SetConfig+0x6a>
 8006d50:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006d54:	f47f af21 	bne.w	8006b9a <UART_SetConfig+0x6a>
        pclk = (uint32_t) LSE_VALUE;
 8006d58:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006d5c:	e7cf      	b.n	8006cfe <UART_SetConfig+0x1ce>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d5e:	f7ff f8ed 	bl	8005f3c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8006d62:	2800      	cmp	r0, #0
 8006d64:	d08d      	beq.n	8006c82 <UART_SetConfig+0x152>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d66:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006d68:	e791      	b.n	8006c8e <UART_SetConfig+0x15e>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d6a:	f7ff f8f9 	bl	8005f60 <HAL_RCC_GetPCLK2Freq>
        break;
 8006d6e:	e7f8      	b.n	8006d62 <UART_SetConfig+0x232>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d70:	f7ff f8e4 	bl	8005f3c <HAL_RCC_GetPCLK1Freq>
        break;
 8006d74:	e7c0      	b.n	8006cf8 <UART_SetConfig+0x1c8>
        pclk = HAL_RCC_GetSysClockFreq();
 8006d76:	f7fe ff9f 	bl	8005cb8 <HAL_RCC_GetSysClockFreq>
        break;
 8006d7a:	e7f2      	b.n	8006d62 <UART_SetConfig+0x232>
        pclk = (uint32_t) HSI_VALUE;
 8006d7c:	4808      	ldr	r0, [pc, #32]	@ (8006da0 <UART_SetConfig+0x270>)
 8006d7e:	e7be      	b.n	8006cfe <UART_SetConfig+0x1ce>
 8006d80:	cfff69f3 	.word	0xcfff69f3
 8006d84:	40008000 	.word	0x40008000
 8006d88:	40013800 	.word	0x40013800
 8006d8c:	40004400 	.word	0x40004400
 8006d90:	40004800 	.word	0x40004800
 8006d94:	40004c00 	.word	0x40004c00
 8006d98:	40021000 	.word	0x40021000
 8006d9c:	08009088 	.word	0x08009088
 8006da0:	00f42400 	.word	0x00f42400
 8006da4:	000ffcff 	.word	0x000ffcff

08006da8 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006da8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006daa:	071a      	lsls	r2, r3, #28
{
 8006dac:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006dae:	d506      	bpl.n	8006dbe <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006db0:	6801      	ldr	r1, [r0, #0]
 8006db2:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8006db4:	684a      	ldr	r2, [r1, #4]
 8006db6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006dba:	4322      	orrs	r2, r4
 8006dbc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006dbe:	07dc      	lsls	r4, r3, #31
 8006dc0:	d506      	bpl.n	8006dd0 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006dc2:	6801      	ldr	r1, [r0, #0]
 8006dc4:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8006dc6:	684a      	ldr	r2, [r1, #4]
 8006dc8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006dcc:	4322      	orrs	r2, r4
 8006dce:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006dd0:	0799      	lsls	r1, r3, #30
 8006dd2:	d506      	bpl.n	8006de2 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006dd4:	6801      	ldr	r1, [r0, #0]
 8006dd6:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8006dd8:	684a      	ldr	r2, [r1, #4]
 8006dda:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006dde:	4322      	orrs	r2, r4
 8006de0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006de2:	075a      	lsls	r2, r3, #29
 8006de4:	d506      	bpl.n	8006df4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006de6:	6801      	ldr	r1, [r0, #0]
 8006de8:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8006dea:	684a      	ldr	r2, [r1, #4]
 8006dec:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006df0:	4322      	orrs	r2, r4
 8006df2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006df4:	06dc      	lsls	r4, r3, #27
 8006df6:	d506      	bpl.n	8006e06 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006df8:	6801      	ldr	r1, [r0, #0]
 8006dfa:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8006dfc:	688a      	ldr	r2, [r1, #8]
 8006dfe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006e02:	4322      	orrs	r2, r4
 8006e04:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006e06:	0699      	lsls	r1, r3, #26
 8006e08:	d506      	bpl.n	8006e18 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006e0a:	6801      	ldr	r1, [r0, #0]
 8006e0c:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8006e0e:	688a      	ldr	r2, [r1, #8]
 8006e10:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006e14:	4322      	orrs	r2, r4
 8006e16:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006e18:	065a      	lsls	r2, r3, #25
 8006e1a:	d509      	bpl.n	8006e30 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e1c:	6801      	ldr	r1, [r0, #0]
 8006e1e:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8006e20:	684a      	ldr	r2, [r1, #4]
 8006e22:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8006e26:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006e28:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e2c:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006e2e:	d00b      	beq.n	8006e48 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e30:	061b      	lsls	r3, r3, #24
 8006e32:	d506      	bpl.n	8006e42 <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006e34:	6802      	ldr	r2, [r0, #0]
 8006e36:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8006e38:	6853      	ldr	r3, [r2, #4]
 8006e3a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8006e3e:	430b      	orrs	r3, r1
 8006e40:	6053      	str	r3, [r2, #4]
  }
}
 8006e42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e46:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006e48:	684a      	ldr	r2, [r1, #4]
 8006e4a:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8006e4c:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8006e50:	4322      	orrs	r2, r4
 8006e52:	604a      	str	r2, [r1, #4]
 8006e54:	e7ec      	b.n	8006e30 <UART_AdvFeatureConfig+0x88>
 8006e56:	bf00      	nop

08006e58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006e58:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e5a:	2300      	movs	r3, #0
{
 8006e5c:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e5e:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e62:	f7fd fa9f 	bl	80043a4 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e66:	6822      	ldr	r2, [r4, #0]
 8006e68:	6813      	ldr	r3, [r2, #0]
 8006e6a:	071b      	lsls	r3, r3, #28
  tickstart = HAL_GetTick();
 8006e6c:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e6e:	d40f      	bmi.n	8006e90 <UART_CheckIdleState+0x38>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e70:	6813      	ldr	r3, [r2, #0]
 8006e72:	0759      	lsls	r1, r3, #29
 8006e74:	d431      	bmi.n	8006eda <UART_CheckIdleState+0x82>
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e76:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8006e78:	2220      	movs	r2, #32
 8006e7a:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 8006e7e:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 8006e80:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e84:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e86:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 8006e88:	2300      	movs	r3, #0
 8006e8a:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8006e8e:	bd38      	pop	{r3, r4, r5, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e90:	69d3      	ldr	r3, [r2, #28]
 8006e92:	0298      	lsls	r0, r3, #10
 8006e94:	d4ec      	bmi.n	8006e70 <UART_CheckIdleState+0x18>
 8006e96:	e00c      	b.n	8006eb2 <UART_CheckIdleState+0x5a>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006e98:	6819      	ldr	r1, [r3, #0]
 8006e9a:	0749      	lsls	r1, r1, #29
 8006e9c:	461a      	mov	r2, r3
 8006e9e:	d505      	bpl.n	8006eac <UART_CheckIdleState+0x54>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006ea0:	69d9      	ldr	r1, [r3, #28]
 8006ea2:	0708      	lsls	r0, r1, #28
 8006ea4:	d44a      	bmi.n	8006f3c <UART_CheckIdleState+0xe4>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ea6:	69d9      	ldr	r1, [r3, #28]
 8006ea8:	0509      	lsls	r1, r1, #20
 8006eaa:	d475      	bmi.n	8006f98 <UART_CheckIdleState+0x140>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006eac:	69db      	ldr	r3, [r3, #28]
 8006eae:	0298      	lsls	r0, r3, #10
 8006eb0:	d4de      	bmi.n	8006e70 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006eb2:	f7fd fa77 	bl	80043a4 <HAL_GetTick>
 8006eb6:	1b43      	subs	r3, r0, r5
 8006eb8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ebc:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ebe:	d3eb      	bcc.n	8006e98 <UART_CheckIdleState+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec0:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006ec4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec8:	e843 2100 	strex	r1, r2, [r3]
 8006ecc:	2900      	cmp	r1, #0
 8006ece:	d1f7      	bne.n	8006ec0 <UART_CheckIdleState+0x68>
      huart->gState = HAL_UART_STATE_READY;
 8006ed0:	2320      	movs	r3, #32
 8006ed2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8006ed6:	2003      	movs	r0, #3
 8006ed8:	e7d6      	b.n	8006e88 <UART_CheckIdleState+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006eda:	69d3      	ldr	r3, [r2, #28]
 8006edc:	025b      	lsls	r3, r3, #9
 8006ede:	d4ca      	bmi.n	8006e76 <UART_CheckIdleState+0x1e>
 8006ee0:	e00d      	b.n	8006efe <UART_CheckIdleState+0xa6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	0750      	lsls	r0, r2, #29
 8006ee6:	d507      	bpl.n	8006ef8 <UART_CheckIdleState+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006ee8:	69da      	ldr	r2, [r3, #28]
 8006eea:	0711      	lsls	r1, r2, #28
 8006eec:	f100 8082 	bmi.w	8006ff4 <UART_CheckIdleState+0x19c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ef0:	69da      	ldr	r2, [r3, #28]
 8006ef2:	0512      	lsls	r2, r2, #20
 8006ef4:	f100 80ac 	bmi.w	8007050 <UART_CheckIdleState+0x1f8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ef8:	69db      	ldr	r3, [r3, #28]
 8006efa:	025b      	lsls	r3, r3, #9
 8006efc:	d4bb      	bmi.n	8006e76 <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006efe:	f7fd fa51 	bl	80043a4 <HAL_GetTick>
 8006f02:	1b43      	subs	r3, r0, r5
 8006f04:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f08:	6823      	ldr	r3, [r4, #0]
 8006f0a:	d3ea      	bcc.n	8006ee2 <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f0c:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f10:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f14:	e843 2100 	strex	r1, r2, [r3]
 8006f18:	2900      	cmp	r1, #0
 8006f1a:	d1f7      	bne.n	8006f0c <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f1c:	f103 0208 	add.w	r2, r3, #8
 8006f20:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f24:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f28:	f103 0008 	add.w	r0, r3, #8
 8006f2c:	e840 2100 	strex	r1, r2, [r0]
 8006f30:	2900      	cmp	r1, #0
 8006f32:	d1f3      	bne.n	8006f1c <UART_CheckIdleState+0xc4>
      huart->RxState = HAL_UART_STATE_READY;
 8006f34:	2320      	movs	r3, #32
 8006f36:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8006f3a:	e7cc      	b.n	8006ed6 <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f3c:	2208      	movs	r2, #8
 8006f3e:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f40:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f44:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f48:	e843 2100 	strex	r1, r2, [r3]
 8006f4c:	2900      	cmp	r1, #0
 8006f4e:	d1f7      	bne.n	8006f40 <UART_CheckIdleState+0xe8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006f50:	4856      	ldr	r0, [pc, #344]	@ (80070ac <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f52:	f103 0208 	add.w	r2, r3, #8
 8006f56:	e852 2f00 	ldrex	r2, [r2]
 8006f5a:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f5c:	f103 0508 	add.w	r5, r3, #8
 8006f60:	e845 2100 	strex	r1, r2, [r5]
 8006f64:	2900      	cmp	r1, #0
 8006f66:	d1f4      	bne.n	8006f52 <UART_CheckIdleState+0xfa>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f68:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8006f6a:	2a01      	cmp	r2, #1
 8006f6c:	d00b      	beq.n	8006f86 <UART_CheckIdleState+0x12e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f6e:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006f70:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f72:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8006f74:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f78:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f7a:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8006f7c:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f80:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 8006f84:	e79c      	b.n	8006ec0 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f86:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f8a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f8e:	e843 2100 	strex	r1, r2, [r3]
 8006f92:	2900      	cmp	r1, #0
 8006f94:	d1f7      	bne.n	8006f86 <UART_CheckIdleState+0x12e>
 8006f96:	e7ea      	b.n	8006f6e <UART_CheckIdleState+0x116>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f98:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f9c:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f9e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006fa2:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa6:	e843 2100 	strex	r1, r2, [r3]
 8006faa:	2900      	cmp	r1, #0
 8006fac:	d1f7      	bne.n	8006f9e <UART_CheckIdleState+0x146>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006fae:	483f      	ldr	r0, [pc, #252]	@ (80070ac <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fb0:	f103 0208 	add.w	r2, r3, #8
 8006fb4:	e852 2f00 	ldrex	r2, [r2]
 8006fb8:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fba:	f103 0508 	add.w	r5, r3, #8
 8006fbe:	e845 2100 	strex	r1, r2, [r5]
 8006fc2:	2900      	cmp	r1, #0
 8006fc4:	d1f4      	bne.n	8006fb0 <UART_CheckIdleState+0x158>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fc6:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8006fc8:	2a01      	cmp	r2, #1
 8006fca:	d00a      	beq.n	8006fe2 <UART_CheckIdleState+0x18a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fcc:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006fce:	2120      	movs	r1, #32
 8006fd0:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8006fd4:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fd6:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8006fd8:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006fdc:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8006fe0:	e76e      	b.n	8006ec0 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe2:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fe6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fea:	e843 2100 	strex	r1, r2, [r3]
 8006fee:	2900      	cmp	r1, #0
 8006ff0:	d1f7      	bne.n	8006fe2 <UART_CheckIdleState+0x18a>
 8006ff2:	e7eb      	b.n	8006fcc <UART_CheckIdleState+0x174>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ff4:	2208      	movs	r2, #8
 8006ff6:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff8:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ffc:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007000:	e843 2100 	strex	r1, r2, [r3]
 8007004:	2900      	cmp	r1, #0
 8007006:	d1f7      	bne.n	8006ff8 <UART_CheckIdleState+0x1a0>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007008:	4828      	ldr	r0, [pc, #160]	@ (80070ac <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800700a:	f103 0208 	add.w	r2, r3, #8
 800700e:	e852 2f00 	ldrex	r2, [r2]
 8007012:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007014:	f103 0508 	add.w	r5, r3, #8
 8007018:	e845 2100 	strex	r1, r2, [r5]
 800701c:	2900      	cmp	r1, #0
 800701e:	d1f4      	bne.n	800700a <UART_CheckIdleState+0x1b2>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007020:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8007022:	2a01      	cmp	r2, #1
 8007024:	d00b      	beq.n	800703e <UART_CheckIdleState+0x1e6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007026:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8007028:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800702a:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800702c:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8007030:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007032:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8007034:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007038:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 800703c:	e766      	b.n	8006f0c <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800703e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007042:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007046:	e843 2100 	strex	r1, r2, [r3]
 800704a:	2900      	cmp	r1, #0
 800704c:	d1f7      	bne.n	800703e <UART_CheckIdleState+0x1e6>
 800704e:	e7ea      	b.n	8007026 <UART_CheckIdleState+0x1ce>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007050:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007054:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007056:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800705a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800705e:	e843 2100 	strex	r1, r2, [r3]
 8007062:	2900      	cmp	r1, #0
 8007064:	d1f7      	bne.n	8007056 <UART_CheckIdleState+0x1fe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007066:	4811      	ldr	r0, [pc, #68]	@ (80070ac <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007068:	f103 0208 	add.w	r2, r3, #8
 800706c:	e852 2f00 	ldrex	r2, [r2]
 8007070:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007072:	f103 0508 	add.w	r5, r3, #8
 8007076:	e845 2100 	strex	r1, r2, [r5]
 800707a:	2900      	cmp	r1, #0
 800707c:	d1f4      	bne.n	8007068 <UART_CheckIdleState+0x210>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800707e:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8007080:	2a01      	cmp	r2, #1
 8007082:	d00a      	beq.n	800709a <UART_CheckIdleState+0x242>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007084:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8007086:	2120      	movs	r1, #32
 8007088:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 800708c:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800708e:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8007090:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007094:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8007098:	e738      	b.n	8006f0c <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800709a:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800709e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a2:	e843 2100 	strex	r1, r2, [r3]
 80070a6:	2900      	cmp	r1, #0
 80070a8:	d1f7      	bne.n	800709a <UART_CheckIdleState+0x242>
 80070aa:	e7eb      	b.n	8007084 <UART_CheckIdleState+0x22c>
 80070ac:	effffffe 	.word	0xeffffffe

080070b0 <HAL_UART_Init>:
  if (huart == NULL)
 80070b0:	b380      	cbz	r0, 8007114 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 80070b2:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 80070b6:	b510      	push	{r4, lr}
 80070b8:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80070ba:	b333      	cbz	r3, 800710a <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 80070bc:	6822      	ldr	r2, [r4, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80070be:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  huart->gState = HAL_UART_STATE_BUSY;
 80070c0:	2324      	movs	r3, #36	@ 0x24
 80070c2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80070c6:	6813      	ldr	r3, [r2, #0]
 80070c8:	f023 0301 	bic.w	r3, r3, #1
 80070cc:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80070ce:	b9c1      	cbnz	r1, 8007102 <HAL_UART_Init+0x52>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80070d0:	4620      	mov	r0, r4
 80070d2:	f7ff fd2d 	bl	8006b30 <UART_SetConfig>
 80070d6:	2801      	cmp	r0, #1
 80070d8:	d011      	beq.n	80070fe <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070da:	6823      	ldr	r3, [r4, #0]
 80070dc:	685a      	ldr	r2, [r3, #4]
 80070de:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80070e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80070e4:	689a      	ldr	r2, [r3, #8]
 80070e6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80070ea:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80070f2:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80070f4:	601a      	str	r2, [r3, #0]
}
 80070f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80070fa:	f7ff bead 	b.w	8006e58 <UART_CheckIdleState>
}
 80070fe:	2001      	movs	r0, #1
 8007100:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 8007102:	4620      	mov	r0, r4
 8007104:	f7ff fe50 	bl	8006da8 <UART_AdvFeatureConfig>
 8007108:	e7e2      	b.n	80070d0 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 800710a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 800710e:	f7fc f94b 	bl	80033a8 <HAL_UART_MspInit>
 8007112:	e7d3      	b.n	80070bc <HAL_UART_Init+0xc>
}
 8007114:	2001      	movs	r0, #1
 8007116:	4770      	bx	lr

08007118 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007118:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 800711c:	2b01      	cmp	r3, #1
 800711e:	d017      	beq.n	8007150 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007120:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007122:	2324      	movs	r3, #36	@ 0x24
{
 8007124:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 8007126:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800712a:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800712c:	6814      	ldr	r4, [r2, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800712e:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8007130:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007134:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 8007138:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800713a:	6643      	str	r3, [r0, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800713c:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800713e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 8007142:	2220      	movs	r2, #32
 8007144:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88

  return HAL_OK;
}
 8007148:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 800714c:	4618      	mov	r0, r3
}
 800714e:	4770      	bx	lr
  __HAL_LOCK(huart);
 8007150:	2002      	movs	r0, #2
}
 8007152:	4770      	bx	lr

08007154 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007154:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 8007158:	2a01      	cmp	r2, #1
 800715a:	d037      	beq.n	80071cc <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 800715c:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800715e:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007160:	2024      	movs	r0, #36	@ 0x24
{
 8007162:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8007164:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007168:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800716a:	6810      	ldr	r0, [r2, #0]
 800716c:	f020 0001 	bic.w	r0, r0, #1
 8007170:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007172:	6890      	ldr	r0, [r2, #8]
 8007174:	f020 4060 	bic.w	r0, r0, #3758096384	@ 0xe0000000
 8007178:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800717a:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800717c:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800717e:	b310      	cbz	r0, 80071c6 <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007180:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007182:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 8007184:	4d12      	ldr	r5, [pc, #72]	@ (80071d0 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007186:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800718a:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800718e:	4911      	ldr	r1, [pc, #68]	@ (80071d4 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 8007190:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007194:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007198:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 800719c:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071a0:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071a2:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071a4:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071a8:	fbb1 f1f5 	udiv	r1, r1, r5
 80071ac:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 80071b0:	2100      	movs	r1, #0
 80071b2:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 80071b6:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80071b8:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80071ba:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 80071be:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80071c0:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 80071c4:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 80071c6:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80071c8:	4608      	mov	r0, r1
 80071ca:	e7ef      	b.n	80071ac <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 80071cc:	2002      	movs	r0, #2
}
 80071ce:	4770      	bx	lr
 80071d0:	080090a0 	.word	0x080090a0
 80071d4:	080090a8 	.word	0x080090a8

080071d8 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 80071d8:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 80071dc:	2a01      	cmp	r2, #1
 80071de:	d037      	beq.n	8007250 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 80071e0:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071e2:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80071e4:	2024      	movs	r0, #36	@ 0x24
{
 80071e6:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 80071e8:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071ec:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80071ee:	6810      	ldr	r0, [r2, #0]
 80071f0:	f020 0001 	bic.w	r0, r0, #1
 80071f4:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80071f6:	6890      	ldr	r0, [r2, #8]
 80071f8:	f020 6060 	bic.w	r0, r0, #234881024	@ 0xe000000
 80071fc:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80071fe:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007200:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007202:	b310      	cbz	r0, 800724a <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007204:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007206:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007208:	4d12      	ldr	r5, [pc, #72]	@ (8007254 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800720a:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800720e:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007212:	4911      	ldr	r1, [pc, #68]	@ (8007258 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007214:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007218:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800721c:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8007220:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007224:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007226:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007228:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800722c:	fbb1 f1f5 	udiv	r1, r1, r5
 8007230:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 8007234:	2100      	movs	r1, #0
 8007236:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800723a:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800723c:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800723e:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 8007242:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8007244:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 8007248:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800724a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800724c:	4608      	mov	r0, r1
 800724e:	e7ef      	b.n	8007230 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8007250:	2002      	movs	r0, #2
}
 8007252:	4770      	bx	lr
 8007254:	080090a0 	.word	0x080090a0
 8007258:	080090a8 	.word	0x080090a8

0800725c <ACIM_LSO_Init>:
* @param  pHandle: handler of the 
* @param  
* @retval none.
*/
void ACIM_LSO_Init(ACIM_LSO_Handle_t *pHandle, BusVoltageSensor_Handle_t *pBVS)
{
 800725c:	4603      	mov	r3, r0
 pHandle->pBVS = pBVS;
 
 PI_Float_HandleInit(pHandle->fPI);
 800725e:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 pHandle->pBVS = pBVS;
 8007260:	6219      	str	r1, [r3, #32]
 PI_Float_HandleInit(pHandle->fPI);
 8007262:	f000 bb33 	b.w	80078cc <PI_Float_HandleInit>
 8007266:	bf00      	nop

08007268 <ACIM_LSO_CalcAngle>:
  * @param  
  *         
  * @retval 
  */
void ACIM_LSO_CalcAngle(ACIM_LSO_Handle_t *pHandle)
{
 8007268:	b510      	push	{r4, lr}
  fRotorFluxFreq_rads    = pHandle->fRotorFluxFreq_rads;
  fRotorElSpeed_obs_rads = pHandle->fRotorElSpeed_obs_rads;
  fIqds_obs_A            = pHandle->fIqds_obs_A;
  fFlux_qdr_obs          = pHandle->fFlux_qdr_obs;
    
  fVqds_meas_V = Convert_s16_to_V(pHandle->pBVS, pHandle->pFOCVars->Vqd);
 800726a:	e9d0 2309 	ldrd	r2, r3, [r0, #36]	@ 0x24
{
 800726e:	ed2d 8b10 	vpush	{d8-d15}
  float fPP    = pHandle->pACIM_MotorParams->bPP;
 8007272:	7d19      	ldrb	r1, [r3, #20]
  float k = pHandle->k;
 8007274:	ed90 9a18 	vldr	s18, [r0, #96]	@ 0x60
  float fsigma = pHandle->pACIM_MotorParams->fsigma;
 8007278:	ed93 ca0b 	vldr	s24, [r3, #44]	@ 0x2c
  float ftaur  = pHandle->pACIM_MotorParams->ftaur;
 800727c:	edd3 ca09 	vldr	s25, [r3, #36]	@ 0x24
  float ftaus  = pHandle->pACIM_MotorParams->ftaus;
 8007280:	edd3 9a0a 	vldr	s19, [r3, #40]	@ 0x28
  float fLs    = pHandle->pACIM_MotorParams->fLs;
 8007284:	edd3 ba08 	vldr	s23, [r3, #32]
{
 8007288:	4604      	mov	r4, r0
 800728a:	b088      	sub	sp, #32
  float fPP    = pHandle->pACIM_MotorParams->bPP;
 800728c:	ee0f 1a10 	vmov	s30, r1
  fVqds_meas_V = Convert_s16_to_V(pHandle->pBVS, pHandle->pFOCVars->Vqd);
 8007290:	6a00      	ldr	r0, [r0, #32]
 8007292:	f8d2 1012 	ldr.w	r1, [r2, #18]
  fIqds_obs_A            = pHandle->fIqds_obs_A;
 8007296:	ed94 8a0e 	vldr	s16, [r4, #56]	@ 0x38
 800729a:	edd4 8a0f 	vldr	s17, [r4, #60]	@ 0x3c
  fRotorElSpeed_obs_rads = pHandle->fRotorElSpeed_obs_rads;
 800729e:	ed94 ba15 	vldr	s22, [r4, #84]	@ 0x54
  fFlux_qdr_obs          = pHandle->fFlux_qdr_obs;
 80072a2:	ed94 aa11 	vldr	s20, [r4, #68]	@ 0x44
  fVqds_meas_V = Convert_s16_to_V(pHandle->pBVS, pHandle->pFOCVars->Vqd);
 80072a6:	f001 fb81 	bl	80089ac <Convert_s16_to_V>
  
  Signal_Components Iqdmeas_A = Convert_s16_to_A(pHandle->pFOCVars[M1].Iqd);
 80072aa:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  fVqds_meas_V = Convert_s16_to_V(pHandle->pBVS, pHandle->pFOCVars->Vqd);
 80072ac:	ed8d 0a04 	vstr	s0, [sp, #16]
  Signal_Components Iqdmeas_A = Convert_s16_to_A(pHandle->pFOCVars[M1].Iqd);
 80072b0:	6898      	ldr	r0, [r3, #8]
  fVqds_meas_V = Convert_s16_to_V(pHandle->pBVS, pHandle->pFOCVars->Vqd);
 80072b2:	edcd 0a05 	vstr	s1, [sp, #20]
  Signal_Components Iqdmeas_A = Convert_s16_to_A(pHandle->pFOCVars[M1].Iqd);
 80072b6:	f001 fb63 	bl	8008980 <Convert_s16_to_A>
  
  float ids_obs_A = fIqds_obs_A.fS_Component2;
  
  
  float divftaur = 1/ftaur;
 80072ba:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
  float divftaus = 1/ftaus;
  float divfsigma = 1/fsigma;
  float fsigmadiff = 1-fsigma;
 80072be:	ee37 eacc 	vsub.f32	s28, s15, s24
  
  /* Online computation of Observer parameters */
  k1 = -((k-1)/fsigma)*(divftaur + divftaus);
 80072c2:	ee77 6ac9 	vsub.f32	s13, s15, s18
  float divftaur = 1/ftaur;
 80072c6:	eec7 eaac 	vdiv.f32	s29, s15, s25
  
  /* STEP  2 - Computing of mech. rotor speed estimation --------------------------------------------- */
  /*  SpeedEstError = -(Iq_error * Flux_dr) */
  fSpeedEstError = -(pHandle->fIqds_error_A.fS_Component1 * pHandle->fFlux_qdr_obs.fS_Component2);
  
  pHandle->fRotorElSpeed_obs_rads = PI_Float_Calc(pHandle->fPI, fSpeedEstError);
 80072ca:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
  float divftaus = 1/ftaus;
 80072cc:	eec7 daa9 	vdiv.f32	s27, s15, s19
  float divfsigma = 1/fsigma;
 80072d0:	ee87 da8c 	vdiv.f32	s26, s15, s24
  k2 =  (k-1)*fRotorElSpeed_obs_rads;
 80072d4:	ee79 7a67 	vsub.f32	s15, s18, s15
  k1 = -((k-1)/fsigma)*(divftaur + divftaus);
 80072d8:	eec6 9a8c 	vdiv.f32	s19, s13, s24
  k2 =  (k-1)*fRotorElSpeed_obs_rads;
 80072dc:	ee67 aa8b 	vmul.f32	s21, s15, s22
  k3 = ((k-1)/(1-fsigma))*(divftaur - k*divftaus);
 80072e0:	eec7 7a8e 	vdiv.f32	s15, s15, s28
  Signal_Components Iqdmeas_A = Convert_s16_to_A(pHandle->pFOCVars[M1].Iqd);
 80072e4:	ed8d 0a06 	vstr	s0, [sp, #24]
  k3 = ((k-1)/(1-fsigma))*(divftaur - k*divftaus);
 80072e8:	edcd 7a00 	vstr	s15, [sp]
  pHandle->fIqds_error_A.fS_Component1 = Iqdmeas_A.fS_Component1 - fIqds_obs_A.fS_Component1;
 80072ec:	ee70 7a48 	vsub.f32	s15, s0, s16
  fSpeedEstError = -(pHandle->fIqds_error_A.fS_Component1 * pHandle->fFlux_qdr_obs.fS_Component2);
 80072f0:	ee38 0a40 	vsub.f32	s0, s16, s0
  pHandle->fIqds_error_A.fS_Component1 = Iqdmeas_A.fS_Component1 - fIqds_obs_A.fS_Component1;
 80072f4:	edc4 7a0c 	vstr	s15, [r4, #48]	@ 0x30
  fSpeedEstError = -(pHandle->fIqds_error_A.fS_Component1 * pHandle->fFlux_qdr_obs.fS_Component2);
 80072f8:	edd4 7a11 	vldr	s15, [r4, #68]	@ 0x44
  Signal_Components Iqdmeas_A = Convert_s16_to_A(pHandle->pFOCVars[M1].Iqd);
 80072fc:	edcd 0a07 	vstr	s1, [sp, #28]
  k3 = ((k-1)/(1-fsigma))*(divftaur - k*divftaus);
 8007300:	eeb0 7a6e 	vmov.f32	s14, s29
 8007304:	eea9 7a6d 	vfms.f32	s14, s18, s27
  pHandle->fRotorElSpeed_obs_rads = PI_Float_Calc(pHandle->fPI, fSpeedEstError);
 8007308:	ee20 0a27 	vmul.f32	s0, s0, s15
  k1 = -((k-1)/fsigma)*(divftaur + divftaus);
 800730c:	ee7e 7aad 	vadd.f32	s15, s29, s27
  pHandle->fIqds_error_A.fS_Component2 = Iqdmeas_A.fS_Component2 - fIqds_obs_A.fS_Component2;
 8007310:	ee70 0ae8 	vsub.f32	s1, s1, s17
  k1 = -((k-1)/fsigma)*(divftaur + divftaus);
 8007314:	ee69 9aa7 	vmul.f32	s19, s19, s15
  k4 = ((k-1)*fRotorElSpeed_obs_rads*fsigma)/(1-fsigma);
 8007318:	ee6c 7a2a 	vmul.f32	s15, s24, s21
  pHandle->fIqds_error_A.fS_Component2 = Iqdmeas_A.fS_Component2 - fIqds_obs_A.fS_Component2;
 800731c:	edc4 0a0d 	vstr	s1, [r4, #52]	@ 0x34
  k3 = ((k-1)/(1-fsigma))*(divftaur - k*divftaus);
 8007320:	ed8d 7a01 	vstr	s14, [sp, #4]
  k4 = ((k-1)*fRotorElSpeed_obs_rads*fsigma)/(1-fsigma);
 8007324:	ee87 9a8e 	vdiv.f32	s18, s15, s28
  pHandle->fRotorElSpeed_obs_rads = PI_Float_Calc(pHandle->fPI, fSpeedEstError);
 8007328:	f000 fad8 	bl	80078dc <PI_Float_Calc>
 
  
  pHandle->_SpeedEstimator.hAvrMecSpeedUnit =    (int16_t)((pHandle->fRotorElSpeed_obs_rads*10.0f)/(2.0f*(float)PI* fPP));
 800732c:	ed9f 6a5a 	vldr	s12, [pc, #360]	@ 8007498 <ACIM_LSO_CalcAngle+0x230>
   
  /* Rotor Flux frequency computation */
  fRotorFluxFreq_rads = fSlipFreq_rads + pHandle->fRotorElSpeed_obs_rads;
  pHandle->fRotorFluxFreq_rads = fRotorFluxFreq_rads;
  /* STEP  4 - Computing and output of field angle */
  pHandle->fRotorFlux_Angle_rad +=  fRotorFluxFreq_rads*pHandle->fCalcAngleExecTime_s;
 8007330:	edd4 fa1a 	vldr	s31, [r4, #104]	@ 0x68
  pHandle->fRotorElSpeed_obs_rads = PI_Float_Calc(pHandle->fPI, fSpeedEstError);
 8007334:	ed84 0a15 	vstr	s0, [r4, #84]	@ 0x54
  pHandle->_SpeedEstimator.hAvrMecSpeedUnit =    (int16_t)((pHandle->fRotorElSpeed_obs_rads*10.0f)/(2.0f*(float)PI* fPP));
 8007338:	ee20 6a06 	vmul.f32	s12, s0, s12
  float fPP    = pHandle->pACIM_MotorParams->bPP;
 800733c:	eeb8 fa4f 	vcvt.f32.u32	s30, s30
   
  /* STEP 5 and 6 - Prediction of currents and flux */
 
  fIqds_obs_A.fS_Component1 +=  ((-fRotorFluxFreq_rads* pHandle->fIqds_obs_A.fS_Component2) + (((-divfsigma)*(divftaus +(fsigmadiff)*divftaur))*pHandle->fIqds_obs_A.fS_Component1)
                                -((fsigmadiff)*divfsigma*fRotorElSpeed_obs_rads)*pHandle->fFlux_qdr_obs.fS_Component2 
                                +fVqds_meas_V.fS_Component1/(fsigma* fLs)
 8007340:	ee6c ba2b 	vmul.f32	s23, s24, s23
  pHandle->_SpeedEstimator.hAvrMecSpeedUnit =    (int16_t)((pHandle->fRotorElSpeed_obs_rads*10.0f)/(2.0f*(float)PI* fPP));
 8007344:	eec6 7a0f 	vdiv.f32	s15, s12, s30
  pHandle->fRotorSpeed_RPM = (float)pHandle->_SpeedEstimator.hAvrMecSpeedUnit*6.0f;
 8007348:	eeb1 6a08 	vmov.f32	s12, #24	@ 0x40c00000  6.0
  pHandle->_SpeedEstimator.hAvrMecSpeedUnit =    (int16_t)((pHandle->fRotorElSpeed_obs_rads*10.0f)/(2.0f*(float)PI* fPP));
 800734c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  fIqds_obs_A.fS_Component1 +=  ((-fRotorFluxFreq_rads* pHandle->fIqds_obs_A.fS_Component2) + (((-divfsigma)*(divftaus +(fsigmadiff)*divftaur))*pHandle->fIqds_obs_A.fS_Component1)
 8007350:	eeee da8e 	vfma.f32	s27, s29, s28
  pHandle->_SpeedEstimator.hAvrMecSpeedUnit =    (int16_t)((pHandle->fRotorElSpeed_obs_rads*10.0f)/(2.0f*(float)PI* fPP));
 8007354:	ee17 3a90 	vmov	r3, s15
 8007358:	b21b      	sxth	r3, r3
  pHandle->fRotorSpeed_RPM = (float)pHandle->_SpeedEstimator.hAvrMecSpeedUnit*6.0f;
 800735a:	ee07 3a90 	vmov	s15, r3
 800735e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  pHandle->_SpeedEstimator.hAvrMecSpeedUnit =    (int16_t)((pHandle->fRotorElSpeed_obs_rads*10.0f)/(2.0f*(float)PI* fPP));
 8007362:	81a3      	strh	r3, [r4, #12]
  pHandle->fRotorSpeed_RPM = (float)pHandle->_SpeedEstimator.hAvrMecSpeedUnit*6.0f;
 8007364:	ee67 7a86 	vmul.f32	s15, s15, s12
  float fFlux_dr_tmp = pHandle->fFlux_qdr_obs.fS_Component2;
 8007368:	ed94 6a11 	vldr	s12, [r4, #68]	@ 0x44
  pHandle->fRotorSpeed_RPM = (float)pHandle->_SpeedEstimator.hAvrMecSpeedUnit*6.0f;
 800736c:	edc4 7a16 	vstr	s15, [r4, #88]	@ 0x58
  if(fFlux_dr_tmp==0.0f)
 8007370:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8007374:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
   fFlux_dr_tmp = pHandle->pACIM_MotorParams->fImagn_A;
 8007378:	bf08      	it	eq
 800737a:	6aa3      	ldreq	r3, [r4, #40]	@ 0x28
 800737c:	ed8d 6a03 	vstr	s12, [sp, #12]
 8007380:	bf0c      	ite	eq
 8007382:	edd3 5a0c 	vldreq	s11, [r3, #48]	@ 0x30
  float fFlux_dr_tmp = pHandle->fFlux_qdr_obs.fS_Component2;
 8007386:	eef0 5a46 	vmovne.f32	s11, s12
  fSlipFreq_rads = fIqds_obs_A.fS_Component1/(fFlux_dr_tmp * ftaur);
 800738a:	ee65 5aac 	vmul.f32	s11, s11, s25
  if(ids_obs_A==0.0f)
 800738e:	eef5 8a40 	vcmp.f32	s17, #0.0
  fSlipFreq_rads = fIqds_obs_A.fS_Component1/(fFlux_dr_tmp * ftaur);
 8007392:	ee88 fa25 	vdiv.f32	s30, s16, s11
  pHandle->fRotorFlux_Angle_rad +=  fRotorFluxFreq_rads*pHandle->fCalcAngleExecTime_s;
 8007396:	edd4 5a13 	vldr	s11, [r4, #76]	@ 0x4c
  fRotorFluxFreq_rads = fSlipFreq_rads + pHandle->fRotorElSpeed_obs_rads;
 800739a:	ee3f fa00 	vadd.f32	s30, s30, s0
  if(ids_obs_A==0.0f)
 800739e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  pHandle->fRotorFlux_Angle_rad = (float) fmod((double)pHandle->fRotorFlux_Angle_rad , (double) (2.0f*(float)PI));
 80073a2:	eeef 5a8f 	vfma.f32	s11, s31, s30
    ids_obs_A = pHandle->pACIM_MotorParams->fImagn_A;
 80073a6:	bf04      	itt	eq
 80073a8:	6aa3      	ldreq	r3, [r4, #40]	@ 0x28
 80073aa:	edd3 4a0c 	vldreq	s9, [r3, #48]	@ 0x30
  pHandle->fRotorFluxFreq_rads = fRotorFluxFreq_rads;
 80073ae:	ed84 fa12 	vstr	s30, [r4, #72]	@ 0x48
  float ids_obs_A = fIqds_obs_A.fS_Component2;
 80073b2:	bf18      	it	ne
 80073b4:	eef0 4a68 	vmovne.f32	s9, s17
  pHandle->fRotorFlux_Angle_rad = (float) fmod((double)pHandle->fRotorFlux_Angle_rad , (double) (2.0f*(float)PI));
 80073b8:	ee15 0a90 	vmov	r0, s11
 80073bc:	edcd 4a02 	vstr	s9, [sp, #8]
 80073c0:	f7f9 f88e 	bl	80004e0 <__aeabi_f2d>
 80073c4:	ed9f 1b32 	vldr	d1, [pc, #200]	@ 8007490 <ACIM_LSO_CalcAngle+0x228>
 80073c8:	ec41 0b10 	vmov	d0, r0, r1
 80073cc:	f001 fb50 	bl	8008a70 <fmod>
 80073d0:	ec51 0b10 	vmov	r0, r1, d0
 80073d4:	f7f9 fb8c 	bl	8000af0 <__aeabi_d2f>
                                +k2*((pHandle->fIqds_error_A.fS_Component2)) + k1*((pHandle->fIqds_error_A.fS_Component1)))*pHandle->fCalcAngleExecTime_s;
    
  fIqds_obs_A.fS_Component2 += ((-divfsigma*(divftaus +(fsigmadiff*divftaur))*(pHandle->fIqds_obs_A.fS_Component2))+ fRotorFluxFreq_rads*pHandle->fIqds_obs_A.fS_Component1                                     
                                +((fsigmadiff)/(fsigma*ftaur))*(pHandle->fFlux_qdr_obs.fS_Component2)
 80073d8:	ee2c 7a2c 	vmul.f32	s14, s24, s25
                                +fVqds_meas_V.fS_Component2/(fsigma* fLs) 
 80073dc:	eddd 5a05 	vldr	s11, [sp, #20]
                                +k2*((pHandle->fIqds_error_A.fS_Component2)) + k1*((pHandle->fIqds_error_A.fS_Component1)))*pHandle->fCalcAngleExecTime_s;
 80073e0:	ed94 5a0d 	vldr	s10, [r4, #52]	@ 0x34
 80073e4:	eddd 6a00 	vldr	s13, [sp]
 80073e8:	ed9d 6a03 	vldr	s12, [sp, #12]
                                +k1*(pHandle->fIqds_error_A.fS_Component2) - k2*(pHandle->fIqds_error_A.fS_Component1))*pHandle->fCalcAngleExecTime_s;

  fFlux_qdr_obs.fS_Component2 += ((ids_obs_A*divftaur)
                                  -(pHandle->fFlux_qdr_obs.fS_Component2*divftaur)
 80073ec:	eddd 4a02 	vldr	s9, [sp, #8]
  pHandle->fRotorFlux_Angle_rad = (float) fmod((double)pHandle->fRotorFlux_Angle_rad , (double) (2.0f*(float)PI));
 80073f0:	64e0      	str	r0, [r4, #76]	@ 0x4c
                                +((fsigmadiff)/(fsigma*ftaur))*(pHandle->fFlux_qdr_obs.fS_Component2)
 80073f2:	ee8e 4a07 	vdiv.f32	s8, s28, s14
                                +fVqds_meas_V.fS_Component1/(fsigma* fLs)
 80073f6:	ed9d 7a04 	vldr	s14, [sp, #16]
 80073fa:	eec7 7a2b 	vdiv.f32	s15, s14, s23
                                +fVqds_meas_V.fS_Component2/(fsigma* fLs) 
 80073fe:	ee85 7aab 	vdiv.f32	s14, s11, s23
                                +k2*((pHandle->fIqds_error_A.fS_Component2)) + k1*((pHandle->fIqds_error_A.fS_Component1)))*pHandle->fCalcAngleExecTime_s;
 8007402:	edd4 5a0c 	vldr	s11, [r4, #48]	@ 0x30
 8007406:	ee26 ca85 	vmul.f32	s24, s13, s10
 800740a:	eee5 7a2a 	vfma.f32	s15, s10, s21
 800740e:	ee6a 6ae5 	vnmul.f32	s13, s21, s11
 8007412:	eee5 7aa9 	vfma.f32	s15, s11, s19
 8007416:	eee4 6a06 	vfma.f32	s13, s8, s12
 800741a:	ee2b ba06 	vmul.f32	s22, s22, s12
 800741e:	ee37 7a26 	vadd.f32	s14, s14, s13
 8007422:	ee2b ba0d 	vmul.f32	s22, s22, s26
 8007426:	eddd 6a01 	vldr	s13, [sp, #4]
 800742a:	eea5 7a29 	vfma.f32	s14, s10, s19
 800742e:	ee29 9a65 	vnmul.f32	s18, s18, s11
 8007432:	eeee 7a4b 	vfms.f32	s15, s28, s22
                                  -(pHandle->fFlux_qdr_obs.fS_Component2*divftaur)
 8007436:	ee74 4ac6 	vsub.f32	s9, s9, s12
 800743a:	eea6 9a8c 	vfma.f32	s18, s13, s24
  fIqds_obs_A.fS_Component1 +=  ((-fRotorFluxFreq_rads* pHandle->fIqds_obs_A.fS_Component2) + (((-divfsigma)*(divftaus +(fsigmadiff)*divftaur))*pHandle->fIqds_obs_A.fS_Component1)
 800743e:	ed94 6a0e 	vldr	s12, [r4, #56]	@ 0x38
 8007442:	edd4 6a0f 	vldr	s13, [r4, #60]	@ 0x3c
 8007446:	ee6d da6d 	vnmul.f32	s27, s26, s27
                                  +k3*pHandle->fIqds_error_A.fS_Component2 - k4*pHandle->fIqds_error_A.fS_Component1)*pHandle->fCalcAngleExecTime_s;
 800744a:	eea4 9aae 	vfma.f32	s18, s9, s29
 800744e:	eea6 7aad 	vfma.f32	s14, s13, s27
 8007452:	eeed 7a86 	vfma.f32	s15, s27, s12
                                +k1*(pHandle->fIqds_error_A.fS_Component2) - k2*(pHandle->fIqds_error_A.fS_Component1))*pHandle->fCalcAngleExecTime_s;
 8007456:	eea6 7a0f 	vfma.f32	s14, s12, s30
 800745a:	eee6 7acf 	vfms.f32	s15, s13, s30
  fIqds_obs_A.fS_Component2 += ((-divfsigma*(divftaus +(fsigmadiff*divftaur))*(pHandle->fIqds_obs_A.fS_Component2))+ fRotorFluxFreq_rads*pHandle->fIqds_obs_A.fS_Component1                                     
 800745e:	eeef 8a87 	vfma.f32	s17, s31, s14
  fIqds_obs_A.fS_Component1 +=  ((-fRotorFluxFreq_rads* pHandle->fIqds_obs_A.fS_Component2) + (((-divfsigma)*(divftaus +(fsigmadiff)*divftaur))*pHandle->fIqds_obs_A.fS_Component1)
 8007462:	eea7 8aaf 	vfma.f32	s16, s15, s31
  fFlux_qdr_obs.fS_Component2 += ((ids_obs_A*divftaur)
 8007466:	eeaf aa89 	vfma.f32	s20, s31, s18
  pHandle->fRotorFlux_Angle_rad = (float) fmod((double)pHandle->fRotorFlux_Angle_rad , (double) (2.0f*(float)PI));
 800746a:	ee00 0a10 	vmov	s0, r0
  

  pHandle->fIqds_obs_A = fIqds_obs_A;
  pHandle->fFlux_qdr_obs.fS_Component2 = fFlux_qdr_obs.fS_Component2;
 800746e:	ed84 aa11 	vstr	s20, [r4, #68]	@ 0x44
  pHandle->fIqds_obs_A = fIqds_obs_A;
 8007472:	edc4 8a0f 	vstr	s17, [r4, #60]	@ 0x3c
 8007476:	ed84 8a0e 	vstr	s16, [r4, #56]	@ 0x38

  
  pHandle->hElAngle = Convert_Rad_to16bit(pHandle->fRotorFlux_Angle_rad);
 800747a:	f001 fa75 	bl	8008968 <Convert_Rad_to16bit>
 800747e:	f8a4 0050 	strh.w	r0, [r4, #80]	@ 0x50
}
 8007482:	b008      	add	sp, #32
 8007484:	ecbd 8b10 	vpop	{d8-d15}
 8007488:	bd10      	pop	{r4, pc}
 800748a:	bf00      	nop
 800748c:	f3af 8000 	nop.w
 8007490:	60000000 	.word	0x60000000
 8007494:	401921fb 	.word	0x401921fb
 8007498:	3fcbb7e4 	.word	0x3fcbb7e4

0800749c <ACIM_LSO_GetElAngle>:
#endif
#endif
int16_t ACIM_LSO_GetElAngle(ACIM_LSO_Handle_t *pHandle)
{
 return pHandle->hElAngle;
}
 800749c:	f9b0 0050 	ldrsh.w	r0, [r0, #80]	@ 0x50
 80074a0:	4770      	bx	lr
 80074a2:	bf00      	nop

080074a4 <ACIM_LSO_Clear>:



void ACIM_LSO_Clear(ACIM_LSO_Handle_t *pHandle)
{
 80074a4:	b538      	push	{r3, r4, r5, lr}
 80074a6:	4604      	mov	r4, r0
  Signal_Components fnull = {0.0f,0.0f};
  
  
  pHandle->fFlux_qdr_obs = fnull;   
 80074a8:	2500      	movs	r5, #0
  pHandle->fIqds_error_A = fnull;
  pHandle->fIqds_obs_A = fnull;
  
  
   PI_Float_HandleInit(pHandle->fPI);
 80074aa:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
  pHandle->fFlux_qdr_obs = fnull;   
 80074ac:	6425      	str	r5, [r4, #64]	@ 0x40
 80074ae:	6465      	str	r5, [r4, #68]	@ 0x44
  pHandle->fIqds_error_A = fnull;
 80074b0:	6325      	str	r5, [r4, #48]	@ 0x30
 80074b2:	6365      	str	r5, [r4, #52]	@ 0x34
  pHandle->fIqds_obs_A = fnull;
 80074b4:	63a5      	str	r5, [r4, #56]	@ 0x38
 80074b6:	63e5      	str	r5, [r4, #60]	@ 0x3c
   PI_Float_HandleInit(pHandle->fPI);
 80074b8:	f000 fa08 	bl	80078cc <PI_Float_HandleInit>
  
  pHandle->fRotorElSpeed_obs_rads = 0.0f;
  pHandle->fRotorFluxFreq_rads = 0.0f;
  pHandle->fRotorFlux_Angle_rad = 0.0f;
  
  pHandle->hElAngle = 0.0f;
 80074bc:	2300      	movs	r3, #0
  pHandle->fRotorElSpeed_obs_rads = 0.0f;
 80074be:	6565      	str	r5, [r4, #84]	@ 0x54
  pHandle->fRotorFluxFreq_rads = 0.0f;
 80074c0:	64a5      	str	r5, [r4, #72]	@ 0x48
  pHandle->fRotorFlux_Angle_rad = 0.0f;
 80074c2:	64e5      	str	r5, [r4, #76]	@ 0x4c
  pHandle->hElAngle = 0.0f;
 80074c4:	f8a4 3050 	strh.w	r3, [r4, #80]	@ 0x50
  
  
  pHandle->fRotorSpeed_RPM = 0.0f;
 80074c8:	65a5      	str	r5, [r4, #88]	@ 0x58
  pHandle->_SpeedEstimator.hAvrMecSpeedUnit = 0;
 80074ca:	81a3      	strh	r3, [r4, #12]
  
  
  pHandle->fdbg_Vampl = 0.0f;
 80074cc:	67e5      	str	r5, [r4, #124]	@ 0x7c
  pHandle->fdbg_ElAngle_rad = 0.0f;
 80074ce:	66e5      	str	r5, [r4, #108]	@ 0x6c
  pHandle->fdbg_Frequency_rads = 0.0f;
 80074d0:	6765      	str	r5, [r4, #116]	@ 0x74
  pHandle->hdbg_ElAngle = 0.0f;
 80074d2:	f8a4 3070 	strh.w	r3, [r4, #112]	@ 0x70

  
  
}
 80074d6:	bd38      	pop	{r3, r4, r5, pc}

080074d8 <ACIM_LSO_CheckIntegrity>:
      ACIM_LSO_IsNotValidNumber(pHandle->fIqds_obs_A.fS_Component2)||  
      ACIM_LSO_IsNotValidNumber(pHandle->fRotorElSpeed_obs_rads)||
      ACIM_LSO_IsNotValidNumber(pHandle->fRotorFluxFreq_rads)||
      ACIM_LSO_IsNotValidNumber(pHandle->fRotorFlux_Angle_rad)||  
      ACIM_LSO_IsNotValidNumber(pHandle->fRotorSpeed_RPM)||
      (pHandle->fRotorElSpeed_obs_rads >=  pHandle->fMaxObsRotorSpeed_RPM)||
 80074d8:	ed90 7a15 	vldr	s14, [r0, #84]	@ 0x54
 80074dc:	edd0 7a17 	vldr	s15, [r0, #92]	@ 0x5c
      ACIM_LSO_IsNotValidNumber(pHandle->fRotorSpeed_RPM)||
 80074e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80074e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074e8:	da09      	bge.n	80074fe <ACIM_LSO_CheckIntegrity+0x26>
      (pHandle->fRotorElSpeed_obs_rads <= -pHandle->fMaxObsRotorSpeed_RPM)  
 80074ea:	eef1 7a67 	vneg.f32	s15, s15
      (pHandle->fRotorElSpeed_obs_rads >=  pHandle->fMaxObsRotorSpeed_RPM)||
 80074ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80074f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074f6:	bfcc      	ite	gt
 80074f8:	2001      	movgt	r0, #1
 80074fa:	2000      	movle	r0, #0
 80074fc:	4770      	bx	lr
   )
  {
    bRetVal = false;
 80074fe:	2000      	movs	r0, #0
  }
  
  
  return bRetVal;
  
}
 8007500:	4770      	bx	lr
 8007502:	bf00      	nop

08007504 <VBS_GetAvBusVoltage_V>:
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 8007504:	88c3      	ldrh	r3, [r0, #6]
    temp *= pHandle->ConversionFactor;
 8007506:	8840      	ldrh	r0, [r0, #2]
 8007508:	fb03 f000 	mul.w	r0, r3, r0
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
}
 800750c:	0c00      	lsrs	r0, r0, #16
 800750e:	4770      	bx	lr

08007510 <Circle_Limitation>:
#elif defined (__CC_ARM) || defined(__GNUC__)
__attribute__((section (".ccmram")))
#endif
#endif
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t * pHandle, qd_t Vqd)
{
 8007510:	b570      	push	{r4, r5, r6, lr}
  int32_t vd_square_limit;
  int32_t new_q;
  int32_t new_d;
  qd_t Local_Vqd=Vqd;

  MaxModule = pHandle->MaxModule;
 8007512:	8803      	ldrh	r3, [r0, #0]
 8007514:	140d      	asrs	r5, r1, #16
 8007516:	b20c      	sxth	r4, r1

  square_q = (int32_t)(Vqd.q) * Vqd.q;
  square_d = (int32_t)(Vqd.d) * Vqd.d;
 8007518:	fb05 f205 	mul.w	r2, r5, r5
  square_limit = MaxModule * MaxModule;
 800751c:	fb03 f303 	mul.w	r3, r3, r3
  vd_square_limit = pHandle->MaxVd * pHandle->MaxVd;
  square_sum = square_q + square_d;
 8007520:	fb04 2104 	mla	r1, r4, r4, r2

  if (square_sum > square_limit)
 8007524:	428b      	cmp	r3, r1
{
 8007526:	b084      	sub	sp, #16
  if (square_sum > square_limit)
 8007528:	da0f      	bge.n	800754a <Circle_Limitation+0x3a>
  vd_square_limit = pHandle->MaxVd * pHandle->MaxVd;
 800752a:	8846      	ldrh	r6, [r0, #2]
 800752c:	fb06 f006 	mul.w	r0, r6, r6
  {
    if(square_d <= vd_square_limit)
 8007530:	4282      	cmp	r2, r0
 8007532:	dd13      	ble.n	800755c <Circle_Limitation+0x4c>
      new_d = Vqd.d;
    }
    else
    {
      new_d = pHandle->MaxVd;
      if(Vqd.d < 0)
 8007534:	2d00      	cmp	r5, #0
      {
        new_d = -new_d;
      }

      square_temp = square_limit - vd_square_limit;
      new_q = MCM_Sqrt(square_temp);
 8007536:	eba3 0000 	sub.w	r0, r3, r0
        new_d = -new_d;
 800753a:	bfb8      	it	lt
 800753c:	4276      	neglt	r6, r6
      new_q = MCM_Sqrt(square_temp);
 800753e:	f7fa fcc5 	bl	8001ecc <MCM_Sqrt>
      if(Vqd.q < 0)
 8007542:	2c00      	cmp	r4, #0
      {
        new_q = - new_q;
      }
    }
    Local_Vqd.q = new_q;
    Local_Vqd.d = new_d;
 8007544:	b235      	sxth	r5, r6
      if(Vqd.q < 0)
 8007546:	db0e      	blt.n	8007566 <Circle_Limitation+0x56>
    Local_Vqd.q = new_q;
 8007548:	b204      	sxth	r4, r0
  }
  return(Local_Vqd);
 800754a:	b2a4      	uxth	r4, r4
 800754c:	2000      	movs	r0, #0
 800754e:	f364 000f 	bfi	r0, r4, #0, #16
 8007552:	b2ad      	uxth	r5, r5
 8007554:	f365 401f 	bfi	r0, r5, #16, #16
}
 8007558:	b004      	add	sp, #16
 800755a:	bd70      	pop	{r4, r5, r6, pc}
      new_q = MCM_Sqrt(square_temp);
 800755c:	1a98      	subs	r0, r3, r2
 800755e:	f7fa fcb5 	bl	8001ecc <MCM_Sqrt>
      if(Vqd.q < 0)
 8007562:	2c00      	cmp	r4, #0
 8007564:	daf0      	bge.n	8007548 <Circle_Limitation+0x38>
        new_q = - new_q;
 8007566:	4240      	negs	r0, r0
    Local_Vqd.q = new_q;
 8007568:	b204      	sxth	r4, r0
    Local_Vqd.d = new_d;
 800756a:	e7ee      	b.n	800754a <Circle_Limitation+0x3a>

0800756c <MCPA_dataLog>:
  * @brief  Allocates and fills buffer with asynchronous data to be sent to controller
  *
  * @param  *pHandle Pointer to the MCPA Handle
  */
void MCPA_dataLog(MCPA_Handle_t *pHandle)
{
 800756c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 800756e:	7fc3      	ldrb	r3, [r0, #31]
 8007570:	f890 2022 	ldrb.w	r2, [r0, #34]	@ 0x22
 8007574:	429a      	cmp	r2, r3
{
 8007576:	4604      	mov	r4, r0
    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8007578:	d002      	beq.n	8007580 <MCPA_dataLog+0x14>
      }
    }
    else
    {
      /* Nothing to log just waiting next call to MCPA_datalog */
      pHandle->HFIndex++;
 800757a:	3301      	adds	r3, #1
 800757c:	77c3      	strb	r3, [r0, #31]
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 800757e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (0U == pHandle->bufferIndex)
 8007580:	8b05      	ldrh	r5, [r0, #24]
      pHandle->HFIndex = 0U;
 8007582:	2300      	movs	r3, #0
 8007584:	77c3      	strb	r3, [r0, #31]
      if (0U == pHandle->bufferIndex)
 8007586:	2d00      	cmp	r5, #0
 8007588:	d02f      	beq.n	80075ea <MCPA_dataLog+0x7e>
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 800758a:	6961      	ldr	r1, [r4, #20]
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 800758c:	8ba2      	ldrh	r2, [r4, #28]
 800758e:	42aa      	cmp	r2, r5
 8007590:	d31a      	bcc.n	80075c8 <MCPA_dataLog+0x5c>
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007592:	f894 6024 	ldrb.w	r6, [r4, #36]	@ 0x24
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8007596:	194b      	adds	r3, r1, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007598:	2e00      	cmp	r6, #0
 800759a:	d07a      	beq.n	8007692 <MCPA_dataLog+0x126>
 800759c:	68a2      	ldr	r2, [r4, #8]
 800759e:	eb03 0c46 	add.w	ip, r3, r6, lsl #1
 80075a2:	3a04      	subs	r2, #4
          *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]) ; //cstat !MISRAC2012-Rule-11.5
 80075a4:	f852 0f04 	ldr.w	r0, [r2, #4]!
 80075a8:	8800      	ldrh	r0, [r0, #0]
 80075aa:	f823 0b02 	strh.w	r0, [r3], #2
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 80075ae:	8b25      	ldrh	r5, [r4, #24]
 80075b0:	3502      	adds	r5, #2
 80075b2:	b2ad      	uxth	r5, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 80075b4:	459c      	cmp	ip, r3
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 80075b6:	8325      	strh	r5, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 80075b8:	d1f4      	bne.n	80075a4 <MCPA_dataLog+0x38>
        if (pHandle->MFRateBuff < 254U)
 80075ba:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 80075be:	8ba2      	ldrh	r2, [r4, #28]
        if (pHandle->MFRateBuff < 254U)
 80075c0:	2bfd      	cmp	r3, #253	@ 0xfd
 80075c2:	d96b      	bls.n	800769c <MCPA_dataLog+0x130>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 80075c4:	4295      	cmp	r5, r2
 80075c6:	d9da      	bls.n	800757e <MCPA_dataLog+0x12>
        if (pHandle->MFRateBuff == 254U) /* MFRateBuff = 254 means we dump MF data once per buffer */
 80075c8:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
 80075cc:	2bfe      	cmp	r3, #254	@ 0xfe
 80075ce:	d04a      	beq.n	8007666 <MCPA_dataLog+0xfa>
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 80075d0:	f894 302a 	ldrb.w	r3, [r4, #42]	@ 0x2a
 80075d4:	534b      	strh	r3, [r1, r5]
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer,
 80075d6:	8b22      	ldrh	r2, [r4, #24]
 80075d8:	6820      	ldr	r0, [r4, #0]
 80075da:	3202      	adds	r2, #2
 80075dc:	2309      	movs	r3, #9
 80075de:	6845      	ldr	r5, [r0, #4]
 80075e0:	b292      	uxth	r2, r2
 80075e2:	47a8      	blx	r5
        pHandle->bufferIndex = 0U;
 80075e4:	2300      	movs	r3, #0
 80075e6:	8323      	strh	r3, [r4, #24]
}
 80075e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (0U == pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer,
 80075ea:	4601      	mov	r1, r0
 80075ec:	2209      	movs	r2, #9
 80075ee:	f851 0b14 	ldr.w	r0, [r1], #20
 80075f2:	6803      	ldr	r3, [r0, #0]
 80075f4:	4798      	blx	r3
 80075f6:	b390      	cbz	r0, 800765e <MCPA_dataLog+0xf2>
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 80075f8:	4b3a      	ldr	r3, [pc, #232]	@ (80076e4 <MCPA_dataLog+0x178>)
          logValue = (uint32_t *)pHandle->currentBuffer; //cstat !MISRAC2012-Rule-11.3
 80075fa:	6961      	ldr	r1, [r4, #20]
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	600b      	str	r3, [r1, #0]
          if (pHandle->Mark == pHandle->MarkBuff)
 8007600:	f894 0029 	ldrb.w	r0, [r4, #41]	@ 0x29
 8007604:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
          pHandle->MFIndex = 0U; /* Restart the motif from scratch at each buffer */
 8007608:	f884 5020 	strb.w	r5, [r4, #32]
          pHandle->bufferIndex = 4U;
 800760c:	2304      	movs	r3, #4
          if (pHandle->Mark == pHandle->MarkBuff)
 800760e:	4282      	cmp	r2, r0
          pHandle->bufferIndex = 4U;
 8007610:	8323      	strh	r3, [r4, #24]
          if (pHandle->Mark == pHandle->MarkBuff)
 8007612:	d101      	bne.n	8007618 <MCPA_dataLog+0xac>
 8007614:	461d      	mov	r5, r3
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8007616:	e7b9      	b.n	800758c <MCPA_dataLog+0x20>
            pHandle->MFNumBuff           = pHandle->MFNum;
 8007618:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            pHandle->HFNumBuff           = pHandle->HFNum;
 800761c:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
            pHandle->MFRateBuff          = pHandle->MFRate;
 8007620:	f894 1025 	ldrb.w	r1, [r4, #37]	@ 0x25
            pHandle->HFRateBuff          = pHandle->HFRate;
 8007624:	f894 5021 	ldrb.w	r5, [r4, #33]	@ 0x21
            pHandle->HFNumBuff           = pHandle->HFNum;
 8007628:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
            pHandle->MFNumBuff           = pHandle->MFNum;
 800762c:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
                         ((uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum) * 4U); /* We store pointer here,
 8007630:	441a      	add	r2, r3
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8007632:	8b63      	ldrh	r3, [r4, #26]
            pHandle->MarkBuff            = pHandle->Mark;
 8007634:	f884 002a 	strb.w	r0, [r4, #42]	@ 0x2a
            pHandle->MFRateBuff          = pHandle->MFRate;
 8007638:	f884 1026 	strb.w	r1, [r4, #38]	@ 0x26
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 800763c:	83a3      	strh	r3, [r4, #28]
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 800763e:	e9d4 1001 	ldrd	r1, r0, [r4, #4]
 8007642:	0092      	lsls	r2, r2, #2
            pHandle->HFRateBuff          = pHandle->HFRate;
 8007644:	f884 5022 	strb.w	r5, [r4, #34]	@ 0x22
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8007648:	f001 fa04 	bl	8008a54 <memcpy>
                         (uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum); /* 1 size byte per ID */
 800764c:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
 8007650:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            (void)memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable,
 8007654:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 8007658:	441a      	add	r2, r3
 800765a:	f001 f9fb 	bl	8008a54 <memcpy>
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 800765e:	8b25      	ldrh	r5, [r4, #24]
 8007660:	2d00      	cmp	r5, #0
 8007662:	d192      	bne.n	800758a <MCPA_dataLog+0x1e>
}
 8007664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007666:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 800766a:	f894 0028 	ldrb.w	r0, [r4, #40]	@ 0x28
 800766e:	4418      	add	r0, r3
 8007670:	4283      	cmp	r3, r0
 8007672:	daad      	bge.n	80075d0 <MCPA_dataLog+0x64>
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007674:	68a7      	ldr	r7, [r4, #8]
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007676:	6926      	ldr	r6, [r4, #16]
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007678:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 800767c:	6812      	ldr	r2, [r2, #0]
 800767e:	514a      	str	r2, [r1, r5]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007680:	1c5a      	adds	r2, r3, #1
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007682:	5cf3      	ldrb	r3, [r6, r3]
 8007684:	442b      	add	r3, r5
 8007686:	b29d      	uxth	r5, r3
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007688:	b2d3      	uxtb	r3, r2
 800768a:	4283      	cmp	r3, r0
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 800768c:	8325      	strh	r5, [r4, #24]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 800768e:	dbf3      	blt.n	8007678 <MCPA_dataLog+0x10c>
 8007690:	e79e      	b.n	80075d0 <MCPA_dataLog+0x64>
        if (pHandle->MFRateBuff < 254U)
 8007692:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
 8007696:	2bfd      	cmp	r3, #253	@ 0xfd
 8007698:	f63f af71 	bhi.w	800757e <MCPA_dataLog+0x12>
          if (pHandle->MFIndex == pHandle->MFRateBuff)
 800769c:	f894 0020 	ldrb.w	r0, [r4, #32]
 80076a0:	4298      	cmp	r0, r3
 80076a2:	d005      	beq.n	80076b0 <MCPA_dataLog+0x144>
            pHandle->MFIndex ++;
 80076a4:	3001      	adds	r0, #1
 80076a6:	f884 0020 	strb.w	r0, [r4, #32]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 80076aa:	42aa      	cmp	r2, r5
 80076ac:	d390      	bcc.n	80075d0 <MCPA_dataLog+0x64>
}
 80076ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80076b0:	f894 7028 	ldrb.w	r7, [r4, #40]	@ 0x28
 80076b4:	4437      	add	r7, r6
            pHandle->MFIndex = 0U;
 80076b6:	2300      	movs	r3, #0
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80076b8:	42be      	cmp	r6, r7
            pHandle->MFIndex = 0U;
 80076ba:	f884 3020 	strb.w	r3, [r4, #32]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80076be:	daf4      	bge.n	80076aa <MCPA_dataLog+0x13e>
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 80076c0:	f8d4 e008 	ldr.w	lr, [r4, #8]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80076c4:	f8d4 c010 	ldr.w	ip, [r4, #16]
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 80076c8:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	514b      	str	r3, [r1, r5]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80076d0:	f81c 3006 	ldrb.w	r3, [ip, r6]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80076d4:	1c70      	adds	r0, r6, #1
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80076d6:	442b      	add	r3, r5
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80076d8:	b2c6      	uxtb	r6, r0
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80076da:	b29d      	uxth	r5, r3
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80076dc:	42be      	cmp	r6, r7
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80076de:	8325      	strh	r5, [r4, #24]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80076e0:	dbf2      	blt.n	80076c8 <MCPA_dataLog+0x15c>
 80076e2:	e76f      	b.n	80075c4 <MCPA_dataLog+0x58>
 80076e4:	200018d4 	.word	0x200018d4

080076e8 <MCPA_flushDataLog>:
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->bufferIndex > 0U)
 80076e8:	8b03      	ldrh	r3, [r0, #24]
 80076ea:	b19b      	cbz	r3, 8007714 <MCPA_flushDataLog+0x2c>
{
 80076ec:	b570      	push	{r4, r5, r6, lr}
    {  /* If buffer is allocated, we must send it */
      if (pHandle->MFRateBuff == 254U) /* In case of flush, we must respect the packet format to allow
 80076ee:	f890 2026 	ldrb.w	r2, [r0, #38]	@ 0x26
                                          proper decoding */
      {
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
        {
         logValue = (uint32_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 80076f2:	6941      	ldr	r1, [r0, #20]
      if (pHandle->MFRateBuff == 254U) /* In case of flush, we must respect the packet format to allow
 80076f4:	2afe      	cmp	r2, #254	@ 0xfe
 80076f6:	4604      	mov	r4, r0
 80076f8:	d00d      	beq.n	8007716 <MCPA_flushDataLog+0x2e>
      else
      {
        /* Nothing to do */
      }
      logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
      *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 80076fa:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 80076fe:	52ca      	strh	r2, [r1, r3]
                                          the MARK */
      pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 8007700:	8b22      	ldrh	r2, [r4, #24]
 8007702:	6820      	ldr	r0, [r4, #0]
 8007704:	3202      	adds	r2, #2
 8007706:	2309      	movs	r3, #9
 8007708:	6845      	ldr	r5, [r0, #4]
 800770a:	b292      	uxth	r2, r2
 800770c:	47a8      	blx	r5
                                             pHandle->bufferIndex + 2U, MCTL_ASYNC);
      pHandle->bufferIndex = 0U;
 800770e:	2300      	movs	r3, #0
 8007710:	8323      	strh	r3, [r4, #24]
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8007712:	bd70      	pop	{r4, r5, r6, pc}
 8007714:	4770      	bx	lr
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007716:	f890 2024 	ldrb.w	r2, [r0, #36]	@ 0x24
 800771a:	f890 c028 	ldrb.w	ip, [r0, #40]	@ 0x28
 800771e:	4494      	add	ip, r2
 8007720:	4562      	cmp	r2, ip
 8007722:	daea      	bge.n	80076fa <MCPA_flushDataLog+0x12>
         *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007724:	6886      	ldr	r6, [r0, #8]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007726:	6905      	ldr	r5, [r0, #16]
         *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007728:	f856 0022 	ldr.w	r0, [r6, r2, lsl #2]
 800772c:	6800      	ldr	r0, [r0, #0]
 800772e:	50c8      	str	r0, [r1, r3]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007730:	5ca8      	ldrb	r0, [r5, r2]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007732:	3201      	adds	r2, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007734:	4403      	add	r3, r0
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007736:	b2d2      	uxtb	r2, r2
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007738:	b29b      	uxth	r3, r3
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 800773a:	4562      	cmp	r2, ip
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 800773c:	8323      	strh	r3, [r4, #24]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 800773e:	dbf3      	blt.n	8007728 <MCPA_flushDataLog+0x40>
 8007740:	e7db      	b.n	80076fa <MCPA_flushDataLog+0x12>
 8007742:	bf00      	nop

08007744 <MCPA_cfgLog>:
  *
  * @param  *pHandle Pointer to the MCPA Handle
  * @param  *cfgdata Configuration of the Async communication
  */
uint8_t MCPA_cfgLog(MCPA_Handle_t *pHandle, uint8_t *cfgdata)
{
 8007744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint8_t i;
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
    uint16_t newID, buffSize;
    uint8_t *pCfgData = cfgdata;

    buffSize = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8007748:	880f      	ldrh	r7, [r1, #0]
{
 800774a:	4604      	mov	r4, r0

    if (buffSize == 0U)
 800774c:	2f00      	cmp	r7, #0
 800774e:	d046      	beq.n	80077de <MCPA_cfgLog+0x9a>
    { 
      /* Switch Off condition */
      MCPA_stopDataLog(pHandle);
    }
    else if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload)
 8007750:	6803      	ldr	r3, [r0, #0]
 8007752:	89db      	ldrh	r3, [r3, #14]
 8007754:	42bb      	cmp	r3, r7
 8007756:	d33f      	bcc.n	80077d8 <MCPA_cfgLog+0x94>
    {
      result = MCP_ERROR_NO_TXASYNC_SPACE;
    }
    else
    {
      pHandle->HFRate = *((uint8_t *)&pCfgData[2]);
 8007758:	788b      	ldrb	r3, [r1, #2]
 800775a:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      pHandle->HFNum  = *((uint8_t *)&pCfgData[3]);
 800775e:	f891 8003 	ldrb.w	r8, [r1, #3]
 8007762:	f880 8023 	strb.w	r8, [r0, #35]	@ 0x23
      pHandle->MFRate = *((uint8_t *)&pCfgData[4]);
 8007766:	790b      	ldrb	r3, [r1, #4]
 8007768:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 800776c:	794b      	ldrb	r3, [r1, #5]
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */

      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 800776e:	7f82      	ldrb	r2, [r0, #30]
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 8007770:	f880 3027 	strb.w	r3, [r0, #39]	@ 0x27
      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 8007774:	4443      	add	r3, r8
 8007776:	4293      	cmp	r3, r2
 8007778:	dc57      	bgt.n	800782a <MCPA_cfgLog+0xe6>
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */
 800777a:	1d8e      	adds	r6, r1, #6
      {
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 800777c:	2b00      	cmp	r3, #0
 800777e:	d057      	beq.n	8007830 <MCPA_cfgLog+0xec>
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 8007780:	f04f 0800 	mov.w	r8, #0
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007784:	4645      	mov	r5, r8
 8007786:	e011      	b.n	80077ac <MCPA_cfgLog+0x68>
        {
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
          (void)HF_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
          /* HF Data are fixed to 2 bytes */
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : HF_GetIDSize(newID);
 8007788:	68e3      	ldr	r3, [r4, #12]
 800778a:	5558      	strb	r0, [r3, r5]
          pCfgData++; /* Point to the next UID */
          pCfgData++;
          logSize = logSize+pHandle->dataSizeTable[i];
 800778c:	68e2      	ldr	r2, [r4, #12]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 800778e:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8007792:	f894 1027 	ldrb.w	r1, [r4, #39]	@ 0x27
          logSize = logSize+pHandle->dataSizeTable[i];
 8007796:	5d52      	ldrb	r2, [r2, r5]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007798:	f105 0c01 	add.w	ip, r5, #1
 800779c:	fa5f f58c 	uxtb.w	r5, ip
 80077a0:	440b      	add	r3, r1
          logSize = logSize+pHandle->dataSizeTable[i];
 80077a2:	4442      	add	r2, r8
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 80077a4:	429d      	cmp	r5, r3
          logSize = logSize+pHandle->dataSizeTable[i];
 80077a6:	fa1f f882 	uxth.w	r8, r2
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 80077aa:	da11      	bge.n	80077d0 <MCPA_cfgLog+0x8c>
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 80077ac:	f836 9b02 	ldrh.w	r9, [r6], #2
          (void)HF_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
 80077b0:	6861      	ldr	r1, [r4, #4]
 80077b2:	4648      	mov	r0, r9
 80077b4:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 80077b8:	f7f9 ff12 	bl	80015e0 <HF_GetPtrReg>
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : HF_GetIDSize(newID);
 80077bc:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 80077c0:	42ab      	cmp	r3, r5
 80077c2:	f04f 0002 	mov.w	r0, #2
 80077c6:	d8df      	bhi.n	8007788 <MCPA_cfgLog+0x44>
 80077c8:	4648      	mov	r0, r9
 80077ca:	f7f9 fefd 	bl	80015c8 <HF_GetIDSize>
 80077ce:	e7db      	b.n	8007788 <MCPA_cfgLog+0x44>
        }

        /* Smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp */
        if (buffSize < (logSize + 2U + 4U))
 80077d0:	f108 0206 	add.w	r2, r8, #6
 80077d4:	4297      	cmp	r7, r2
 80077d6:	d210      	bcs.n	80077fa <MCPA_cfgLog+0xb6>
      result = MCP_ERROR_NO_TXASYNC_SPACE;
 80077d8:	2009      	movs	r0, #9
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
  return (result);
}
 80077da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0U)
 80077de:	8b03      	ldrh	r3, [r0, #24]
  pHandle->Mark = 0U;
 80077e0:	f880 7029 	strb.w	r7, [r0, #41]	@ 0x29
  if (pHandle->bufferIndex > 0U)
 80077e4:	b9ab      	cbnz	r3, 8007812 <MCPA_cfgLog+0xce>
  pHandle->bufferIndex = 0U;
 80077e6:	2300      	movs	r3, #0
 80077e8:	8323      	strh	r3, [r4, #24]
  pHandle->MarkBuff    = 0U;
 80077ea:	f884 302a 	strb.w	r3, [r4, #42]	@ 0x2a
  pHandle->HFIndex     = 0U;
 80077ee:	77e3      	strb	r3, [r4, #31]
  pHandle->HFRateBuff  = 0U; /* We do not want to miss any sample at the restart */
 80077f0:	f884 3022 	strb.w	r3, [r4, #34]	@ 0x22
  uint8_t result = MCP_CMD_OK;
 80077f4:	2000      	movs	r0, #0
}
 80077f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          pHandle->bufferTxTrigger = buffSize-logSize - 2U; /* 2 is required to add the last Mark byte and NUL
 80077fa:	3f02      	subs	r7, #2
 80077fc:	eba7 0708 	sub.w	r7, r7, r8
 8007800:	8367      	strh	r7, [r4, #26]
          pHandle->Mark = *((uint8_t *)pCfgData);
 8007802:	7833      	ldrb	r3, [r6, #0]
 8007804:	f884 3029 	strb.w	r3, [r4, #41]	@ 0x29
          if (0U == pHandle->Mark)
 8007808:	2b00      	cmp	r3, #0
 800780a:	d1f3      	bne.n	80077f4 <MCPA_cfgLog+0xb0>
  if (pHandle->bufferIndex > 0U)
 800780c:	8b23      	ldrh	r3, [r4, #24]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d0e9      	beq.n	80077e6 <MCPA_cfgLog+0xa2>
    logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8007812:	6961      	ldr	r1, [r4, #20]
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8007814:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 8007818:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 800781a:	8b22      	ldrh	r2, [r4, #24]
 800781c:	6820      	ldr	r0, [r4, #0]
 800781e:	3202      	adds	r2, #2
 8007820:	6845      	ldr	r5, [r0, #4]
 8007822:	b292      	uxth	r2, r2
 8007824:	2309      	movs	r3, #9
 8007826:	47a8      	blx	r5
 8007828:	e7dd      	b.n	80077e6 <MCPA_cfgLog+0xa2>
        result = MCP_ERROR_BAD_RAW_FORMAT;
 800782a:	200a      	movs	r0, #10
}
 800782c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007830:	2206      	movs	r2, #6
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 8007832:	4698      	mov	r8, r3
 8007834:	e7ce      	b.n	80077d4 <MCPA_cfgLog+0x90>
 8007836:	bf00      	nop

08007838 <NTC_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8007838:	7803      	ldrb	r3, [r0, #0]
 800783a:	b94b      	cbnz	r3, 8007850 <NTC_Init+0x18>
    {
      pHandle->hAvTemp_d = ((pHandle->hSensitivity > 0 ) ? 0U : 0xFFFFU);
 800783c:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
 8007840:	2b00      	cmp	r3, #0
 8007842:	bfcc      	ite	gt
 8007844:	2300      	movgt	r3, #0
 8007846:	2301      	movle	r3, #1
 8007848:	425b      	negs	r3, r3
 800784a:	b29b      	uxth	r3, r3
 800784c:	8043      	strh	r3, [r0, #2]
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
    }
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
}
 800784e:	4770      	bx	lr
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8007850:	8883      	ldrh	r3, [r0, #4]
      pHandle->hAvTemp_d = ((pHandle->hSensitivity > 0 ) ? 0U : 0xFFFFU);
 8007852:	8043      	strh	r3, [r0, #2]
      pHandle->hFaultState = MC_NO_ERROR;
 8007854:	2200      	movs	r2, #0
 8007856:	8102      	strh	r2, [r0, #8]
}
 8007858:	4770      	bx	lr
 800785a:	bf00      	nop

0800785c <NTC_CalcAvTemp>:
    returnValue = 0U;
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 800785c:	7802      	ldrb	r2, [r0, #0]
{
 800785e:	4603      	mov	r3, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8007860:	b9da      	cbnz	r2, 800789a <NTC_CalcAvTemp+0x3e>
    {
      uint16_t hAux = rawValue;

      if (0xFFFFU == hAux)
 8007862:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8007866:	4281      	cmp	r1, r0
      {
        /* Nothing to do */
      }
      else
      {
        pHandle->hAvTemp_d += (hAux - pHandle->hAvTemp_d) >> 8U;
 8007868:	885a      	ldrh	r2, [r3, #2]
      if (0xFFFFU == hAux)
 800786a:	d004      	beq.n	8007876 <NTC_CalcAvTemp+0x1a>
        pHandle->hAvTemp_d += (hAux - pHandle->hAvTemp_d) >> 8U;
 800786c:	1a89      	subs	r1, r1, r2
 800786e:	eb02 2221 	add.w	r2, r2, r1, asr #8
 8007872:	b292      	uxth	r2, r2
 8007874:	805a      	strh	r2, [r3, #2]
  if (pHandle->hSensitivity > 0 )
 8007876:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
    if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 800787a:	8959      	ldrh	r1, [r3, #10]
  if (pHandle->hSensitivity > 0 )
 800787c:	2800      	cmp	r0, #0
 800787e:	dd07      	ble.n	8007890 <NTC_CalcAvTemp+0x34>
    if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8007880:	428a      	cmp	r2, r1
 8007882:	d80d      	bhi.n	80078a0 <NTC_CalcAvTemp+0x44>
    else if (pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold)
 8007884:	8999      	ldrh	r1, [r3, #12]
 8007886:	4291      	cmp	r1, r2
 8007888:	d807      	bhi.n	800789a <NTC_CalcAvTemp+0x3e>
      hFault = pHandle->hFaultState;
 800788a:	8918      	ldrh	r0, [r3, #8]
      }
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 800788c:	8118      	strh	r0, [r3, #8]
    returnValue = pHandle->hFaultState;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 800788e:	4770      	bx	lr
    if (pHandle->hAvTemp_d < pHandle->hOverTempThreshold)
 8007890:	428a      	cmp	r2, r1
 8007892:	d305      	bcc.n	80078a0 <NTC_CalcAvTemp+0x44>
    else if (pHandle->hAvTemp_d > pHandle->hOverTempDeactThreshold)
 8007894:	8999      	ldrh	r1, [r3, #12]
 8007896:	4291      	cmp	r1, r2
 8007898:	d2f7      	bcs.n	800788a <NTC_CalcAvTemp+0x2e>
 800789a:	2000      	movs	r0, #0
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 800789c:	8118      	strh	r0, [r3, #8]
}
 800789e:	4770      	bx	lr
      hFault = MC_OVER_TEMP;
 80078a0:	2008      	movs	r0, #8
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 80078a2:	8118      	strh	r0, [r3, #8]
}
 80078a4:	4770      	bx	lr
 80078a6:	bf00      	nop

080078a8 <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 80078a8:	7803      	ldrb	r3, [r0, #0]
 80078aa:	b95b      	cbnz	r3, 80078c4 <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
 80078ac:	8842      	ldrh	r2, [r0, #2]
      wTemp -= ((int32_t)pHandle->wV0);
 80078ae:	6901      	ldr	r1, [r0, #16]
      wTemp *= pHandle->hSensitivity;
 80078b0:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 80078b4:	8a80      	ldrh	r0, [r0, #20]
      wTemp -= ((int32_t)pHandle->wV0);
 80078b6:	1a52      	subs	r2, r2, r1
      wTemp *= pHandle->hSensitivity;
 80078b8:	fb02 f303 	mul.w	r3, r2, r3
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 80078bc:	eb00 4023 	add.w	r0, r0, r3, asr #16
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 80078c0:	b200      	sxth	r0, r0
 80078c2:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 80078c4:	88c0      	ldrh	r0, [r0, #6]
}
 80078c6:	b200      	sxth	r0, r0
 80078c8:	4770      	bx	lr
 80078ca:	bf00      	nop

080078cc <PI_Float_HandleInit>:
void PI_Float_HandleInit(PI_Float_Handle_t *pHandle)
{
  pHandle->fKpGain = pHandle->fDefKpGain;
  pHandle->fKiGain = pHandle->fDefKiGain;
  
  pHandle->fIntegralTerm = 0.0f;
 80078cc:	2300      	movs	r3, #0
  pHandle->fKpGain = pHandle->fDefKpGain;
 80078ce:	6801      	ldr	r1, [r0, #0]
  pHandle->fKiGain = pHandle->fDefKiGain;
 80078d0:	6842      	ldr	r2, [r0, #4]
  pHandle->fKpGain = pHandle->fDefKpGain;
 80078d2:	6081      	str	r1, [r0, #8]
  pHandle->fKiGain = pHandle->fDefKiGain;
 80078d4:	60c2      	str	r2, [r0, #12]
  pHandle->fIntegralTerm = 0.0f;
 80078d6:	6103      	str	r3, [r0, #16]
  pHandle->fAntiWindTerm = 0.0f;  
 80078d8:	6283      	str	r3, [r0, #40]	@ 0x28
}
 80078da:	4770      	bx	lr

080078dc <PI_Float_Calc>:
  fProportional_Term = pHandle->fKpGain * fProcessVarError;
  fOutput =   fProportional_Term;


  /* Integral term computation */
  if (pHandle->fKiGain == 0.0f)
 80078dc:	ed90 7a03 	vldr	s14, [r0, #12]
  fProportional_Term = pHandle->fKpGain * fProcessVarError;
 80078e0:	edd0 7a02 	vldr	s15, [r0, #8]
  if (pHandle->fKiGain == 0.0f)
 80078e4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80078e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  fProportional_Term = pHandle->fKpGain * fProcessVarError;
 80078ec:	ee60 7a27 	vmul.f32	s15, s0, s15
  if (pHandle->fKiGain == 0.0f)
 80078f0:	f04f 0300 	mov.w	r3, #0
 80078f4:	d121      	bne.n	800793a <PI_Float_Calc+0x5e>
  {
    pHandle->fIntegralTerm = 0.0f;
 80078f6:	6103      	str	r3, [r0, #16]
  if (fOutput > pHandle->fUpperLimit)
  {
    fOutputSat = pHandle->fUpperLimit;   
  } 
  
  if (fOutput < pHandle->fLowerLimit)
 80078f8:	ed90 0a07 	vldr	s0, [r0, #28]
  if (fOutput > pHandle->fUpperLimit)
 80078fc:	ed90 7a08 	vldr	s14, [r0, #32]
  if (fOutput < pHandle->fLowerLimit)
 8007900:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8007904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007908:	dc08      	bgt.n	800791c <PI_Float_Calc+0x40>
  if (fOutput > pHandle->fUpperLimit)
 800790a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800790e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007912:	bf8c      	ite	hi
 8007914:	eeb0 0a67 	vmovhi.f32	s0, s15
 8007918:	eeb0 0a47 	vmovls.f32	s0, s14
  {
    fOutputSat = pHandle->fLowerLimit;
  }
  
  if(pHandle->bAntiWindUpActivation == ((FunctionalState)ENABLE))
 800791c:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 8007920:	2b01      	cmp	r3, #1
  {
    pHandle->fAntiWindTerm = (fOutput - fOutputSat) * pHandle->fKs;
 8007922:	bf05      	ittet	eq
 8007924:	ee77 7ac0 	vsubeq.f32	s15, s15, s0
 8007928:	ed90 7a09 	vldreq	s14, [r0, #36]	@ 0x24
  }
  else
  {
    pHandle->fAntiWindTerm =0.0f;
 800792c:	eddf 7a14 	vldrne	s15, [pc, #80]	@ 8007980 <PI_Float_Calc+0xa4>
    pHandle->fAntiWindTerm = (fOutput - fOutputSat) * pHandle->fKs;
 8007930:	ee67 7a87 	vmuleq.f32	s15, s15, s14
 8007934:	edc0 7a0a 	vstr	s15, [r0, #40]	@ 0x28
  }
  
  fOutput = fOutputSat;
  
  return(fOutput); 	
}
 8007938:	4770      	bx	lr
    pHandle->fIntegralTerm+= ((pHandle->fKiGain *(fProcessVarError))/pHandle->fExecFrequencyHz);
 800793a:	ee27 7a00 	vmul.f32	s14, s14, s0
 800793e:	ed90 6a0c 	vldr	s12, [r0, #48]	@ 0x30
 8007942:	edd0 5a04 	vldr	s11, [r0, #16]
 8007946:	eec7 6a06 	vdiv.f32	s13, s14, s12
    if(pHandle->fIntegralTerm > pHandle->fUpperIntegralLimit)
 800794a:	ed90 6a05 	vldr	s12, [r0, #20]
    pHandle->fIntegralTerm+= ((pHandle->fKiGain *(fProcessVarError))/pHandle->fExecFrequencyHz);
 800794e:	ee36 7aa5 	vadd.f32	s14, s13, s11
    if(pHandle->fIntegralTerm > pHandle->fUpperIntegralLimit)
 8007952:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8007956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    pHandle->fIntegralTerm+= ((pHandle->fKiGain *(fProcessVarError))/pHandle->fExecFrequencyHz);
 800795a:	ed80 7a04 	vstr	s14, [r0, #16]
    if(pHandle->fIntegralTerm > pHandle->fUpperIntegralLimit)
 800795e:	dd04      	ble.n	800796a <PI_Float_Calc+0x8e>
      pHandle->fIntegralTerm =  pHandle->fLowerIntegralLimit;
 8007960:	ed80 6a04 	vstr	s12, [r0, #16]
    fOutput += pHandle->fIntegralTerm;
 8007964:	ee77 7a86 	vadd.f32	s15, s15, s12
 8007968:	e7c6      	b.n	80078f8 <PI_Float_Calc+0x1c>
    else if(pHandle->fIntegralTerm < pHandle->fLowerIntegralLimit)
 800796a:	ed90 6a06 	vldr	s12, [r0, #24]
 800796e:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8007972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007976:	d4f3      	bmi.n	8007960 <PI_Float_Calc+0x84>
 8007978:	eeb0 6a47 	vmov.f32	s12, s14
 800797c:	e7f2      	b.n	8007964 <PI_Float_Calc+0x88>
 800797e:	bf00      	nop
 8007980:	00000000 	.word	0x00000000

08007984 <PID_HandleInit>:
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
    pHandle->wIntegralTerm = 0;
 8007984:	2300      	movs	r3, #0
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8007986:	6801      	ldr	r1, [r0, #0]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8007988:	8c02      	ldrh	r2, [r0, #32]
    pHandle->hKpGain =  pHandle->hDefKpGain;
 800798a:	6041      	str	r1, [r0, #4]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 800798c:	8442      	strh	r2, [r0, #34]	@ 0x22
    pHandle->wIntegralTerm = 0;
 800798e:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 8007990:	6283      	str	r3, [r0, #40]	@ 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007992:	4770      	bx	lr

08007994 <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 8007994:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007996:	4770      	bx	lr

08007998 <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 8007998:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 800799a:	4770      	bx	lr

0800799c <PID_GetKP>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
#endif
}
 800799c:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 80079a0:	4770      	bx	lr
 80079a2:	bf00      	nop

080079a4 <PID_GetKI>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
#endif
}
 80079a4:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 80079a8:	4770      	bx	lr
 80079aa:	bf00      	nop

080079ac <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 80079ac:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 80079ae:	4770      	bx	lr

080079b0 <PID_GetKPDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
#else
  return (pHandle->hKpDivisorPOW2);
#endif
}
 80079b0:	8b80      	ldrh	r0, [r0, #28]
 80079b2:	4770      	bx	lr

080079b4 <PID_SetKPDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 80079b4:	2301      	movs	r3, #1
 80079b6:	408b      	lsls	r3, r1
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 80079b8:	8381      	strh	r1, [r0, #28]
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 80079ba:	8303      	strh	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80079bc:	4770      	bx	lr
 80079be:	bf00      	nop

080079c0 <PID_GetKIDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
#else
  return (pHandle->hKiDivisorPOW2);
#endif
}
 80079c0:	8bc0      	ldrh	r0, [r0, #30]
 80079c2:	4770      	bx	lr

080079c4 <PID_SetLowerIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wLowerIntegralLimit = wLowerLimit;
 80079c4:	6101      	str	r1, [r0, #16]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80079c6:	4770      	bx	lr

080079c8 <PID_SetUpperIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wUpperIntegralLimit = wUpperLimit;
 80079c8:	60c1      	str	r1, [r0, #12]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80079ca:	4770      	bx	lr

080079cc <PID_SetKIDivisorPOW2>:
{
 80079cc:	b538      	push	{r3, r4, r5, lr}
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 80079ce:	2301      	movs	r3, #1
{
 80079d0:	460c      	mov	r4, r1
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 80079d2:	408b      	lsls	r3, r1
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 80079d4:	f647 71ff 	movw	r1, #32767	@ 0x7fff
    pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 80079d8:	83c4      	strh	r4, [r0, #30]
    pHandle->hKiDivisor = (uint16_t)wKiDiv;
 80079da:	8343      	strh	r3, [r0, #26]
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 80079dc:	40a1      	lsls	r1, r4
{
 80079de:	4605      	mov	r5, r0
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 80079e0:	f7ff fff2 	bl	80079c8 <PID_SetUpperIntegralTermLimit>
    PID_SetLowerIntegralTermLimit(pHandle, (int32_t)(-INT16_MAX) * (int32_t)wKiDiv);
 80079e4:	4902      	ldr	r1, [pc, #8]	@ (80079f0 <PID_SetKIDivisorPOW2+0x24>)
 80079e6:	4628      	mov	r0, r5
 80079e8:	40a1      	lsls	r1, r4
 80079ea:	f7ff ffeb 	bl	80079c4 <PID_SetLowerIntegralTermLimit>
}
 80079ee:	bd38      	pop	{r3, r4, r5, pc}
 80079f0:	ffff8001 	.word	0xffff8001

080079f4 <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 80079f4:	8441      	strh	r1, [r0, #34]	@ 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80079f6:	4770      	bx	lr

080079f8 <PID_GetKD>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
#endif
}
 80079f8:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	@ 0x22
 80079fc:	4770      	bx	lr
 80079fe:	bf00      	nop

08007a00 <PID_GetKDDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
#else
  return (pHandle->hKdDivisorPOW2);
#endif
}
 8007a00:	8cc0      	ldrh	r0, [r0, #38]	@ 0x26
 8007a02:	4770      	bx	lr

08007a04 <PID_SetKDDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8007a04:	2301      	movs	r3, #1
 8007a06:	408b      	lsls	r3, r1
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 8007a08:	84c1      	strh	r1, [r0, #38]	@ 0x26
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8007a0a:	8483      	strh	r3, [r0, #36]	@ 0x24
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007a0c:	4770      	bx	lr
 8007a0e:	bf00      	nop

08007a10 <PI_Controller>:
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8007a10:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
{
 8007a14:	4603      	mov	r3, r0
 8007a16:	b530      	push	{r4, r5, lr}

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 8007a18:	f9b0 4006 	ldrsh.w	r4, [r0, #6]
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8007a1c:	f9b3 c016 	ldrsh.w	ip, [r3, #22]
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8007a20:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8007a24:	fb01 f202 	mul.w	r2, r1, r2
    if (0 == pHandle->hKiGain)
 8007a28:	b17c      	cbz	r4, 8007a4a <PI_Controller+0x3a>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8007a2a:	fb04 f101 	mul.w	r1, r4, r1
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8007a2e:	e9d3 5402 	ldrd	r5, r4, [r3, #8]
      if (wIntegral_sum_temp < 0)
 8007a32:	eb15 0e01 	adds.w	lr, r5, r1
 8007a36:	d41d      	bmi.n	8007a74 <PI_Controller+0x64>
            wIntegral_sum_temp = -INT32_MAX;
 8007a38:	420d      	tst	r5, r1
 8007a3a:	4914      	ldr	r1, [pc, #80]	@ (8007a8c <PI_Controller+0x7c>)
 8007a3c:	bf48      	it	mi
 8007a3e:	468e      	movmi	lr, r1
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8007a40:	45a6      	cmp	lr, r4
 8007a42:	dc02      	bgt.n	8007a4a <PI_Controller+0x3a>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 8007a44:	691c      	ldr	r4, [r3, #16]
 8007a46:	4574      	cmp	r4, lr
 8007a48:	dd1d      	ble.n	8007a86 <PI_Controller+0x76>
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 8007a4a:	8b99      	ldrh	r1, [r3, #28]
 8007a4c:	410a      	asrs	r2, r1
 8007a4e:	8bd9      	ldrh	r1, [r3, #30]
 8007a50:	fa44 f101 	asr.w	r1, r4, r1
 8007a54:	440a      	add	r2, r1
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 8007a56:	4290      	cmp	r0, r2
 8007a58:	da03      	bge.n	8007a62 <PI_Controller+0x52>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 8007a5a:	1a82      	subs	r2, r0, r2
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 8007a5c:	4414      	add	r4, r2
 8007a5e:	609c      	str	r4, [r3, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 8007a60:	bd30      	pop	{r4, r5, pc}
    else if (wOutput_32 < hLowerOutputLimit)
 8007a62:	4594      	cmp	ip, r2
      wDischarge = hLowerOutputLimit - wOutput_32;
 8007a64:	bfc5      	ittet	gt
 8007a66:	ebac 0202 	subgt.w	r2, ip, r2
    pHandle->wIntegralTerm += wDischarge;
 8007a6a:	18a4      	addgt	r4, r4, r2
    returnValue = (int16_t)wOutput_32;
 8007a6c:	b210      	sxthle	r0, r2
      wOutput_32 = hLowerOutputLimit;
 8007a6e:	4660      	movgt	r0, ip
    pHandle->wIntegralTerm += wDischarge;
 8007a70:	609c      	str	r4, [r3, #8]
}
 8007a72:	bd30      	pop	{r4, r5, pc}
        if (pHandle->wIntegralTerm > 0)
 8007a74:	2d00      	cmp	r5, #0
 8007a76:	dde3      	ble.n	8007a40 <PI_Controller+0x30>
          if (wIntegral_Term > 0)
 8007a78:	2900      	cmp	r1, #0
 8007a7a:	dde1      	ble.n	8007a40 <PI_Controller+0x30>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8007a7c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007a80:	428c      	cmp	r4, r1
 8007a82:	d1e2      	bne.n	8007a4a <PI_Controller+0x3a>
            wIntegral_sum_temp = INT32_MAX;
 8007a84:	46a6      	mov	lr, r4
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 8007a86:	4674      	mov	r4, lr
 8007a88:	e7df      	b.n	8007a4a <PI_Controller+0x3a>
 8007a8a:	bf00      	nop
 8007a8c:	80000001 	.word	0x80000001

08007a90 <PQD_CalcElMotorPower>:
  }
  else
  {
#endif
    int32_t wAux;
    qd_t Iqd = pHandle->pFOCVars->Iqd;
 8007a90:	6882      	ldr	r2, [r0, #8]
{
 8007a92:	b500      	push	{lr}
    qd_t Vqd = pHandle->pFOCVars->Vqd;

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8007a94:	8951      	ldrh	r1, [r2, #10]
 8007a96:	f8b2 e014 	ldrh.w	lr, [r2, #20]
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 8007a9a:	8913      	ldrh	r3, [r2, #8]
 8007a9c:	f8b2 c012 	ldrh.w	ip, [r2, #18]
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8007aa0:	fb11 f20e 	smulbb	r2, r1, lr
    wAux /= 65536;
 8007aa4:	fb13 230c 	smlabb	r3, r3, ip, r2
 8007aa8:	2b00      	cmp	r3, #0

    /* pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4 */
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8007aaa:	f9b0 2000 	ldrsh.w	r2, [r0]
    wAux /= 65536;
 8007aae:	bfbc      	itt	lt
 8007ab0:	f503 437f 	addlt.w	r3, r3, #65280	@ 0xff00
 8007ab4:	33ff      	addlt	r3, #255	@ 0xff
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8007ab6:	ebd2 4323 	rsbs	r3, r2, r3, asr #16
 8007aba:	bf48      	it	mi
 8007abc:	330f      	addmi	r3, #15
 8007abe:	eb02 1223 	add.w	r2, r2, r3, asr #4
 8007ac2:	8002      	strh	r2, [r0, #0]

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
}
 8007ac4:	f85d fb04 	ldr.w	pc, [sp], #4

08007ac8 <PQD_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvrgElMotorPower = 0;
 8007ac8:	2300      	movs	r3, #0
 8007aca:	8003      	strh	r3, [r0, #0]
#ifdef NULL_PTR_CHECK_MOT_POW_MES
  }
#endif
}
 8007acc:	4770      	bx	lr
 8007ace:	bf00      	nop

08007ad0 <PQD_GetAvrgElMotorPowerW>:
  * 
  * @param pHandle pointer on the related component instance.
  * @retval float_t The average measured motor power expressed in Watts.
  */
__weak float_t PQD_GetAvrgElMotorPowerW(const PQD_MotorPowMeas_Handle_t *pHandle)
{
 8007ad0:	b510      	push	{r4, lr}
  else
  {
#endif

  /* First perform an integer multiplication, then a float one. */
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8007ad2:	f9b0 3000 	ldrsh.w	r3, [r0]
 8007ad6:	ee07 3a90 	vmov	s15, r3
{
 8007ada:	ed2d 8b02 	vpush	{d8}
 8007ade:	4604      	mov	r4, r0
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8007ae0:	68c0      	ldr	r0, [r0, #12]
 8007ae2:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8007ae6:	f7ff fd0d 	bl	8007504 <VBS_GetAvBusVoltage_V>
 8007aea:	edd4 7a01 	vldr	s15, [r4, #4]
 8007aee:	ee68 7a27 	vmul.f32	s15, s16, s15

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
  return (PowerW);
}
 8007af2:	ecbd 8b02 	vpop	{d8}
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8007af6:	ee00 0a10 	vmov	s0, r0
 8007afa:	eeb8 0a40 	vcvt.f32.u32	s0, s0
}
 8007afe:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007b02:	bd10      	pop	{r4, pc}

08007b04 <R3_2_ADCxInit>:
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007b04:	6883      	ldr	r3, [r0, #8]
 8007b06:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8007b0a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
/*
  * @brief Initializes @p ADCx peripheral for current sensing.
  * 
  */
static void R3_2_ADCxInit(ADC_TypeDef *ADCx)
{
 8007b0e:	b082      	sub	sp, #8
 8007b10:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007b12:	6883      	ldr	r3, [r0, #8]
 8007b14:	00da      	lsls	r2, r3, #3
 8007b16:	d418      	bmi.n	8007b4a <R3_2_ADCxInit+0x46>
    /* Wait for Regulator Startup time, once for both */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency  */
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
                                         * (SystemCoreClock / (100000UL * 2UL)));
 8007b18:	4b2e      	ldr	r3, [pc, #184]	@ (8007bd4 <R3_2_ADCxInit+0xd0>)
  MODIFY_REG(ADCx->CR,
 8007b1a:	6882      	ldr	r2, [r0, #8]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	492e      	ldr	r1, [pc, #184]	@ (8007bd8 <R3_2_ADCxInit+0xd4>)
 8007b20:	099b      	lsrs	r3, r3, #6
 8007b22:	f022 4210 	bic.w	r2, r2, #2415919104	@ 0x90000000
 8007b26:	fba1 1303 	umull	r1, r3, r1, r3
 8007b2a:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8007b2e:	099b      	lsrs	r3, r3, #6
 8007b30:	005b      	lsls	r3, r3, #1
 8007b32:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8007b36:	6082      	str	r2, [r0, #8]
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
 8007b38:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8007b3a:	9b01      	ldr	r3, [sp, #4]
 8007b3c:	b12b      	cbz	r3, 8007b4a <R3_2_ADCxInit+0x46>
    {
      wait_loop_index--;
 8007b3e:	9b01      	ldr	r3, [sp, #4]
 8007b40:	3b01      	subs	r3, #1
 8007b42:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8007b44:	9b01      	ldr	r3, [sp, #4]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d1f9      	bne.n	8007b3e <R3_2_ADCxInit+0x3a>
  MODIFY_REG(ADCx->CR,
 8007b4a:	6883      	ldr	r3, [r0, #8]
 8007b4c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8007b50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007b54:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b58:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007b5a:	6883      	ldr	r3, [r0, #8]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	dbfc      	blt.n	8007b5a <R3_2_ADCxInit+0x56>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8007b60:	6803      	ldr	r3, [r0, #0]
 8007b62:	07db      	lsls	r3, r3, #31
 8007b64:	d408      	bmi.n	8007b78 <R3_2_ADCxInit+0x74>
  MODIFY_REG(ADCx->CR,
 8007b66:	4a1d      	ldr	r2, [pc, #116]	@ (8007bdc <R3_2_ADCxInit+0xd8>)
 8007b68:	6883      	ldr	r3, [r0, #8]
 8007b6a:	4013      	ands	r3, r2
 8007b6c:	f043 0301 	orr.w	r3, r3, #1
 8007b70:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8007b72:	6803      	ldr	r3, [r0, #0]
 8007b74:	07d9      	lsls	r1, r3, #31
 8007b76:	d5f7      	bpl.n	8007b68 <R3_2_ADCxInit+0x64>
  MODIFY_REG(ADCx->CR,
 8007b78:	6883      	ldr	r3, [r0, #8]
 8007b7a:	4a18      	ldr	r2, [pc, #96]	@ (8007bdc <R3_2_ADCxInit+0xd8>)
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	f043 0308 	orr.w	r3, r3, #8
 8007b82:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CR,
 8007b84:	6883      	ldr	r3, [r0, #8]
 8007b86:	4013      	ands	r3, r2
 8007b88:	f043 0320 	orr.w	r3, r3, #32
 8007b8c:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTP) == (ADC_CR_JADSTP)) ? 1UL : 0UL);
 8007b8e:	6883      	ldr	r3, [r0, #8]
 8007b90:	069b      	lsls	r3, r3, #26
 8007b92:	d4fc      	bmi.n	8007b8e <R3_2_ADCxInit+0x8a>
  MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTEN, ExternalTriggerEdge);
 8007b94:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
  MODIFY_REG(ADCx->CR,
 8007b96:	4a11      	ldr	r2, [pc, #68]	@ (8007bdc <R3_2_ADCxInit+0xd8>)
  MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTEN, ExternalTriggerEdge);
 8007b98:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8007b9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ba0:	64c3      	str	r3, [r0, #76]	@ 0x4c
  MODIFY_REG(ADCx->CR,
 8007ba2:	6883      	ldr	r3, [r0, #8]
 8007ba4:	4013      	ands	r3, r2
 8007ba6:	f043 0308 	orr.w	r3, r3, #8
 8007baa:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 8007bac:	68c3      	ldr	r3, [r0, #12]
 8007bae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007bb2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007bb6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007bba:	60c3      	str	r3, [r0, #12]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8007bbc:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8007bbe:	f023 030f 	bic.w	r3, r3, #15
 8007bc2:	6303      	str	r3, [r0, #48]	@ 0x30
  MODIFY_REG(ADCx->CR,
 8007bc4:	6883      	ldr	r3, [r0, #8]
 8007bc6:	4013      	ands	r3, r2
 8007bc8:	f043 0304 	orr.w	r3, r3, #4
 8007bcc:	6083      	str	r3, [r0, #8]
  /* Dummy conversion (ES0431 doc chap. 2.5.8 ADC channel 0 converted instead of the required ADC channel) 
     Note: Sequence length forced to zero in order to prevent ADC OverRun occurrence */
  LL_ADC_REG_SetSequencerLength( ADCx, 0U );
  LL_ADC_REG_StartConversion( ADCx) ;

}
 8007bce:	b002      	add	sp, #8
 8007bd0:	4770      	bx	lr
 8007bd2:	bf00      	nop
 8007bd4:	200003ac 	.word	0x200003ac
 8007bd8:	053e2d63 	.word	0x053e2d63
 8007bdc:	7fffffc0 	.word	0x7fffffc0

08007be0 <R3_2_GetPhaseCurrents>:
#endif
    int32_t Aux;
    uint32_t ADCDataReg1;
    uint32_t ADCDataReg2;
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl;  //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007be0:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
    uint8_t Sector;

    Sector = (uint8_t)pHandle->_Super.Sector;
 8007be4:	f890 207a 	ldrb.w	r2, [r0, #122]	@ 0x7a
{
 8007be8:	b470      	push	{r4, r5, r6}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007bea:	681c      	ldr	r4, [r3, #0]
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 8007bec:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8007bf0:	6f1d      	ldr	r5, [r3, #112]	@ 0x70
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 8007bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 8007bf6:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 8007bfa:	f8d3 6080 	ldr.w	r6, [r3, #128]	@ 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007bfe:	6863      	ldr	r3, [r4, #4]
 8007c00:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007c04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c08:	6063      	str	r3, [r4, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    switch (Sector)
 8007c0a:	2a05      	cmp	r2, #5
 8007c0c:	f200 809d 	bhi.w	8007d4a <R3_2_GetPhaseCurrents+0x16a>
 8007c10:	e8df f002 	tbb	[pc, r2]
 8007c14:	031d1d37 	.word	0x031d1d37
 8007c18:	3703      	.short	0x3703
      case SECTOR_4:
      case SECTOR_5:
      {
        /* Current on Phase C is not accessible     */
        /* Ia = PhaseAOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8007c1a:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88

        /* Saturation of Ia */
        if (Aux < -INT16_MAX)
 8007c1e:	4a4e      	ldr	r2, [pc, #312]	@ (8007d58 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8007c20:	1b5b      	subs	r3, r3, r5
        if (Aux < -INT16_MAX)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	db58      	blt.n	8007cd8 <R3_2_GetPhaseCurrents+0xf8>
        {
          Iab->a = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 8007c26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c2a:	f280 8087 	bge.w	8007d3c <R3_2_GetPhaseCurrents+0x15c>
        {
          Iab->a = INT16_MAX;
        }
        else
        {
          Iab->a = (int16_t)Aux;
 8007c2e:	fa0f fc83 	sxth.w	ip, r3
        }

        /* Ib = PhaseBOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 8007c32:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c

        /* Saturation of Ib */
        if (Aux < -INT16_MAX)
 8007c36:	4d48      	ldr	r5, [pc, #288]	@ (8007d58 <R3_2_GetPhaseCurrents+0x178>)
          Iab->a = -INT16_MAX;
 8007c38:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 8007c3c:	1b92      	subs	r2, r2, r6
        if (Aux < -INT16_MAX)
 8007c3e:	42aa      	cmp	r2, r5
 8007c40:	da5b      	bge.n	8007cfa <R3_2_GetPhaseCurrents+0x11a>
        {
          Iab->b = -INT16_MAX;
 8007c42:	804d      	strh	r5, [r1, #2]
        break;
    }

    pHandle->_Super.Ia = Iab->a;
    pHandle->_Super.Ib = Iab->b;
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007c44:	fa1f f38c 	uxth.w	r3, ip
 8007c48:	f248 0201 	movw	r2, #32769	@ 0x8001
 8007c4c:	e030      	b.n	8007cb0 <R3_2_GetPhaseCurrents+0xd0>
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8007c4e:	f8d0 4088 	ldr.w	r4, [r0, #136]	@ 0x88
        if (Aux < -INT16_MAX)
 8007c52:	4b41      	ldr	r3, [pc, #260]	@ (8007d58 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8007c54:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 8007c56:	429c      	cmp	r4, r3
 8007c58:	db39      	blt.n	8007cce <R3_2_GetPhaseCurrents+0xee>
        else  if (Aux > INT16_MAX)
 8007c5a:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8007c5e:	da62      	bge.n	8007d26 <R3_2_GetPhaseCurrents+0x146>
          Iab->a = (int16_t)Aux;
 8007c60:	fa0f fc84 	sxth.w	ip, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007c64:	b2a3      	uxth	r3, r4
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8007c66:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
          Iab->a = -INT16_MAX;
 8007c6a:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8007c6e:	1ab2      	subs	r2, r6, r2
        Aux -= (int32_t)Iab->a;             /* Ib */
 8007c70:	1b12      	subs	r2, r2, r4
        if (Aux > INT16_MAX)
 8007c72:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8007c76:	db39      	blt.n	8007cec <R3_2_GetPhaseCurrents+0x10c>
          Iab->b = INT16_MAX;
 8007c78:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8007c7c:	804a      	strh	r2, [r1, #2]
 8007c7e:	4615      	mov	r5, r2
 8007c80:	e016      	b.n	8007cb0 <R3_2_GetPhaseCurrents+0xd0>
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 8007c82:	f8d0 408c 	ldr.w	r4, [r0, #140]	@ 0x8c
        if (Aux < -INT16_MAX)
 8007c86:	4b34      	ldr	r3, [pc, #208]	@ (8007d58 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 8007c88:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 8007c8a:	429c      	cmp	r4, r3
 8007c8c:	db1a      	blt.n	8007cc4 <R3_2_GetPhaseCurrents+0xe4>
        else  if (Aux > INT16_MAX)
 8007c8e:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8007c92:	da3d      	bge.n	8007d10 <R3_2_GetPhaseCurrents+0x130>
          Iab->b = (int16_t)Aux;
 8007c94:	b225      	sxth	r5, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007c96:	b2a2      	uxth	r2, r4
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8007c98:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
          Iab->b = -INT16_MAX;
 8007c9c:	804d      	strh	r5, [r1, #2]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8007c9e:	1af3      	subs	r3, r6, r3
        Aux -= (int32_t)Iab->b;             /* Ia  */
 8007ca0:	1b1b      	subs	r3, r3, r4
        if (Aux > INT16_MAX)
 8007ca2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ca6:	db19      	blt.n	8007cdc <R3_2_GetPhaseCurrents+0xfc>
          Iab->a = INT16_MAX;
 8007ca8:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8007cac:	800b      	strh	r3, [r1, #0]
 8007cae:	469c      	mov	ip, r3
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007cb0:	4413      	add	r3, r2
 8007cb2:	425b      	negs	r3, r3
    pHandle->_Super.Ib = Iab->b;
 8007cb4:	f8a0 5064 	strh.w	r5, [r0, #100]	@ 0x64
    pHandle->_Super.Ia = Iab->a;
 8007cb8:	f8a0 c062 	strh.w	ip, [r0, #98]	@ 0x62
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8007cbc:	bc70      	pop	{r4, r5, r6}
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007cbe:	f8a0 3066 	strh.w	r3, [r0, #102]	@ 0x66
}
 8007cc2:	4770      	bx	lr
 8007cc4:	461c      	mov	r4, r3
 8007cc6:	f248 0201 	movw	r2, #32769	@ 0x8001
 8007cca:	461d      	mov	r5, r3
 8007ccc:	e7e4      	b.n	8007c98 <R3_2_GetPhaseCurrents+0xb8>
 8007cce:	461c      	mov	r4, r3
 8007cd0:	46a4      	mov	ip, r4
 8007cd2:	f248 0301 	movw	r3, #32769	@ 0x8001
 8007cd6:	e7c6      	b.n	8007c66 <R3_2_GetPhaseCurrents+0x86>
 8007cd8:	4694      	mov	ip, r2
 8007cda:	e7aa      	b.n	8007c32 <R3_2_GetPhaseCurrents+0x52>
        else  if (Aux < -INT16_MAX)
 8007cdc:	4c1e      	ldr	r4, [pc, #120]	@ (8007d58 <R3_2_GetPhaseCurrents+0x178>)
 8007cde:	42a3      	cmp	r3, r4
 8007ce0:	da26      	bge.n	8007d30 <R3_2_GetPhaseCurrents+0x150>
          Iab->a = -INT16_MAX;
 8007ce2:	800c      	strh	r4, [r1, #0]
 8007ce4:	f248 0301 	movw	r3, #32769	@ 0x8001
 8007ce8:	46a4      	mov	ip, r4
 8007cea:	e7e1      	b.n	8007cb0 <R3_2_GetPhaseCurrents+0xd0>
        else  if (Aux < -INT16_MAX)
 8007cec:	4d1a      	ldr	r5, [pc, #104]	@ (8007d58 <R3_2_GetPhaseCurrents+0x178>)
 8007cee:	42aa      	cmp	r2, r5
 8007cf0:	da27      	bge.n	8007d42 <R3_2_GetPhaseCurrents+0x162>
          Iab->b = -INT16_MAX;
 8007cf2:	804d      	strh	r5, [r1, #2]
 8007cf4:	f248 0201 	movw	r2, #32769	@ 0x8001
 8007cf8:	e7da      	b.n	8007cb0 <R3_2_GetPhaseCurrents+0xd0>
        else  if (Aux > INT16_MAX)
 8007cfa:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8007cfe:	db0c      	blt.n	8007d1a <R3_2_GetPhaseCurrents+0x13a>
          Iab->b = INT16_MAX;
 8007d00:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8007d04:	461a      	mov	r2, r3
 8007d06:	804b      	strh	r3, [r1, #2]
 8007d08:	4615      	mov	r5, r2
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007d0a:	fa1f f38c 	uxth.w	r3, ip
 8007d0e:	e7cf      	b.n	8007cb0 <R3_2_GetPhaseCurrents+0xd0>
 8007d10:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8007d14:	4614      	mov	r4, r2
 8007d16:	4615      	mov	r5, r2
 8007d18:	e7be      	b.n	8007c98 <R3_2_GetPhaseCurrents+0xb8>
          Iab->b = (int16_t)Aux;
 8007d1a:	b215      	sxth	r5, r2
 8007d1c:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007d1e:	fa1f f38c 	uxth.w	r3, ip
 8007d22:	b292      	uxth	r2, r2
 8007d24:	e7c4      	b.n	8007cb0 <R3_2_GetPhaseCurrents+0xd0>
 8007d26:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8007d2a:	461c      	mov	r4, r3
 8007d2c:	469c      	mov	ip, r3
 8007d2e:	e79a      	b.n	8007c66 <R3_2_GetPhaseCurrents+0x86>
          Iab->a = (int16_t)Aux;
 8007d30:	fa0f fc83 	sxth.w	ip, r3
 8007d34:	f8a1 c000 	strh.w	ip, [r1]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007d38:	b29b      	uxth	r3, r3
 8007d3a:	e7b9      	b.n	8007cb0 <R3_2_GetPhaseCurrents+0xd0>
 8007d3c:	f647 7cff 	movw	ip, #32767	@ 0x7fff
 8007d40:	e777      	b.n	8007c32 <R3_2_GetPhaseCurrents+0x52>
          Iab->b = (int16_t)Aux;
 8007d42:	b215      	sxth	r5, r2
 8007d44:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007d46:	b292      	uxth	r2, r2
 8007d48:	e7b2      	b.n	8007cb0 <R3_2_GetPhaseCurrents+0xd0>
    pHandle->_Super.Ia = Iab->a;
 8007d4a:	f9b1 c000 	ldrsh.w	ip, [r1]
    pHandle->_Super.Ib = Iab->b;
 8007d4e:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007d52:	880b      	ldrh	r3, [r1, #0]
 8007d54:	884a      	ldrh	r2, [r1, #2]
 8007d56:	e7ab      	b.n	8007cb0 <R3_2_GetPhaseCurrents+0xd0>
 8007d58:	ffff8001 	.word	0xffff8001

08007d5c <R3_2_SetADCSampPointPolarization>:
  *
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval Returns the value of R3_2_WriteTIMRegisters.
  */
uint16_t R3_2_SetADCSampPointPolarization(PWMC_Handle_t *pHdl)
{
 8007d5c:	b410      	push	{r4}
  *         set too late for being taken into account in the next PWM cycle.
  */
__STATIC_INLINE uint16_t R3_2_WriteTIMRegisters(PWMC_Handle_t *pHdl, uint16_t SamplingPoint)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007d5e:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 8007d62:	f890 4099 	ldrb.w	r4, [r0, #153]	@ 0x99
 8007d66:	f880 407a 	strb.w	r4, [r0, #122]	@ 0x7a
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8007d6a:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007d6e:	681b      	ldr	r3, [r3, #0]
  uint16_t Aux;

  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 8007d70:	f8b0 4050 	ldrh.w	r4, [r0, #80]	@ 0x50
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007d74:	635c      	str	r4, [r3, #52]	@ 0x34
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8007d76:	3a01      	subs	r2, #1
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 8007d78:	f8b0 4052 	ldrh.w	r4, [r0, #82]	@ 0x52
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 8007d7c:	f8b0 0054 	ldrh.w	r0, [r0, #84]	@ 0x54
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007d80:	639c      	str	r4, [r3, #56]	@ 0x38
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8007d82:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007d84:	63d8      	str	r0, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007d86:	641a      	str	r2, [r3, #64]	@ 0x40
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t) SamplingPoint);

  /* Limit for update event */
  /*  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u ) */
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8007d88:	4904      	ldr	r1, [pc, #16]	@ (8007d9c <R3_2_SetADCSampPointPolarization+0x40>)
 8007d8a:	685b      	ldr	r3, [r3, #4]
}
 8007d8c:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8007d90:	420b      	tst	r3, r1
}
 8007d92:	bf14      	ite	ne
 8007d94:	2001      	movne	r0, #1
 8007d96:	2000      	moveq	r0, #0
 8007d98:	4770      	bx	lr
 8007d9a:	bf00      	nop
 8007d9c:	02000070 	.word	0x02000070

08007da0 <R3_2_HFCurrentsPolarizationAB>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @param  Iab: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_HFCurrentsPolarizationAB(PWMC_Handle_t *pHdl, ab_t *Iab)
{
 8007da0:	b430      	push	{r4, r5}
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007da2:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8007da6:	f890 4099 	ldrb.w	r4, [r0, #153]	@ 0x99
 8007daa:	681a      	ldr	r2, [r3, #0]
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 8007dac:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007db0:	6f1c      	ldr	r4, [r3, #112]	@ 0x70
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 8007db6:	f8d4 4080 	ldr.w	r4, [r4, #128]	@ 0x80
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007dba:	f8d3 5080 	ldr.w	r5, [r3, #128]	@ 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007dbe:	6853      	ldr	r3, [r2, #4]
 8007dc0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007dc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dc8:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 8007dca:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
 8007dce:	2b0f      	cmp	r3, #15
 8007dd0:	d80d      	bhi.n	8007dee <R3_2_HFCurrentsPolarizationAB+0x4e>
    {
      pHandle-> PhaseAOffset += ADCDataReg1;
 8007dd2:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
      pHandle-> PhaseBOffset += ADCDataReg2;
 8007dd6:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
      pHandle-> PhaseAOffset += ADCDataReg1;
 8007dda:	441c      	add	r4, r3
      pHandle->PolarizationCounter++;
 8007ddc:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
      pHandle-> PhaseBOffset += ADCDataReg2;
 8007de0:	442a      	add	r2, r5
      pHandle->PolarizationCounter++;
 8007de2:	3301      	adds	r3, #1
      pHandle-> PhaseBOffset += ADCDataReg2;
 8007de4:	e9c0 4222 	strd	r4, r2, [r0, #136]	@ 0x88
      pHandle->PolarizationCounter++;
 8007de8:	b2db      	uxtb	r3, r3
 8007dea:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
    {
      /* Nothing to do */
    }

    /* During offset calibration no current is flowing in the phases */
    Iab->a = 0;
 8007dee:	2300      	movs	r3, #0
    Iab->b = 0;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8007df0:	bc30      	pop	{r4, r5}
    Iab->a = 0;
 8007df2:	600b      	str	r3, [r1, #0]
}
 8007df4:	4770      	bx	lr
 8007df6:	bf00      	nop

08007df8 <R3_2_HFCurrentsPolarizationC>:
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007df8:	f890 3099 	ldrb.w	r3, [r0, #153]	@ 0x99
{
 8007dfc:	b410      	push	{r4}
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007dfe:	3322      	adds	r3, #34	@ 0x22
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007e00:	f8d0 409c 	ldr.w	r4, [r0, #156]	@ 0x9c
 8007e04:	6822      	ldr	r2, [r4, #0]
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007e06:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8007e0a:	f8d3 4080 	ldr.w	r4, [r3, #128]	@ 0x80
 8007e0e:	6853      	ldr	r3, [r2, #4]
 8007e10:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007e14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e18:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 8007e1a:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
 8007e1e:	2b0f      	cmp	r3, #15
 8007e20:	d80a      	bhi.n	8007e38 <R3_2_HFCurrentsPolarizationC+0x40>
    {
      /* Phase C is read from SECTOR_1, second value */
      pHandle-> PhaseCOffset += ADCDataReg2;
      pHandle->PolarizationCounter++;
 8007e22:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
      pHandle-> PhaseCOffset += ADCDataReg2;
 8007e26:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
      pHandle->PolarizationCounter++;
 8007e2a:	3301      	adds	r3, #1
      pHandle-> PhaseCOffset += ADCDataReg2;
 8007e2c:	4422      	add	r2, r4
      pHandle->PolarizationCounter++;
 8007e2e:	b2db      	uxtb	r3, r3
      pHandle-> PhaseCOffset += ADCDataReg2;
 8007e30:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
      pHandle->PolarizationCounter++;
 8007e34:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
    {
      /* Nothing to do */
    }

    /* During offset calibration no current is flowing in the phases */
    Iab->a = 0;
 8007e38:	2300      	movs	r3, #0
    Iab->b = 0;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8007e3a:	f85d 4b04 	ldr.w	r4, [sp], #4
    Iab->a = 0;
 8007e3e:	600b      	str	r3, [r1, #0]
}
 8007e40:	4770      	bx	lr
 8007e42:	bf00      	nop

08007e44 <R3_2_SwitchOnPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_2_SwitchOnPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007e44:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
  /* Disable TIMx preload */
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH1);
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH2);
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH3);
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH4);
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 8007e48:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007e4c:	681b      	ldr	r3, [r3, #0]
{
 8007e4e:	b4f0      	push	{r4, r5, r6, r7}
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007e50:	699c      	ldr	r4, [r3, #24]
  pHandle->_Super.TurnOnLowSidesAction = false;
 8007e52:	2100      	movs	r1, #0
 8007e54:	f024 0408 	bic.w	r4, r4, #8
 8007e58:	f880 107c 	strb.w	r1, [r0, #124]	@ 0x7c
 8007e5c:	619c      	str	r4, [r3, #24]
 8007e5e:	699c      	ldr	r4, [r3, #24]
 8007e60:	f424 6400 	bic.w	r4, r4, #2048	@ 0x800
 8007e64:	619c      	str	r4, [r3, #24]
 8007e66:	69dc      	ldr	r4, [r3, #28]
 8007e68:	f024 0408 	bic.w	r4, r4, #8
 8007e6c:	61dc      	str	r4, [r3, #28]
 8007e6e:	69dc      	ldr	r4, [r3, #28]
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 8007e70:	0851      	lsrs	r1, r2, #1
 8007e72:	f424 6400 	bic.w	r4, r4, #2048	@ 0x800
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t)pHandle->Half_PWMPeriod - (uint32_t)5));
 8007e76:	3a05      	subs	r2, #5
 8007e78:	61dc      	str	r4, [r3, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007e7a:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007e7c:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007e7e:	63d9      	str	r1, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007e80:	641a      	str	r2, [r3, #64]	@ 0x40
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007e82:	699a      	ldr	r2, [r3, #24]
 8007e84:	f042 0208 	orr.w	r2, r2, #8
 8007e88:	619a      	str	r2, [r3, #24]
 8007e8a:	699a      	ldr	r2, [r3, #24]
 8007e8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007e90:	619a      	str	r2, [r3, #24]
 8007e92:	69da      	ldr	r2, [r3, #28]
 8007e94:	f042 0208 	orr.w	r2, r2, #8
 8007e98:	61da      	str	r2, [r3, #28]
 8007e9a:	69da      	ldr	r2, [r3, #28]
 8007e9c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ea0:	61da      	str	r2, [r3, #28]
  LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH2);
  LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH3);
  LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH4);

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8007ea2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ea4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007ea8:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007eaa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007eac:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007eb0:	645a      	str	r2, [r3, #68]	@ 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->_Super.LowSideOutputs))
 8007eb2:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 8007eb6:	2a02      	cmp	r2, #2
 8007eb8:	d004      	beq.n	8007ec4 <R3_2_SwitchOnPWM+0x80>
  }
  else
  {
    /* Nothing to do */
  }
  pHandle->_Super.PWMState = true;
 8007eba:	2301      	movs	r3, #1
}
 8007ebc:	bcf0      	pop	{r4, r5, r6, r7}
  pHandle->_Super.PWMState = true;
 8007ebe:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
}
 8007ec2:	4770      	bx	lr
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 8007ec4:	6a1f      	ldr	r7, [r3, #32]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8007ec6:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8007ec8:	f8b0 6048 	ldrh.w	r6, [r0, #72]	@ 0x48
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8007ecc:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8007ece:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8007ed2:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8007ed4:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 8007ed8:	f240 5c55 	movw	ip, #1365	@ 0x555
 8007edc:	ea17 0f0c 	tst.w	r7, ip
 8007ee0:	d007      	beq.n	8007ef2 <R3_2_SwitchOnPWM+0xae>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007ee2:	61ae      	str	r6, [r5, #24]
 8007ee4:	618c      	str	r4, [r1, #24]
 8007ee6:	619a      	str	r2, [r3, #24]
  pHandle->_Super.PWMState = true;
 8007ee8:	2301      	movs	r3, #1
}
 8007eea:	bcf0      	pop	{r4, r5, r6, r7}
  pHandle->_Super.PWMState = true;
 8007eec:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
}
 8007ef0:	4770      	bx	lr
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8007ef2:	62ae      	str	r6, [r5, #40]	@ 0x28
 8007ef4:	628c      	str	r4, [r1, #40]	@ 0x28
 8007ef6:	629a      	str	r2, [r3, #40]	@ 0x28
  pHandle->_Super.PWMState = true;
 8007ef8:	2301      	movs	r3, #1
}
 8007efa:	bcf0      	pop	{r4, r5, r6, r7}
  pHandle->_Super.PWMState = true;
 8007efc:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
}
 8007f00:	4770      	bx	lr
 8007f02:	bf00      	nop

08007f04 <R3_2_RLGetPhaseCurrents>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @param  pStator_Currents: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_RLGetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *pStator_Currents)
{
 8007f04:	b410      	push	{r4}
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007f06:	f8d0 409c 	ldr.w	r4, [r0, #156]	@ 0x9c
 8007f0a:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007f0c:	6853      	ldr	r3, [r2, #4]
 8007f0e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007f12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f16:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    wAux = ((int32_t)pHandle->PhaseBOffset)
         - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 8007f18:	f890 207a 	ldrb.w	r2, [r0, #122]	@ 0x7a
    wAux = ((int32_t)pHandle->PhaseBOffset)
 8007f1c:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
    else
    {
      wAux = -INT16_MAX;
    }

    pStator_Currents->a = (int16_t)wAux;
 8007f20:	480c      	ldr	r0, [pc, #48]	@ (8007f54 <R3_2_RLGetPhaseCurrents+0x50>)
         - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 8007f22:	3222      	adds	r2, #34	@ 0x22
 8007f24:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
 8007f28:	f8d4 4080 	ldr.w	r4, [r4, #128]	@ 0x80
      if (wAux < INT16_MAX)
 8007f2c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
    wAux = ((int32_t)pHandle->PhaseBOffset)
 8007f30:	1b1b      	subs	r3, r3, r4
      if (wAux < INT16_MAX)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	bfa8      	it	ge
 8007f36:	4613      	movge	r3, r2
    pStator_Currents->a = (int16_t)wAux;
 8007f38:	4283      	cmp	r3, r0
 8007f3a:	bfb8      	it	lt
 8007f3c:	4603      	movlt	r3, r0
 8007f3e:	b21b      	sxth	r3, r3
 8007f40:	2200      	movs	r2, #0
 8007f42:	f363 020f 	bfi	r2, r3, #0, #16
 8007f46:	f363 421f 	bfi	r2, r3, #16, #16
    pStator_Currents->b = (int16_t)wAux;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8007f4a:	f85d 4b04 	ldr.w	r4, [sp], #4
    pStator_Currents->a = (int16_t)wAux;
 8007f4e:	600a      	str	r2, [r1, #0]
}
 8007f50:	4770      	bx	lr
 8007f52:	bf00      	nop
 8007f54:	ffff8001 	.word	0xffff8001

08007f58 <R3_2_RLSwitchOnPWM>:
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007f58:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c

    /* Disable TIMx preload */
    LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH1);
    LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH4);
    LL_TIM_OC_SetCompareCH1(TIMx, 1U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 8007f5c:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007f60:	681b      	ldr	r3, [r3, #0]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007f62:	6999      	ldr	r1, [r3, #24]
 8007f64:	f021 0108 	bic.w	r1, r1, #8
{
 8007f68:	b4f0      	push	{r4, r5, r6, r7}
 8007f6a:	6199      	str	r1, [r3, #24]
 8007f6c:	69d9      	ldr	r1, [r3, #28]
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 8007f6e:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007f70:	2401      	movs	r4, #1
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007f72:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 8007f76:	61d9      	str	r1, [r3, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007f78:	635c      	str	r4, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007f7a:	641a      	str	r2, [r3, #64]	@ 0x40
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007f7c:	699a      	ldr	r2, [r3, #24]
 8007f7e:	f042 0208 	orr.w	r2, r2, #8
 8007f82:	619a      	str	r2, [r3, #24]
 8007f84:	69da      	ldr	r2, [r3, #28]
 8007f86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f8a:	61da      	str	r2, [r3, #28]
    /* Apply new CC values */
    LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH1);
    LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH4);

    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 8007f8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f8e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007f92:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007f94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f96:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007f9a:	645a      	str	r2, [r3, #68]	@ 0x44
    LL_TIM_EnableAllOutputs(TIMx);

    if (ES_GPIO ==  pHandle->_Super.LowSideOutputs)
 8007f9c:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 8007fa0:	2a02      	cmp	r2, #2
 8007fa2:	d113      	bne.n	8007fcc <R3_2_RLSwitchOnPWM+0x74>
    {
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 8007fa4:	6a1f      	ldr	r7, [r3, #32]
      {
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8007fa6:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8007fa8:	6c01      	ldr	r1, [r0, #64]	@ 0x40
        LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8007faa:	6c43      	ldr	r3, [r0, #68]	@ 0x44
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8007fac:	f8b0 6048 	ldrh.w	r6, [r0, #72]	@ 0x48
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8007fb0:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
        LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8007fb4:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 8007fb8:	f240 5c55 	movw	ip, #1365	@ 0x555
 8007fbc:	ea17 0f0c 	tst.w	r7, ip
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007fc0:	bf15      	itete	ne
 8007fc2:	61ae      	strne	r6, [r5, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8007fc4:	62ae      	streq	r6, [r5, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007fc6:	618c      	strne	r4, [r1, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8007fc8:	628c      	streq	r4, [r1, #40]	@ 0x28
 8007fca:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Set the sector that correspond to Phase B and C sampling
     * B will be sampled by ADCx_1 */
    pHdl->Sector = SECTOR_4;
 8007fcc:	2203      	movs	r2, #3
    pHandle->_Super.PWMState = true;
 8007fce:	2301      	movs	r3, #1
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8007fd0:	bcf0      	pop	{r4, r5, r6, r7}
    pHdl->Sector = SECTOR_4;
 8007fd2:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
    pHandle->_Super.PWMState = true;
 8007fd6:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
}
 8007fda:	4770      	bx	lr

08007fdc <R3_2_TurnOnLowSides>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007fdc:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8007fe0:	681b      	ldr	r3, [r3, #0]
  pHandle->_Super.TurnOnLowSidesAction = true;
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	f880 207c 	strb.w	r2, [r0, #124]	@ 0x7c
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007fe8:	699a      	ldr	r2, [r3, #24]
 8007fea:	f022 0208 	bic.w	r2, r2, #8
 8007fee:	619a      	str	r2, [r3, #24]
 8007ff0:	699a      	ldr	r2, [r3, #24]
 8007ff2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007ff6:	619a      	str	r2, [r3, #24]
 8007ff8:	69da      	ldr	r2, [r3, #28]
 8007ffa:	f022 0208 	bic.w	r2, r2, #8
 8007ffe:	61da      	str	r2, [r3, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008000:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008002:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008004:	63d9      	str	r1, [r3, #60]	@ 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008006:	699a      	ldr	r2, [r3, #24]
 8008008:	f042 0208 	orr.w	r2, r2, #8
 800800c:	619a      	str	r2, [r3, #24]
 800800e:	699a      	ldr	r2, [r3, #24]
 8008010:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008014:	619a      	str	r2, [r3, #24]
 8008016:	69da      	ldr	r2, [r3, #28]
 8008018:	f042 0208 	orr.w	r2, r2, #8
 800801c:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800801e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008020:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008024:	645a      	str	r2, [r3, #68]	@ 0x44
  if ((ES_GPIO == pHandle->_Super.LowSideOutputs))
 8008026:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 800802a:	2b02      	cmp	r3, #2
 800802c:	d000      	beq.n	8008030 <R3_2_TurnOnLowSides+0x54>
 800802e:	4770      	bx	lr
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8008030:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
{
 8008034:	b410      	push	{r4}
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8008036:	6c43      	ldr	r3, [r0, #68]	@ 0x44
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8008038:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
  WRITE_REG(GPIOx->BSRR, PinMask);
 800803c:	6194      	str	r4, [r2, #24]
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800803e:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8008042:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
 8008046:	618c      	str	r4, [r1, #24]
}
 8008048:	f85d 4b04 	ldr.w	r4, [sp], #4
 800804c:	619a      	str	r2, [r3, #24]
 800804e:	4770      	bx	lr

08008050 <R3_2_SwitchOffPWM>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008050:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8008054:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8008056:	6c53      	ldr	r3, [r2, #68]	@ 0x44
{
 8008058:	b410      	push	{r4}
  if (true == pHandle->_Super.BrakeActionLock)
 800805a:	f890 4083 	ldrb.w	r4, [r0, #131]	@ 0x83
  pHandle->_Super.PWMState = false;
 800805e:	2100      	movs	r1, #0
 8008060:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008064:	f880 1084 	strb.w	r1, [r0, #132]	@ 0x84
  pHandle->_Super.TurnOnLowSidesAction = false;
 8008068:	f880 107c 	strb.w	r1, [r0, #124]	@ 0x7c
 800806c:	6453      	str	r3, [r2, #68]	@ 0x44
  if (true == pHandle->_Super.BrakeActionLock)
 800806e:	b91c      	cbnz	r4, 8008078 <R3_2_SwitchOffPWM+0x28>
    if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 8008070:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 8008074:	2b02      	cmp	r3, #2
 8008076:	d002      	beq.n	800807e <R3_2_SwitchOffPWM+0x2e>
}
 8008078:	f85d 4b04 	ldr.w	r4, [sp], #4
 800807c:	4770      	bx	lr
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800807e:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8008082:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8008086:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  WRITE_REG(GPIOx->BRR, PinMask);
 8008088:	6294      	str	r4, [r2, #40]	@ 0x28
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800808a:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800808e:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
 8008092:	628c      	str	r4, [r1, #40]	@ 0x28
}
 8008094:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008098:	629a      	str	r2, [r3, #40]	@ 0x28
 800809a:	4770      	bx	lr

0800809c <R3_2_SetAOReferenceVoltage>:
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 800809c:	ea4f 4c90 	mov.w	ip, r0, lsr #18
{
 80080a0:	b510      	push	{r4, lr}
 80080a2:	f00c 0c3c 	and.w	ip, ip, #60	@ 0x3c
 80080a6:	f101 0e08 	add.w	lr, r1, #8
 80080aa:	b082      	sub	sp, #8
                                             & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);

  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 80080ac:	f85e 300c 	ldr.w	r3, [lr, ip]
 80080b0:	f36f 130f 	bfc	r3, #4, #12
 80080b4:	4313      	orrs	r3, r2
 80080b6:	f84e 300c 	str.w	r3, [lr, ip]
  SET_BIT(DACx->SWTRIGR,
 80080ba:	684a      	ldr	r2, [r1, #4]
 80080bc:	f000 0303 	and.w	r3, r0, #3
 80080c0:	4313      	orrs	r3, r2
 80080c2:	604b      	str	r3, [r1, #4]
  return ((READ_BIT(DACx->CR,
 80080c4:	680a      	ldr	r2, [r1, #0]
 80080c6:	f000 0010 	and.w	r0, r0, #16
 80080ca:	2301      	movs	r3, #1
 80080cc:	4083      	lsls	r3, r0
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 80080ce:	ea33 0202 	bics.w	r2, r3, r2
 80080d2:	d014      	beq.n	80080fe <R3_2_SetAOReferenceVoltage+0x62>
                                         * (SystemCoreClock / (1000000UL * 2UL)));
 80080d4:	4a14      	ldr	r2, [pc, #80]	@ (8008128 <R3_2_SetAOReferenceVoltage+0x8c>)
 80080d6:	4815      	ldr	r0, [pc, #84]	@ (800812c <R3_2_SetAOReferenceVoltage+0x90>)
 80080d8:	6812      	ldr	r2, [r2, #0]
  SET_BIT(DACx->CR,
 80080da:	680c      	ldr	r4, [r1, #0]
 80080dc:	fba0 0202 	umull	r0, r2, r0, r2
 80080e0:	0cd2      	lsrs	r2, r2, #19
 80080e2:	4323      	orrs	r3, r4
 80080e4:	00d2      	lsls	r2, r2, #3
 80080e6:	600b      	str	r3, [r1, #0]
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US)
 80080e8:	9200      	str	r2, [sp, #0]
    while (wait_loop_index != 0UL)
 80080ea:	9b00      	ldr	r3, [sp, #0]
 80080ec:	b12b      	cbz	r3, 80080fa <R3_2_SetAOReferenceVoltage+0x5e>
      wait_loop_index--;
 80080ee:	9b00      	ldr	r3, [sp, #0]
 80080f0:	3b01      	subs	r3, #1
 80080f2:	9300      	str	r3, [sp, #0]
    while (wait_loop_index != 0UL)
 80080f4:	9b00      	ldr	r3, [sp, #0]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d1f9      	bne.n	80080ee <R3_2_SetAOReferenceVoltage+0x52>
}
 80080fa:	b002      	add	sp, #8
 80080fc:	bd10      	pop	{r4, pc}
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 80080fe:	4b0a      	ldr	r3, [pc, #40]	@ (8008128 <R3_2_SetAOReferenceVoltage+0x8c>)
 8008100:	4a0a      	ldr	r2, [pc, #40]	@ (800812c <R3_2_SetAOReferenceVoltage+0x90>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	fba2 2303 	umull	r2, r3, r2, r3
 8008108:	0cdb      	lsrs	r3, r3, #19
 800810a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800810e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8008110:	9b01      	ldr	r3, [sp, #4]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d0f1      	beq.n	80080fa <R3_2_SetAOReferenceVoltage+0x5e>
      wait_loop_index--;
 8008116:	9b01      	ldr	r3, [sp, #4]
 8008118:	3b01      	subs	r3, #1
 800811a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800811c:	9b01      	ldr	r3, [sp, #4]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d1f9      	bne.n	8008116 <R3_2_SetAOReferenceVoltage+0x7a>
}
 8008122:	b002      	add	sp, #8
 8008124:	bd10      	pop	{r4, pc}
 8008126:	bf00      	nop
 8008128:	200003ac 	.word	0x200003ac
 800812c:	431bde83 	.word	0x431bde83

08008130 <R3_2_RLTurnOnLowSides>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008130:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8008134:	681b      	ldr	r3, [r3, #0]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008136:	699a      	ldr	r2, [r3, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008138:	2100      	movs	r1, #0
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800813a:	f022 0208 	bic.w	r2, r2, #8
 800813e:	619a      	str	r2, [r3, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008140:	6359      	str	r1, [r3, #52]	@ 0x34
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008142:	699a      	ldr	r2, [r3, #24]
 8008144:	f042 0208 	orr.w	r2, r2, #8
 8008148:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800814a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800814c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008150:	645a      	str	r2, [r3, #68]	@ 0x44
  if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 8008152:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 8008156:	2b02      	cmp	r3, #2
 8008158:	d000      	beq.n	800815c <R3_2_RLTurnOnLowSides+0x2c>
 800815a:	4770      	bx	lr
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800815c:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
{
 8008160:	b410      	push	{r4}
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8008162:	6c43      	ldr	r3, [r0, #68]	@ 0x44
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8008164:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
  WRITE_REG(GPIOx->BSRR, PinMask);
 8008168:	6194      	str	r4, [r2, #24]
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800816a:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800816e:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
  WRITE_REG(GPIOx->BRR, PinMask);
 8008172:	628c      	str	r4, [r1, #40]	@ 0x28
}
 8008174:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008178:	629a      	str	r2, [r3, #40]	@ 0x28
 800817a:	4770      	bx	lr

0800817c <R3_2_Init>:
{
 800817c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 8008180:	f8d0 509c 	ldr.w	r5, [r0, #156]	@ 0x9c
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCDataReg1[0];
 8008184:	6f2e      	ldr	r6, [r5, #112]	@ 0x70
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCDataReg2[0];
 8008186:	f8d5 7088 	ldr.w	r7, [r5, #136]	@ 0x88
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800818a:	6872      	ldr	r2, [r6, #4]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800818c:	682c      	ldr	r4, [r5, #0]
    COMP_TypeDef *COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 800818e:	f8d5 b00c 	ldr.w	fp, [r5, #12]
{
 8008192:	4680      	mov	r8, r0
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 8008194:	e9d5 c006 	ldrd	ip, r0, [r5, #24]
{
 8008198:	b087      	sub	sp, #28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800819a:	f04f 0e04 	mov.w	lr, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800819e:	f022 0204 	bic.w	r2, r2, #4
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 80081a2:	9000      	str	r0, [sp, #0]
    DAC_TypeDef *DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 80081a4:	6a28      	ldr	r0, [r5, #32]
 80081a6:	9001      	str	r0, [sp, #4]
    COMP_TypeDef *COMP_OCPAx = pHandle->pParams_str->CompOCPASelection;
 80081a8:	e9d5 1301 	ldrd	r1, r3, [r5, #4]
    DAC_TypeDef *DAC_OVPx = pHandle->pParams_str->DAC_OVP_Selection;
 80081ac:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 80081ae:	9002      	str	r0, [sp, #8]
    COMP_TypeDef *COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 80081b0:	e9d5 a904 	ldrd	sl, r9, [r5, #16]
 80081b4:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80081b6:	f8c6 e000 	str.w	lr, [r6]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80081ba:	6872      	ldr	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 80081bc:	2020      	movs	r0, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80081be:	f022 0220 	bic.w	r2, r2, #32
 80081c2:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 80081c4:	6030      	str	r0, [r6, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80081c6:	687a      	ldr	r2, [r7, #4]
 80081c8:	f022 0204 	bic.w	r2, r2, #4
 80081cc:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80081ce:	f8c7 e000 	str.w	lr, [r7]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80081d2:	687a      	ldr	r2, [r7, #4]
 80081d4:	f022 0220 	bic.w	r2, r2, #32
 80081d8:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 80081da:	6038      	str	r0, [r7, #0]
      if (TIM1 ==  TIMx)
 80081dc:	4a8f      	ldr	r2, [pc, #572]	@ (800841c <R3_2_Init+0x2a0>)
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 80081de:	4890      	ldr	r0, [pc, #576]	@ (8008420 <R3_2_Init+0x2a4>)
 80081e0:	4294      	cmp	r4, r2
 80081e2:	6902      	ldr	r2, [r0, #16]
 80081e4:	bf0c      	ite	eq
 80081e6:	f442 6200 	orreq.w	r2, r2, #2048	@ 0x800
 80081ea:	f442 5200 	orrne.w	r2, r2, #8192	@ 0x2000
 80081ee:	6102      	str	r2, [r0, #16]
      if (OPAMPParams != NULL)
 80081f0:	b181      	cbz	r1, 8008214 <R3_2_Init+0x98>
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_1[1]);
 80081f2:	e9d1 2000 	ldrd	r2, r0, [r1]
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 80081f6:	f8d2 e000 	ldr.w	lr, [r2]
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_2[0]);
 80081fa:	6989      	ldr	r1, [r1, #24]
 80081fc:	f04e 0e01 	orr.w	lr, lr, #1
 8008200:	f8c2 e000 	str.w	lr, [r2]
 8008204:	6802      	ldr	r2, [r0, #0]
 8008206:	f042 0201 	orr.w	r2, r2, #1
 800820a:	6002      	str	r2, [r0, #0]
 800820c:	680a      	ldr	r2, [r1, #0]
 800820e:	f042 0201 	orr.w	r2, r2, #1
 8008212:	600a      	str	r2, [r1, #0]
      if (COMP_OCPAx != NULL)
 8008214:	b1b3      	cbz	r3, 8008244 <R3_2_Init+0xc8>
        if ((pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE) && (DAC_OCPAx != MC_NULL))
 8008216:	f895 20a5 	ldrb.w	r2, [r5, #165]	@ 0xa5
 800821a:	2a01      	cmp	r2, #1
 800821c:	d00a      	beq.n	8008234 <R3_2_Init+0xb8>
 800821e:	f1bc 0f00 	cmp.w	ip, #0
 8008222:	d007      	beq.n	8008234 <R3_2_Init+0xb8>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPA, DAC_OCPAx,
 8008224:	f8b5 20a0 	ldrh.w	r2, [r5, #160]	@ 0xa0
 8008228:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 800822a:	9303      	str	r3, [sp, #12]
 800822c:	4661      	mov	r1, ip
 800822e:	f7ff ff35 	bl	800809c <R3_2_SetAOReferenceVoltage>
 8008232:	9b03      	ldr	r3, [sp, #12]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008234:	681a      	ldr	r2, [r3, #0]
 8008236:	f042 0201 	orr.w	r2, r2, #1
 800823a:	601a      	str	r2, [r3, #0]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800823c:	681a      	ldr	r2, [r3, #0]
 800823e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8008242:	601a      	str	r2, [r3, #0]
      if (COMP_OCPBx != NULL)
 8008244:	f1bb 0f00 	cmp.w	fp, #0
 8008248:	d017      	beq.n	800827a <R3_2_Init+0xfe>
        if ((pHandle->pParams_str->CompOCPBInvInput_MODE != EXT_MODE) && (DAC_OCPBx != MC_NULL))
 800824a:	f895 30a6 	ldrb.w	r3, [r5, #166]	@ 0xa6
 800824e:	2b01      	cmp	r3, #1
 8008250:	d007      	beq.n	8008262 <R3_2_Init+0xe6>
 8008252:	9b00      	ldr	r3, [sp, #0]
 8008254:	b12b      	cbz	r3, 8008262 <R3_2_Init+0xe6>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPB, DAC_OCPBx,
 8008256:	f8b5 20a0 	ldrh.w	r2, [r5, #160]	@ 0xa0
 800825a:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 800825c:	4619      	mov	r1, r3
 800825e:	f7ff ff1d 	bl	800809c <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008262:	f8db 3000 	ldr.w	r3, [fp]
 8008266:	f043 0301 	orr.w	r3, r3, #1
 800826a:	f8cb 3000 	str.w	r3, [fp]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800826e:	f8db 3000 	ldr.w	r3, [fp]
 8008272:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008276:	f8cb 3000 	str.w	r3, [fp]
      if (COMP_OCPCx != NULL)
 800827a:	f1ba 0f00 	cmp.w	sl, #0
 800827e:	d017      	beq.n	80082b0 <R3_2_Init+0x134>
        if ((pHandle->pParams_str->CompOCPCInvInput_MODE != EXT_MODE)  && (DAC_OCPCx != MC_NULL))
 8008280:	f895 30a7 	ldrb.w	r3, [r5, #167]	@ 0xa7
 8008284:	2b01      	cmp	r3, #1
 8008286:	d007      	beq.n	8008298 <R3_2_Init+0x11c>
 8008288:	9b01      	ldr	r3, [sp, #4]
 800828a:	b12b      	cbz	r3, 8008298 <R3_2_Init+0x11c>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPC, DAC_OCPCx,
 800828c:	f8b5 20a0 	ldrh.w	r2, [r5, #160]	@ 0xa0
 8008290:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8008292:	4619      	mov	r1, r3
 8008294:	f7ff ff02 	bl	800809c <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008298:	f8da 3000 	ldr.w	r3, [sl]
 800829c:	f043 0301 	orr.w	r3, r3, #1
 80082a0:	f8ca 3000 	str.w	r3, [sl]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 80082a4:	f8da 3000 	ldr.w	r3, [sl]
 80082a8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80082ac:	f8ca 3000 	str.w	r3, [sl]
      if (COMP_OVPx != NULL)
 80082b0:	f1b9 0f00 	cmp.w	r9, #0
 80082b4:	d017      	beq.n	80082e6 <R3_2_Init+0x16a>
        if ((pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE) && (DAC_OVPx != MC_NULL))
 80082b6:	f895 30a8 	ldrb.w	r3, [r5, #168]	@ 0xa8
 80082ba:	2b01      	cmp	r3, #1
 80082bc:	d007      	beq.n	80082ce <R3_2_Init+0x152>
 80082be:	9b02      	ldr	r3, [sp, #8]
 80082c0:	b12b      	cbz	r3, 80082ce <R3_2_Init+0x152>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OVP, DAC_OVPx,
 80082c2:	f8b5 20a2 	ldrh.w	r2, [r5, #162]	@ 0xa2
 80082c6:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 80082c8:	4619      	mov	r1, r3
 80082ca:	f7ff fee7 	bl	800809c <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 80082ce:	f8d9 3000 	ldr.w	r3, [r9]
 80082d2:	f043 0301 	orr.w	r3, r3, #1
 80082d6:	f8c9 3000 	str.w	r3, [r9]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 80082da:	f8d9 3000 	ldr.w	r3, [r9]
 80082de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80082e2:	f8c9 3000 	str.w	r3, [r9]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80082e6:	68b3      	ldr	r3, [r6, #8]
 80082e8:	07da      	lsls	r2, r3, #31
 80082ea:	d56d      	bpl.n	80083c8 <R3_2_Init+0x24c>
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	07db      	lsls	r3, r3, #31
 80082f0:	d566      	bpl.n	80083c0 <R3_2_Init+0x244>
  volatile uint32_t Brk2Timeout = 1000;
 80082f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80082f6:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80082f8:	6823      	ldr	r3, [r4, #0]
 80082fa:	f023 0301 	bic.w	r3, r3, #1
 80082fe:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008300:	6863      	ldr	r3, [r4, #4]
 8008302:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008306:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800830a:	f043 0320 	orr.w	r3, r3, #32
 800830e:	6063      	str	r3, [r4, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008310:	69a3      	ldr	r3, [r4, #24]
 8008312:	f043 0308 	orr.w	r3, r3, #8
 8008316:	61a3      	str	r3, [r4, #24]
 8008318:	69a3      	ldr	r3, [r4, #24]
 800831a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800831e:	61a3      	str	r3, [r4, #24]
 8008320:	69e3      	ldr	r3, [r4, #28]
 8008322:	f043 0308 	orr.w	r3, r3, #8
 8008326:	61e3      	str	r3, [r4, #28]
 8008328:	69e3      	ldr	r3, [r4, #28]
 800832a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800832e:	61e3      	str	r3, [r4, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008330:	6963      	ldr	r3, [r4, #20]
 8008332:	f043 0301 	orr.w	r3, r3, #1
 8008336:	6163      	str	r3, [r4, #20]
  if (2U == pHandle->pParams_str->FreqRatio)
 8008338:	f895 30a9 	ldrb.w	r3, [r5, #169]	@ 0xa9
 800833c:	2b02      	cmp	r3, #2
 800833e:	d058      	beq.n	80083f2 <R3_2_Init+0x276>
    if (M1 == pHandle->_Super.Motor)
 8008340:	f898 3078 	ldrb.w	r3, [r8, #120]	@ 0x78
 8008344:	2b00      	cmp	r3, #0
 8008346:	d046      	beq.n	80083d6 <R3_2_Init+0x25a>
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008348:	6863      	ldr	r3, [r4, #4]
 800834a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800834e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8008352:	f06f 0280 	mvn.w	r2, #128	@ 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008356:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800835a:	6063      	str	r3, [r4, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 800835c:	6122      	str	r2, [r4, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 800835e:	6923      	ldr	r3, [r4, #16]
  while ((Brk2Timeout != 0u) && (1U == result))
 8008360:	9a05      	ldr	r2, [sp, #20]
 8008362:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008366:	b172      	cbz	r2, 8008386 <R3_2_Init+0x20a>
 8008368:	b16b      	cbz	r3, 8008386 <R3_2_Init+0x20a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 800836a:	f46f 7180 	mvn.w	r1, #256	@ 0x100
 800836e:	e000      	b.n	8008372 <R3_2_Init+0x1f6>
 8008370:	b14b      	cbz	r3, 8008386 <R3_2_Init+0x20a>
 8008372:	6121      	str	r1, [r4, #16]
    Brk2Timeout--;
 8008374:	9b05      	ldr	r3, [sp, #20]
 8008376:	3b01      	subs	r3, #1
 8008378:	9305      	str	r3, [sp, #20]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 800837a:	6923      	ldr	r3, [r4, #16]
  while ((Brk2Timeout != 0u) && (1U == result))
 800837c:	9a05      	ldr	r2, [sp, #20]
 800837e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008382:	2a00      	cmp	r2, #0
 8008384:	d1f4      	bne.n	8008370 <R3_2_Init+0x1f4>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8008386:	68e3      	ldr	r3, [r4, #12]
 8008388:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800838c:	60e3      	str	r3, [r4, #12]
  SET_BIT(TIMx->CCER, Channels);
 800838e:	6a23      	ldr	r3, [r4, #32]
 8008390:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008394:	f06f 0201 	mvn.w	r2, #1
  SET_BIT(TIMx->CCER, Channels);
 8008398:	f043 0305 	orr.w	r3, r3, #5
 800839c:	6223      	str	r3, [r4, #32]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800839e:	6122      	str	r2, [r4, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80083a0:	68e3      	ldr	r3, [r4, #12]
 80083a2:	f043 0301 	orr.w	r3, r3, #1
 80083a6:	60e3      	str	r3, [r4, #12]
      pHandle->ADCTriggerEdge = (uint16_t) LL_ADC_INJ_TRIG_EXT_RISING;
 80083a8:	2280      	movs	r2, #128	@ 0x80
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 80083aa:	2340      	movs	r3, #64	@ 0x40
 80083ac:	f8a8 2096 	strh.w	r2, [r8, #150]	@ 0x96
 80083b0:	6033      	str	r3, [r6, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 80083b2:	6873      	ldr	r3, [r6, #4]
 80083b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083b8:	6073      	str	r3, [r6, #4]
}
 80083ba:	b007      	add	sp, #28
 80083bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        R3_2_ADCxInit(ADCx_2);
 80083c0:	4638      	mov	r0, r7
 80083c2:	f7ff fb9f 	bl	8007b04 <R3_2_ADCxInit>
 80083c6:	e794      	b.n	80082f2 <R3_2_Init+0x176>
        R3_2_ADCxInit(ADCx_1);
 80083c8:	4630      	mov	r0, r6
 80083ca:	f7ff fb9b 	bl	8007b04 <R3_2_ADCxInit>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	07db      	lsls	r3, r3, #31
 80083d2:	d48e      	bmi.n	80082f2 <R3_2_Init+0x176>
 80083d4:	e7f4      	b.n	80083c0 <R3_2_Init+0x244>
      if (1U == pHandle->pParams_str->RepetitionCounter)
 80083d6:	f895 30a4 	ldrb.w	r3, [r5, #164]	@ 0xa4
 80083da:	2b01      	cmp	r3, #1
 80083dc:	d00d      	beq.n	80083fa <R3_2_Init+0x27e>
      else if (3U == pHandle->pParams_str->RepetitionCounter)
 80083de:	2b03      	cmp	r3, #3
 80083e0:	d1b2      	bne.n	8008348 <R3_2_Init+0x1cc>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80083e2:	2201      	movs	r2, #1
 80083e4:	6322      	str	r2, [r4, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80083e6:	6962      	ldr	r2, [r4, #20]
 80083e8:	f042 0201 	orr.w	r2, r2, #1
 80083ec:	6162      	str	r2, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80083ee:	6323      	str	r3, [r4, #48]	@ 0x30
}
 80083f0:	e7aa      	b.n	8008348 <R3_2_Init+0x1cc>
    if (HIGHER_FREQ == pHandle->pParams_str->IsHigherFreqTim)
 80083f2:	f895 30aa 	ldrb.w	r3, [r5, #170]	@ 0xaa
 80083f6:	2b01      	cmp	r3, #1
 80083f8:	d004      	beq.n	8008404 <R3_2_Init+0x288>
        LL_TIM_SetCounter(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) - 1U);
 80083fa:	f8b8 3094 	ldrh.w	r3, [r8, #148]	@ 0x94
 80083fe:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 8008400:	6263      	str	r3, [r4, #36]	@ 0x24
}
 8008402:	e7a1      	b.n	8008348 <R3_2_Init+0x1cc>
      if (3U == pHandle->pParams_str->RepetitionCounter)
 8008404:	f895 20a4 	ldrb.w	r2, [r5, #164]	@ 0xa4
 8008408:	2a03      	cmp	r2, #3
 800840a:	d1f6      	bne.n	80083fa <R3_2_Init+0x27e>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800840c:	6323      	str	r3, [r4, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800840e:	6963      	ldr	r3, [r4, #20]
 8008410:	f043 0301 	orr.w	r3, r3, #1
 8008414:	6163      	str	r3, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008416:	6322      	str	r2, [r4, #48]	@ 0x30
}
 8008418:	e7ef      	b.n	80083fa <R3_2_Init+0x27e>
 800841a:	bf00      	nop
 800841c:	40012c00 	.word	0x40012c00
 8008420:	e0042000 	.word	0xe0042000

08008424 <R3_2_CurrentReadingPolarization>:
{
 8008424:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008428:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 800842c:	6803      	ldr	r3, [r0, #0]
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800842e:	6815      	ldr	r5, [r2, #0]
{
 8008430:	b083      	sub	sp, #12
    pHandle->PhaseAOffset = 0U;
 8008432:	2600      	movs	r6, #0
 8008434:	e9c0 6622 	strd	r6, r6, [r0, #136]	@ 0x88
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 8008438:	9300      	str	r3, [sp, #0]
    SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 800843a:	6943      	ldr	r3, [r0, #20]
 800843c:	9301      	str	r3, [sp, #4]
    pHandle->PolarizationCounter = 0U;
 800843e:	f880 6098 	strb.w	r6, [r0, #152]	@ 0x98
  CLEAR_BIT(TIMx->CCER, Channels);
 8008442:	6a2b      	ldr	r3, [r5, #32]
    pHandle->PhaseCOffset = 0U;
 8008444:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
 8008448:	f423 63aa 	bic.w	r3, r3, #1360	@ 0x550
 800844c:	f023 0305 	bic.w	r3, r3, #5
{
 8008450:	4604      	mov	r4, r0
 8008452:	622b      	str	r3, [r5, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8008454:	b672      	cpsid	i
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 8008456:	4b3d      	ldr	r3, [pc, #244]	@ (800854c <R3_2_CurrentReadingPolarization+0x128>)
 8008458:	6003      	str	r3, [r0, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 800845a:	4b3d      	ldr	r3, [pc, #244]	@ (8008550 <R3_2_CurrentReadingPolarization+0x12c>)
 800845c:	6143      	str	r3, [r0, #20]
    pHandle->PolarizationSector=SECTOR_5;
 800845e:	2704      	movs	r7, #4
    pHandle->ADCTriggerEdge = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008460:	2380      	movs	r3, #128	@ 0x80
 8008462:	f8a0 3096 	strh.w	r3, [r0, #150]	@ 0x96
    pHandle->PolarizationSector=SECTOR_5;
 8008466:	f880 7099 	strb.w	r7, [r0, #153]	@ 0x99
    pHandle->_Super.Sector = SECTOR_5;
 800846a:	f880 707a 	strb.w	r7, [r0, #122]	@ 0x7a
  __ASM volatile ("cpsie i" : : : "memory");
 800846e:	b662      	cpsie	i
    R3_2_SwitchOnPWM(&pHandle->_Super);
 8008470:	f7ff fce8 	bl	8007e44 <R3_2_SwitchOnPWM>
                           pHandle->pParams_str->RepetitionCounter,
 8008474:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
    waitForPolarizationEnd(TIMx,
 8008478:	f104 0856 	add.w	r8, r4, #86	@ 0x56
 800847c:	f104 0998 	add.w	r9, r4, #152	@ 0x98
 8008480:	f893 20a4 	ldrb.w	r2, [r3, #164]	@ 0xa4
 8008484:	4641      	mov	r1, r8
 8008486:	464b      	mov	r3, r9
 8008488:	4628      	mov	r0, r5
 800848a:	f7fa fb49 	bl	8002b20 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 800848e:	4620      	mov	r0, r4
 8008490:	f7ff fdde 	bl	8008050 <R3_2_SwitchOffPWM>
    pHandle->PolarizationCounter = 0U;
 8008494:	f884 6098 	strb.w	r6, [r4, #152]	@ 0x98
  __ASM volatile ("cpsid i" : : : "memory");
 8008498:	b672      	cpsid	i
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 800849a:	4b2e      	ldr	r3, [pc, #184]	@ (8008554 <R3_2_CurrentReadingPolarization+0x130>)
    pHandle->PolarizationSector=SECTOR_1;
 800849c:	f884 6099 	strb.w	r6, [r4, #153]	@ 0x99
    pHandle->_Super.Sector = SECTOR_1;
 80084a0:	f884 607a 	strb.w	r6, [r4, #122]	@ 0x7a
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 80084a4:	6023      	str	r3, [r4, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80084a6:	b662      	cpsie	i
    R3_2_SwitchOnPWM(&pHandle->_Super);
 80084a8:	4620      	mov	r0, r4
 80084aa:	f7ff fccb 	bl	8007e44 <R3_2_SwitchOnPWM>
                           pHandle->pParams_str->RepetitionCounter,
 80084ae:	f8d4 209c 	ldr.w	r2, [r4, #156]	@ 0x9c
    waitForPolarizationEnd(TIMx,
 80084b2:	464b      	mov	r3, r9
 80084b4:	f892 20a4 	ldrb.w	r2, [r2, #164]	@ 0xa4
 80084b8:	4641      	mov	r1, r8
 80084ba:	4628      	mov	r0, r5
 80084bc:	f7fa fb30 	bl	8002b20 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 80084c0:	4620      	mov	r0, r4
 80084c2:	f7ff fdc5 	bl	8008050 <R3_2_SwitchOffPWM>
    pHandle->PhaseAOffset /= NB_CONVERSIONS;
 80084c6:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 80084ca:	40fb      	lsrs	r3, r7
 80084cc:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 80084d0:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
 80084d4:	40fb      	lsrs	r3, r7
 80084d6:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 80084da:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 80084de:	40fb      	lsrs	r3, r7
 80084e0:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    pHandle->_Super.offsetCalibStatus = true;
 80084e4:	2301      	movs	r3, #1
 80084e6:	f884 307f 	strb.w	r3, [r4, #127]	@ 0x7f
  __ASM volatile ("cpsid i" : : : "memory");
 80084ea:	b672      	cpsid	i
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 80084ec:	9b00      	ldr	r3, [sp, #0]
 80084ee:	6023      	str	r3, [r4, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 80084f0:	9b01      	ldr	r3, [sp, #4]
 80084f2:	6163      	str	r3, [r4, #20]
  __ASM volatile ("cpsie i" : : : "memory");
 80084f4:	b662      	cpsie	i
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80084f6:	69ab      	ldr	r3, [r5, #24]
 80084f8:	f023 0308 	bic.w	r3, r3, #8
 80084fc:	61ab      	str	r3, [r5, #24]
 80084fe:	69ab      	ldr	r3, [r5, #24]
 8008500:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008504:	61ab      	str	r3, [r5, #24]
 8008506:	69eb      	ldr	r3, [r5, #28]
 8008508:	f023 0308 	bic.w	r3, r3, #8
 800850c:	61eb      	str	r3, [r5, #28]
    LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod >> 1u);
 800850e:	f8b4 3094 	ldrh.w	r3, [r4, #148]	@ 0x94
 8008512:	085b      	lsrs	r3, r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008514:	636b      	str	r3, [r5, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008516:	63ab      	str	r3, [r5, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008518:	63eb      	str	r3, [r5, #60]	@ 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800851a:	69ab      	ldr	r3, [r5, #24]
 800851c:	f043 0308 	orr.w	r3, r3, #8
 8008520:	61ab      	str	r3, [r5, #24]
 8008522:	69ab      	ldr	r3, [r5, #24]
 8008524:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008528:	61ab      	str	r3, [r5, #24]
 800852a:	69eb      	ldr	r3, [r5, #28]
 800852c:	f043 0308 	orr.w	r3, r3, #8
 8008530:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008532:	6a2b      	ldr	r3, [r5, #32]
 8008534:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
 8008538:	f043 0305 	orr.w	r3, r3, #5
 800853c:	622b      	str	r3, [r5, #32]
  pHandle->_Super.Sector = SECTOR_5;
 800853e:	f884 707a 	strb.w	r7, [r4, #122]	@ 0x7a
  pHandle->_Super.BrakeActionLock = false;
 8008542:	f884 6083 	strb.w	r6, [r4, #131]	@ 0x83
}
 8008546:	b003      	add	sp, #12
 8008548:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800854c:	08007da1 	.word	0x08007da1
 8008550:	08007d5d 	.word	0x08007d5d
 8008554:	08007df9 	.word	0x08007df9

08008558 <R3_2_SetADCSampPointSectX>:
{
 8008558:	b530      	push	{r4, r5, lr}
    if ( ( uint16_t )( pHandle->Half_PWMPeriod - pHdl->lowDuty ) > pHandle->pParams_str->Tafter )
 800855a:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
 800855e:	f8b0 e094 	ldrh.w	lr, [r0, #148]	@ 0x94
 8008562:	f8d0 109c 	ldr.w	r1, [r0, #156]	@ 0x9c
 8008566:	ebae 0203 	sub.w	r2, lr, r3
 800856a:	f8b1 4068 	ldrh.w	r4, [r1, #104]	@ 0x68
 800856e:	b292      	uxth	r2, r2
 8008570:	42a2      	cmp	r2, r4
 8008572:	d917      	bls.n	80085a4 <R3_2_SetADCSampPointSectX+0x4c>
      pHandle->_Super.Sector = SECTOR_5;
 8008574:	2204      	movs	r2, #4
      SamplingPoint = pHandle->Half_PWMPeriod - 1u;
 8008576:	f10e 33ff 	add.w	r3, lr, #4294967295
      pHandle->_Super.Sector = SECTOR_5;
 800857a:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
      SamplingPoint = pHandle->Half_PWMPeriod - 1u;
 800857e:	b29b      	uxth	r3, r3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008580:	680a      	ldr	r2, [r1, #0]
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 8008582:	f8b0 5050 	ldrh.w	r5, [r0, #80]	@ 0x50
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 8008586:	f8b0 4052 	ldrh.w	r4, [r0, #82]	@ 0x52
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 800858a:	f8b0 1054 	ldrh.w	r1, [r0, #84]	@ 0x54
  WRITE_REG(TIMx->CCR1, CompareValue);
 800858e:	6355      	str	r5, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008590:	6394      	str	r4, [r2, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008592:	63d1      	str	r1, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008594:	6413      	str	r3, [r2, #64]	@ 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008596:	6852      	ldr	r2, [r2, #4]
 8008598:	4b10      	ldr	r3, [pc, #64]	@ (80085dc <R3_2_SetADCSampPointSectX+0x84>)
 800859a:	421a      	tst	r2, r3
}
 800859c:	bf14      	ite	ne
 800859e:	2001      	movne	r0, #1
 80085a0:	2000      	moveq	r0, #0
 80085a2:	bd30      	pop	{r4, r5, pc}
      DeltaDuty = (uint16_t)(pHdl->lowDuty - pHdl->midDuty);
 80085a4:	f8b0 c05a 	ldrh.w	ip, [r0, #90]	@ 0x5a
 80085a8:	eba3 0c0c 	sub.w	ip, r3, ip
      if (DeltaDuty > ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) * 2U))
 80085ac:	fa1f fc8c 	uxth.w	ip, ip
 80085b0:	ebbc 0f42 	cmp.w	ip, r2, lsl #1
 80085b4:	d904      	bls.n	80085c0 <R3_2_SetADCSampPointSectX+0x68>
        SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 80085b6:	f8b1 206a 	ldrh.w	r2, [r1, #106]	@ 0x6a
 80085ba:	1a9b      	subs	r3, r3, r2
 80085bc:	b29b      	uxth	r3, r3
 80085be:	e7df      	b.n	8008580 <R3_2_SetADCSampPointSectX+0x28>
        SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 80085c0:	4423      	add	r3, r4
 80085c2:	b29b      	uxth	r3, r3
        if (SamplingPoint >= pHandle->Half_PWMPeriod)
 80085c4:	459e      	cmp	lr, r3
 80085c6:	d8db      	bhi.n	8008580 <R3_2_SetADCSampPointSectX+0x28>
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - 1;
 80085c8:	43db      	mvns	r3, r3
          pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_FALLING;
 80085ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - 1;
 80085ce:	eb03 034e 	add.w	r3, r3, lr, lsl #1
          pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_FALLING;
 80085d2:	f8a0 2096 	strh.w	r2, [r0, #150]	@ 0x96
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - 1;
 80085d6:	b29b      	uxth	r3, r3
 80085d8:	e7d2      	b.n	8008580 <R3_2_SetADCSampPointSectX+0x28>
 80085da:	bf00      	nop
 80085dc:	02000070 	.word	0x02000070

080085e0 <R3_2_TIMx_UP_IRQHandler>:
{
 80085e0:	b4f0      	push	{r4, r5, r6, r7}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80085e2:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 80085e6:	f890 407a 	ldrb.w	r4, [r0, #122]	@ 0x7a
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 80085ea:	685e      	ldr	r6, [r3, #4]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80085ec:	681d      	ldr	r5, [r3, #0]
{
 80085ee:	4601      	mov	r1, r0
 80085f0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADCTriggerEdge;
 80085f4:	6f02      	ldr	r2, [r0, #112]	@ 0x70
    if (OPAMPParams != NULL)
 80085f6:	b1d6      	cbz	r6, 800862e <R3_2_TIMx_UP_IRQHandler+0x4e>
 80085f8:	ea4f 0c84 	mov.w	ip, r4, lsl #2
      while (0x0u != pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR)
 80085fc:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d1fc      	bne.n	80085fc <R3_2_TIMx_UP_IRQHandler+0x1c>
      OpampConfig = OPAMPParams->OPAMPConfig1[pHandle->_Super.Sector];
 8008602:	eb06 030c 	add.w	r3, r6, ip
 8008606:	6b1f      	ldr	r7, [r3, #48]	@ 0x30
      if (OpampConfig != OPAMP_UNCHANGED)
 8008608:	f1b7 3fff 	cmp.w	r7, #4294967295
 800860c:	d006      	beq.n	800861c <R3_2_TIMx_UP_IRQHandler+0x3c>
        operationAmp = OPAMPParams->OPAMPSelect_1[pHandle->_Super.Sector];
 800860e:	f856 6024 	ldr.w	r6, [r6, r4, lsl #2]
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 8008612:	6834      	ldr	r4, [r6, #0]
 8008614:	f424 7486 	bic.w	r4, r4, #268	@ 0x10c
 8008618:	433c      	orrs	r4, r7
 800861a:	6034      	str	r4, [r6, #0]
      OpampConfig = OPAMPParams->OPAMPConfig2[pHandle->_Super.Sector];
 800861c:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
      if (OpampConfig != OPAMP_UNCHANGED)
 800861e:	1c66      	adds	r6, r4, #1
 8008620:	d005      	beq.n	800862e <R3_2_TIMx_UP_IRQHandler+0x4e>
        operationAmp = OPAMPParams->OPAMPSelect_2[pHandle->_Super.Sector];
 8008622:	699e      	ldr	r6, [r3, #24]
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 8008624:	6833      	ldr	r3, [r6, #0]
 8008626:	f423 7386 	bic.w	r3, r3, #268	@ 0x10c
 800862a:	4323      	orrs	r3, r4
 800862c:	6033      	str	r3, [r6, #0]
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADCTriggerEdge;
 800862e:	f8b1 3096 	ldrh.w	r3, [r1, #150]	@ 0x96
 8008632:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8008634:	431c      	orrs	r4, r3
 8008636:	64d4      	str	r4, [r2, #76]	@ 0x4c
    pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADCTriggerEdge;
 8008638:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 800863c:	6d00      	ldr	r0, [r0, #80]	@ 0x50
 800863e:	4303      	orrs	r3, r0
 8008640:	64d3      	str	r3, [r2, #76]	@ 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008642:	686b      	ldr	r3, [r5, #4]
 8008644:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008648:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    pHandle->ADCTriggerEdge = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800864c:	2280      	movs	r2, #128	@ 0x80
 800864e:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8008652:	606b      	str	r3, [r5, #4]
}
 8008654:	f101 0078 	add.w	r0, r1, #120	@ 0x78
 8008658:	bcf0      	pop	{r4, r5, r6, r7}
    pHandle->ADCTriggerEdge = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800865a:	f8a1 2096 	strh.w	r2, [r1, #150]	@ 0x96
}
 800865e:	4770      	bx	lr

08008660 <R3_2_RLDetectionModeEnable>:
  if (false == pHandle->_Super.RLDetectionMode)
 8008660:	f890 107e 	ldrb.w	r1, [r0, #126]	@ 0x7e
{
 8008664:	b410      	push	{r4}
  if (false == pHandle->_Super.RLDetectionMode)
 8008666:	2900      	cmp	r1, #0
 8008668:	d13d      	bne.n	80086e6 <R3_2_RLDetectionModeEnable+0x86>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800866a:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 800866e:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008670:	699a      	ldr	r2, [r3, #24]
 8008672:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008676:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 800867a:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800867e:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008680:	6a1a      	ldr	r2, [r3, #32]
 8008682:	f042 0201 	orr.w	r2, r2, #1
 8008686:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008688:	6a1a      	ldr	r2, [r3, #32]
 800868a:	f022 0204 	bic.w	r2, r2, #4
 800868e:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008690:	6359      	str	r1, [r3, #52]	@ 0x34
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 8008692:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 8008696:	2a01      	cmp	r2, #1
 8008698:	d035      	beq.n	8008706 <R3_2_RLDetectionModeEnable+0xa6>
    else if (ES_GPIO ==  pHandle->_Super.LowSideOutputs)
 800869a:	2a02      	cmp	r2, #2
 800869c:	d10f      	bne.n	80086be <R3_2_RLDetectionModeEnable+0x5e>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800869e:	699a      	ldr	r2, [r3, #24]
 80086a0:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80086a4:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 80086a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80086ac:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80086ae:	6a1a      	ldr	r2, [r3, #32]
 80086b0:	f042 0210 	orr.w	r2, r2, #16
 80086b4:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 80086b6:	6a1a      	ldr	r2, [r3, #32]
 80086b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80086bc:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80086be:	69da      	ldr	r2, [r3, #28]
 80086c0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80086c4:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 80086c8:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 80086cc:	61da      	str	r2, [r3, #28]
  CLEAR_BIT(TIMx->CCER, Channels);
 80086ce:	6a1a      	ldr	r2, [r3, #32]
    pHandle->PhaseAOffset = pHandle->PhaseBOffset; /* Use only the offset of phB */
 80086d0:	f8d0 108c 	ldr.w	r1, [r0, #140]	@ 0x8c
 80086d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80086d8:	621a      	str	r2, [r3, #32]
 80086da:	6a1a      	ldr	r2, [r3, #32]
 80086dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80086e0:	621a      	str	r2, [r3, #32]
 80086e2:	f8c0 1088 	str.w	r1, [r0, #136]	@ 0x88
  __ASM volatile ("cpsid i" : : : "memory");
 80086e6:	b672      	cpsid	i
  pHandle->_Super.pFctSwitchOnPwm = &R3_2_RLSwitchOnPWM;
 80086e8:	4a0f      	ldr	r2, [pc, #60]	@ (8008728 <R3_2_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 80086ea:	4b10      	ldr	r3, [pc, #64]	@ (800872c <R3_2_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 80086ec:	4c10      	ldr	r4, [pc, #64]	@ (8008730 <R3_2_RLDetectionModeEnable+0xd0>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 80086ee:	4911      	ldr	r1, [pc, #68]	@ (8008734 <R3_2_RLDetectionModeEnable+0xd4>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 80086f0:	6004      	str	r4, [r0, #0]
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 80086f2:	e9c0 3201 	strd	r3, r2, [r0, #4]
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 80086f6:	6101      	str	r1, [r0, #16]
  __ASM volatile ("cpsie i" : : : "memory");
 80086f8:	b662      	cpsie	i
  pHandle->_Super.RLDetectionMode = true;
 80086fa:	2301      	movs	r3, #1
}
 80086fc:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->_Super.RLDetectionMode = true;
 8008700:	f880 307e 	strb.w	r3, [r0, #126]	@ 0x7e
}
 8008704:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008706:	699a      	ldr	r2, [r3, #24]
 8008708:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800870c:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8008710:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008714:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008716:	6a1a      	ldr	r2, [r3, #32]
 8008718:	f022 0210 	bic.w	r2, r2, #16
 800871c:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 800871e:	6a1a      	ldr	r2, [r3, #32]
 8008720:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008724:	621a      	str	r2, [r3, #32]
}
 8008726:	e7ca      	b.n	80086be <R3_2_RLDetectionModeEnable+0x5e>
 8008728:	08007f59 	.word	0x08007f59
 800872c:	08008051 	.word	0x08008051
 8008730:	08007f05 	.word	0x08007f05
 8008734:	08008131 	.word	0x08008131

08008738 <R3_2_RLDetectionModeDisable>:
  if (true ==  pHandle->_Super.RLDetectionMode)
 8008738:	f890 307e 	ldrb.w	r3, [r0, #126]	@ 0x7e
 800873c:	2b00      	cmp	r3, #0
 800873e:	d03f      	beq.n	80087c0 <R3_2_RLDetectionModeDisable+0x88>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008740:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 8008744:	f8b0 1094 	ldrh.w	r1, [r0, #148]	@ 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008748:	681b      	ldr	r3, [r3, #0]
{
 800874a:	b410      	push	{r4}
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800874c:	699a      	ldr	r2, [r3, #24]
 800874e:	4c41      	ldr	r4, [pc, #260]	@ (8008854 <R3_2_RLDetectionModeDisable+0x11c>)
 8008750:	4022      	ands	r2, r4
 8008752:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8008756:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008758:	6a1a      	ldr	r2, [r3, #32]
 800875a:	f042 0201 	orr.w	r2, r2, #1
 800875e:	621a      	str	r2, [r3, #32]
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 8008760:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 8008764:	2a01      	cmp	r2, #1
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 8008766:	ea4f 0151 	mov.w	r1, r1, lsr #1
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 800876a:	d02a      	beq.n	80087c2 <R3_2_RLDetectionModeDisable+0x8a>
    else if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 800876c:	2a02      	cmp	r2, #2
 800876e:	d04c      	beq.n	800880a <R3_2_RLDetectionModeDisable+0xd2>
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008770:	6359      	str	r1, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008772:	699a      	ldr	r2, [r3, #24]
 8008774:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8008778:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 800877c:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 8008780:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008782:	6a1a      	ldr	r2, [r3, #32]
 8008784:	f042 0210 	orr.w	r2, r2, #16
 8008788:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800878a:	6399      	str	r1, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800878c:	69da      	ldr	r2, [r3, #28]
 800878e:	4022      	ands	r2, r4
 8008790:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8008794:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008796:	6a1a      	ldr	r2, [r3, #32]
 8008798:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800879c:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800879e:	63d9      	str	r1, [r3, #60]	@ 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
 80087a0:	b672      	cpsid	i
    pHandle->_Super.pFctSwitchOnPwm = &R3_2_SwitchOnPWM;
 80087a2:	4a2d      	ldr	r2, [pc, #180]	@ (8008858 <R3_2_RLDetectionModeDisable+0x120>)
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 80087a4:	4b2d      	ldr	r3, [pc, #180]	@ (800885c <R3_2_RLDetectionModeDisable+0x124>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 80087a6:	4c2e      	ldr	r4, [pc, #184]	@ (8008860 <R3_2_RLDetectionModeDisable+0x128>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 80087a8:	492e      	ldr	r1, [pc, #184]	@ (8008864 <R3_2_RLDetectionModeDisable+0x12c>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 80087aa:	6004      	str	r4, [r0, #0]
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 80087ac:	e9c0 3201 	strd	r3, r2, [r0, #4]
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 80087b0:	6101      	str	r1, [r0, #16]
  __ASM volatile ("cpsie i" : : : "memory");
 80087b2:	b662      	cpsie	i
    pHandle->_Super.RLDetectionMode = false;
 80087b4:	2300      	movs	r3, #0
}
 80087b6:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.RLDetectionMode = false;
 80087ba:	f880 307e 	strb.w	r3, [r0, #126]	@ 0x7e
}
 80087be:	4770      	bx	lr
 80087c0:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 80087c2:	6a1a      	ldr	r2, [r3, #32]
 80087c4:	f042 0204 	orr.w	r2, r2, #4
 80087c8:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80087ca:	6359      	str	r1, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80087cc:	699a      	ldr	r2, [r3, #24]
 80087ce:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80087d2:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 80087d6:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 80087da:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80087dc:	6a1a      	ldr	r2, [r3, #32]
 80087de:	f042 0210 	orr.w	r2, r2, #16
 80087e2:	621a      	str	r2, [r3, #32]
 80087e4:	6a1a      	ldr	r2, [r3, #32]
 80087e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80087ea:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80087ec:	6399      	str	r1, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80087ee:	69da      	ldr	r2, [r3, #28]
 80087f0:	4022      	ands	r2, r4
 80087f2:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80087f6:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 80087f8:	6a1a      	ldr	r2, [r3, #32]
 80087fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80087fe:	621a      	str	r2, [r3, #32]
 8008800:	6a1a      	ldr	r2, [r3, #32]
 8008802:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008806:	621a      	str	r2, [r3, #32]
}
 8008808:	e7c9      	b.n	800879e <R3_2_RLDetectionModeDisable+0x66>
  CLEAR_BIT(TIMx->CCER, Channels);
 800880a:	6a1a      	ldr	r2, [r3, #32]
 800880c:	f022 0204 	bic.w	r2, r2, #4
 8008810:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008812:	6359      	str	r1, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008814:	699a      	ldr	r2, [r3, #24]
 8008816:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800881a:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 800881e:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 8008822:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008824:	6a1a      	ldr	r2, [r3, #32]
 8008826:	f042 0210 	orr.w	r2, r2, #16
 800882a:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800882c:	6a1a      	ldr	r2, [r3, #32]
 800882e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008832:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008834:	6399      	str	r1, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008836:	69da      	ldr	r2, [r3, #28]
 8008838:	4022      	ands	r2, r4
 800883a:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800883e:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008840:	6a1a      	ldr	r2, [r3, #32]
 8008842:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008846:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008848:	6a1a      	ldr	r2, [r3, #32]
 800884a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800884e:	621a      	str	r2, [r3, #32]
}
 8008850:	e7a5      	b.n	800879e <R3_2_RLDetectionModeDisable+0x66>
 8008852:	bf00      	nop
 8008854:	fffeff8c 	.word	0xfffeff8c
 8008858:	08007e45 	.word	0x08007e45
 800885c:	08008051 	.word	0x08008051
 8008860:	08007be1 	.word	0x08007be1
 8008864:	08007fdd 	.word	0x08007fdd

08008868 <R3_2_RLDetectionModeSetDuty>:
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008868:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 800886c:	f8b0 c094 	ldrh.w	ip, [r0, #148]	@ 0x94
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008870:	6812      	ldr	r2, [r2, #0]
{
 8008872:	4603      	mov	r3, r0
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008874:	69d0      	ldr	r0, [r2, #28]
 8008876:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 800887a:	fb0c f101 	mul.w	r1, ip, r1
 800887e:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
 8008882:	0c09      	lsrs	r1, r1, #16
 8008884:	f440 40e0 	orr.w	r0, r0, #28672	@ 0x7000
{
 8008888:	b410      	push	{r4}
    pHandle->_Super.CntPhA = (uint16_t)val;
 800888a:	f8a3 1050 	strh.w	r1, [r3, #80]	@ 0x50
 800888e:	61d0      	str	r0, [r2, #28]
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 8008890:	f8b3 0074 	ldrh.w	r0, [r3, #116]	@ 0x74
    LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)pHandle->_Super.Toff);
 8008894:	f8b3 4076 	ldrh.w	r4, [r3, #118]	@ 0x76
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 8008898:	ebac 0000 	sub.w	r0, ip, r0
  WRITE_REG(TIMx->CCR4, CompareValue);
 800889c:	6410      	str	r0, [r2, #64]	@ 0x40
  WRITE_REG(TIMx->CCR3, CompareValue);
 800889e:	63d4      	str	r4, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR1, CompareValue);
 80088a0:	6351      	str	r1, [r2, #52]	@ 0x34
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80088a2:	6851      	ldr	r1, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 80088a4:	f8b3 0056 	ldrh.w	r0, [r3, #86]	@ 0x56
 80088a8:	f021 7100 	bic.w	r1, r1, #33554432	@ 0x2000000
 80088ac:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
    pHdl->Sector = SECTOR_4;
 80088b0:	f04f 0c03 	mov.w	ip, #3
 80088b4:	f041 0170 	orr.w	r1, r1, #112	@ 0x70
 80088b8:	6051      	str	r1, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 80088ba:	2801      	cmp	r0, #1
    pHdl->Sector = SECTOR_4;
 80088bc:	f883 c07a 	strb.w	ip, [r3, #122]	@ 0x7a
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 80088c0:	6852      	ldr	r2, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 80088c2:	d007      	beq.n	80088d4 <R3_2_RLDetectionModeSetDuty+0x6c>
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 80088c4:	4b06      	ldr	r3, [pc, #24]	@ (80088e0 <R3_2_RLDetectionModeSetDuty+0x78>)
}
 80088c6:	f85d 4b04 	ldr.w	r4, [sp], #4
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 80088ca:	421a      	tst	r2, r3
 80088cc:	bf14      	ite	ne
 80088ce:	2001      	movne	r0, #1
 80088d0:	2000      	moveq	r0, #0
}
 80088d2:	4770      	bx	lr
      pHandle->_Super.SWerror = 0U;
 80088d4:	2200      	movs	r2, #0
}
 80088d6:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->_Super.SWerror = 0U;
 80088da:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 80088de:	4770      	bx	lr
 80088e0:	02000070 	.word	0x02000070

080088e4 <RVBS_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.AvBusVoltage_d = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 80088e4:	8943      	ldrh	r3, [r0, #10]
 80088e6:	8a02      	ldrh	r2, [r0, #16]
 80088e8:	4413      	add	r3, r2
 80088ea:	085b      	lsrs	r3, r3, #1
 80088ec:	80c3      	strh	r3, [r0, #6]
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
}
 80088ee:	4770      	bx	lr

080088f0 <RVBS_CalcAvVbus>:
  else
  {
#endif
    uint16_t hAux = rawValue;

    if (0xFFFFU == hAux)
 80088f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80088f4:	4291      	cmp	r1, r2
 80088f6:	d101      	bne.n	80088fc <RVBS_CalcAvVbus+0xc>
  uint16_t tempValue = 0U;
 80088f8:	2000      	movs	r0, #0
 80088fa:	4770      	bx	lr
    {
      /* Nothing to do */
    }
    else
    {
      pHandle->_Super.AvBusVoltage_d += (hAux - pHandle->_Super.AvBusVoltage_d) >> 8U;
 80088fc:	88c2      	ldrh	r2, [r0, #6]
 80088fe:	4603      	mov	r3, r0
 8008900:	1a89      	subs	r1, r1, r2
  */
uint16_t RVBS_CheckFaultState(RDivider_Handle_t *pHandle)
{
  uint16_t fault;
  /* If both thresholds are equal, single threshold feature is used */
  if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 8008902:	8940      	ldrh	r0, [r0, #10]
      pHandle->_Super.AvBusVoltage_d += (hAux - pHandle->_Super.AvBusVoltage_d) >> 8U;
 8008904:	eb02 2221 	add.w	r2, r2, r1, asr #8
  if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 8008908:	8999      	ldrh	r1, [r3, #12]
      pHandle->_Super.AvBusVoltage_d += (hAux - pHandle->_Super.AvBusVoltage_d) >> 8U;
 800890a:	b292      	uxth	r2, r2
  if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 800890c:	4288      	cmp	r0, r1
      pHandle->_Super.AvBusVoltage_d += (hAux - pHandle->_Super.AvBusVoltage_d) >> 8U;
 800890e:	80da      	strh	r2, [r3, #6]
  if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 8008910:	d012      	beq.n	8008938 <RVBS_CalcAvVbus+0x48>
    }
  }
  else
  {
    /* If both thresholds are different, hysteresis feature is used (Brake mode) */
    if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 8008912:	f8b3 c010 	ldrh.w	ip, [r3, #16]
 8008916:	4594      	cmp	ip, r2
 8008918:	d818      	bhi.n	800894c <RVBS_CalcAvVbus+0x5c>
{
 800891a:	b410      	push	{r4}
    {
      fault = MC_UNDER_VOLT;
    }
    else if ( false == pHandle->OverVoltageHysteresisUpDir )
 800891c:	7b9c      	ldrb	r4, [r3, #14]
 800891e:	b134      	cbz	r4, 800892e <RVBS_CalcAvVbus+0x3e>
        fault = MC_OVER_VOLT;
      }
    }
    else
    {
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8008920:	4282      	cmp	r2, r0
 8008922:	d816      	bhi.n	8008952 <RVBS_CalcAvVbus+0x62>
      {
        pHandle->OverVoltageHysteresisUpDir = false;
        fault = MC_OVER_VOLT;
      }
      else{
        fault = MC_NO_ERROR;
 8008924:	2000      	movs	r0, #0
}
 8008926:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 800892a:	8118      	strh	r0, [r3, #8]
}
 800892c:	4770      	bx	lr
      if (pHandle->_Super.AvBusVoltage_d < pHandle->OverVoltageThresholdLow)
 800892e:	428a      	cmp	r2, r1
 8008930:	d211      	bcs.n	8008956 <RVBS_CalcAvVbus+0x66>
        pHandle->OverVoltageHysteresisUpDir = true;
 8008932:	2201      	movs	r2, #1
 8008934:	739a      	strb	r2, [r3, #14]
        fault = MC_NO_ERROR;
 8008936:	e7f5      	b.n	8008924 <RVBS_CalcAvVbus+0x34>
    if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8008938:	4282      	cmp	r2, r0
 800893a:	d80e      	bhi.n	800895a <RVBS_CalcAvVbus+0x6a>
    else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 800893c:	8a18      	ldrh	r0, [r3, #16]
 800893e:	4290      	cmp	r0, r2
 8008940:	bf94      	ite	ls
 8008942:	2000      	movls	r0, #0
 8008944:	2001      	movhi	r0, #1
 8008946:	0080      	lsls	r0, r0, #2
      pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 8008948:	8118      	strh	r0, [r3, #8]
}
 800894a:	4770      	bx	lr
      fault = MC_UNDER_VOLT;
 800894c:	2004      	movs	r0, #4
      pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 800894e:	8118      	strh	r0, [r3, #8]
}
 8008950:	4770      	bx	lr
        pHandle->OverVoltageHysteresisUpDir = false;
 8008952:	2200      	movs	r2, #0
 8008954:	739a      	strb	r2, [r3, #14]
        fault = MC_OVER_VOLT;
 8008956:	2002      	movs	r0, #2
 8008958:	e7e5      	b.n	8008926 <RVBS_CalcAvVbus+0x36>
 800895a:	2002      	movs	r0, #2
 800895c:	e7f4      	b.n	8008948 <RVBS_CalcAvVbus+0x58>
 800895e:	bf00      	nop

08008960 <SPD_GetAvrgMecSpeedUnit>:
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
#endif
}
 8008960:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8008964:	4770      	bx	lr
 8008966:	bf00      	nop

08008968 <Convert_Rad_to16bit>:
#endif
int16_t Convert_Rad_to16bit(float fAngle_rad)
{
  int16_t hElAngle;
       
  hElAngle =  (int16_t) ((fAngle_rad*32767.0f)/(float)PI);
 8008968:	eddf 7a04 	vldr	s15, [pc, #16]	@ 800897c <Convert_Rad_to16bit+0x14>
 800896c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008970:	eebd 0ac0 	vcvt.s32.f32	s0, s0
  
  return (hElAngle);
}
 8008974:	ee10 3a10 	vmov	r3, s0
 8008978:	b218      	sxth	r0, r3
 800897a:	4770      	bx	lr
 800897c:	4622f83d 	.word	0x4622f83d

08008980 <Convert_s16_to_A>:
  float fConvfactor = (float)ADC_REFERENCE_VOLTAGE/(65536.0f*(float)RSHUNT*(float)AMPLIFICATION_GAIN);
  
  Signal_Components  fIqdA;
 
  fIqdA.fS_Component1 = (float)hIqd.q*fConvfactor;
  fIqdA.fS_Component2 = (float)hIqd.d*fConvfactor;
 8008980:	1403      	asrs	r3, r0, #16
 8008982:	ee00 3a90 	vmov	s1, r3
  fIqdA.fS_Component1 = (float)hIqd.q*fConvfactor;
 8008986:	b203      	sxth	r3, r0
 8008988:	ee00 3a10 	vmov	s0, r3
  fIqdA.fS_Component2 = (float)hIqd.d*fConvfactor;
 800898c:	eddf 7a06 	vldr	s15, [pc, #24]	@ 80089a8 <Convert_s16_to_A+0x28>
 8008990:	eef8 0ae0 	vcvt.f32.s32	s1, s1
  fIqdA.fS_Component1 = (float)hIqd.q*fConvfactor;
 8008994:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
  
  return fIqdA;
}
 8008998:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800899c:	ee20 0a27 	vmul.f32	s0, s0, s15
{
 80089a0:	b086      	sub	sp, #24
}
 80089a2:	b006      	add	sp, #24
 80089a4:	4770      	bx	lr
 80089a6:	bf00      	nop
 80089a8:	38d1267b 	.word	0x38d1267b

080089ac <Convert_s16_to_V>:
#elif defined (__GNUC__)
__attribute__((section ("ccmram")))
#endif
#endif
Signal_Components Convert_s16_to_V(BusVoltageSensor_Handle_t *pBVS, qd_t hVqd)
{
 80089ac:	b500      	push	{lr}
 80089ae:	b087      	sub	sp, #28
 80089b0:	9103      	str	r1, [sp, #12]
  float fConvfactor = ((float)RAD3DIV3* (float)VBS_GetAvBusVoltage_V(pBVS))/32767.0f;
 80089b2:	f7fe fda7 	bl	8007504 <VBS_GetAvBusVoltage_V>
  
  Signal_Components  fVqd_V;
 
  fVqd_V.fS_Component1 = (float)hVqd.q*fConvfactor;
  fVqd_V.fS_Component2 = (float)hVqd.d*fConvfactor;
 80089b6:	f9bd 300e 	ldrsh.w	r3, [sp, #14]
  float fConvfactor = ((float)RAD3DIV3* (float)VBS_GetAvBusVoltage_V(pBVS))/32767.0f;
 80089ba:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80089ec <Convert_s16_to_V+0x40>
 80089be:	ee07 0a90 	vmov	s15, r0
  fVqd_V.fS_Component2 = (float)hVqd.d*fConvfactor;
 80089c2:	ee00 3a90 	vmov	s1, r3
  fVqd_V.fS_Component1 = (float)hVqd.q*fConvfactor;
 80089c6:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
  float fConvfactor = ((float)RAD3DIV3* (float)VBS_GetAvBusVoltage_V(pBVS))/32767.0f;
 80089ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
  fVqd_V.fS_Component1 = (float)hVqd.q*fConvfactor;
 80089ce:	ee00 3a10 	vmov	s0, r3
  float fConvfactor = ((float)RAD3DIV3* (float)VBS_GetAvBusVoltage_V(pBVS))/32767.0f;
 80089d2:	ee67 7a87 	vmul.f32	s15, s15, s14
  fVqd_V.fS_Component2 = (float)hVqd.d*fConvfactor;
 80089d6:	eef8 0ae0 	vcvt.f32.s32	s1, s1
  fVqd_V.fS_Component1 = (float)hVqd.q*fConvfactor;
 80089da:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
  
  return fVqd_V;
}
 80089de:	ee60 0aa7 	vmul.f32	s1, s1, s15
 80089e2:	ee20 0a27 	vmul.f32	s0, s0, s15
 80089e6:	b007      	add	sp, #28
 80089e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80089ec:	3793ce62 	.word	0x3793ce62

080089f0 <memset>:
 80089f0:	4402      	add	r2, r0
 80089f2:	4603      	mov	r3, r0
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d100      	bne.n	80089fa <memset+0xa>
 80089f8:	4770      	bx	lr
 80089fa:	f803 1b01 	strb.w	r1, [r3], #1
 80089fe:	e7f9      	b.n	80089f4 <memset+0x4>

08008a00 <__errno>:
 8008a00:	4b01      	ldr	r3, [pc, #4]	@ (8008a08 <__errno+0x8>)
 8008a02:	6818      	ldr	r0, [r3, #0]
 8008a04:	4770      	bx	lr
 8008a06:	bf00      	nop
 8008a08:	200003b8 	.word	0x200003b8

08008a0c <__libc_init_array>:
 8008a0c:	b570      	push	{r4, r5, r6, lr}
 8008a0e:	4d0d      	ldr	r5, [pc, #52]	@ (8008a44 <__libc_init_array+0x38>)
 8008a10:	4c0d      	ldr	r4, [pc, #52]	@ (8008a48 <__libc_init_array+0x3c>)
 8008a12:	1b64      	subs	r4, r4, r5
 8008a14:	10a4      	asrs	r4, r4, #2
 8008a16:	2600      	movs	r6, #0
 8008a18:	42a6      	cmp	r6, r4
 8008a1a:	d109      	bne.n	8008a30 <__libc_init_array+0x24>
 8008a1c:	4d0b      	ldr	r5, [pc, #44]	@ (8008a4c <__libc_init_array+0x40>)
 8008a1e:	4c0c      	ldr	r4, [pc, #48]	@ (8008a50 <__libc_init_array+0x44>)
 8008a20:	f000 f95c 	bl	8008cdc <_init>
 8008a24:	1b64      	subs	r4, r4, r5
 8008a26:	10a4      	asrs	r4, r4, #2
 8008a28:	2600      	movs	r6, #0
 8008a2a:	42a6      	cmp	r6, r4
 8008a2c:	d105      	bne.n	8008a3a <__libc_init_array+0x2e>
 8008a2e:	bd70      	pop	{r4, r5, r6, pc}
 8008a30:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a34:	4798      	blx	r3
 8008a36:	3601      	adds	r6, #1
 8008a38:	e7ee      	b.n	8008a18 <__libc_init_array+0xc>
 8008a3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a3e:	4798      	blx	r3
 8008a40:	3601      	adds	r6, #1
 8008a42:	e7f2      	b.n	8008a2a <__libc_init_array+0x1e>
 8008a44:	080090c8 	.word	0x080090c8
 8008a48:	080090c8 	.word	0x080090c8
 8008a4c:	080090c8 	.word	0x080090c8
 8008a50:	080090cc 	.word	0x080090cc

08008a54 <memcpy>:
 8008a54:	440a      	add	r2, r1
 8008a56:	4291      	cmp	r1, r2
 8008a58:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a5c:	d100      	bne.n	8008a60 <memcpy+0xc>
 8008a5e:	4770      	bx	lr
 8008a60:	b510      	push	{r4, lr}
 8008a62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a6a:	4291      	cmp	r1, r2
 8008a6c:	d1f9      	bne.n	8008a62 <memcpy+0xe>
 8008a6e:	bd10      	pop	{r4, pc}

08008a70 <fmod>:
 8008a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a72:	ed2d 8b02 	vpush	{d8}
 8008a76:	ec57 6b10 	vmov	r6, r7, d0
 8008a7a:	ec55 4b11 	vmov	r4, r5, d1
 8008a7e:	f000 f825 	bl	8008acc <__ieee754_fmod>
 8008a82:	4622      	mov	r2, r4
 8008a84:	462b      	mov	r3, r5
 8008a86:	4630      	mov	r0, r6
 8008a88:	4639      	mov	r1, r7
 8008a8a:	eeb0 8a40 	vmov.f32	s16, s0
 8008a8e:	eef0 8a60 	vmov.f32	s17, s1
 8008a92:	f7f8 f817 	bl	8000ac4 <__aeabi_dcmpun>
 8008a96:	b990      	cbnz	r0, 8008abe <fmod+0x4e>
 8008a98:	2200      	movs	r2, #0
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	4620      	mov	r0, r4
 8008a9e:	4629      	mov	r1, r5
 8008aa0:	f7f7 ffde 	bl	8000a60 <__aeabi_dcmpeq>
 8008aa4:	b158      	cbz	r0, 8008abe <fmod+0x4e>
 8008aa6:	f7ff ffab 	bl	8008a00 <__errno>
 8008aaa:	2321      	movs	r3, #33	@ 0x21
 8008aac:	6003      	str	r3, [r0, #0]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	4610      	mov	r0, r2
 8008ab4:	4619      	mov	r1, r3
 8008ab6:	f7f7 fe95 	bl	80007e4 <__aeabi_ddiv>
 8008aba:	ec41 0b18 	vmov	d8, r0, r1
 8008abe:	eeb0 0a48 	vmov.f32	s0, s16
 8008ac2:	eef0 0a68 	vmov.f32	s1, s17
 8008ac6:	ecbd 8b02 	vpop	{d8}
 8008aca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008acc <__ieee754_fmod>:
 8008acc:	ec53 2b11 	vmov	r2, r3, d1
 8008ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ad4:	f023 4800 	bic.w	r8, r3, #2147483648	@ 0x80000000
 8008ad8:	ea52 0408 	orrs.w	r4, r2, r8
 8008adc:	ec51 0b10 	vmov	r0, r1, d0
 8008ae0:	461e      	mov	r6, r3
 8008ae2:	4696      	mov	lr, r2
 8008ae4:	4694      	mov	ip, r2
 8008ae6:	d00c      	beq.n	8008b02 <__ieee754_fmod+0x36>
 8008ae8:	4d76      	ldr	r5, [pc, #472]	@ (8008cc4 <__ieee754_fmod+0x1f8>)
 8008aea:	f021 4900 	bic.w	r9, r1, #2147483648	@ 0x80000000
 8008aee:	45a9      	cmp	r9, r5
 8008af0:	460c      	mov	r4, r1
 8008af2:	d806      	bhi.n	8008b02 <__ieee754_fmod+0x36>
 8008af4:	4255      	negs	r5, r2
 8008af6:	4f74      	ldr	r7, [pc, #464]	@ (8008cc8 <__ieee754_fmod+0x1fc>)
 8008af8:	4315      	orrs	r5, r2
 8008afa:	ea48 75d5 	orr.w	r5, r8, r5, lsr #31
 8008afe:	42bd      	cmp	r5, r7
 8008b00:	d909      	bls.n	8008b16 <__ieee754_fmod+0x4a>
 8008b02:	f7f7 fd45 	bl	8000590 <__aeabi_dmul>
 8008b06:	4602      	mov	r2, r0
 8008b08:	460b      	mov	r3, r1
 8008b0a:	f7f7 fe6b 	bl	80007e4 <__aeabi_ddiv>
 8008b0e:	ec41 0b10 	vmov	d0, r0, r1
 8008b12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b16:	45c1      	cmp	r9, r8
 8008b18:	4682      	mov	sl, r0
 8008b1a:	4607      	mov	r7, r0
 8008b1c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8008b20:	dc09      	bgt.n	8008b36 <__ieee754_fmod+0x6a>
 8008b22:	dbf4      	blt.n	8008b0e <__ieee754_fmod+0x42>
 8008b24:	4282      	cmp	r2, r0
 8008b26:	d8f2      	bhi.n	8008b0e <__ieee754_fmod+0x42>
 8008b28:	d105      	bne.n	8008b36 <__ieee754_fmod+0x6a>
 8008b2a:	4b68      	ldr	r3, [pc, #416]	@ (8008ccc <__ieee754_fmod+0x200>)
 8008b2c:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 8008b30:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008b34:	e7eb      	b.n	8008b0e <__ieee754_fmod+0x42>
 8008b36:	4964      	ldr	r1, [pc, #400]	@ (8008cc8 <__ieee754_fmod+0x1fc>)
 8008b38:	420c      	tst	r4, r1
 8008b3a:	d148      	bne.n	8008bce <__ieee754_fmod+0x102>
 8008b3c:	f1b9 0f00 	cmp.w	r9, #0
 8008b40:	d13d      	bne.n	8008bbe <__ieee754_fmod+0xf2>
 8008b42:	4a63      	ldr	r2, [pc, #396]	@ (8008cd0 <__ieee754_fmod+0x204>)
 8008b44:	4653      	mov	r3, sl
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	dc36      	bgt.n	8008bb8 <__ieee754_fmod+0xec>
 8008b4a:	420e      	tst	r6, r1
 8008b4c:	d14f      	bne.n	8008bee <__ieee754_fmod+0x122>
 8008b4e:	f1b8 0f00 	cmp.w	r8, #0
 8008b52:	d144      	bne.n	8008bde <__ieee754_fmod+0x112>
 8008b54:	4b5e      	ldr	r3, [pc, #376]	@ (8008cd0 <__ieee754_fmod+0x204>)
 8008b56:	4671      	mov	r1, lr
 8008b58:	2900      	cmp	r1, #0
 8008b5a:	dc3d      	bgt.n	8008bd8 <__ieee754_fmod+0x10c>
 8008b5c:	485d      	ldr	r0, [pc, #372]	@ (8008cd4 <__ieee754_fmod+0x208>)
 8008b5e:	4282      	cmp	r2, r0
 8008b60:	db4a      	blt.n	8008bf8 <__ieee754_fmod+0x12c>
 8008b62:	f3c4 0113 	ubfx	r1, r4, #0, #20
 8008b66:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8008b6a:	485a      	ldr	r0, [pc, #360]	@ (8008cd4 <__ieee754_fmod+0x208>)
 8008b6c:	4283      	cmp	r3, r0
 8008b6e:	db57      	blt.n	8008c20 <__ieee754_fmod+0x154>
 8008b70:	f3c6 0613 	ubfx	r6, r6, #0, #20
 8008b74:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 8008b78:	1ad0      	subs	r0, r2, r3
 8008b7a:	1b8a      	subs	r2, r1, r6
 8008b7c:	eba7 040c 	sub.w	r4, r7, ip
 8008b80:	2800      	cmp	r0, #0
 8008b82:	d162      	bne.n	8008c4a <__ieee754_fmod+0x17e>
 8008b84:	4567      	cmp	r7, ip
 8008b86:	bf38      	it	cc
 8008b88:	f102 32ff 	addcc.w	r2, r2, #4294967295
 8008b8c:	2a00      	cmp	r2, #0
 8008b8e:	bfbc      	itt	lt
 8008b90:	463c      	movlt	r4, r7
 8008b92:	460a      	movlt	r2, r1
 8008b94:	ea52 0104 	orrs.w	r1, r2, r4
 8008b98:	d0c7      	beq.n	8008b2a <__ieee754_fmod+0x5e>
 8008b9a:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 8008b9e:	db69      	blt.n	8008c74 <__ieee754_fmod+0x1a8>
 8008ba0:	494c      	ldr	r1, [pc, #304]	@ (8008cd4 <__ieee754_fmod+0x208>)
 8008ba2:	428b      	cmp	r3, r1
 8008ba4:	db6c      	blt.n	8008c80 <__ieee754_fmod+0x1b4>
 8008ba6:	f5a2 1280 	sub.w	r2, r2, #1048576	@ 0x100000
 8008baa:	432a      	orrs	r2, r5
 8008bac:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 8008bb0:	ea42 5103 	orr.w	r1, r2, r3, lsl #20
 8008bb4:	4620      	mov	r0, r4
 8008bb6:	e7aa      	b.n	8008b0e <__ieee754_fmod+0x42>
 8008bb8:	3a01      	subs	r2, #1
 8008bba:	005b      	lsls	r3, r3, #1
 8008bbc:	e7c3      	b.n	8008b46 <__ieee754_fmod+0x7a>
 8008bbe:	4a45      	ldr	r2, [pc, #276]	@ (8008cd4 <__ieee754_fmod+0x208>)
 8008bc0:	ea4f 23c9 	mov.w	r3, r9, lsl #11
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	ddc0      	ble.n	8008b4a <__ieee754_fmod+0x7e>
 8008bc8:	3a01      	subs	r2, #1
 8008bca:	005b      	lsls	r3, r3, #1
 8008bcc:	e7fa      	b.n	8008bc4 <__ieee754_fmod+0xf8>
 8008bce:	ea4f 5229 	mov.w	r2, r9, asr #20
 8008bd2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8008bd6:	e7b8      	b.n	8008b4a <__ieee754_fmod+0x7e>
 8008bd8:	3b01      	subs	r3, #1
 8008bda:	0049      	lsls	r1, r1, #1
 8008bdc:	e7bc      	b.n	8008b58 <__ieee754_fmod+0x8c>
 8008bde:	4b3d      	ldr	r3, [pc, #244]	@ (8008cd4 <__ieee754_fmod+0x208>)
 8008be0:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 8008be4:	2900      	cmp	r1, #0
 8008be6:	ddb9      	ble.n	8008b5c <__ieee754_fmod+0x90>
 8008be8:	3b01      	subs	r3, #1
 8008bea:	0049      	lsls	r1, r1, #1
 8008bec:	e7fa      	b.n	8008be4 <__ieee754_fmod+0x118>
 8008bee:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008bf2:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8008bf6:	e7b1      	b.n	8008b5c <__ieee754_fmod+0x90>
 8008bf8:	1a80      	subs	r0, r0, r2
 8008bfa:	281f      	cmp	r0, #31
 8008bfc:	dc0a      	bgt.n	8008c14 <__ieee754_fmod+0x148>
 8008bfe:	f202 411e 	addw	r1, r2, #1054	@ 0x41e
 8008c02:	fa09 f900 	lsl.w	r9, r9, r0
 8008c06:	fa2a f101 	lsr.w	r1, sl, r1
 8008c0a:	ea41 0109 	orr.w	r1, r1, r9
 8008c0e:	fa0a f700 	lsl.w	r7, sl, r0
 8008c12:	e7aa      	b.n	8008b6a <__ieee754_fmod+0x9e>
 8008c14:	4930      	ldr	r1, [pc, #192]	@ (8008cd8 <__ieee754_fmod+0x20c>)
 8008c16:	1a89      	subs	r1, r1, r2
 8008c18:	fa0a f101 	lsl.w	r1, sl, r1
 8008c1c:	2700      	movs	r7, #0
 8008c1e:	e7a4      	b.n	8008b6a <__ieee754_fmod+0x9e>
 8008c20:	1ac0      	subs	r0, r0, r3
 8008c22:	281f      	cmp	r0, #31
 8008c24:	dc0a      	bgt.n	8008c3c <__ieee754_fmod+0x170>
 8008c26:	f203 461e 	addw	r6, r3, #1054	@ 0x41e
 8008c2a:	fa08 f800 	lsl.w	r8, r8, r0
 8008c2e:	fa2e f606 	lsr.w	r6, lr, r6
 8008c32:	ea46 0608 	orr.w	r6, r6, r8
 8008c36:	fa0e fc00 	lsl.w	ip, lr, r0
 8008c3a:	e79d      	b.n	8008b78 <__ieee754_fmod+0xac>
 8008c3c:	4e26      	ldr	r6, [pc, #152]	@ (8008cd8 <__ieee754_fmod+0x20c>)
 8008c3e:	1af6      	subs	r6, r6, r3
 8008c40:	fa0e f606 	lsl.w	r6, lr, r6
 8008c44:	f04f 0c00 	mov.w	ip, #0
 8008c48:	e796      	b.n	8008b78 <__ieee754_fmod+0xac>
 8008c4a:	4567      	cmp	r7, ip
 8008c4c:	bf38      	it	cc
 8008c4e:	f102 32ff 	addcc.w	r2, r2, #4294967295
 8008c52:	2a00      	cmp	r2, #0
 8008c54:	da05      	bge.n	8008c62 <__ieee754_fmod+0x196>
 8008c56:	0ffa      	lsrs	r2, r7, #31
 8008c58:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8008c5c:	007f      	lsls	r7, r7, #1
 8008c5e:	3801      	subs	r0, #1
 8008c60:	e78b      	b.n	8008b7a <__ieee754_fmod+0xae>
 8008c62:	ea52 0104 	orrs.w	r1, r2, r4
 8008c66:	f43f af60 	beq.w	8008b2a <__ieee754_fmod+0x5e>
 8008c6a:	0fe1      	lsrs	r1, r4, #31
 8008c6c:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 8008c70:	0067      	lsls	r7, r4, #1
 8008c72:	e7f4      	b.n	8008c5e <__ieee754_fmod+0x192>
 8008c74:	0fe1      	lsrs	r1, r4, #31
 8008c76:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8008c7a:	0064      	lsls	r4, r4, #1
 8008c7c:	3b01      	subs	r3, #1
 8008c7e:	e78c      	b.n	8008b9a <__ieee754_fmod+0xce>
 8008c80:	1ac9      	subs	r1, r1, r3
 8008c82:	2914      	cmp	r1, #20
 8008c84:	dc0a      	bgt.n	8008c9c <__ieee754_fmod+0x1d0>
 8008c86:	f203 431e 	addw	r3, r3, #1054	@ 0x41e
 8008c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c8e:	40cc      	lsrs	r4, r1
 8008c90:	4323      	orrs	r3, r4
 8008c92:	410a      	asrs	r2, r1
 8008c94:	ea42 0105 	orr.w	r1, r2, r5
 8008c98:	4618      	mov	r0, r3
 8008c9a:	e738      	b.n	8008b0e <__ieee754_fmod+0x42>
 8008c9c:	291f      	cmp	r1, #31
 8008c9e:	dc07      	bgt.n	8008cb0 <__ieee754_fmod+0x1e4>
 8008ca0:	f203 431e 	addw	r3, r3, #1054	@ 0x41e
 8008ca4:	40cc      	lsrs	r4, r1
 8008ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8008caa:	4323      	orrs	r3, r4
 8008cac:	462a      	mov	r2, r5
 8008cae:	e7f1      	b.n	8008c94 <__ieee754_fmod+0x1c8>
 8008cb0:	f1c3 437f 	rsb	r3, r3, #4278190080	@ 0xff000000
 8008cb4:	f503 037f 	add.w	r3, r3, #16711680	@ 0xff0000
 8008cb8:	f503 437b 	add.w	r3, r3, #64256	@ 0xfb00
 8008cbc:	33e2      	adds	r3, #226	@ 0xe2
 8008cbe:	fa42 f303 	asr.w	r3, r2, r3
 8008cc2:	e7f3      	b.n	8008cac <__ieee754_fmod+0x1e0>
 8008cc4:	7fefffff 	.word	0x7fefffff
 8008cc8:	7ff00000 	.word	0x7ff00000
 8008ccc:	080090b0 	.word	0x080090b0
 8008cd0:	fffffbed 	.word	0xfffffbed
 8008cd4:	fffffc02 	.word	0xfffffc02
 8008cd8:	fffffbe2 	.word	0xfffffbe2

08008cdc <_init>:
 8008cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cde:	bf00      	nop
 8008ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ce2:	bc08      	pop	{r3}
 8008ce4:	469e      	mov	lr, r3
 8008ce6:	4770      	bx	lr

08008ce8 <_fini>:
 8008ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cea:	bf00      	nop
 8008cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cee:	bc08      	pop	{r3}
 8008cf0:	469e      	mov	lr, r3
 8008cf2:	4770      	bx	lr
