Date Tue Dec GMT Server NCSA Content type text html Multi FPGA Systems Rapid Prototyping Rapid Prototyping Multi FPGA Systems Springbok rapid prototyping system for board level designs The idea extend the orders magnitude speed increase ASIC logic emulation achieved systems like Quickturn the board level Instead mapping all logic FPGAs the system includes the actual chips into the mapping The Springbok hardware includes baseplates that can connected form arbitrarily large prototyping substrate Daughter cards with FPGAs one side and arbitrary devices the other embed the user specified devices into FPGA based routing structure Extender cards are placed between the daughter cards and the substrate add functionality and fix resource problems part developing the Springbok system have examined several issues related multi FPGA systems Mesh Routing Topologies for Multi FPGA Systems have done quantitative study nearest neighbor routing topologies and developed structures that greatly improve inter FPGA routing efficiency Pin Assignment for Multi FPGA Systems examined the problems global routing multi FPGA systems and proposed algorithm for pin assignment for arbitrary FPGA topologies The problem that the global routing FPGA systems will general occur before the mappings individual FPGAs have been placed This means that the exact start and finish locations for inter FPGA signals aren fixed and complete routing cannot done standard algorithms The process choosing intermediate FPGAs route through can handled standard algorithms concern ourselves the paper with the issue pin assignment choosing what exact pins the routes will use This handled placing all FPGAs simultaneously via force directed placement though spring simplification rules based physical laws make the problem manageable have also considered the problem partitioning for multi FPGA systems Two issues have been covered First all there are huge number techniques that have been considered for partitioning performed survey many them primarily those that build from the Kernighan Lin Fiduccia Mattheyses bipartitioning algorithm The results this survey Evaluation Bipartitioning Techniques also considered the problem how apply bipartitioning iteratively multi FPGA systems Specifically important figure out what order cuts the logic correspond what locations the multi FPGA system both know how many resources are available well picking the best order optimize for locality thus minimizing the length and amount inter FPGA routing This work can found Logic Partition Orderings for Multi FPGA Systems Springbok small brown and white gazelle southern Africa that capable leaping high the air popular jigsaw puzzle company ResearchersFaculty Gaetano Borriello Carl EbelingGraduate Students Scott HauckRelated Work Triptych Montage FPGA Architectures Development the Triptych and Montage FPGA architectures architectures with improved densities over current commercial FPGAs Primary References Hauck Borriello Ebeling Achieving High Latency Low Bandwidth Communication Logic Emulation Interfaces submitted IEEE Symposium FPGAs for Custom Computing Machines April Hauck Borriello Pin Assignment for Multi FPGA Systems University Washington Dept Hauck Borriello Evaluation Bipartitioning Techniques appear Chapel Hill Conference Advanced Research VLSI March Hauck Borriello Logic Partition Orderings for Multi FPGA Systems appear ACM SIGDA International Symposium Field Programmable Gate Arrays Monterey February Hauck Borriello Ebeling Mesh Routing Topologies for Multi FPGA Systems ICCD Hauck Borriello Ebeling Springbok Rapid Prototyping System for Board Level Design FPGA Berkeley February Secondary References Hauck Borriello Pin Assignment for Multi FPGA Systems Extended Abstract IEEE Workshop FPGAs for Custom Computing Machines April Hauck Borriello Ebeling Mesh Routing Topologies for FPGA Arrays FPGA Berkeley February Arpa Test 