<stg><name>decision_function.2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.thread9:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread9:1 %p_read13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read13"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread9:2 %p_read_16 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread9:3 %icmp_ln1497 = icmp_slt  i32 %p_read_16, i32 4294894727

]]></Node>
<StgValue><ssdm name="icmp_ln1497"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread9:4 %icmp_ln1497_5 = icmp_slt  i32 %p_read_16, i32 97881

]]></Node>
<StgValue><ssdm name="icmp_ln1497_5"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread9:5 %icmp_ln1497_6 = icmp_slt  i32 %p_read13, i32 4294913804

]]></Node>
<StgValue><ssdm name="icmp_ln1497_6"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.thread9:6 %xor_ln133 = xor i1 %icmp_ln1497, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln133"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.thread9:7 %xor_ln133_1 = xor i1 %icmp_ln1497_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln133_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.thread9:8 %and_ln133_1 = and i1 %xor_ln133, i1 %xor_ln133_1

]]></Node>
<StgValue><ssdm name="and_ln133_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.thread9:9 %and_ln133 = and i1 %icmp_ln1497_6, i1 %xor_ln133

]]></Node>
<StgValue><ssdm name="and_ln133"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.thread9:10 %and_ln133_3 = and i1 %and_ln133, i1 %icmp_ln1497_5

]]></Node>
<StgValue><ssdm name="and_ln133_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.thread9:11 %or_ln148 = or i1 %icmp_ln1497, i1 %and_ln133_1

]]></Node>
<StgValue><ssdm name="or_ln148"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.thread9:12 %or_ln148_3 = or i1 %or_ln148, i1 %and_ln133_3

]]></Node>
<StgValue><ssdm name="or_ln148_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148" val="1"/>
<literal name="or_ln148_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="1">
<![CDATA[
.thread9:13 %zext_ln149 = zext i1 %xor_ln133

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.thread9:14 %select_ln149 = select i1 %or_ln148, i2 %zext_ln149, i2 2

]]></Node>
<StgValue><ssdm name="select_ln149"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.thread9:15 %select_ln149_3 = select i1 %or_ln148_3, i2 %select_ln149, i2 3

]]></Node>
<StgValue><ssdm name="select_ln149_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.thread9:16 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 47903, i32 61689, i32 20136, i32 4294944993, i2 %select_ln149_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32">
<![CDATA[
.thread9:17 %ret_ln153 = ret i32 %tmp

]]></Node>
<StgValue><ssdm name="ret_ln153"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
