\hypertarget{class_r_s232_write__16}{}\section{R\+S232\+Write\+\_\+16 Entity Reference}
\label{class_r_s232_write__16}\index{R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}}


Inheritance diagram for R\+S232\+Write\+\_\+16\+:
% FIG 0


Collaboration diagram for R\+S232\+Write\+\_\+16\+:
% FIG 1
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_r_s232_write__16_1_1moore}{moore} architecture
\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_r_s232_write__16_ae4f03c286607f3181e16b9aa12d0c6d4}{I\+E\+E\+E} 
\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_r_s232_write__16_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\item 
\hyperlink{class_r_s232_write__16_a0f5ecc6613f63d07f7963a97b1b26095}{std\+\_\+logic\+\_\+arith}   
\item 
\hyperlink{class_r_s232_write__16_a598da929e807d58939b47499e8bc9fa8}{std\+\_\+logic\+\_\+unsigned}   
\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_r_s232_write__16_a98682ef7de2714e5bab788a2e2ff1b7f}{R\+S\+T}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_write__16_ab5d0ea9e968d49d94da9db07a979d402}{C\+L\+K}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_write__16_a85be3e029f471189e7375b9096e537b8}{S\+T\+A\+R\+T}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_write__16_a447d59a050c4bcc20d40ab5c940b17dd}{Tx}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_write__16_a55705306de14b0deb930f8f028a6a288}{R\+D\+Y}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\hypertarget{class_r_s232_write__16_ab5d0ea9e968d49d94da9db07a979d402}{}\index{R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}!C\+L\+K@{C\+L\+K}}
\index{C\+L\+K@{C\+L\+K}!R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}}
\subsubsection[{C\+L\+K}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+L\+K} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_r_s232_write__16_ab5d0ea9e968d49d94da9db07a979d402}
\hypertarget{class_r_s232_write__16_ae4f03c286607f3181e16b9aa12d0c6d4}{}\index{R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}!I\+E\+E\+E@{I\+E\+E\+E}}
\index{I\+E\+E\+E@{I\+E\+E\+E}!R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}}
\subsubsection[{I\+E\+E\+E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+E\+E\+E}\hspace{0.3cm}{\ttfamily [Library]}}\label{class_r_s232_write__16_ae4f03c286607f3181e16b9aa12d0c6d4}
\hypertarget{class_r_s232_write__16_a55705306de14b0deb930f8f028a6a288}{}\index{R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}!R\+D\+Y@{R\+D\+Y}}
\index{R\+D\+Y@{R\+D\+Y}!R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}}
\subsubsection[{R\+D\+Y}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+D\+Y} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_r_s232_write__16_a55705306de14b0deb930f8f028a6a288}
\hypertarget{class_r_s232_write__16_a98682ef7de2714e5bab788a2e2ff1b7f}{}\index{R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}!R\+S\+T@{R\+S\+T}}
\index{R\+S\+T@{R\+S\+T}!R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}}
\subsubsection[{R\+S\+T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+S\+T} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_r_s232_write__16_a98682ef7de2714e5bab788a2e2ff1b7f}
\hypertarget{class_r_s232_write__16_a85be3e029f471189e7375b9096e537b8}{}\index{R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}!S\+T\+A\+R\+T@{S\+T\+A\+R\+T}}
\index{S\+T\+A\+R\+T@{S\+T\+A\+R\+T}!R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}}
\subsubsection[{S\+T\+A\+R\+T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+R\+T} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_r_s232_write__16_a85be3e029f471189e7375b9096e537b8}
\hypertarget{class_r_s232_write__16_acd03516902501cd1c7296a98e22c6fcb}{}\index{R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}}
\subsubsection[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{class_r_s232_write__16_acd03516902501cd1c7296a98e22c6fcb}
\hypertarget{class_r_s232_write__16_a0f5ecc6613f63d07f7963a97b1b26095}{}\index{R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}!std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}}
\index{std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}!R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}}
\subsubsection[{std\+\_\+logic\+\_\+arith}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+arith}\hspace{0.3cm}{\ttfamily [Package]}}\label{class_r_s232_write__16_a0f5ecc6613f63d07f7963a97b1b26095}
\hypertarget{class_r_s232_write__16_a598da929e807d58939b47499e8bc9fa8}{}\index{R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}!std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}}
\index{std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}!R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}}
\subsubsection[{std\+\_\+logic\+\_\+unsigned}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+unsigned}\hspace{0.3cm}{\ttfamily [Package]}}\label{class_r_s232_write__16_a598da929e807d58939b47499e8bc9fa8}
\hypertarget{class_r_s232_write__16_a447d59a050c4bcc20d40ab5c940b17dd}{}\index{R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}!Tx@{Tx}}
\index{Tx@{Tx}!R\+S232\+Write\+\_\+16@{R\+S232\+Write\+\_\+16}}
\subsubsection[{Tx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Tx} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_r_s232_write__16_a447d59a050c4bcc20d40ab5c940b17dd}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
R\+S232\+Write\+\_\+16/\hyperlink{_r_s232_write__16_8vhd}{R\+S232\+Write\+\_\+16.\+vhd}\end{DoxyCompactItemize}
