--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29711 paths analyzed, 588 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.062ns.
--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_x_reg_9 (SLICE_X16Y32.CE), 274 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          graph_unit/ship_x_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.059ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.041 - 0.044)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to graph_unit/ship_x_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.XQ       Tcko                  0.515   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_1
    SLICE_X12Y7.G4       net (fanout=8)        1.187   graph_unit/ship_y_reg<1>
    SLICE_X12Y7.COUT     Topcyg                0.984   graph_unit/ship_y_b<0>
                                                       graph_unit/Msub_ship_y_b_lut<1>_INV_0
                                                       graph_unit/Msub_ship_y_b_cy<1>
    SLICE_X12Y8.CIN      net (fanout=1)        0.000   graph_unit/Msub_ship_y_b_cy<1>
    SLICE_X12Y8.X        Tcinx                 0.432   graph_unit/ship_y_b<2>
                                                       graph_unit/Msub_ship_y_b_xor<2>
    SLICE_X12Y3.G1       net (fanout=2)        1.208   graph_unit/ship_y_b<2>
    SLICE_X12Y3.Y        Tilo                  0.660   graph_unit/ship_y_next_and000034
                                                       graph_unit/ship_y_next_and000017
    SLICE_X12Y3.F3       net (fanout=1)        0.020   graph_unit/ship_y_next_and000017/O
    SLICE_X12Y3.X        Tilo                  0.660   graph_unit/ship_y_next_and000034
                                                       graph_unit/ship_y_next_and000034
    SLICE_X12Y5.F4       net (fanout=2)        0.257   graph_unit/ship_y_next_and000034
    SLICE_X12Y5.X        Tilo                  0.660   graph_unit/ship_y_next_and0000
                                                       graph_unit/ship_y_next_and000099
    SLICE_X14Y12.G4      net (fanout=1)        0.800   graph_unit/ship_y_next_and0000
    SLICE_X14Y12.Y       Tilo                  0.660   graph_unit/N01
                                                       graph_unit/ship_y_next<0>125
    SLICE_X16Y28.G1      net (fanout=12)       1.629   graph_unit/N0
    SLICE_X16Y28.Y       Tilo                  0.660   graph_unit/alien_x_reg_not0001
                                                       graph_unit/ship_x_reg_not0002140
    SLICE_X16Y32.CE      net (fanout=5)        1.244   graph_unit/ship_x_reg_not0002
    SLICE_X16Y32.CLK     Tceck                 0.483   graph_unit/ship_x_reg<9>
                                                       graph_unit/ship_x_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     12.059ns (5.714ns logic, 6.345ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_0 (FF)
  Destination:          graph_unit/ship_x_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.422ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.041 - 0.044)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_0 to graph_unit/ship_x_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.YQ       Tcko                  0.567   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_0
    SLICE_X12Y7.F3       net (fanout=7)        0.471   graph_unit/ship_y_reg<0>
    SLICE_X12Y7.COUT     Topcyf                1.011   graph_unit/ship_y_b<0>
                                                       graph_unit/ship_y_reg<0>_rt
                                                       graph_unit/Msub_ship_y_b_cy<0>
                                                       graph_unit/Msub_ship_y_b_cy<1>
    SLICE_X12Y8.CIN      net (fanout=1)        0.000   graph_unit/Msub_ship_y_b_cy<1>
    SLICE_X12Y8.X        Tcinx                 0.432   graph_unit/ship_y_b<2>
                                                       graph_unit/Msub_ship_y_b_xor<2>
    SLICE_X12Y3.G1       net (fanout=2)        1.208   graph_unit/ship_y_b<2>
    SLICE_X12Y3.Y        Tilo                  0.660   graph_unit/ship_y_next_and000034
                                                       graph_unit/ship_y_next_and000017
    SLICE_X12Y3.F3       net (fanout=1)        0.020   graph_unit/ship_y_next_and000017/O
    SLICE_X12Y3.X        Tilo                  0.660   graph_unit/ship_y_next_and000034
                                                       graph_unit/ship_y_next_and000034
    SLICE_X12Y5.F4       net (fanout=2)        0.257   graph_unit/ship_y_next_and000034
    SLICE_X12Y5.X        Tilo                  0.660   graph_unit/ship_y_next_and0000
                                                       graph_unit/ship_y_next_and000099
    SLICE_X14Y12.G4      net (fanout=1)        0.800   graph_unit/ship_y_next_and0000
    SLICE_X14Y12.Y       Tilo                  0.660   graph_unit/N01
                                                       graph_unit/ship_y_next<0>125
    SLICE_X16Y28.G1      net (fanout=12)       1.629   graph_unit/N0
    SLICE_X16Y28.Y       Tilo                  0.660   graph_unit/alien_x_reg_not0001
                                                       graph_unit/ship_x_reg_not0002140
    SLICE_X16Y32.CE      net (fanout=5)        1.244   graph_unit/ship_x_reg_not0002
    SLICE_X16Y32.CLK     Tceck                 0.483   graph_unit/ship_x_reg<9>
                                                       graph_unit/ship_x_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     11.422ns (5.793ns logic, 5.629ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_6 (FF)
  Destination:          graph_unit/ship_x_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.375ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_6 to graph_unit/ship_x_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.YQ      Tcko                  0.511   graph_unit/ship_y_reg<7>
                                                       graph_unit/ship_y_reg_6
    SLICE_X14Y11.F1      net (fanout=7)        1.037   graph_unit/ship_y_reg<6>
    SLICE_X14Y11.X       Tilo                  0.660   graph_unit/ship_y_b_addsub0000<8>_bdd0
                                                       graph_unit/ship_y_b_addsub0000<8>11
    SLICE_X12Y11.F4      net (fanout=2)        0.347   graph_unit/ship_y_b_addsub0000<8>_bdd0
    SLICE_X12Y11.Y       Topy                  1.506   graph_unit/ship_y_b<8>
                                                       graph_unit/Msub_ship_y_b_lut<8>
                                                       graph_unit/Msub_ship_y_b_cy<8>
                                                       graph_unit/Msub_ship_y_b_xor<9>
    SLICE_X12Y5.F2       net (fanout=3)        1.178   graph_unit/ship_y_b<9>
    SLICE_X12Y5.X        Tilo                  0.660   graph_unit/ship_y_next_and0000
                                                       graph_unit/ship_y_next_and000099
    SLICE_X14Y12.G4      net (fanout=1)        0.800   graph_unit/ship_y_next_and0000
    SLICE_X14Y12.Y       Tilo                  0.660   graph_unit/N01
                                                       graph_unit/ship_y_next<0>125
    SLICE_X16Y28.G1      net (fanout=12)       1.629   graph_unit/N0
    SLICE_X16Y28.Y       Tilo                  0.660   graph_unit/alien_x_reg_not0001
                                                       graph_unit/ship_x_reg_not0002140
    SLICE_X16Y32.CE      net (fanout=5)        1.244   graph_unit/ship_x_reg_not0002
    SLICE_X16Y32.CLK     Tceck                 0.483   graph_unit/ship_x_reg<9>
                                                       graph_unit/ship_x_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     11.375ns (5.140ns logic, 6.235ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_x_reg_8 (SLICE_X16Y32.CE), 274 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          graph_unit/ship_x_reg_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.059ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.041 - 0.044)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to graph_unit/ship_x_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.XQ       Tcko                  0.515   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_1
    SLICE_X12Y7.G4       net (fanout=8)        1.187   graph_unit/ship_y_reg<1>
    SLICE_X12Y7.COUT     Topcyg                0.984   graph_unit/ship_y_b<0>
                                                       graph_unit/Msub_ship_y_b_lut<1>_INV_0
                                                       graph_unit/Msub_ship_y_b_cy<1>
    SLICE_X12Y8.CIN      net (fanout=1)        0.000   graph_unit/Msub_ship_y_b_cy<1>
    SLICE_X12Y8.X        Tcinx                 0.432   graph_unit/ship_y_b<2>
                                                       graph_unit/Msub_ship_y_b_xor<2>
    SLICE_X12Y3.G1       net (fanout=2)        1.208   graph_unit/ship_y_b<2>
    SLICE_X12Y3.Y        Tilo                  0.660   graph_unit/ship_y_next_and000034
                                                       graph_unit/ship_y_next_and000017
    SLICE_X12Y3.F3       net (fanout=1)        0.020   graph_unit/ship_y_next_and000017/O
    SLICE_X12Y3.X        Tilo                  0.660   graph_unit/ship_y_next_and000034
                                                       graph_unit/ship_y_next_and000034
    SLICE_X12Y5.F4       net (fanout=2)        0.257   graph_unit/ship_y_next_and000034
    SLICE_X12Y5.X        Tilo                  0.660   graph_unit/ship_y_next_and0000
                                                       graph_unit/ship_y_next_and000099
    SLICE_X14Y12.G4      net (fanout=1)        0.800   graph_unit/ship_y_next_and0000
    SLICE_X14Y12.Y       Tilo                  0.660   graph_unit/N01
                                                       graph_unit/ship_y_next<0>125
    SLICE_X16Y28.G1      net (fanout=12)       1.629   graph_unit/N0
    SLICE_X16Y28.Y       Tilo                  0.660   graph_unit/alien_x_reg_not0001
                                                       graph_unit/ship_x_reg_not0002140
    SLICE_X16Y32.CE      net (fanout=5)        1.244   graph_unit/ship_x_reg_not0002
    SLICE_X16Y32.CLK     Tceck                 0.483   graph_unit/ship_x_reg<9>
                                                       graph_unit/ship_x_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     12.059ns (5.714ns logic, 6.345ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_0 (FF)
  Destination:          graph_unit/ship_x_reg_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.422ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.041 - 0.044)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_0 to graph_unit/ship_x_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.YQ       Tcko                  0.567   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_0
    SLICE_X12Y7.F3       net (fanout=7)        0.471   graph_unit/ship_y_reg<0>
    SLICE_X12Y7.COUT     Topcyf                1.011   graph_unit/ship_y_b<0>
                                                       graph_unit/ship_y_reg<0>_rt
                                                       graph_unit/Msub_ship_y_b_cy<0>
                                                       graph_unit/Msub_ship_y_b_cy<1>
    SLICE_X12Y8.CIN      net (fanout=1)        0.000   graph_unit/Msub_ship_y_b_cy<1>
    SLICE_X12Y8.X        Tcinx                 0.432   graph_unit/ship_y_b<2>
                                                       graph_unit/Msub_ship_y_b_xor<2>
    SLICE_X12Y3.G1       net (fanout=2)        1.208   graph_unit/ship_y_b<2>
    SLICE_X12Y3.Y        Tilo                  0.660   graph_unit/ship_y_next_and000034
                                                       graph_unit/ship_y_next_and000017
    SLICE_X12Y3.F3       net (fanout=1)        0.020   graph_unit/ship_y_next_and000017/O
    SLICE_X12Y3.X        Tilo                  0.660   graph_unit/ship_y_next_and000034
                                                       graph_unit/ship_y_next_and000034
    SLICE_X12Y5.F4       net (fanout=2)        0.257   graph_unit/ship_y_next_and000034
    SLICE_X12Y5.X        Tilo                  0.660   graph_unit/ship_y_next_and0000
                                                       graph_unit/ship_y_next_and000099
    SLICE_X14Y12.G4      net (fanout=1)        0.800   graph_unit/ship_y_next_and0000
    SLICE_X14Y12.Y       Tilo                  0.660   graph_unit/N01
                                                       graph_unit/ship_y_next<0>125
    SLICE_X16Y28.G1      net (fanout=12)       1.629   graph_unit/N0
    SLICE_X16Y28.Y       Tilo                  0.660   graph_unit/alien_x_reg_not0001
                                                       graph_unit/ship_x_reg_not0002140
    SLICE_X16Y32.CE      net (fanout=5)        1.244   graph_unit/ship_x_reg_not0002
    SLICE_X16Y32.CLK     Tceck                 0.483   graph_unit/ship_x_reg<9>
                                                       graph_unit/ship_x_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     11.422ns (5.793ns logic, 5.629ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_6 (FF)
  Destination:          graph_unit/ship_x_reg_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.375ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_6 to graph_unit/ship_x_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.YQ      Tcko                  0.511   graph_unit/ship_y_reg<7>
                                                       graph_unit/ship_y_reg_6
    SLICE_X14Y11.F1      net (fanout=7)        1.037   graph_unit/ship_y_reg<6>
    SLICE_X14Y11.X       Tilo                  0.660   graph_unit/ship_y_b_addsub0000<8>_bdd0
                                                       graph_unit/ship_y_b_addsub0000<8>11
    SLICE_X12Y11.F4      net (fanout=2)        0.347   graph_unit/ship_y_b_addsub0000<8>_bdd0
    SLICE_X12Y11.Y       Topy                  1.506   graph_unit/ship_y_b<8>
                                                       graph_unit/Msub_ship_y_b_lut<8>
                                                       graph_unit/Msub_ship_y_b_cy<8>
                                                       graph_unit/Msub_ship_y_b_xor<9>
    SLICE_X12Y5.F2       net (fanout=3)        1.178   graph_unit/ship_y_b<9>
    SLICE_X12Y5.X        Tilo                  0.660   graph_unit/ship_y_next_and0000
                                                       graph_unit/ship_y_next_and000099
    SLICE_X14Y12.G4      net (fanout=1)        0.800   graph_unit/ship_y_next_and0000
    SLICE_X14Y12.Y       Tilo                  0.660   graph_unit/N01
                                                       graph_unit/ship_y_next<0>125
    SLICE_X16Y28.G1      net (fanout=12)       1.629   graph_unit/N0
    SLICE_X16Y28.Y       Tilo                  0.660   graph_unit/alien_x_reg_not0001
                                                       graph_unit/ship_x_reg_not0002140
    SLICE_X16Y32.CE      net (fanout=5)        1.244   graph_unit/ship_x_reg_not0002
    SLICE_X16Y32.CLK     Tceck                 0.483   graph_unit/ship_x_reg<9>
                                                       graph_unit/ship_x_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     11.375ns (5.140ns logic, 6.235ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_x_reg_7 (SLICE_X16Y34.CE), 274 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_1 (FF)
  Destination:          graph_unit/ship_x_reg_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.802ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_1 to graph_unit/ship_x_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.XQ       Tcko                  0.515   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_1
    SLICE_X12Y7.G4       net (fanout=8)        1.187   graph_unit/ship_y_reg<1>
    SLICE_X12Y7.COUT     Topcyg                0.984   graph_unit/ship_y_b<0>
                                                       graph_unit/Msub_ship_y_b_lut<1>_INV_0
                                                       graph_unit/Msub_ship_y_b_cy<1>
    SLICE_X12Y8.CIN      net (fanout=1)        0.000   graph_unit/Msub_ship_y_b_cy<1>
    SLICE_X12Y8.X        Tcinx                 0.432   graph_unit/ship_y_b<2>
                                                       graph_unit/Msub_ship_y_b_xor<2>
    SLICE_X12Y3.G1       net (fanout=2)        1.208   graph_unit/ship_y_b<2>
    SLICE_X12Y3.Y        Tilo                  0.660   graph_unit/ship_y_next_and000034
                                                       graph_unit/ship_y_next_and000017
    SLICE_X12Y3.F3       net (fanout=1)        0.020   graph_unit/ship_y_next_and000017/O
    SLICE_X12Y3.X        Tilo                  0.660   graph_unit/ship_y_next_and000034
                                                       graph_unit/ship_y_next_and000034
    SLICE_X12Y5.F4       net (fanout=2)        0.257   graph_unit/ship_y_next_and000034
    SLICE_X12Y5.X        Tilo                  0.660   graph_unit/ship_y_next_and0000
                                                       graph_unit/ship_y_next_and000099
    SLICE_X14Y12.G4      net (fanout=1)        0.800   graph_unit/ship_y_next_and0000
    SLICE_X14Y12.Y       Tilo                  0.660   graph_unit/N01
                                                       graph_unit/ship_y_next<0>125
    SLICE_X16Y28.G1      net (fanout=12)       1.629   graph_unit/N0
    SLICE_X16Y28.Y       Tilo                  0.660   graph_unit/alien_x_reg_not0001
                                                       graph_unit/ship_x_reg_not0002140
    SLICE_X16Y34.CE      net (fanout=5)        0.987   graph_unit/ship_x_reg_not0002
    SLICE_X16Y34.CLK     Tceck                 0.483   graph_unit/ship_x_reg<7>
                                                       graph_unit/ship_x_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     11.802ns (5.714ns logic, 6.088ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_0 (FF)
  Destination:          graph_unit/ship_x_reg_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.165ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_0 to graph_unit/ship_x_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.YQ       Tcko                  0.567   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_y_reg_0
    SLICE_X12Y7.F3       net (fanout=7)        0.471   graph_unit/ship_y_reg<0>
    SLICE_X12Y7.COUT     Topcyf                1.011   graph_unit/ship_y_b<0>
                                                       graph_unit/ship_y_reg<0>_rt
                                                       graph_unit/Msub_ship_y_b_cy<0>
                                                       graph_unit/Msub_ship_y_b_cy<1>
    SLICE_X12Y8.CIN      net (fanout=1)        0.000   graph_unit/Msub_ship_y_b_cy<1>
    SLICE_X12Y8.X        Tcinx                 0.432   graph_unit/ship_y_b<2>
                                                       graph_unit/Msub_ship_y_b_xor<2>
    SLICE_X12Y3.G1       net (fanout=2)        1.208   graph_unit/ship_y_b<2>
    SLICE_X12Y3.Y        Tilo                  0.660   graph_unit/ship_y_next_and000034
                                                       graph_unit/ship_y_next_and000017
    SLICE_X12Y3.F3       net (fanout=1)        0.020   graph_unit/ship_y_next_and000017/O
    SLICE_X12Y3.X        Tilo                  0.660   graph_unit/ship_y_next_and000034
                                                       graph_unit/ship_y_next_and000034
    SLICE_X12Y5.F4       net (fanout=2)        0.257   graph_unit/ship_y_next_and000034
    SLICE_X12Y5.X        Tilo                  0.660   graph_unit/ship_y_next_and0000
                                                       graph_unit/ship_y_next_and000099
    SLICE_X14Y12.G4      net (fanout=1)        0.800   graph_unit/ship_y_next_and0000
    SLICE_X14Y12.Y       Tilo                  0.660   graph_unit/N01
                                                       graph_unit/ship_y_next<0>125
    SLICE_X16Y28.G1      net (fanout=12)       1.629   graph_unit/N0
    SLICE_X16Y28.Y       Tilo                  0.660   graph_unit/alien_x_reg_not0001
                                                       graph_unit/ship_x_reg_not0002140
    SLICE_X16Y34.CE      net (fanout=5)        0.987   graph_unit/ship_x_reg_not0002
    SLICE_X16Y34.CLK     Tceck                 0.483   graph_unit/ship_x_reg<7>
                                                       graph_unit/ship_x_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     11.165ns (5.793ns logic, 5.372ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_6 (FF)
  Destination:          graph_unit/ship_x_reg_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.118ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_6 to graph_unit/ship_x_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.YQ      Tcko                  0.511   graph_unit/ship_y_reg<7>
                                                       graph_unit/ship_y_reg_6
    SLICE_X14Y11.F1      net (fanout=7)        1.037   graph_unit/ship_y_reg<6>
    SLICE_X14Y11.X       Tilo                  0.660   graph_unit/ship_y_b_addsub0000<8>_bdd0
                                                       graph_unit/ship_y_b_addsub0000<8>11
    SLICE_X12Y11.F4      net (fanout=2)        0.347   graph_unit/ship_y_b_addsub0000<8>_bdd0
    SLICE_X12Y11.Y       Topy                  1.506   graph_unit/ship_y_b<8>
                                                       graph_unit/Msub_ship_y_b_lut<8>
                                                       graph_unit/Msub_ship_y_b_cy<8>
                                                       graph_unit/Msub_ship_y_b_xor<9>
    SLICE_X12Y5.F2       net (fanout=3)        1.178   graph_unit/ship_y_b<9>
    SLICE_X12Y5.X        Tilo                  0.660   graph_unit/ship_y_next_and0000
                                                       graph_unit/ship_y_next_and000099
    SLICE_X14Y12.G4      net (fanout=1)        0.800   graph_unit/ship_y_next_and0000
    SLICE_X14Y12.Y       Tilo                  0.660   graph_unit/N01
                                                       graph_unit/ship_y_next<0>125
    SLICE_X16Y28.G1      net (fanout=12)       1.629   graph_unit/N0
    SLICE_X16Y28.Y       Tilo                  0.660   graph_unit/alien_x_reg_not0001
                                                       graph_unit/ship_x_reg_not0002140
    SLICE_X16Y34.CE      net (fanout=5)        0.987   graph_unit/ship_x_reg_not0002
    SLICE_X16Y34.CLK     Tceck                 0.483   graph_unit/ship_x_reg<7>
                                                       graph_unit/ship_x_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     11.118ns (5.140ns logic, 5.978ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_clk/counter_out_6 (SLICE_X13Y42.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.985ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_clk/counter_out_8 (FF)
  Destination:          keyboard_unit/debounce_ps2_clk/counter_out_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.985ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_clk/counter_out_8 to keyboard_unit/debounce_ps2_clk/counter_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.XQ      Tcko                  0.411   keyboard_unit/debounce_ps2_clk/counter_out<8>
                                                       keyboard_unit/debounce_ps2_clk/counter_out_8
    SLICE_X13Y42.CE      net (fanout=7)        0.503   keyboard_unit/debounce_ps2_clk/counter_out<8>
    SLICE_X13Y42.CLK     Tckce       (-Th)    -0.071   keyboard_unit/debounce_ps2_clk/counter_out<6>
                                                       keyboard_unit/debounce_ps2_clk/counter_out_6
    -------------------------------------------------  ---------------------------
    Total                                      0.985ns (0.482ns logic, 0.503ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_clk/counter_out_7 (SLICE_X13Y42.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.985ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_clk/counter_out_8 (FF)
  Destination:          keyboard_unit/debounce_ps2_clk/counter_out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.985ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_clk/counter_out_8 to keyboard_unit/debounce_ps2_clk/counter_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.XQ      Tcko                  0.411   keyboard_unit/debounce_ps2_clk/counter_out<8>
                                                       keyboard_unit/debounce_ps2_clk/counter_out_8
    SLICE_X13Y42.CE      net (fanout=7)        0.503   keyboard_unit/debounce_ps2_clk/counter_out<8>
    SLICE_X13Y42.CLK     Tckce       (-Th)    -0.071   keyboard_unit/debounce_ps2_clk/counter_out<6>
                                                       keyboard_unit/debounce_ps2_clk/counter_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.985ns (0.482ns logic, 0.503ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_clk/counter_out_8 (SLICE_X13Y43.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.985ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_clk/counter_out_8 (FF)
  Destination:          keyboard_unit/debounce_ps2_clk/counter_out_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.985ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_clk/counter_out_8 to keyboard_unit/debounce_ps2_clk/counter_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.XQ      Tcko                  0.411   keyboard_unit/debounce_ps2_clk/counter_out<8>
                                                       keyboard_unit/debounce_ps2_clk/counter_out_8
    SLICE_X13Y43.CE      net (fanout=7)        0.503   keyboard_unit/debounce_ps2_clk/counter_out<8>
    SLICE_X13Y43.CLK     Tckce       (-Th)    -0.071   keyboard_unit/debounce_ps2_clk/counter_out<8>
                                                       keyboard_unit/debounce_ps2_clk/counter_out_8
    -------------------------------------------------  ---------------------------
    Total                                      0.985ns (0.482ns logic, 0.503ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: counter_unit/dig0_reg<3>/SR
  Logical resource: counter_unit/dig0_reg_3/SR
  Location pin: SLICE_X2Y12.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: counter_unit/dig0_reg<3>/SR
  Logical resource: counter_unit/dig0_reg_3/SR
  Location pin: SLICE_X2Y12.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: counter_unit/dig0_reg<1>/SR
  Logical resource: counter_unit/dig0_reg_1/SR
  Location pin: SLICE_X3Y12.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   12.062|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 29711 paths, 0 nets, and 2265 connections

Design statistics:
   Minimum period:  12.062ns{1}   (Maximum frequency:  82.905MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 23 00:17:28 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



