\hypertarget{struct_a_d_c___common___type_def}{}\doxysection{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def Struct Reference}
\label{struct_a_d_c___common___type_def}\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}


{\ttfamily \#include $<$stm32f103x6.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_ae1f7710d46ad3088f946b060d5f46d35}{SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_a1a53a8421a2cb4a72fad862a94baf706}{C\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_a9e5c4902e2febfd7ded93de76cb8a106}{C\+R2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_ac225e2412ca7051dad52895ec5713d4e}{R\+E\+S\+E\+R\+V\+ED}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_a67393b3860db472234a785cbb3c76f09}{DR}}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___common___type_def_a1a53a8421a2cb4a72fad862a94baf706}\label{struct_a_d_c___common___type_def_a1a53a8421a2cb4a72fad862a94baf706}} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def\+::\+C\+R1}

A\+DC control register 1, used for A\+DC multimode (bits common to several A\+DC instances). Address offset\+: A\+D\+C1 base address + 0x04 ~\newline
 \mbox{\Hypertarget{struct_a_d_c___common___type_def_a9e5c4902e2febfd7ded93de76cb8a106}\label{struct_a_d_c___common___type_def_a9e5c4902e2febfd7ded93de76cb8a106}} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def\+::\+C\+R2}

A\+DC control register 2, used for A\+DC multimode (bits common to several A\+DC instances). Address offset\+: A\+D\+C1 base address + 0x08 ~\newline
 \mbox{\Hypertarget{struct_a_d_c___common___type_def_a67393b3860db472234a785cbb3c76f09}\label{struct_a_d_c___common___type_def_a67393b3860db472234a785cbb3c76f09}} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!DR@{DR}}
\index{DR@{DR}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def\+::\+DR}

A\+DC data register, used for A\+DC multimode (bits common to several A\+DC instances). Address offset\+: A\+D\+C1 base address + 0x4C ~\newline
 \mbox{\Hypertarget{struct_a_d_c___common___type_def_ac225e2412ca7051dad52895ec5713d4e}\label{struct_a_d_c___common___type_def_ac225e2412ca7051dad52895ec5713d4e}} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+ED\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{struct_a_d_c___common___type_def_ae1f7710d46ad3088f946b060d5f46d35}\label{struct_a_d_c___common___type_def_ae1f7710d46ad3088f946b060d5f46d35}} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!SR@{SR}}
\index{SR@{SR}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def\+::\+SR}

A\+DC status register, used for A\+DC multimode (bits common to several A\+DC instances). Address offset\+: A\+D\+C1 base address ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F1xx/\+Include/\mbox{\hyperlink{stm32f103x6_8h}{stm32f103x6.\+h}}\end{DoxyCompactItemize}
