INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ruiwe/Desktop/Lab2ECEN/Lab2ECEN.srcs/sources_1/new/FA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ruiwe/Desktop/Lab2ECEN/Lab2ECEN.srcs/sources_1/new/HA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ruiwe/Desktop/Lab2ECEN/Lab2ECEN.srcs/sources_1/new/Lab3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ruiwe/Desktop/Lab2ECEN/Lab2ECEN.srcs/sources_1/new/RCA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ruiwe/Desktop/Lab2ECEN/Lab2ECEN.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ruiwe/Desktop/Lab2ECEN/Lab2ECEN.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ruiwe/Desktop/Lab2ECEN/Lab2ECEN.srcs/sim_1/new/Lab3Sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab3Sim
