[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/LhsOp/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 125
LIB: work
FILE: ${SURELOG_DIR}/tests/LhsOp/dut.sv
n<> u<124> t<Top_level_rule> c<1> l<2:1> el<15:1>
  n<> u<1> t<Null_rule> p<124> s<123> l<2:1> el<2:1>
  n<> u<123> t<Source_text> p<124> c<122> l<2:1> el<14:10>
    n<> u<122> t<Description> p<123> c<121> l<2:1> el<14:10>
      n<> u<121> t<Module_declaration> p<122> c<22> l<2:1> el<14:10>
        n<> u<22> t<Module_ansi_header> p<121> c<2> s<45> l<2:1> el<2:44>
          n<module> u<2> t<Module_keyword> p<22> s<3> l<2:1> el<2:7>
          n<top> u<3> t<STRING_CONST> p<22> s<4> l<2:8> el<2:11>
          n<> u<4> t<Package_import_declaration_list> p<22> s<21> l<2:11> el<2:11>
          n<> u<21> t<Port_declaration_list> p<22> c<12> l<2:11> el<2:43>
            n<> u<12> t<Ansi_port_declaration> p<21> c<10> s<20> l<2:12> el<2:26>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<2:12> el<2:24>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<2:12> el<2:18>
                n<> u<9> t<Net_port_type> p<10> c<8> l<2:19> el<2:24>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<2:19> el<2:24>
                    n<> u<7> t<Data_type> p<8> c<6> l<2:19> el<2:24>
                      n<> u<6> t<IntVec_TypeLogic> p<7> l<2:19> el<2:24>
              n<a> u<11> t<STRING_CONST> p<12> l<2:25> el<2:26>
            n<> u<20> t<Ansi_port_declaration> p<21> c<18> l<2:28> el<2:42>
              n<> u<18> t<Net_port_header> p<20> c<13> s<19> l<2:28> el<2:40>
                n<> u<13> t<PortDir_Out> p<18> s<17> l<2:28> el<2:34>
                n<> u<17> t<Net_port_type> p<18> c<16> l<2:35> el<2:40>
                  n<> u<16> t<Data_type_or_implicit> p<17> c<15> l<2:35> el<2:40>
                    n<> u<15> t<Data_type> p<16> c<14> l<2:35> el<2:40>
                      n<> u<14> t<IntVec_TypeLogic> p<15> l<2:35> el<2:40>
              n<b> u<19> t<STRING_CONST> p<20> l<2:41> el<2:42>
        n<> u<45> t<Non_port_module_item> p<121> c<44> s<74> l<3:3> el<3:46>
          n<> u<44> t<Module_or_generate_item> p<45> c<43> l<3:3> el<3:46>
            n<> u<43> t<Module_common_item> p<44> c<42> l<3:3> el<3:46>
              n<> u<42> t<Module_or_generate_item_declaration> p<43> c<41> l<3:3> el<3:46>
                n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<3:3> el<3:46>
                  n<> u<40> t<Data_declaration> p<41> c<39> l<3:3> el<3:46>
                    n<> u<39> t<Type_declaration> p<40> c<37> l<3:3> el<3:46>
                      n<> u<37> t<Data_type> p<39> c<24> s<38> l<3:11> el<3:36>
                        n<> u<24> t<Enum_base_type> p<37> c<23> s<30> l<3:16> el<3:21>
                          n<> u<23> t<IntVec_TypeLogic> p<24> l<3:16> el<3:21>
                        n<> u<30> t<Enum_name_declaration> p<37> c<25> s<36> l<3:23> el<3:28>
                          n<c> u<25> t<STRING_CONST> p<30> s<29> l<3:23> el<3:24>
                          n<> u<29> t<Constant_expression> p<30> c<28> l<3:27> el<3:28>
                            n<> u<28> t<Constant_primary> p<29> c<27> l<3:27> el<3:28>
                              n<> u<27> t<Primary_literal> p<28> c<26> l<3:27> el<3:28>
                                n<0> u<26> t<INT_CONST> p<27> l<3:27> el<3:28>
                        n<> u<36> t<Enum_name_declaration> p<37> c<31> l<3:30> el<3:35>
                          n<d> u<31> t<STRING_CONST> p<36> s<35> l<3:30> el<3:31>
                          n<> u<35> t<Constant_expression> p<36> c<34> l<3:34> el<3:35>
                            n<> u<34> t<Constant_primary> p<35> c<33> l<3:34> el<3:35>
                              n<> u<33> t<Primary_literal> p<34> c<32> l<3:34> el<3:35>
                                n<1> u<32> t<INT_CONST> p<33> l<3:34> el<3:35>
                      n<cstate_e> u<38> t<STRING_CONST> p<39> l<3:37> el<3:45>
        n<> u<74> t<Non_port_module_item> p<121> c<73> s<95> l<5:4> el<7:20>
          n<> u<73> t<Module_or_generate_item> p<74> c<72> l<5:4> el<7:20>
            n<> u<72> t<Module_common_item> p<73> c<71> l<5:4> el<7:20>
              n<> u<71> t<Module_or_generate_item_declaration> p<72> c<70> l<5:4> el<7:20>
                n<> u<70> t<Package_or_generate_item_declaration> p<71> c<69> l<5:4> el<7:20>
                  n<> u<69> t<Data_declaration> p<70> c<68> l<5:4> el<7:20>
                    n<> u<68> t<Type_declaration> p<69> c<66> l<5:4> el<7:20>
                      n<> u<66> t<Data_type> p<68> c<47> s<67> l<5:12> el<7:5>
                        n<> u<47> t<Struct_union> p<66> c<46> s<48> l<5:12> el<5:18>
                          n<> u<46> t<Struct_keyword> p<47> l<5:12> el<5:18>
                        n<> u<48> t<Packed_keyword> p<66> s<65> l<5:19> el<5:25>
                        n<> u<65> t<Struct_union_member> p<66> c<61> l<6:7> el<6:38>
                          n<> u<61> t<Data_type_or_void> p<65> c<60> s<64> l<6:7> el<6:21>
                            n<cstate_e> u<60> t<Data_type> p<61> c<49> l<6:7> el<6:21>
                              n<cstate_e> u<49> t<STRING_CONST> p<60> s<59> l<6:7> el<6:15>
                              n<> u<59> t<Packed_dimension> p<60> c<58> l<6:16> el<6:21>
                                n<> u<58> t<Constant_range> p<59> c<53> l<6:17> el<6:20>
                                  n<> u<53> t<Constant_expression> p<58> c<52> s<57> l<6:17> el<6:18>
                                    n<> u<52> t<Constant_primary> p<53> c<51> l<6:17> el<6:18>
                                      n<> u<51> t<Primary_literal> p<52> c<50> l<6:17> el<6:18>
                                        n<1> u<50> t<INT_CONST> p<51> l<6:17> el<6:18>
                                  n<> u<57> t<Constant_expression> p<58> c<56> l<6:19> el<6:20>
                                    n<> u<56> t<Constant_primary> p<57> c<55> l<6:19> el<6:20>
                                      n<> u<55> t<Primary_literal> p<56> c<54> l<6:19> el<6:20>
                                        n<0> u<54> t<INT_CONST> p<55> l<6:19> el<6:20>
                          n<> u<64> t<Variable_decl_assignment_list> p<65> c<63> l<6:22> el<6:37>
                            n<> u<63> t<Variable_decl_assignment> p<64> c<62> l<6:22> el<6:37>
                              n<class_esc_state> u<62> t<STRING_CONST> p<63> l<6:22> el<6:37>
                      n<hw2reg_wrap_t> u<67> t<STRING_CONST> p<68> l<7:6> el<7:19>
        n<> u<95> t<Non_port_module_item> p<121> c<94> s<119> l<9:4> el<9:41>
          n<> u<94> t<Module_or_generate_item> p<95> c<93> l<9:4> el<9:41>
            n<> u<93> t<Module_common_item> p<94> c<92> l<9:4> el<9:41>
              n<> u<92> t<Module_or_generate_item_declaration> p<93> c<91> l<9:4> el<9:41>
                n<> u<91> t<Package_or_generate_item_declaration> p<92> c<90> l<9:4> el<9:41>
                  n<> u<90> t<Net_declaration> p<91> c<75> l<9:4> el<9:41>
                    n<hw2reg_wrap_t> u<75> t<STRING_CONST> p<90> s<89> l<9:4> el<9:17>
                    n<> u<89> t<Net_decl_assignment_list> p<90> c<88> l<9:18> el<9:40>
                      n<> u<88> t<Net_decl_assignment> p<89> c<76> l<9:18> el<9:40>
                        n<hw2reg_wrap> u<76> t<STRING_CONST> p<88> s<87> l<9:18> el<9:29>
                        n<> u<87> t<Expression> p<88> c<86> l<9:32> el<9:40>
                          n<> u<86> t<Primary> p<87> c<85> l<9:32> el<9:40>
                            n<> u<85> t<Concatenation> p<86> c<80> l<9:32> el<9:40>
                              n<> u<80> t<Expression> p<85> c<79> s<84> l<9:34> el<9:35>
                                n<> u<79> t<Primary> p<80> c<78> l<9:34> el<9:35>
                                  n<> u<78> t<Primary_literal> p<79> c<77> l<9:34> el<9:35>
                                    n<c> u<77> t<STRING_CONST> p<78> l<9:34> el<9:35>
                              n<> u<84> t<Expression> p<85> c<83> l<9:37> el<9:38>
                                n<> u<83> t<Primary> p<84> c<82> l<9:37> el<9:38>
                                  n<> u<82> t<Primary_literal> p<83> c<81> l<9:37> el<9:38>
                                    n<d> u<81> t<STRING_CONST> p<82> l<9:37> el<9:38>
        n<> u<119> t<Non_port_module_item> p<121> c<118> s<120> l<11:4> el<12:47>
          n<> u<118> t<Module_or_generate_item> p<119> c<117> l<11:4> el<12:47>
            n<> u<117> t<Module_common_item> p<118> c<116> l<11:4> el<12:47>
              n<> u<116> t<Continuous_assign> p<117> c<115> l<11:4> el<12:47>
                n<> u<115> t<Net_assignment_list> p<116> c<114> l<11:11> el<12:46>
                  n<> u<114> t<Net_assignment> p<115> c<106> l<11:11> el<12:46>
                    n<> u<106> t<Net_lvalue> p<114> c<100> s<113> l<11:11> el<12:16>
                      n<> u<100> t<Net_lvalue> p<106> c<97> s<105> l<11:13> el<11:14>
                        n<> u<97> t<Ps_or_hierarchical_identifier> p<100> c<96> s<99> l<11:13> el<11:14>
                          n<a> u<96> t<STRING_CONST> p<97> l<11:13> el<11:14>
                        n<> u<99> t<Constant_select> p<100> c<98> l<11:14> el<11:14>
                          n<> u<98> t<Constant_bit_select> p<99> l<11:14> el<11:14>
                      n<> u<105> t<Net_lvalue> p<106> c<102> l<12:13> el<12:14>
                        n<> u<102> t<Ps_or_hierarchical_identifier> p<105> c<101> s<104> l<12:13> el<12:14>
                          n<b> u<101> t<STRING_CONST> p<102> l<12:13> el<12:14>
                        n<> u<104> t<Constant_select> p<105> c<103> l<12:15> el<12:15>
                          n<> u<103> t<Constant_bit_select> p<104> l<12:15> el<12:15>
                    n<> u<113> t<Expression> p<114> c<112> l<12:19> el<12:46>
                      n<> u<112> t<Primary> p<113> c<111> l<12:19> el<12:46>
                        n<> u<111> t<Complex_func_call> p<112> c<107> l<12:19> el<12:46>
                          n<hw2reg_wrap> u<107> t<STRING_CONST> p<111> s<108> l<12:19> el<12:30>
                          n<class_esc_state> u<108> t<STRING_CONST> p<111> s<110> l<12:31> el<12:46>
                          n<> u<110> t<Select> p<111> c<109> l<12:46> el<12:46>
                            n<> u<109> t<Bit_select> p<110> l<12:46> el<12:46>
        n<> u<120> t<ENDMODULE> p<121> l<14:1> el<14:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/LhsOp/dut.sv:2:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/LhsOp/dut.sv:2:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               6
ContAssign                                             1
Design                                                 1
EnumConst                                              2
EnumTypespec                                           1
HierPath                                               1
Identifier                                             3
LogicNet                                               2
LogicTypespec                                          5
Module                                                 2
ModuleTypespec                                         1
Operation                                              1
PackedArrayTypespec                                    1
Port                                                   2
Range                                                  1
RefObj                                                 4
RefTypespec                                           10
SourceFile                                             1
StructNet                                              1
StructTypespec                                         1
TypedefTypespec                                        2
TypespecMember                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LhsOp/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/LhsOp/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiName:work@top
  |vpiTypedef:
  \_EnumTypespec: , line:3:11, endln:3:45
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiBaseTypespec:
    \_RefTypespec: (work@top), line:3:16, endln:3:21
      |vpiParent:
      \_EnumTypespec: , line:3:11, endln:3:45
      |vpiFullName:work@top
      |vpiActual:
      \_LogicTypespec: , line:3:16, endln:3:21
    |vpiEnumConst:
    \_EnumConst: (c), line:3:23, endln:3:28
      |vpiParent:
      \_EnumTypespec: , line:3:11, endln:3:45
      |vpiName:c
      |UINT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (d), line:3:30, endln:3:35
      |vpiParent:
      \_EnumTypespec: , line:3:11, endln:3:45
      |vpiName:d
      |UINT:1
      |vpiDecompile:1
      |vpiSize:64
  |vpiTypedef:
  \_LogicTypespec: , line:3:16, endln:3:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
  |vpiTypedef:
  \_TypedefTypespec: (cstate_e), line:3:37, endln:3:45
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiName:
    \_Identifier: (cstate_e)
      |vpiParent:
      \_TypedefTypespec: (cstate_e), line:3:37, endln:3:45
      |vpiName:cstate_e
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.cstate_e), line:3:11, endln:3:36
      |vpiParent:
      \_TypedefTypespec: (cstate_e), line:3:37, endln:3:45
      |vpiFullName:work@top.cstate_e
      |vpiActual:
      \_EnumTypespec: , line:3:11, endln:3:45
  |vpiTypedef:
  \_TypedefTypespec: (hw2reg_wrap_t), line:7:6, endln:7:19
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiName:
    \_Identifier: (hw2reg_wrap_t)
      |vpiParent:
      \_TypedefTypespec: (hw2reg_wrap_t), line:7:6, endln:7:19
      |vpiName:hw2reg_wrap_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.hw2reg_wrap_t), line:5:12, endln:7:5
      |vpiParent:
      \_TypedefTypespec: (hw2reg_wrap_t), line:7:6, endln:7:19
      |vpiFullName:work@top.hw2reg_wrap_t
      |vpiActual:
      \_StructTypespec: , line:5:12, endln:7:5
  |vpiTypedef:
  \_StructTypespec: , line:5:12, endln:7:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (class_esc_state), line:6:22, endln:6:37
      |vpiParent:
      \_StructTypespec: , line:5:12, endln:7:5
      |vpiName:class_esc_state
      |vpiTypespec:
      \_RefTypespec: (work@top.class_esc_state), line:6:7, endln:6:21
        |vpiParent:
        \_TypespecMember: (class_esc_state), line:6:22, endln:6:37
        |vpiFullName:work@top.class_esc_state
        |vpiActual:
        \_PackedArrayTypespec: , line:6:7, endln:6:21
  |vpiTypedef:
  \_PackedArrayTypespec: , line:6:7, endln:6:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiRange:
    \_Range: , line:6:16, endln:6:21
      |vpiParent:
      \_PackedArrayTypespec: , line:6:7, endln:6:21
      |vpiLeftRange:
      \_Constant: , line:6:17, endln:6:18
        |vpiParent:
        \_Range: , line:6:16, endln:6:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:19, endln:6:20
        |vpiParent:
        \_Range: , line:6:16, endln:6:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top.cstate_e), line:3:37, endln:3:45
      |vpiParent:
      \_PackedArrayTypespec: , line:6:7, endln:6:21
      |vpiName:cstate_e
      |vpiFullName:work@top.cstate_e
      |vpiActual:
      \_TypedefTypespec: (cstate_e), line:3:37, endln:3:45
  |vpiImportTypespec:
  \_EnumTypespec: , line:3:11, endln:3:45
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:16, endln:3:21
  |vpiImportTypespec:
  \_TypedefTypespec: (cstate_e), line:3:37, endln:3:45
  |vpiImportTypespec:
  \_TypedefTypespec: (hw2reg_wrap_t), line:7:6, endln:7:19
  |vpiImportTypespec:
  \_StructTypespec: , line:5:12, endln:7:5
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:6:7, endln:6:21
  |vpiImportTypespec:
  \_LogicNet: (work@top.a), line:2:25, endln:2:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:2:19, endln:2:24
      |vpiParent:
      \_LogicNet: (work@top.a), line:2:25, endln:2:26
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: , line:3:16, endln:3:21
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@top.b), line:2:41, endln:2:42
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:2:35, endln:2:40
      |vpiParent:
      \_LogicNet: (work@top.b), line:2:41, endln:2:42
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: , line:3:16, endln:3:21
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiImportTypespec:
  \_StructNet: (work@top.hw2reg_wrap), line:9:18, endln:9:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiTypespec:
    \_RefTypespec: (work@top.hw2reg_wrap.hw2reg_wrap_t), line:9:4, endln:9:17
      |vpiParent:
      \_StructNet: (work@top.hw2reg_wrap), line:9:18, endln:9:29
      |vpiName:hw2reg_wrap_t
      |vpiFullName:work@top.hw2reg_wrap.hw2reg_wrap_t
      |vpiActual:
      \_TypedefTypespec: (hw2reg_wrap_t), line:7:6, endln:7:19
    |vpiName:hw2reg_wrap
    |vpiFullName:work@top.hw2reg_wrap
  |vpiImportTypespec:
  \_LogicNet: (work@top.class_esc_state), line:12:31, endln:12:46
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiName:class_esc_state
    |vpiFullName:work@top.class_esc_state
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.a), line:2:25, endln:2:26
  |vpiNet:
  \_LogicNet: (work@top.b), line:2:41, endln:2:42
  |vpiNet:
  \_StructNet: (work@top.hw2reg_wrap), line:9:18, endln:9:29
  |vpiNet:
  \_LogicNet: (work@top.class_esc_state), line:12:31, endln:12:46
  |vpiPort:
  \_Port: (a), line:2:25, endln:2:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiName:a
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:2:19, endln:2:24
      |vpiParent:
      \_Port: (a), line:2:25, endln:2:26
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: , line:3:16, endln:3:21
  |vpiPort:
  \_Port: (b), line:2:41, endln:2:42
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiName:b
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:2:35, endln:2:40
      |vpiParent:
      \_Port: (b), line:2:41, endln:2:42
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: , line:3:16, endln:3:21
  |vpiContAssign:
  \_ContAssign: , line:11:11, endln:12:46
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiRhs:
    \_HierPath: (hw2reg_wrap.class_esc_state), line:12:19, endln:12:46
      |vpiParent:
      \_ContAssign: , line:11:11, endln:12:46
      |vpiActual:
      \_RefObj: (hw2reg_wrap), line:12:19, endln:12:30
        |vpiParent:
        \_HierPath: (hw2reg_wrap.class_esc_state), line:12:19, endln:12:46
        |vpiName:hw2reg_wrap
        |vpiActual:
        \_StructNet: (work@top.hw2reg_wrap), line:9:18, endln:9:29
      |vpiActual:
      \_RefObj: (work@top.class_esc_state), line:12:31, endln:12:46
        |vpiParent:
        \_HierPath: (hw2reg_wrap.class_esc_state), line:12:19, endln:12:46
        |vpiName:class_esc_state
        |vpiFullName:work@top.class_esc_state
        |vpiActual:
        \_LogicNet: (work@top.class_esc_state), line:12:31, endln:12:46
      |vpiName:hw2reg_wrap.class_esc_state
    |vpiLhs:
    \_Operation: , line:11:11, endln:12:16
      |vpiParent:
      \_ContAssign: , line:11:11, endln:12:46
      |vpiOpType:33
      |vpiOperand:
      \_RefObj: (work@top.a), line:11:13, endln:11:14
        |vpiParent:
        \_Operation: , line:11:11, endln:12:16
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiActual:
        \_LogicNet: (work@top.a), line:2:25, endln:2:26
      |vpiOperand:
      \_RefObj: (work@top.b), line:12:13, endln:12:14
        |vpiParent:
        \_Operation: , line:11:11, endln:12:16
        |vpiName:b
        |vpiFullName:work@top.b
        |vpiActual:
        \_LogicNet: (work@top.b), line:2:41, endln:2:42
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
