$date
	Thu Sep 15 16:26:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tbm_tb $end
$var wire 4 ! p [3:0] $end
$var reg 2 " x [1:0] $end
$var reg 2 # y [1:0] $end
$scope module uut $end
$var wire 2 $ x [1:0] $end
$var wire 2 % y [1:0] $end
$var wire 4 & p [3:0] $end
$var wire 2 ' m [1:0] $end
$var wire 2 ( l [1:0] $end
$var wire 2 ) k [1:0] $end
$scope module stage0 $end
$var wire 1 * c_in $end
$var wire 2 + x [1:0] $end
$var wire 2 , y [1:0] $end
$var wire 2 - s [1:0] $end
$var wire 1 . c_out $end
$var wire 1 / c $end
$scope module stage0 $end
$var wire 1 * a $end
$var wire 1 0 b $end
$var wire 1 / c $end
$var wire 1 1 c_in $end
$var wire 1 2 s $end
$upscope $end
$scope module stage1 $end
$var wire 1 / a $end
$var wire 1 3 b $end
$var wire 1 . c $end
$var wire 1 4 c_in $end
$var wire 1 5 s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
05
14
03
02
11
10
1/
1.
b0 -
b11 ,
b1 +
0*
b1 )
b11 (
b0 '
b1001 &
b11 %
b11 $
b11 #
b11 "
b1001 !
$end
#20
15
0.
0/
b11 '
b11 -
12
00
b0 )
b0 +
b110 !
b110 &
b10 #
b10 %
#40
