--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/media/Xilinx13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vtx240t,ff1759,-2 (PRODUCTION 1.73 2012-01-07, STEPPING level 0)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_CLK_TIG_0_path" TIG;

 11105 paths analyzed, 2083 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_CLK_TIG_1_path" TIG;

 2763 paths analyzed, 1665 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_CLK_TIG_2_path" TIG;

 140 paths analyzed, 140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_CLK_TIG_3_path" TIG;

 167 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_CLK_TIG_4_path" TIG;

 246 paths analyzed, 246 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_CLK_TIG_5_path" TIG;

 242 paths analyzed, 242 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk156_top = PERIOD TIMEGRP "clk156_top" 156.25 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 168696 paths analyzed, 35513 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.308ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk156_rec = PERIOD TIMEGRP "clk156_rec" 156.25 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21080 paths analyzed, 6048 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.239ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_mac0_xgmac_ifg_false_paths_thru_1_path" TIG;

 2464 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_mac1_xgmac_ifg_false_paths_thru_1_path" TIG;

 2464 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_mac2_xgmac_ifg_false_paths_thru_1_path" TIG;

 2464 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_mac3_xgmac_ifg_false_paths_thru_1_path" TIG;

 2464 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MGTCLK = PERIOD TIMEGRP "MGTCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 298 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" 
TS_sys_clk_pin         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 189643 paths analyzed, 13450 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.129ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" 
TS_sys_clk_pin         * 1.6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2317924 paths analyzed, 85005 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.221ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout0 = 
PERIOD TIMEGRP         "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout0" 
TS_MGTCLK * 2.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11558 paths analyzed, 1549 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout1 = 
PERIOD TIMEGRP         "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout1" 
TS_MGTCLK * 1.25         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 169309 paths analyzed, 42610 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout2 = 
PERIOD TIMEGRP         "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout2" 
TS_MGTCLK * 1.25         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.064ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_txsync_clkout 
= PERIOD TIMEGRP         
"dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_txsync_clkout" TS_MGTCLK         * 
1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 746 paths analyzed, 447 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.141ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 3 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.229ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.530ns
  Arrival 1:            3.801ns dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Arrival 2:            3.535ns dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------
Slack:                  0.230ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.530ns
  Arrival 1:            3.799ns dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKTXO
  Arrival 2:            3.534ns dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------
Slack:                  0.232ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.530ns
  Arrival 1:            3.770ns dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Arrival 2:            3.507ns dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.954ns|            0|            0|            0|      2507567|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.129ns|          N/A|            0|            0|       189643|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      6.250ns|      6.221ns|          N/A|            0|            0|      2317924|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_MGTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MGTCLK                      |     10.000ns|      4.000ns|     10.000ns|            0|            0|          298|       181641|
| TS_dma_0_dma_0_ep_pcie_ep0_pci|      4.000ns|      4.000ns|          N/A|            0|            0|        11558|            0|
| e_blk_clocking_i_clkout0      |             |             |             |             |             |             |             |
| TS_dma_0_dma_0_ep_pcie_ep0_pci|      8.000ns|      8.000ns|          N/A|            0|            0|       169309|            0|
| e_blk_clocking_i_clkout1      |             |             |             |             |             |             |             |
| TS_dma_0_dma_0_ep_pcie_ep0_pci|      8.000ns|      2.064ns|          N/A|            0|            0|           28|            0|
| e_blk_clocking_i_clkout2      |             |             |             |             |             |             |             |
| TS_dma_0_dma_0_ep_pcie_ep0_pci|      8.000ns|      6.141ns|          N/A|            0|            0|          746|            0|
| e_blk_clocking_i_txsync_clkout|             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.129|         |         |         |
pcie_clk_n     |   10.144|         |         |         |
pcie_clk_p     |   10.144|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pcie_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    0.696|         |         |         |
pcie_clk_n     |    7.959|         |         |         |
pcie_clk_p     |    7.959|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pcie_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    0.696|         |         |         |
pcie_clk_n     |    7.959|         |         |         |
pcie_clk_p     |    7.959|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclk_A_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclk_A_n     |    6.143|         |         |         |
refclk_A_p     |    6.143|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclk_A_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclk_A_n     |    6.143|         |         |         |
refclk_A_p     |    6.143|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclk_B_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclk_B_n     |    6.003|         |         |         |
refclk_B_p     |    6.003|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclk_B_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclk_B_n     |    6.003|         |         |         |
refclk_B_p     |    6.003|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclk_C_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclk_C_n     |    6.308|         |         |         |
refclk_C_p     |    6.308|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclk_C_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclk_C_n     |    6.308|         |         |         |
refclk_C_p     |    6.308|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclk_D_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclk_D_n     |    6.255|         |         |         |
refclk_D_p     |    6.255|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclk_D_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclk_D_n     |    6.255|         |         |         |
refclk_D_p     |    6.255|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2903803 paths, 0 nets, and 232574 connections

Design statistics:
   Minimum period:   9.129ns   (Maximum frequency: 109.541MHz)


Analysis completed Mon Mar 11 11:31:12 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1730 MB



