Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/ --output-directory=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/ --report-file=bsf:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25Q240C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS.qsys
Progress: Loading Test/NIOS.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/ --output-directory=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS.html --report-file=sopcinfo:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS.sopcinfo --report-file=cmp:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS.cmp --report-file=qip:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/NIOS.qip --report-file=svd --report-file=regmap:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/NIOS.regmap --report-file=debuginfo:C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/NIOS.debuginfo --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25Q240C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS.qsys --language=VHDL
Progress: Loading Test/NIOS.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS: Generating NIOS "NIOS" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 11 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 10 connections
Info: merlin_translator_transform: After transform: 7 modules, 26 connections
Info: merlin_domain_transform: After transform: 14 modules, 70 connections
Info: merlin_router_transform: After transform: 18 modules, 86 connections
Info: merlin_network_to_switch_transform: After transform: 25 modules, 106 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 27 modules, 132 connections
Info: merlin_hierarchy_transform: After transform: 4 modules, 14 connections
Info: merlin_mm_transform: After transform: 4 modules, 14 connections
Info: merlin_interrupt_mapper_transform: After transform: 5 modules, 18 connections
Info: reset_adaptation_transform: After transform: 7 modules, 20 connections
Info: nios2_qsys_0: Starting RTL generation for module 'NIOS_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec {D:/program files/quartus/bin/eperlcmd.exe} -I {D:/program files/quartus/bin/perl/lib} -I {D:/program files/quartus/sopc_builder/bin/europa} -I {D:/program files/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/quartus/sopc_builder/bin} -I {D:/program files/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib} -I {D:/program files/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib} -I {D:/program files/quartus/../ip/altera/nios2_ip/altera_nios2} -I {D:/program files/quartus/../ip/altera/nios2_ip/altera_nios2} -- {D:/program files/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl} --name=NIOS_nios2_qsys_0 --dir=C:/Users/Albert/AppData/Local/Temp/alt6189_1400449029660510041.dir/0001_nios2_qsys_0_gen/ {--quartus_dir=D:/program files/quartus} --verilog --config=C:/Users/Albert/AppData/Local/Temp/alt6189_1400449029660510041.dir/0001_nios2_qsys_0_gen//NIOS_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2014.04.29 10:53:19 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2014.04.29 10:53:19 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2014.04.29 10:53:21 (*)   Couldn't query license setup in Quartus directory D:/program files/quartus
Info: nios2_qsys_0: # 2014.04.29 10:53:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2014.04.29 10:53:21 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2014.04.29 10:53:21 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2014.04.29 10:53:21 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2014.04.29 10:53:21 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2014.04.29 10:53:21 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2014.04.29 10:53:23 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2014.04.29 10:53:23 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2014.04.29 10:53:27 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'NIOS_nios2_qsys_0'
Info: nios2_qsys_0: "NIOS" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'NIOS_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec {D:/program files/quartus/bin/perl/bin/perl.exe} -I {D:/program files/quartus/bin/perl/lib} -I {D:/program files/quartus/sopc_builder/bin/europa} -I {D:/program files/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/quartus/sopc_builder/bin} -I {D:/program files/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2} -- {D:/program files/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl} --name=NIOS_onchip_memory2_0 --dir=C:/Users/Albert/AppData/Local/Temp/alt6189_1400449029660510041.dir/0002_onchip_memory2_0_gen/ {--quartus_dir=D:/program files/quartus} --verilog --config=C:/Users/Albert/AppData/Local/Temp/alt6189_1400449029660510041.dir/0002_onchip_memory2_0_gen//NIOS_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'NIOS_onchip_memory2_0'
Info: onchip_memory2_0: "NIOS" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pipeline_bridge_swap_transform: After transform: 24 modules, 75 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 24 modules, 75 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 24 modules, 75 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 24 modules, 75 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 24 modules, 75 connections
Info: mm_interconnect_0: "NIOS" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "NIOS" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "NIOS" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/Test/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: NIOS: Done "NIOS" with 16 modules, 30 files, 797283 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
