Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Sat Dec  7 21:32:56 2019
| Host         : eecs-digital-49 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 13616 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.337   -11399.578                   4698                29851        0.051        0.000                      0                29851        3.000        0.000                       0                 13623  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -5.003    -8798.279                   4188                28417        0.125        0.000                      0                28417        3.750        0.000                       0                 12988  
  clk_out2_clk_wiz_0         -0.346       -0.480                      2                 1422        0.158        0.000                      0                 1422        7.192        0.000                       0                   631  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -5.002    -8794.995                   4188                28417        0.125        0.000                      0                28417        3.750        0.000                       0                 12988  
  clk_out2_clk_wiz_0_1       -0.345       -0.477                      2                 1422        0.158        0.000                      0                 1422        7.192        0.000                       0                   631  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0         -4.216     -139.318                     47                   47        0.176        0.000                      0                   47  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -5.003    -8798.279                   4188                28417        0.051        0.000                      0                28417  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0         -4.215     -139.256                     47                   47        0.178        0.000                      0                   47  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0         -6.337    -2461.500                    461                  461        0.131        0.000                      0                  461  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0         -6.337    -2461.500                    461                  461        0.131        0.000                      0                  461  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         -0.346       -0.480                      2                 1422        0.078        0.000                      0                 1422  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -5.003    -8798.279                   4188                28417        0.051        0.000                      0                28417  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1       -4.216     -139.318                     47                   47        0.176        0.000                      0                   47  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -4.215     -139.256                     47                   47        0.178        0.000                      0                   47  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1       -6.336    -2460.883                    461                  461        0.132        0.000                      0                  461  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       -0.346       -0.480                      2                 1422        0.078        0.000                      0                 1422  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1       -6.336    -2460.883                    461                  461        0.132        0.000                      0                  461  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         4188  Failing Endpoints,  Worst Slack       -5.003ns,  Total Violation    -8798.279ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.003ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.856ns  (logic 10.734ns (72.252%)  route 4.122ns (27.748%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.709    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_0
    SLICE_X57Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.932 r  uut/audio_HP_sec_1/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    13.932    uut/audio_HP_sec_1/y_sum_reg[100]_i_1__2_n_7
    SLICE_X57Y123        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.474     8.453    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y123        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[100]/C
                         clock pessimism              0.488     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X57Y123        FDRE (Setup_fdre_C_D)        0.062     8.930    uut/audio_HP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                         -13.932    
  -------------------------------------------------------------------
                         slack                                 -5.003    

Slack (VIOLATED) :        -4.999ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.853ns  (logic 10.731ns (72.247%)  route 4.122ns (27.753%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.929 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    13.929    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_6
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.475     8.454    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[97]/C
                         clock pessimism              0.488     8.943    
                         clock uncertainty           -0.074     8.869    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062     8.931    uut/audio_HP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                 -4.999    

Slack (VIOLATED) :        -4.993ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.006ns  (logic 10.584ns (70.533%)  route 4.422ns (29.467%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.079 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.079    AM_BP_sec_1/y_sum_reg[96]_i_1_n_6
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.512     8.491    AM_BP_sec_1/clk_out1
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[97]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)        0.109     9.086    AM_BP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                         -14.079    
  -------------------------------------------------------------------
                         slack                                 -4.993    

Slack (VIOLATED) :        -4.985ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.998ns  (logic 10.576ns (70.518%)  route 4.422ns (29.482%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.071 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.071    AM_BP_sec_1/y_sum_reg[96]_i_1_n_4
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.512     8.491    AM_BP_sec_1/clk_out1
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[99]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)        0.109     9.086    AM_BP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                 -4.985    

Slack (VIOLATED) :        -4.978ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.832ns  (logic 10.710ns (72.207%)  route 4.122ns (27.793%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.908 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    13.908    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_4
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.475     8.454    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[99]/C
                         clock pessimism              0.488     8.943    
                         clock uncertainty           -0.074     8.869    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062     8.931    uut/audio_HP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -13.908    
  -------------------------------------------------------------------
                         slack                                 -4.978    

Slack (VIOLATED) :        -4.909ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.922ns  (logic 10.500ns (70.367%)  route 4.422ns (29.633%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.995 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.995    AM_BP_sec_1/y_sum_reg[96]_i_1_n_5
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.512     8.491    AM_BP_sec_1/clk_out1
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[98]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)        0.109     9.086    AM_BP_sec_1/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                         -13.995    
  -------------------------------------------------------------------
                         slack                                 -4.909    

Slack (VIOLATED) :        -4.904ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.758ns  (logic 10.636ns (72.068%)  route 4.122ns (27.932%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.834 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    13.834    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_5
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.475     8.454    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[98]/C
                         clock pessimism              0.488     8.943    
                         clock uncertainty           -0.074     8.869    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062     8.931    uut/audio_HP_sec_1/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                 -4.904    

Slack (VIOLATED) :        -4.902ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.019ns  (logic 10.597ns (70.556%)  route 4.422ns (29.444%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.873 r  AM_BP_sec_1/y_sum_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.873    AM_BP_sec_1/y_sum_reg[96]_i_1_n_0
    SLICE_X10Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.092 r  AM_BP_sec_1/y_sum_reg[100]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.092    AM_BP_sec_1/y_sum_reg[100]_i_1_n_7
    SLICE_X10Y150        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.687     8.667    AM_BP_sec_1/clk_out1
    SLICE_X10Y150        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/C
                         clock pessimism              0.488     9.155    
                         clock uncertainty           -0.074     9.081    
    SLICE_X10Y150        FDRE (Setup_fdre_C_D)        0.109     9.190    AM_BP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.190    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                 -4.902    

Slack (VIOLATED) :        -4.889ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.902ns  (logic 10.480ns (70.328%)  route 4.422ns (29.672%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.975 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.975    AM_BP_sec_1/y_sum_reg[96]_i_1_n_7
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.512     8.491    AM_BP_sec_1/clk_out1
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[96]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)        0.109     9.086    AM_BP_sec_1/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                 -4.889    

Slack (VIOLATED) :        -4.888ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.742ns  (logic 10.620ns (72.038%)  route 4.122ns (27.962%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.818 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    13.818    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_7
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.475     8.454    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[96]/C
                         clock pessimism              0.488     8.943    
                         clock uncertainty           -0.074     8.869    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062     8.931    uut/audio_HP_sec_1/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                 -4.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[9].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X48Y84         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[9].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[9].ff/Q
                         net (fo=1, routed)           0.101    -0.360    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[9]
    SLICE_X46Y85         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.832    -0.841    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X46Y85         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X46Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.485    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.378ns (76.823%)  route 0.114ns (23.177%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.571    -0.593    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X36Y99         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[15]/Q
                         net (fo=2, routed)           0.114    -0.351    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[17]
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.098    -0.253 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.253    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152    -0.101 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[2]
                         net (fo=18, routed)          0.000    -0.101    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/S[0]
    SLICE_X35Y100        FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.836    -0.837    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X35Y100        FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.102    -0.226    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.650%)  route 0.104ns (42.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.560    -0.604    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X36Y77         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[7]/Q
                         net (fo=1, routed)           0.104    -0.360    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[7]
    SLICE_X34Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.826    -0.847    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X34Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X34Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.485    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.268ns (54.160%)  route 0.227ns (45.840%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.564    -0.600    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[8]/Q
                         net (fo=2, routed)           0.227    -0.232    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[10]
    SLICE_X51Y97         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.105 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=11, routed)          0.000    -0.105    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/S[0]
    SLICE_X51Y97         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.836    -0.837    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X51Y97         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.504    -0.333    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.102    -0.231    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.595    -0.569    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X7Y69          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.318    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_data[6]
    SLICE_X6Y68          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.865    -0.808    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X6Y68          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][6]_srl16/CLK
                         clock pessimism              0.254    -0.554    
    SLICE_X6Y68          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.445    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/aclk
    SLICE_X35Y84         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/Q
                         net (fo=1, routed)           0.116    -0.341    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[0]
    SLICE_X34Y86         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X34Y86         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.254    -0.583    
    SLICE_X34Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.468    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.793%)  route 0.332ns (70.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.565    -0.599    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X35Y100        FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.332    -0.126    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/B[0]
    SLICE_X32Y92         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.841    -0.832    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X32Y92         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.070    -0.253    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/aclk
    SLICE_X51Y87         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.351    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[23]
    SLICE_X50Y86         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.830    -0.843    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X50Y86         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16/CLK
                         clock pessimism              0.255    -0.588    
    SLICE_X50Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.479    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[2].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][9]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X57Y51         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[2].gen_fdre[1].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[2].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.112    -0.345    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[9]
    SLICE_X56Y52         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][9]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X56Y52         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][9]_srl1/CLK
                         clock pessimism              0.255    -0.582    
    SLICE_X56Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.473    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][9]_srl1
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 AM_BP_sec_2/x_sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_2/y_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.311ns (59.366%)  route 0.213ns (40.634%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.554    -0.610    AM_BP_sec_2/clk_out1
    SLICE_X53Y136        FDRE                                         r  AM_BP_sec_2/x_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  AM_BP_sec_2/x_sum_reg[3]/Q
                         net (fo=5, routed)           0.213    -0.256    AM_BP_sec_2/x_sum_reg[3]
    SLICE_X50Y136        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.139 r  AM_BP_sec_2/y_reg[7][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.139    AM_BP_sec_2/y_reg[7][3]_i_1__0_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.086 r  AM_BP_sec_2/y_reg[7][7]_i_1__0/O[0]
                         net (fo=8, routed)           0.000    -0.086    AM_BP_sec_2/y_reg[7][7]_i_1__0_n_7
    SLICE_X50Y137        FDRE                                         r  AM_BP_sec_2/y_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.825    -0.848    AM_BP_sec_2/clk_out1
    SLICE_X50Y137        FDRE                                         r  AM_BP_sec_2/y_reg[0][4]/C
                         clock pessimism              0.504    -0.344    
    SLICE_X50Y137        FDRE (Hold_fdre_C_D)         0.130    -0.214    AM_BP_sec_2/y_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y66     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y66     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.346ns,  Total Violation       -0.480ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.346ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.498ns  (logic 8.380ns (54.073%)  route 7.118ns (45.927%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.355    13.763 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.578    14.341    xvga1/rgb[1]_i_2_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.327    14.668 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.668    xvga1_n_58
    SLICE_X13Y96         FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X13Y96         FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)        0.032    14.321    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -14.668    
  -------------------------------------------------------------------
                         slack                                 -0.346    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.283ns  (logic 8.148ns (53.316%)  route 7.135ns (46.684%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.326    13.734 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.595    14.328    xvga1/rgb[11]_i_3_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.452 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.452    xvga1_n_54
    SLICE_X15Y96         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X15Y96         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.029    14.318    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -14.452    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.145ns  (logic 8.148ns (53.798%)  route 6.997ns (46.202%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.634    13.432    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.326    13.758 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.433    14.191    xvga1/rgb[0]_i_2_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.315 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    14.315    xvga1_n_59
    SLICE_X13Y96         FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X13Y96         FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)        0.029    14.318    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -14.315    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.115ns  (logic 8.148ns (53.908%)  route 6.967ns (46.092%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.326    13.734 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.427    14.160    xvga1/rgb[11]_i_3_n_0
    SLICE_X15Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.284 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    14.284    xvga1_n_57
    SLICE_X15Y96         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X15Y96         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.031    14.320    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.004ns  (logic 8.148ns (54.307%)  route 6.856ns (45.693%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.326    13.734 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.316    14.049    xvga1/rgb[11]_i_3_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.173 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    14.173    xvga1_n_55
    SLICE_X15Y96         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X15Y96         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.032    14.321    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -14.173    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.999ns  (logic 8.148ns (54.325%)  route 6.851ns (45.675%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.326    13.734 r  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.311    14.044    xvga1/rgb[11]_i_3_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.168 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    14.168    xvga1_n_56
    SLICE_X15Y96         FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X15Y96         FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.031    14.320    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 my_buffer/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            plot/pixel_out_function_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.211ns  (logic 7.354ns (55.664%)  route 5.857ns (44.336%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 13.891 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.709    -0.831    my_buffer/clk_out2
    SLICE_X5Y102         FDRE                                         r  my_buffer/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  my_buffer/signal_out_reg[4]/Q
                         net (fo=3, routed)           1.448     1.073    plot/signal_in[4]
    SLICE_X11Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.197 r  plot/scaled_signal_height1_i_20/O
                         net (fo=1, routed)           0.000     1.197    plot/scaled_signal_height1_i_20_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.729 r  plot/scaled_signal_height1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.729    plot/scaled_signal_height1_i_15_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.843 r  plot/scaled_signal_height1_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.843    plot/scaled_signal_height1_i_14_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.065 r  plot/scaled_signal_height1_i_13/O[0]
                         net (fo=11, routed)          0.726     2.791    plot/A_0[22]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.807 f  plot/scaled_signal_height1/P[11]
                         net (fo=3, routed)           1.179     7.986    plot/scaled_signal_height1_n_94
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     8.110 r  plot/pixel_out_function[0]_i_40/O
                         net (fo=2, routed)           0.533     8.643    plot/p_0_in[0]
    SLICE_X12Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.238 r  plot/pixel_out_function_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.238    plot/pixel_out_function_reg[0]_i_30_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.457 r  plot/pixel_out_function_reg[0]_i_29/O[0]
                         net (fo=1, routed)           0.791    10.247    xvga1/pixel_out_function_reg[0]_i_4[2]
    SLICE_X14Y92         LUT6 (Prop_lut6_I2_O)        0.295    10.542 r  xvga1/pixel_out_function[0]_i_17/O
                         net (fo=1, routed)           0.000    10.542    plot/pixel_out_function_reg[0]_2[0]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.075 r  plot/pixel_out_function_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           1.181    12.256    xvga1/pixel_out_function_reg[0][0]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.380 r  xvga1/pixel_out_function[0]_i_1/O
                         net (fo=1, routed)           0.000    12.380    plot/pixel_out_function_reg[0]_0
    SLICE_X11Y94         FDRE                                         r  plot/pixel_out_function_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.527    13.891    plot/clk_out2
    SLICE_X11Y94         FDRE                                         r  plot/pixel_out_function_reg[0]/C
                         clock pessimism              0.480    14.372    
                         clock uncertainty           -0.079    14.292    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.029    14.321    plot/pixel_out_function_reg[0]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.129ns  (logic 1.960ns (16.160%)  route 10.169ns (83.840%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 13.968 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    my_trigger/clk_out2
    SLICE_X0Y96          FDRE                                         r  my_trigger/height_out_audio_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  my_trigger/height_out_audio_reg[5]/Q
                         net (fo=48, routed)          3.428     3.069    my_trigger/height_out_audio_reg[5]_0
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.124     3.193 r  my_trigger/FSM_sequential_state[1]_i_21/O
                         net (fo=21, routed)          2.071     5.264    my_trigger/trigger_adjust[5]
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     5.388 r  my_trigger/FSM_sequential_state[3]_i_299/O
                         net (fo=1, routed)           0.568     5.956    my_trigger/FSM_sequential_state[3]_i_299_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.354 r  my_trigger/FSM_sequential_state_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.354    my_trigger/FSM_sequential_state_reg[3]_i_222_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.511 r  my_trigger/FSM_sequential_state_reg[3]_i_127/CO[1]
                         net (fo=1, routed)           1.178     7.689    my_buffer/FSM_sequential_state[3]_i_15_3[0]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.329     8.018 f  my_buffer/FSM_sequential_state[3]_i_47/O
                         net (fo=1, routed)           1.547     9.565    AD9220/write_frame2_i_3_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.312    10.001    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.124    10.125 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    10.647    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.543    11.314    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.604    13.968    my_buffer/clk_out2
    SLICE_X6Y98          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/C
                         clock pessimism              0.559    14.528    
                         clock uncertainty           -0.079    14.448    
    SLICE_X6Y98          FDRE (Setup_fdre_C_CE)      -0.169    14.279    my_buffer/FSM_sequential_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.279    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.085ns  (logic 1.960ns (16.219%)  route 10.125ns (83.781%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 13.967 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    my_trigger/clk_out2
    SLICE_X0Y96          FDRE                                         r  my_trigger/height_out_audio_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  my_trigger/height_out_audio_reg[5]/Q
                         net (fo=48, routed)          3.428     3.069    my_trigger/height_out_audio_reg[5]_0
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.124     3.193 r  my_trigger/FSM_sequential_state[1]_i_21/O
                         net (fo=21, routed)          2.071     5.264    my_trigger/trigger_adjust[5]
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     5.388 r  my_trigger/FSM_sequential_state[3]_i_299/O
                         net (fo=1, routed)           0.568     5.956    my_trigger/FSM_sequential_state[3]_i_299_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.354 r  my_trigger/FSM_sequential_state_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.354    my_trigger/FSM_sequential_state_reg[3]_i_222_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.511 r  my_trigger/FSM_sequential_state_reg[3]_i_127/CO[1]
                         net (fo=1, routed)           1.178     7.689    my_buffer/FSM_sequential_state[3]_i_15_3[0]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.329     8.018 f  my_buffer/FSM_sequential_state[3]_i_47/O
                         net (fo=1, routed)           1.547     9.565    AD9220/write_frame2_i_3_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.312    10.001    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.124    10.125 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    10.647    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.499    11.270    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X7Y95          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    13.967    my_buffer/clk_out2
    SLICE_X7Y95          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/C
                         clock pessimism              0.559    14.527    
                         clock uncertainty           -0.079    14.447    
    SLICE_X7Y95          FDRE (Setup_fdre_C_CE)      -0.205    14.242    my_buffer/FSM_sequential_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.088ns  (logic 1.960ns (16.215%)  route 10.128ns (83.785%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 13.967 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    my_trigger/clk_out2
    SLICE_X0Y96          FDRE                                         r  my_trigger/height_out_audio_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  my_trigger/height_out_audio_reg[5]/Q
                         net (fo=48, routed)          3.428     3.069    my_trigger/height_out_audio_reg[5]_0
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.124     3.193 r  my_trigger/FSM_sequential_state[1]_i_21/O
                         net (fo=21, routed)          2.071     5.264    my_trigger/trigger_adjust[5]
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     5.388 r  my_trigger/FSM_sequential_state[3]_i_299/O
                         net (fo=1, routed)           0.568     5.956    my_trigger/FSM_sequential_state[3]_i_299_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.354 r  my_trigger/FSM_sequential_state_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.354    my_trigger/FSM_sequential_state_reg[3]_i_222_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.511 r  my_trigger/FSM_sequential_state_reg[3]_i_127/CO[1]
                         net (fo=1, routed)           1.178     7.689    my_buffer/FSM_sequential_state[3]_i_15_3[0]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.329     8.018 f  my_buffer/FSM_sequential_state[3]_i_47/O
                         net (fo=1, routed)           1.547     9.565    AD9220/write_frame2_i_3_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.312    10.001    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.124    10.125 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    10.647    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    11.273    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    13.967    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.559    14.527    
                         clock uncertainty           -0.079    14.447    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    14.278    my_buffer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                  3.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 encoder2_dt_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder2_dt_debounce/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.371ns (66.662%)  route 0.186ns (33.338%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.572    -0.592    encoder2_dt_debounce/clk_out2
    SLICE_X30Y99         FDRE                                         r  encoder2_dt_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  encoder2_dt_debounce/count_reg[3]/Q
                         net (fo=3, routed)           0.185    -0.243    encoder2_dt_debounce/count_reg[3]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.089 r  encoder2_dt_debounce/count_reg[0]_i_3__6/CO[3]
                         net (fo=1, routed)           0.001    -0.089    encoder2_dt_debounce/count_reg[0]_i_3__6_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.036 r  encoder2_dt_debounce/count_reg[4]_i_1__7/O[0]
                         net (fo=1, routed)           0.000    -0.036    encoder2_dt_debounce/count_reg[4]_i_1__7_n_7
    SLICE_X30Y100        FDRE                                         r  encoder2_dt_debounce/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.837    -0.836    encoder2_dt_debounce/clk_out2
    SLICE_X30Y100        FDRE                                         r  encoder2_dt_debounce/count_reg[4]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134    -0.193    encoder2_dt_debounce/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 my_buffer/past_signal7_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal8_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.513%)  route 0.112ns (37.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    my_buffer/clk_out2
    SLICE_X1Y103         FDRE                                         r  my_buffer/past_signal7_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  my_buffer/past_signal7_reg[9]/Q
                         net (fo=3, routed)           0.112    -0.314    my_buffer/past_signal7_reg[9]_0
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.045    -0.269 r  my_buffer/past_signal8[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    my_buffer/past_signal8[9]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  my_buffer/past_signal8_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.871    -0.802    my_buffer/clk_out2
    SLICE_X2Y103         FDRE                                         r  my_buffer/past_signal8_reg[9]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.121    -0.429    my_buffer/past_signal8_reg[9]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 my_buffer/past_signal14_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal15_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.661%)  route 0.085ns (31.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.596    -0.568    my_buffer/clk_out2
    SLICE_X5Y109         FDRE                                         r  my_buffer/past_signal14_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  my_buffer/past_signal14_reg[2]/Q
                         net (fo=3, routed)           0.085    -0.342    my_buffer/past_signal14_reg[2]_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I0_O)        0.045    -0.297 r  my_buffer/past_signal15[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    my_buffer/past_signal15[2]_i_1_n_0
    SLICE_X4Y109         FDRE                                         r  my_buffer/past_signal15_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.866    -0.806    my_buffer/clk_out2
    SLICE_X4Y109         FDRE                                         r  my_buffer/past_signal15_reg[2]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.092    -0.463    my_buffer/past_signal15_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_buffer/past_signal3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.164%)  route 0.118ns (38.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.597    -0.567    my_buffer/clk_out2
    SLICE_X7Y103         FDRE                                         r  my_buffer/past_signal3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  my_buffer/past_signal3_reg[4]/Q
                         net (fo=3, routed)           0.118    -0.308    my_buffer/past_signal3_reg[4]_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I0_O)        0.045    -0.263 r  my_buffer/past_signal4[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    my_buffer/past_signal4[4]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  my_buffer/past_signal4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.867    -0.805    my_buffer/clk_out2
    SLICE_X6Y104         FDRE                                         r  my_buffer/past_signal4_reg[4]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)         0.121    -0.430    my_buffer/past_signal4_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 encoder2_dt_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder2_dt_debounce/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.384ns (67.423%)  route 0.186ns (32.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.572    -0.592    encoder2_dt_debounce/clk_out2
    SLICE_X30Y99         FDRE                                         r  encoder2_dt_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  encoder2_dt_debounce/count_reg[3]/Q
                         net (fo=3, routed)           0.185    -0.243    encoder2_dt_debounce/count_reg[3]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.089 r  encoder2_dt_debounce/count_reg[0]_i_3__6/CO[3]
                         net (fo=1, routed)           0.001    -0.089    encoder2_dt_debounce/count_reg[0]_i_3__6_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.023 r  encoder2_dt_debounce/count_reg[4]_i_1__7/O[2]
                         net (fo=1, routed)           0.000    -0.023    encoder2_dt_debounce/count_reg[4]_i_1__7_n_5
    SLICE_X30Y100        FDRE                                         r  encoder2_dt_debounce/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.837    -0.836    encoder2_dt_debounce/clk_out2
    SLICE_X30Y100        FDRE                                         r  encoder2_dt_debounce/count_reg[6]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134    -0.193    encoder2_dt_debounce/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 my_buffer/past_signal6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.329%)  route 0.122ns (39.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    my_buffer/clk_out2
    SLICE_X3Y105         FDRE                                         r  my_buffer/past_signal6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  my_buffer/past_signal6_reg[5]/Q
                         net (fo=3, routed)           0.122    -0.303    my_buffer/past_signal6_reg[5]_0
    SLICE_X2Y106         LUT5 (Prop_lut5_I0_O)        0.045    -0.258 r  my_buffer/past_signal7[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    my_buffer/past_signal7[5]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  my_buffer/past_signal7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.871    -0.802    my_buffer/clk_out2
    SLICE_X2Y106         FDRE                                         r  my_buffer/past_signal7_reg[5]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.429    my_buffer/past_signal7_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_height/state_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_height/height_out_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.023%)  route 0.124ns (39.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.604    -0.560    my_height/clk_out2
    SLICE_X3Y95          FDRE                                         r  my_height/state_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  my_height/state_signal_reg[2]/Q
                         net (fo=17, routed)          0.124    -0.295    my_height/state_signal_reg_n_0_[2]
    SLICE_X2Y95          LUT4 (Prop_lut4_I2_O)        0.045    -0.250 r  my_height/height_out_signal[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.250    my_height/height_out_signal[7]_i_1__0_n_0
    SLICE_X2Y95          FDRE                                         r  my_height/height_out_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.877    -0.796    my_height/clk_out2
    SLICE_X2Y95          FDRE                                         r  my_height/height_out_signal_reg[7]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.121    -0.426    my_height/height_out_signal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 my_buffer/past_signal14_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal15_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.089%)  route 0.129ns (40.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.596    -0.568    my_buffer/clk_out2
    SLICE_X7Y107         FDRE                                         r  my_buffer/past_signal14_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  my_buffer/past_signal14_reg[8]/Q
                         net (fo=3, routed)           0.129    -0.298    my_buffer/past_signal14_reg[8]_0
    SLICE_X6Y105         LUT5 (Prop_lut5_I0_O)        0.045    -0.253 r  my_buffer/past_signal15[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    my_buffer/past_signal15[8]_i_1_n_0
    SLICE_X6Y105         FDRE                                         r  my_buffer/past_signal15_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.867    -0.805    my_buffer/clk_out2
    SLICE_X6Y105         FDRE                                         r  my_buffer/past_signal15_reg[8]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.121    -0.430    my_buffer/past_signal15_reg[8]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 my_height/state_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_height/height_out_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.638%)  route 0.126ns (40.362%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.604    -0.560    my_height/clk_out2
    SLICE_X3Y95          FDRE                                         r  my_height/state_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  my_height/state_signal_reg[2]/Q
                         net (fo=17, routed)          0.126    -0.293    my_height/state_signal_reg_n_0_[2]
    SLICE_X2Y95          LUT4 (Prop_lut4_I2_O)        0.045    -0.248 r  my_height/height_out_signal[11]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.248    my_height/height_out_signal[11]_i_2__0_n_0
    SLICE_X2Y95          FDRE                                         r  my_height/height_out_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.877    -0.796    my_height/clk_out2
    SLICE_X2Y95          FDRE                                         r  my_height/height_out_signal_reg[11]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.120    -0.427    my_height/height_out_signal_reg[11]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_buffer/past_signal13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal14_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.596    -0.568    my_buffer/clk_out2
    SLICE_X4Y109         FDRE                                         r  my_buffer/past_signal13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  my_buffer/past_signal13_reg[2]/Q
                         net (fo=3, routed)           0.099    -0.328    my_buffer/past_signal13_reg[2]_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I0_O)        0.045    -0.283 r  my_buffer/past_signal14[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    my_buffer/past_signal14[2]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  my_buffer/past_signal14_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.866    -0.806    my_buffer/clk_out2
    SLICE_X5Y109         FDRE                                         r  my_buffer/past_signal14_reg[2]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.092    -0.463    my_buffer/past_signal14_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y39     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y39     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y40     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y40     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y17   clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y96     rgb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X15Y96     rgb_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y96     rgb_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X15Y96     rgb_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y96     rgb_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y96     rgb_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y96     rgb_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y96     rgb_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y96     rgb_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y96     rgb_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y96     rgb_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y96     rgb_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         4188  Failing Endpoints,  Worst Slack       -5.002ns,  Total Violation    -8794.995ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.002ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.856ns  (logic 10.734ns (72.252%)  route 4.122ns (27.748%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.709    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_0
    SLICE_X57Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.932 r  uut/audio_HP_sec_1/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    13.932    uut/audio_HP_sec_1/y_sum_reg[100]_i_1__2_n_7
    SLICE_X57Y123        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.474     8.453    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y123        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[100]/C
                         clock pessimism              0.488     8.942    
                         clock uncertainty           -0.073     8.868    
    SLICE_X57Y123        FDRE (Setup_fdre_C_D)        0.062     8.930    uut/audio_HP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                         -13.932    
  -------------------------------------------------------------------
                         slack                                 -5.002    

Slack (VIOLATED) :        -4.998ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.853ns  (logic 10.731ns (72.247%)  route 4.122ns (27.753%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.929 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    13.929    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_6
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.475     8.454    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[97]/C
                         clock pessimism              0.488     8.943    
                         clock uncertainty           -0.073     8.869    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062     8.931    uut/audio_HP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                 -4.998    

Slack (VIOLATED) :        -4.992ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.006ns  (logic 10.584ns (70.533%)  route 4.422ns (29.467%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.079 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.079    AM_BP_sec_1/y_sum_reg[96]_i_1_n_6
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.512     8.491    AM_BP_sec_1/clk_out1
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[97]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.073     8.978    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)        0.109     9.087    AM_BP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                         -14.079    
  -------------------------------------------------------------------
                         slack                                 -4.992    

Slack (VIOLATED) :        -4.984ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.998ns  (logic 10.576ns (70.518%)  route 4.422ns (29.482%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.071 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.071    AM_BP_sec_1/y_sum_reg[96]_i_1_n_4
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.512     8.491    AM_BP_sec_1/clk_out1
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[99]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.073     8.978    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)        0.109     9.087    AM_BP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                 -4.984    

Slack (VIOLATED) :        -4.977ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.832ns  (logic 10.710ns (72.207%)  route 4.122ns (27.793%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.908 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    13.908    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_4
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.475     8.454    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[99]/C
                         clock pessimism              0.488     8.943    
                         clock uncertainty           -0.073     8.869    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062     8.931    uut/audio_HP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -13.908    
  -------------------------------------------------------------------
                         slack                                 -4.977    

Slack (VIOLATED) :        -4.908ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.922ns  (logic 10.500ns (70.367%)  route 4.422ns (29.633%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.995 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.995    AM_BP_sec_1/y_sum_reg[96]_i_1_n_5
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.512     8.491    AM_BP_sec_1/clk_out1
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[98]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.073     8.978    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)        0.109     9.087    AM_BP_sec_1/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                         -13.995    
  -------------------------------------------------------------------
                         slack                                 -4.908    

Slack (VIOLATED) :        -4.903ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.758ns  (logic 10.636ns (72.068%)  route 4.122ns (27.932%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.834 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    13.834    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_5
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.475     8.454    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[98]/C
                         clock pessimism              0.488     8.943    
                         clock uncertainty           -0.073     8.869    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062     8.931    uut/audio_HP_sec_1/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                 -4.903    

Slack (VIOLATED) :        -4.902ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.019ns  (logic 10.597ns (70.556%)  route 4.422ns (29.444%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.873 r  AM_BP_sec_1/y_sum_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.873    AM_BP_sec_1/y_sum_reg[96]_i_1_n_0
    SLICE_X10Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.092 r  AM_BP_sec_1/y_sum_reg[100]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.092    AM_BP_sec_1/y_sum_reg[100]_i_1_n_7
    SLICE_X10Y150        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.687     8.667    AM_BP_sec_1/clk_out1
    SLICE_X10Y150        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/C
                         clock pessimism              0.488     9.155    
                         clock uncertainty           -0.073     9.082    
    SLICE_X10Y150        FDRE (Setup_fdre_C_D)        0.109     9.191    AM_BP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.191    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                 -4.902    

Slack (VIOLATED) :        -4.888ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.902ns  (logic 10.480ns (70.328%)  route 4.422ns (29.672%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.975 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.975    AM_BP_sec_1/y_sum_reg[96]_i_1_n_7
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.512     8.491    AM_BP_sec_1/clk_out1
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[96]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.073     8.978    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)        0.109     9.087    AM_BP_sec_1/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                 -4.888    

Slack (VIOLATED) :        -4.887ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.742ns  (logic 10.620ns (72.038%)  route 4.122ns (27.962%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.818 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    13.818    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_7
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.475     8.454    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[96]/C
                         clock pessimism              0.488     8.943    
                         clock uncertainty           -0.073     8.869    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062     8.931    uut/audio_HP_sec_1/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                 -4.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[9].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X48Y84         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[9].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[9].ff/Q
                         net (fo=1, routed)           0.101    -0.360    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[9]
    SLICE_X46Y85         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.832    -0.841    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X46Y85         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X46Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.485    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.378ns (76.823%)  route 0.114ns (23.177%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.571    -0.593    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X36Y99         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[15]/Q
                         net (fo=2, routed)           0.114    -0.351    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[17]
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.098    -0.253 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.253    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152    -0.101 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[2]
                         net (fo=18, routed)          0.000    -0.101    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/S[0]
    SLICE_X35Y100        FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.836    -0.837    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X35Y100        FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.102    -0.226    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.650%)  route 0.104ns (42.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.560    -0.604    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X36Y77         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[7]/Q
                         net (fo=1, routed)           0.104    -0.360    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[7]
    SLICE_X34Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.826    -0.847    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X34Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X34Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.485    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.268ns (54.160%)  route 0.227ns (45.840%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.564    -0.600    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[8]/Q
                         net (fo=2, routed)           0.227    -0.232    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[10]
    SLICE_X51Y97         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.105 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=11, routed)          0.000    -0.105    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/S[0]
    SLICE_X51Y97         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.836    -0.837    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X51Y97         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.504    -0.333    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.102    -0.231    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.595    -0.569    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X7Y69          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.318    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_data[6]
    SLICE_X6Y68          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.865    -0.808    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X6Y68          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][6]_srl16/CLK
                         clock pessimism              0.254    -0.554    
    SLICE_X6Y68          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.445    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/aclk
    SLICE_X35Y84         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/Q
                         net (fo=1, routed)           0.116    -0.341    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[0]
    SLICE_X34Y86         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X34Y86         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.254    -0.583    
    SLICE_X34Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.468    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.793%)  route 0.332ns (70.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.565    -0.599    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X35Y100        FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.332    -0.126    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/B[0]
    SLICE_X32Y92         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.841    -0.832    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X32Y92         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.070    -0.253    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/aclk
    SLICE_X51Y87         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.351    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[23]
    SLICE_X50Y86         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.830    -0.843    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X50Y86         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16/CLK
                         clock pessimism              0.255    -0.588    
    SLICE_X50Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.479    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[2].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][9]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X57Y51         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[2].gen_fdre[1].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[2].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.112    -0.345    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[9]
    SLICE_X56Y52         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][9]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X56Y52         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][9]_srl1/CLK
                         clock pessimism              0.255    -0.582    
    SLICE_X56Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.473    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][9]_srl1
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 AM_BP_sec_2/x_sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_2/y_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.311ns (59.366%)  route 0.213ns (40.634%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.554    -0.610    AM_BP_sec_2/clk_out1
    SLICE_X53Y136        FDRE                                         r  AM_BP_sec_2/x_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  AM_BP_sec_2/x_sum_reg[3]/Q
                         net (fo=5, routed)           0.213    -0.256    AM_BP_sec_2/x_sum_reg[3]
    SLICE_X50Y136        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.139 r  AM_BP_sec_2/y_reg[7][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.139    AM_BP_sec_2/y_reg[7][3]_i_1__0_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.086 r  AM_BP_sec_2/y_reg[7][7]_i_1__0/O[0]
                         net (fo=8, routed)           0.000    -0.086    AM_BP_sec_2/y_reg[7][7]_i_1__0_n_7
    SLICE_X50Y137        FDRE                                         r  AM_BP_sec_2/y_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.825    -0.848    AM_BP_sec_2/clk_out1
    SLICE_X50Y137        FDRE                                         r  AM_BP_sec_2/y_reg[0][4]/C
                         clock pessimism              0.504    -0.344    
    SLICE_X50Y137        FDRE (Hold_fdre_C_D)         0.130    -0.214    AM_BP_sec_2/y_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y66     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y66     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y68     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y69     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.345ns,  Total Violation       -0.477ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.345ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.498ns  (logic 8.380ns (54.073%)  route 7.118ns (45.927%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.355    13.763 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.578    14.341    xvga1/rgb[1]_i_2_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.327    14.668 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.668    xvga1_n_58
    SLICE_X13Y96         FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X13Y96         FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.078    14.291    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)        0.032    14.323    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                         -14.668    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.133ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.283ns  (logic 8.148ns (53.316%)  route 7.135ns (46.684%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.326    13.734 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.595    14.328    xvga1/rgb[11]_i_3_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.452 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.452    xvga1_n_54
    SLICE_X15Y96         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X15Y96         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.078    14.291    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.029    14.320    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -14.452    
  -------------------------------------------------------------------
                         slack                                 -0.133    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.145ns  (logic 8.148ns (53.798%)  route 6.997ns (46.202%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.634    13.432    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.326    13.758 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.433    14.191    xvga1/rgb[0]_i_2_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.315 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    14.315    xvga1_n_59
    SLICE_X13Y96         FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X13Y96         FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.078    14.291    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)        0.029    14.320    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -14.315    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.115ns  (logic 8.148ns (53.908%)  route 6.967ns (46.092%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.326    13.734 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.427    14.160    xvga1/rgb[11]_i_3_n_0
    SLICE_X15Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.284 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    14.284    xvga1_n_57
    SLICE_X15Y96         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X15Y96         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.078    14.291    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.031    14.322    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.004ns  (logic 8.148ns (54.307%)  route 6.856ns (45.693%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.326    13.734 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.316    14.049    xvga1/rgb[11]_i_3_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.173 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    14.173    xvga1_n_55
    SLICE_X15Y96         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X15Y96         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.078    14.291    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.032    14.323    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                         -14.173    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.999ns  (logic 8.148ns (54.325%)  route 6.851ns (45.675%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.326    13.734 r  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.311    14.044    xvga1/rgb[11]_i_3_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.168 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    14.168    xvga1_n_56
    SLICE_X15Y96         FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X15Y96         FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.078    14.291    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.031    14.322    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 my_buffer/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            plot/pixel_out_function_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.211ns  (logic 7.354ns (55.664%)  route 5.857ns (44.336%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 13.891 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.709    -0.831    my_buffer/clk_out2
    SLICE_X5Y102         FDRE                                         r  my_buffer/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  my_buffer/signal_out_reg[4]/Q
                         net (fo=3, routed)           1.448     1.073    plot/signal_in[4]
    SLICE_X11Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.197 r  plot/scaled_signal_height1_i_20/O
                         net (fo=1, routed)           0.000     1.197    plot/scaled_signal_height1_i_20_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.729 r  plot/scaled_signal_height1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.729    plot/scaled_signal_height1_i_15_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.843 r  plot/scaled_signal_height1_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.843    plot/scaled_signal_height1_i_14_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.065 r  plot/scaled_signal_height1_i_13/O[0]
                         net (fo=11, routed)          0.726     2.791    plot/A_0[22]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.807 f  plot/scaled_signal_height1/P[11]
                         net (fo=3, routed)           1.179     7.986    plot/scaled_signal_height1_n_94
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     8.110 r  plot/pixel_out_function[0]_i_40/O
                         net (fo=2, routed)           0.533     8.643    plot/p_0_in[0]
    SLICE_X12Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.238 r  plot/pixel_out_function_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.238    plot/pixel_out_function_reg[0]_i_30_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.457 r  plot/pixel_out_function_reg[0]_i_29/O[0]
                         net (fo=1, routed)           0.791    10.247    xvga1/pixel_out_function_reg[0]_i_4[2]
    SLICE_X14Y92         LUT6 (Prop_lut6_I2_O)        0.295    10.542 r  xvga1/pixel_out_function[0]_i_17/O
                         net (fo=1, routed)           0.000    10.542    plot/pixel_out_function_reg[0]_2[0]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.075 r  plot/pixel_out_function_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           1.181    12.256    xvga1/pixel_out_function_reg[0][0]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.380 r  xvga1/pixel_out_function[0]_i_1/O
                         net (fo=1, routed)           0.000    12.380    plot/pixel_out_function_reg[0]_0
    SLICE_X11Y94         FDRE                                         r  plot/pixel_out_function_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.527    13.891    plot/clk_out2
    SLICE_X11Y94         FDRE                                         r  plot/pixel_out_function_reg[0]/C
                         clock pessimism              0.480    14.372    
                         clock uncertainty           -0.078    14.294    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.029    14.323    plot/pixel_out_function_reg[0]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.129ns  (logic 1.960ns (16.160%)  route 10.169ns (83.840%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 13.968 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    my_trigger/clk_out2
    SLICE_X0Y96          FDRE                                         r  my_trigger/height_out_audio_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  my_trigger/height_out_audio_reg[5]/Q
                         net (fo=48, routed)          3.428     3.069    my_trigger/height_out_audio_reg[5]_0
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.124     3.193 r  my_trigger/FSM_sequential_state[1]_i_21/O
                         net (fo=21, routed)          2.071     5.264    my_trigger/trigger_adjust[5]
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     5.388 r  my_trigger/FSM_sequential_state[3]_i_299/O
                         net (fo=1, routed)           0.568     5.956    my_trigger/FSM_sequential_state[3]_i_299_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.354 r  my_trigger/FSM_sequential_state_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.354    my_trigger/FSM_sequential_state_reg[3]_i_222_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.511 r  my_trigger/FSM_sequential_state_reg[3]_i_127/CO[1]
                         net (fo=1, routed)           1.178     7.689    my_buffer/FSM_sequential_state[3]_i_15_3[0]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.329     8.018 f  my_buffer/FSM_sequential_state[3]_i_47/O
                         net (fo=1, routed)           1.547     9.565    AD9220/write_frame2_i_3_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.312    10.001    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.124    10.125 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    10.647    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.543    11.314    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.604    13.968    my_buffer/clk_out2
    SLICE_X6Y98          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/C
                         clock pessimism              0.559    14.528    
                         clock uncertainty           -0.078    14.450    
    SLICE_X6Y98          FDRE (Setup_fdre_C_CE)      -0.169    14.281    my_buffer/FSM_sequential_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.281    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.085ns  (logic 1.960ns (16.219%)  route 10.125ns (83.781%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 13.967 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    my_trigger/clk_out2
    SLICE_X0Y96          FDRE                                         r  my_trigger/height_out_audio_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  my_trigger/height_out_audio_reg[5]/Q
                         net (fo=48, routed)          3.428     3.069    my_trigger/height_out_audio_reg[5]_0
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.124     3.193 r  my_trigger/FSM_sequential_state[1]_i_21/O
                         net (fo=21, routed)          2.071     5.264    my_trigger/trigger_adjust[5]
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     5.388 r  my_trigger/FSM_sequential_state[3]_i_299/O
                         net (fo=1, routed)           0.568     5.956    my_trigger/FSM_sequential_state[3]_i_299_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.354 r  my_trigger/FSM_sequential_state_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.354    my_trigger/FSM_sequential_state_reg[3]_i_222_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.511 r  my_trigger/FSM_sequential_state_reg[3]_i_127/CO[1]
                         net (fo=1, routed)           1.178     7.689    my_buffer/FSM_sequential_state[3]_i_15_3[0]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.329     8.018 f  my_buffer/FSM_sequential_state[3]_i_47/O
                         net (fo=1, routed)           1.547     9.565    AD9220/write_frame2_i_3_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.312    10.001    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.124    10.125 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    10.647    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.499    11.270    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X7Y95          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    13.967    my_buffer/clk_out2
    SLICE_X7Y95          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/C
                         clock pessimism              0.559    14.527    
                         clock uncertainty           -0.078    14.449    
    SLICE_X7Y95          FDRE (Setup_fdre_C_CE)      -0.205    14.244    my_buffer/FSM_sequential_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.088ns  (logic 1.960ns (16.215%)  route 10.128ns (83.785%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 13.967 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    my_trigger/clk_out2
    SLICE_X0Y96          FDRE                                         r  my_trigger/height_out_audio_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  my_trigger/height_out_audio_reg[5]/Q
                         net (fo=48, routed)          3.428     3.069    my_trigger/height_out_audio_reg[5]_0
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.124     3.193 r  my_trigger/FSM_sequential_state[1]_i_21/O
                         net (fo=21, routed)          2.071     5.264    my_trigger/trigger_adjust[5]
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     5.388 r  my_trigger/FSM_sequential_state[3]_i_299/O
                         net (fo=1, routed)           0.568     5.956    my_trigger/FSM_sequential_state[3]_i_299_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.354 r  my_trigger/FSM_sequential_state_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.354    my_trigger/FSM_sequential_state_reg[3]_i_222_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.511 r  my_trigger/FSM_sequential_state_reg[3]_i_127/CO[1]
                         net (fo=1, routed)           1.178     7.689    my_buffer/FSM_sequential_state[3]_i_15_3[0]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.329     8.018 f  my_buffer/FSM_sequential_state[3]_i_47/O
                         net (fo=1, routed)           1.547     9.565    AD9220/write_frame2_i_3_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.312    10.001    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.124    10.125 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    10.647    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    11.273    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    13.967    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.559    14.527    
                         clock uncertainty           -0.078    14.449    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    14.280    my_buffer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                  3.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 encoder2_dt_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder2_dt_debounce/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.371ns (66.662%)  route 0.186ns (33.338%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.572    -0.592    encoder2_dt_debounce/clk_out2
    SLICE_X30Y99         FDRE                                         r  encoder2_dt_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  encoder2_dt_debounce/count_reg[3]/Q
                         net (fo=3, routed)           0.185    -0.243    encoder2_dt_debounce/count_reg[3]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.089 r  encoder2_dt_debounce/count_reg[0]_i_3__6/CO[3]
                         net (fo=1, routed)           0.001    -0.089    encoder2_dt_debounce/count_reg[0]_i_3__6_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.036 r  encoder2_dt_debounce/count_reg[4]_i_1__7/O[0]
                         net (fo=1, routed)           0.000    -0.036    encoder2_dt_debounce/count_reg[4]_i_1__7_n_7
    SLICE_X30Y100        FDRE                                         r  encoder2_dt_debounce/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.837    -0.836    encoder2_dt_debounce/clk_out2
    SLICE_X30Y100        FDRE                                         r  encoder2_dt_debounce/count_reg[4]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134    -0.193    encoder2_dt_debounce/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 my_buffer/past_signal7_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal8_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.513%)  route 0.112ns (37.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    my_buffer/clk_out2
    SLICE_X1Y103         FDRE                                         r  my_buffer/past_signal7_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  my_buffer/past_signal7_reg[9]/Q
                         net (fo=3, routed)           0.112    -0.314    my_buffer/past_signal7_reg[9]_0
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.045    -0.269 r  my_buffer/past_signal8[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    my_buffer/past_signal8[9]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  my_buffer/past_signal8_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.871    -0.802    my_buffer/clk_out2
    SLICE_X2Y103         FDRE                                         r  my_buffer/past_signal8_reg[9]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.121    -0.429    my_buffer/past_signal8_reg[9]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 my_buffer/past_signal14_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal15_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.661%)  route 0.085ns (31.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.596    -0.568    my_buffer/clk_out2
    SLICE_X5Y109         FDRE                                         r  my_buffer/past_signal14_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  my_buffer/past_signal14_reg[2]/Q
                         net (fo=3, routed)           0.085    -0.342    my_buffer/past_signal14_reg[2]_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I0_O)        0.045    -0.297 r  my_buffer/past_signal15[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    my_buffer/past_signal15[2]_i_1_n_0
    SLICE_X4Y109         FDRE                                         r  my_buffer/past_signal15_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.866    -0.806    my_buffer/clk_out2
    SLICE_X4Y109         FDRE                                         r  my_buffer/past_signal15_reg[2]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.092    -0.463    my_buffer/past_signal15_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_buffer/past_signal3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.164%)  route 0.118ns (38.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.597    -0.567    my_buffer/clk_out2
    SLICE_X7Y103         FDRE                                         r  my_buffer/past_signal3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  my_buffer/past_signal3_reg[4]/Q
                         net (fo=3, routed)           0.118    -0.308    my_buffer/past_signal3_reg[4]_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I0_O)        0.045    -0.263 r  my_buffer/past_signal4[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    my_buffer/past_signal4[4]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  my_buffer/past_signal4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.867    -0.805    my_buffer/clk_out2
    SLICE_X6Y104         FDRE                                         r  my_buffer/past_signal4_reg[4]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)         0.121    -0.430    my_buffer/past_signal4_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 encoder2_dt_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder2_dt_debounce/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.384ns (67.423%)  route 0.186ns (32.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.572    -0.592    encoder2_dt_debounce/clk_out2
    SLICE_X30Y99         FDRE                                         r  encoder2_dt_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  encoder2_dt_debounce/count_reg[3]/Q
                         net (fo=3, routed)           0.185    -0.243    encoder2_dt_debounce/count_reg[3]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.089 r  encoder2_dt_debounce/count_reg[0]_i_3__6/CO[3]
                         net (fo=1, routed)           0.001    -0.089    encoder2_dt_debounce/count_reg[0]_i_3__6_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.023 r  encoder2_dt_debounce/count_reg[4]_i_1__7/O[2]
                         net (fo=1, routed)           0.000    -0.023    encoder2_dt_debounce/count_reg[4]_i_1__7_n_5
    SLICE_X30Y100        FDRE                                         r  encoder2_dt_debounce/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.837    -0.836    encoder2_dt_debounce/clk_out2
    SLICE_X30Y100        FDRE                                         r  encoder2_dt_debounce/count_reg[6]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134    -0.193    encoder2_dt_debounce/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 my_buffer/past_signal6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.329%)  route 0.122ns (39.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    my_buffer/clk_out2
    SLICE_X3Y105         FDRE                                         r  my_buffer/past_signal6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  my_buffer/past_signal6_reg[5]/Q
                         net (fo=3, routed)           0.122    -0.303    my_buffer/past_signal6_reg[5]_0
    SLICE_X2Y106         LUT5 (Prop_lut5_I0_O)        0.045    -0.258 r  my_buffer/past_signal7[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    my_buffer/past_signal7[5]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  my_buffer/past_signal7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.871    -0.802    my_buffer/clk_out2
    SLICE_X2Y106         FDRE                                         r  my_buffer/past_signal7_reg[5]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.429    my_buffer/past_signal7_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_height/state_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_height/height_out_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.023%)  route 0.124ns (39.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.604    -0.560    my_height/clk_out2
    SLICE_X3Y95          FDRE                                         r  my_height/state_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  my_height/state_signal_reg[2]/Q
                         net (fo=17, routed)          0.124    -0.295    my_height/state_signal_reg_n_0_[2]
    SLICE_X2Y95          LUT4 (Prop_lut4_I2_O)        0.045    -0.250 r  my_height/height_out_signal[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.250    my_height/height_out_signal[7]_i_1__0_n_0
    SLICE_X2Y95          FDRE                                         r  my_height/height_out_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.877    -0.796    my_height/clk_out2
    SLICE_X2Y95          FDRE                                         r  my_height/height_out_signal_reg[7]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.121    -0.426    my_height/height_out_signal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 my_buffer/past_signal14_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal15_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.089%)  route 0.129ns (40.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.596    -0.568    my_buffer/clk_out2
    SLICE_X7Y107         FDRE                                         r  my_buffer/past_signal14_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  my_buffer/past_signal14_reg[8]/Q
                         net (fo=3, routed)           0.129    -0.298    my_buffer/past_signal14_reg[8]_0
    SLICE_X6Y105         LUT5 (Prop_lut5_I0_O)        0.045    -0.253 r  my_buffer/past_signal15[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    my_buffer/past_signal15[8]_i_1_n_0
    SLICE_X6Y105         FDRE                                         r  my_buffer/past_signal15_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.867    -0.805    my_buffer/clk_out2
    SLICE_X6Y105         FDRE                                         r  my_buffer/past_signal15_reg[8]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.121    -0.430    my_buffer/past_signal15_reg[8]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 my_height/state_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_height/height_out_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.638%)  route 0.126ns (40.362%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.604    -0.560    my_height/clk_out2
    SLICE_X3Y95          FDRE                                         r  my_height/state_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  my_height/state_signal_reg[2]/Q
                         net (fo=17, routed)          0.126    -0.293    my_height/state_signal_reg_n_0_[2]
    SLICE_X2Y95          LUT4 (Prop_lut4_I2_O)        0.045    -0.248 r  my_height/height_out_signal[11]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.248    my_height/height_out_signal[11]_i_2__0_n_0
    SLICE_X2Y95          FDRE                                         r  my_height/height_out_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.877    -0.796    my_height/clk_out2
    SLICE_X2Y95          FDRE                                         r  my_height/height_out_signal_reg[11]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.120    -0.427    my_height/height_out_signal_reg[11]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_buffer/past_signal13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal14_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.596    -0.568    my_buffer/clk_out2
    SLICE_X4Y109         FDRE                                         r  my_buffer/past_signal13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  my_buffer/past_signal13_reg[2]/Q
                         net (fo=3, routed)           0.099    -0.328    my_buffer/past_signal13_reg[2]_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I0_O)        0.045    -0.283 r  my_buffer/past_signal14[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    my_buffer/past_signal14[2]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  my_buffer/past_signal14_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.866    -0.806    my_buffer/clk_out2
    SLICE_X5Y109         FDRE                                         r  my_buffer/past_signal14_reg[2]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.092    -0.463    my_buffer/past_signal14_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y39     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y39     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y40     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y40     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y17   clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y96     rgb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X15Y96     rgb_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y96     rgb_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X15Y96     rgb_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y96     rgb_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y96     rgb_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y96     rgb_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y96     rgb_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y96     rgb_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y96     rgb_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y96     rgb_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y96     rgb_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           47  Failing Endpoints,  Worst Slack       -4.216ns,  Total Violation     -139.318ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.216ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        4.053ns  (logic 0.580ns (14.310%)  route 3.473ns (85.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 168.338 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.647   168.338    xvga1/clk_out2
    SLICE_X11Y95         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.456   168.794 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          2.419   171.213    xvga1/hcount_out[8]
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124   171.337 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.054   172.391    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.199   168.741    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   168.175    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.175    
                         arrival time                        -172.391    
  -------------------------------------------------------------------
                         slack                                 -4.216    

Slack (VIOLATED) :        -3.828ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.666ns  (logic 0.773ns (21.085%)  route 2.893ns (78.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X8Y96          FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.478   168.815 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          1.819   170.634    xvga1/hcount_out[3]
    SLICE_X10Y90         LUT6 (Prop_lut6_I0_O)        0.295   170.929 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           1.074   172.003    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.199   168.741    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   168.175    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.175    
                         arrival time                        -172.003    
  -------------------------------------------------------------------
                         slack                                 -3.828    

Slack (VIOLATED) :        -3.767ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.527ns  (logic 0.580ns (16.445%)  route 2.947ns (83.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 168.415 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.724   168.415    xvga1/clk_out2
    SLICE_X5Y95          FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456   168.871 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.876   170.747    xvga1/hcount_out[7]
    SLICE_X8Y89          LUT6 (Prop_lut6_I1_O)        0.124   170.871 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.071   171.942    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.199   168.741    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566   168.175    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.175    
                         arrival time                        -171.942    
  -------------------------------------------------------------------
                         slack                                 -3.767    

Slack (VIOLATED) :        -3.729ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.998%)  route 2.925ns (82.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X12Y95         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          2.058   170.913    xvga1/hcount_out[4]
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124   171.037 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.867   171.904    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.199   168.741    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   168.175    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.175    
                         arrival time                        -171.904    
  -------------------------------------------------------------------
                         slack                                 -3.729    

Slack (VIOLATED) :        -3.681ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.519ns  (logic 0.773ns (21.968%)  route 2.746ns (78.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X8Y96          FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.478   168.815 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          1.688   170.503    xvga1/hcount_out[3]
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.295   170.798 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.058   171.856    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.199   168.741    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   168.175    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.175    
                         arrival time                        -171.856    
  -------------------------------------------------------------------
                         slack                                 -3.681    

Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.511ns  (logic 0.773ns (22.018%)  route 2.738ns (77.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X8Y96          FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.478   168.815 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          1.671   170.486    xvga1/hcount_out[3]
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.295   170.781 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.067   171.848    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.199   168.741    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566   168.175    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.175    
                         arrival time                        -171.848    
  -------------------------------------------------------------------
                         slack                                 -3.673    

Slack (VIOLATED) :        -3.574ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.130ns  (logic 0.604ns (19.297%)  route 2.526ns (80.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 168.415 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.724   168.415    xvga1/clk_out2
    SLICE_X5Y95          FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456   168.871 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.744   170.615    xvga1/hcount_out[7]
    SLICE_X8Y89          LUT5 (Prop_lut5_I4_O)        0.148   170.763 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.782   171.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.199   168.741    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.770   167.971    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        167.971    
                         arrival time                        -171.545    
  -------------------------------------------------------------------
                         slack                                 -3.574    

Slack (VIOLATED) :        -3.489ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.327ns  (logic 0.642ns (19.296%)  route 2.685ns (80.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X8Y94          FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=31, routed)          1.762   170.617    xvga1/hcount_out[6]
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.124   170.741 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.923   171.664    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.199   168.741    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566   168.175    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.175    
                         arrival time                        -171.664    
  -------------------------------------------------------------------
                         slack                                 -3.489    

Slack (VIOLATED) :        -3.432ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.881ns  (logic 1.714ns (44.165%)  route 2.167ns (55.835%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 168.581 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.824ns = ( 168.407 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.716   168.407    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456   168.863 r  is_fast_reg/Q
                         net (fo=13, routed)          1.338   170.201    adjust_frequency/is_fast
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.124   170.325 r  adjust_frequency/center_frequency_out[7]_i_4/O
                         net (fo=1, routed)           0.000   170.325    adjust_frequency/center_frequency_out[7]_i_4_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   170.726 r  adjust_frequency/center_frequency_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.726    adjust_frequency/center_frequency_out_reg[7]_i_2_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.840 r  adjust_frequency/center_frequency_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.840    adjust_frequency/center_frequency_out_reg[11]_i_2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   171.153 r  adjust_frequency/center_frequency_out_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.829   171.982    adjust_frequency/in6[15]
    SLICE_X6Y89          LUT3 (Prop_lut3_I0_O)        0.306   172.288 r  adjust_frequency/center_frequency_out[15]_i_1/O
                         net (fo=1, routed)           0.000   172.288    adjust_frequency/center_frequency_out0_in[15]
    SLICE_X6Y89          FDRE                                         r  adjust_frequency/center_frequency_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.601   168.581    adjust_frequency/clk_out1
    SLICE_X6Y89          FDRE                                         r  adjust_frequency/center_frequency_out_reg[15]/C
                         clock pessimism              0.395   168.976    
                         clock uncertainty           -0.199   168.777    
    SLICE_X6Y89          FDRE (Setup_fdre_C_D)        0.079   168.856    adjust_frequency/center_frequency_out_reg[15]
  -------------------------------------------------------------------
                         required time                        168.856    
                         arrival time                        -172.288    
  -------------------------------------------------------------------
                         slack                                 -3.432    

Slack (VIOLATED) :        -3.369ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.816ns  (logic 1.711ns (44.837%)  route 2.105ns (55.163%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 168.580 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.824ns = ( 168.407 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.716   168.407    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456   168.863 r  is_fast_reg/Q
                         net (fo=13, routed)          1.297   170.161    adjust_frequency/is_fast
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.124   170.285 r  adjust_frequency/center_frequency_out[3]_i_10/O
                         net (fo=1, routed)           0.000   170.285    adjust_frequency/center_frequency_out[3]_i_10_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   170.683 r  adjust_frequency/center_frequency_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.683    adjust_frequency/center_frequency_out_reg[3]_i_3_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.797 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.797    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   171.110 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.808   171.917    adjust_frequency/in5[11]
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.306   172.223 r  adjust_frequency/center_frequency_out[11]_i_1/O
                         net (fo=1, routed)           0.000   172.223    adjust_frequency/center_frequency_out0_in[11]
    SLICE_X6Y88          FDRE                                         r  adjust_frequency/center_frequency_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.600   168.580    adjust_frequency/clk_out1
    SLICE_X6Y88          FDRE                                         r  adjust_frequency/center_frequency_out_reg[11]/C
                         clock pessimism              0.395   168.975    
                         clock uncertainty           -0.199   168.776    
    SLICE_X6Y88          FDRE (Setup_fdre_C_D)        0.079   168.855    adjust_frequency/center_frequency_out_reg[11]
  -------------------------------------------------------------------
                         required time                        168.855    
                         arrival time                        -172.223    
  -------------------------------------------------------------------
                         slack                                 -3.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.363ns (45.988%)  route 0.426ns (54.012%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.310    -0.115    adjust_frequency/is_fast
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.045    -0.070 r  adjust_frequency/center_frequency_out[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.070    adjust_frequency/center_frequency_out[3]_i_7_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.000 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.116     0.116    adjust_frequency/in5[0]
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.107     0.223 r  adjust_frequency/center_frequency_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.223    adjust_frequency/center_frequency_out0_in[0]
    SLICE_X1Y86          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.872    -0.801    adjust_frequency/clk_out1
    SLICE_X1Y86          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.199    -0.045    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092     0.047    adjust_frequency/center_frequency_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.141ns (16.206%)  route 0.729ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.574    -0.590    xvga1/clk_out2
    SLICE_X9Y92          FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.729     0.280    vsync_synchronize/vsync
    SLICE_X2Y91          SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.876    -0.797    vsync_synchronize/clk_out1
    SLICE_X2Y91          SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.199    -0.041    
    SLICE_X2Y91          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.076    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.474ns (53.463%)  route 0.413ns (46.537%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.309    -0.116    adjust_frequency/is_fast
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.045    -0.071 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.071    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.044 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.044    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.109 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.104     0.212    adjust_frequency/in5[10]
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.108     0.320 r  adjust_frequency/center_frequency_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.320    adjust_frequency/center_frequency_out0_in[10]
    SLICE_X6Y88          FDSE                                         r  adjust_frequency/center_frequency_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.872    -0.801    adjust_frequency/clk_out1
    SLICE_X6Y88          FDSE                                         r  adjust_frequency/center_frequency_out_reg[10]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.199    -0.045    
    SLICE_X6Y88          FDSE (Hold_fdse_C_D)         0.121     0.076    adjust_frequency/center_frequency_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.399ns (45.663%)  route 0.475ns (54.337%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.310    -0.115    adjust_frequency/is_fast
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.045    -0.070 r  adjust_frequency/center_frequency_out[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.070    adjust_frequency/center_frequency_out[3]_i_7_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.036 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.165     0.201    adjust_frequency/in6[1]
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.107     0.308 r  adjust_frequency/center_frequency_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.308    adjust_frequency/center_frequency_out0_in[1]
    SLICE_X4Y85          FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.869    -0.804    adjust_frequency/clk_out1
    SLICE_X4Y85          FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.199    -0.048    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.091     0.043    adjust_frequency/center_frequency_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.499ns (54.658%)  route 0.414ns (45.342%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.309    -0.116    adjust_frequency/is_fast
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.045    -0.071 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.071    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.044 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.044    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.135 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.105     0.240    adjust_frequency/in5[9]
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.107     0.347 r  adjust_frequency/center_frequency_out[9]_i_1/O
                         net (fo=1, routed)           0.000     0.347    adjust_frequency/center_frequency_out0_in[9]
    SLICE_X6Y88          FDRE                                         r  adjust_frequency/center_frequency_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.872    -0.801    adjust_frequency/clk_out1
    SLICE_X6Y88          FDRE                                         r  adjust_frequency/center_frequency_out_reg[9]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.199    -0.045    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.120     0.075    adjust_frequency/center_frequency_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.513ns (55.424%)  route 0.413ns (44.576%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.309    -0.116    adjust_frequency/is_fast
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.045    -0.071 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.071    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.044 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.044    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.083 r  adjust_frequency/center_frequency_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.083    adjust_frequency/center_frequency_out_reg[11]_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.148 r  adjust_frequency/center_frequency_out_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.104     0.251    adjust_frequency/in5[14]
    SLICE_X6Y89          LUT3 (Prop_lut3_I2_O)        0.108     0.359 r  adjust_frequency/center_frequency_out[14]_i_1/O
                         net (fo=1, routed)           0.000     0.359    adjust_frequency/center_frequency_out0_in[14]
    SLICE_X6Y89          FDSE                                         r  adjust_frequency/center_frequency_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.872    -0.801    adjust_frequency/clk_out1
    SLICE_X6Y89          FDSE                                         r  adjust_frequency/center_frequency_out_reg[14]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.199    -0.045    
    SLICE_X6Y89          FDSE (Hold_fdse_C_D)         0.121     0.076    adjust_frequency/center_frequency_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.209ns (20.280%)  route 0.822ns (79.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.575    -0.589    xvga1/clk_out2
    SLICE_X12Y95         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          0.451     0.026    xvga1/hcount_out[4]
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.045     0.071 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.371     0.441    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.887    -0.786    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.199    -0.030    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.153    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.209ns (20.199%)  route 0.826ns (79.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.575    -0.589    xvga1/clk_out2
    SLICE_X12Y95         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          0.460     0.035    xvga1/hcount_out[4]
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.080 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.366     0.445    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.887    -0.786    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.199    -0.030    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.153    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.186ns (17.944%)  route 0.851ns (82.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.575    -0.589    xvga1/clk_out2
    SLICE_X11Y95         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          0.487     0.039    xvga1/hcount_out[8]
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.045     0.084 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.364     0.447    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.887    -0.786    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.199    -0.030    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.153    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.186ns (17.762%)  route 0.861ns (82.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.575    -0.589    xvga1/clk_out2
    SLICE_X11Y95         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          0.547     0.099    xvga1/hcount_out[8]
    SLICE_X8Y89          LUT4 (Prop_lut4_I2_O)        0.045     0.144 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.314     0.458    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.887    -0.786    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.199    -0.030    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.153    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         4188  Failing Endpoints,  Worst Slack       -5.003ns,  Total Violation    -8798.279ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.003ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.856ns  (logic 10.734ns (72.252%)  route 4.122ns (27.748%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.709    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_0
    SLICE_X57Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.932 r  uut/audio_HP_sec_1/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    13.932    uut/audio_HP_sec_1/y_sum_reg[100]_i_1__2_n_7
    SLICE_X57Y123        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.474     8.453    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y123        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[100]/C
                         clock pessimism              0.488     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X57Y123        FDRE (Setup_fdre_C_D)        0.062     8.930    uut/audio_HP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                         -13.932    
  -------------------------------------------------------------------
                         slack                                 -5.003    

Slack (VIOLATED) :        -4.999ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.853ns  (logic 10.731ns (72.247%)  route 4.122ns (27.753%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.929 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    13.929    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_6
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.475     8.454    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[97]/C
                         clock pessimism              0.488     8.943    
                         clock uncertainty           -0.074     8.869    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062     8.931    uut/audio_HP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                 -4.999    

Slack (VIOLATED) :        -4.993ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.006ns  (logic 10.584ns (70.533%)  route 4.422ns (29.467%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.079 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.079    AM_BP_sec_1/y_sum_reg[96]_i_1_n_6
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.512     8.491    AM_BP_sec_1/clk_out1
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[97]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)        0.109     9.086    AM_BP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                         -14.079    
  -------------------------------------------------------------------
                         slack                                 -4.993    

Slack (VIOLATED) :        -4.985ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.998ns  (logic 10.576ns (70.518%)  route 4.422ns (29.482%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.071 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.071    AM_BP_sec_1/y_sum_reg[96]_i_1_n_4
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.512     8.491    AM_BP_sec_1/clk_out1
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[99]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)        0.109     9.086    AM_BP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                 -4.985    

Slack (VIOLATED) :        -4.978ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.832ns  (logic 10.710ns (72.207%)  route 4.122ns (27.793%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.908 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    13.908    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_4
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.475     8.454    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[99]/C
                         clock pessimism              0.488     8.943    
                         clock uncertainty           -0.074     8.869    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062     8.931    uut/audio_HP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -13.908    
  -------------------------------------------------------------------
                         slack                                 -4.978    

Slack (VIOLATED) :        -4.909ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.922ns  (logic 10.500ns (70.367%)  route 4.422ns (29.633%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.995 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.995    AM_BP_sec_1/y_sum_reg[96]_i_1_n_5
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.512     8.491    AM_BP_sec_1/clk_out1
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[98]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)        0.109     9.086    AM_BP_sec_1/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                         -13.995    
  -------------------------------------------------------------------
                         slack                                 -4.909    

Slack (VIOLATED) :        -4.904ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.758ns  (logic 10.636ns (72.068%)  route 4.122ns (27.932%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.834 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    13.834    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_5
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.475     8.454    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[98]/C
                         clock pessimism              0.488     8.943    
                         clock uncertainty           -0.074     8.869    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062     8.931    uut/audio_HP_sec_1/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                 -4.904    

Slack (VIOLATED) :        -4.902ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.019ns  (logic 10.597ns (70.556%)  route 4.422ns (29.444%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.873 r  AM_BP_sec_1/y_sum_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.873    AM_BP_sec_1/y_sum_reg[96]_i_1_n_0
    SLICE_X10Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.092 r  AM_BP_sec_1/y_sum_reg[100]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.092    AM_BP_sec_1/y_sum_reg[100]_i_1_n_7
    SLICE_X10Y150        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.687     8.667    AM_BP_sec_1/clk_out1
    SLICE_X10Y150        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/C
                         clock pessimism              0.488     9.155    
                         clock uncertainty           -0.074     9.081    
    SLICE_X10Y150        FDRE (Setup_fdre_C_D)        0.109     9.190    AM_BP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.190    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                 -4.902    

Slack (VIOLATED) :        -4.889ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.902ns  (logic 10.480ns (70.328%)  route 4.422ns (29.672%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.975 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.975    AM_BP_sec_1/y_sum_reg[96]_i_1_n_7
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.512     8.491    AM_BP_sec_1/clk_out1
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[96]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)        0.109     9.086    AM_BP_sec_1/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                 -4.889    

Slack (VIOLATED) :        -4.888ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.742ns  (logic 10.620ns (72.038%)  route 4.122ns (27.962%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.818 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    13.818    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_7
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.475     8.454    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[96]/C
                         clock pessimism              0.488     8.943    
                         clock uncertainty           -0.074     8.869    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062     8.931    uut/audio_HP_sec_1/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                 -4.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[9].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X48Y84         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[9].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[9].ff/Q
                         net (fo=1, routed)           0.101    -0.360    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[9]
    SLICE_X46Y85         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.832    -0.841    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X46Y85         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X46Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.411    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.378ns (76.823%)  route 0.114ns (23.177%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.571    -0.593    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X36Y99         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[15]/Q
                         net (fo=2, routed)           0.114    -0.351    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[17]
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.098    -0.253 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.253    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152    -0.101 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[2]
                         net (fo=18, routed)          0.000    -0.101    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/S[0]
    SLICE_X35Y100        FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.836    -0.837    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X35Y100        FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.509    -0.328    
                         clock uncertainty            0.074    -0.254    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.102    -0.152    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.650%)  route 0.104ns (42.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.560    -0.604    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X36Y77         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[7]/Q
                         net (fo=1, routed)           0.104    -0.360    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[7]
    SLICE_X34Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.826    -0.847    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X34Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X34Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.411    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.268ns (54.160%)  route 0.227ns (45.840%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.564    -0.600    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[8]/Q
                         net (fo=2, routed)           0.227    -0.232    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[10]
    SLICE_X51Y97         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.105 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=11, routed)          0.000    -0.105    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/S[0]
    SLICE_X51Y97         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.836    -0.837    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X51Y97         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.504    -0.333    
                         clock uncertainty            0.074    -0.259    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.102    -0.157    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.595    -0.569    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X7Y69          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.318    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_data[6]
    SLICE_X6Y68          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.865    -0.808    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X6Y68          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][6]_srl16/CLK
                         clock pessimism              0.254    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X6Y68          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.371    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/aclk
    SLICE_X35Y84         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/Q
                         net (fo=1, routed)           0.116    -0.341    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[0]
    SLICE_X34Y86         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X34Y86         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X34Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.394    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.793%)  route 0.332ns (70.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.565    -0.599    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X35Y100        FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.332    -0.126    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/B[0]
    SLICE_X32Y92         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.841    -0.832    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X32Y92         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.070    -0.179    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/aclk
    SLICE_X51Y87         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.351    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[23]
    SLICE_X50Y86         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.830    -0.843    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X50Y86         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16/CLK
                         clock pessimism              0.255    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X50Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.405    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[2].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][9]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X57Y51         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[2].gen_fdre[1].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[2].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.112    -0.345    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[9]
    SLICE_X56Y52         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][9]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X56Y52         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][9]_srl1/CLK
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X56Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.399    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][9]_srl1
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 AM_BP_sec_2/x_sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_2/y_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.311ns (59.366%)  route 0.213ns (40.634%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.554    -0.610    AM_BP_sec_2/clk_out1
    SLICE_X53Y136        FDRE                                         r  AM_BP_sec_2/x_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  AM_BP_sec_2/x_sum_reg[3]/Q
                         net (fo=5, routed)           0.213    -0.256    AM_BP_sec_2/x_sum_reg[3]
    SLICE_X50Y136        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.139 r  AM_BP_sec_2/y_reg[7][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.139    AM_BP_sec_2/y_reg[7][3]_i_1__0_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.086 r  AM_BP_sec_2/y_reg[7][7]_i_1__0/O[0]
                         net (fo=8, routed)           0.000    -0.086    AM_BP_sec_2/y_reg[7][7]_i_1__0_n_7
    SLICE_X50Y137        FDRE                                         r  AM_BP_sec_2/y_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.825    -0.848    AM_BP_sec_2/clk_out1
    SLICE_X50Y137        FDRE                                         r  AM_BP_sec_2/y_reg[0][4]/C
                         clock pessimism              0.504    -0.344    
                         clock uncertainty            0.074    -0.270    
    SLICE_X50Y137        FDRE (Hold_fdre_C_D)         0.130    -0.140    AM_BP_sec_2/y_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           47  Failing Endpoints,  Worst Slack       -4.215ns,  Total Violation     -139.256ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.215ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        4.053ns  (logic 0.580ns (14.310%)  route 3.473ns (85.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 168.338 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.647   168.338    xvga1/clk_out2
    SLICE_X11Y95         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.456   168.794 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          2.419   171.213    xvga1/hcount_out[8]
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124   171.337 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.054   172.391    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.198   168.742    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   168.176    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.176    
                         arrival time                        -172.391    
  -------------------------------------------------------------------
                         slack                                 -4.215    

Slack (VIOLATED) :        -3.827ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.666ns  (logic 0.773ns (21.085%)  route 2.893ns (78.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X8Y96          FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.478   168.815 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          1.819   170.634    xvga1/hcount_out[3]
    SLICE_X10Y90         LUT6 (Prop_lut6_I0_O)        0.295   170.929 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           1.074   172.003    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.198   168.742    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   168.176    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.176    
                         arrival time                        -172.003    
  -------------------------------------------------------------------
                         slack                                 -3.827    

Slack (VIOLATED) :        -3.766ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.527ns  (logic 0.580ns (16.445%)  route 2.947ns (83.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 168.415 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.724   168.415    xvga1/clk_out2
    SLICE_X5Y95          FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456   168.871 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.876   170.747    xvga1/hcount_out[7]
    SLICE_X8Y89          LUT6 (Prop_lut6_I1_O)        0.124   170.871 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.071   171.942    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.198   168.742    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566   168.176    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.176    
                         arrival time                        -171.942    
  -------------------------------------------------------------------
                         slack                                 -3.766    

Slack (VIOLATED) :        -3.728ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.998%)  route 2.925ns (82.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X12Y95         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          2.058   170.913    xvga1/hcount_out[4]
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124   171.037 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.867   171.904    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.198   168.742    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   168.176    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.176    
                         arrival time                        -171.904    
  -------------------------------------------------------------------
                         slack                                 -3.728    

Slack (VIOLATED) :        -3.679ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.519ns  (logic 0.773ns (21.968%)  route 2.746ns (78.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X8Y96          FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.478   168.815 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          1.688   170.503    xvga1/hcount_out[3]
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.295   170.798 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.058   171.856    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.198   168.742    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   168.176    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.176    
                         arrival time                        -171.856    
  -------------------------------------------------------------------
                         slack                                 -3.679    

Slack (VIOLATED) :        -3.672ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.511ns  (logic 0.773ns (22.018%)  route 2.738ns (77.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X8Y96          FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.478   168.815 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          1.671   170.486    xvga1/hcount_out[3]
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.295   170.781 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.067   171.848    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.198   168.742    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566   168.176    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.176    
                         arrival time                        -171.848    
  -------------------------------------------------------------------
                         slack                                 -3.672    

Slack (VIOLATED) :        -3.573ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.130ns  (logic 0.604ns (19.297%)  route 2.526ns (80.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 168.415 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.724   168.415    xvga1/clk_out2
    SLICE_X5Y95          FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456   168.871 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.744   170.615    xvga1/hcount_out[7]
    SLICE_X8Y89          LUT5 (Prop_lut5_I4_O)        0.148   170.763 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.782   171.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.198   168.742    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.770   167.972    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        167.972    
                         arrival time                        -171.545    
  -------------------------------------------------------------------
                         slack                                 -3.573    

Slack (VIOLATED) :        -3.488ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.327ns  (logic 0.642ns (19.296%)  route 2.685ns (80.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X8Y94          FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=31, routed)          1.762   170.617    xvga1/hcount_out[6]
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.124   170.741 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.923   171.664    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.198   168.742    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566   168.176    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.176    
                         arrival time                        -171.664    
  -------------------------------------------------------------------
                         slack                                 -3.488    

Slack (VIOLATED) :        -3.431ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.881ns  (logic 1.714ns (44.165%)  route 2.167ns (55.835%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 168.581 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.824ns = ( 168.407 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.716   168.407    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456   168.863 r  is_fast_reg/Q
                         net (fo=13, routed)          1.338   170.201    adjust_frequency/is_fast
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.124   170.325 r  adjust_frequency/center_frequency_out[7]_i_4/O
                         net (fo=1, routed)           0.000   170.325    adjust_frequency/center_frequency_out[7]_i_4_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   170.726 r  adjust_frequency/center_frequency_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.726    adjust_frequency/center_frequency_out_reg[7]_i_2_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.840 r  adjust_frequency/center_frequency_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.840    adjust_frequency/center_frequency_out_reg[11]_i_2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   171.153 r  adjust_frequency/center_frequency_out_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.829   171.982    adjust_frequency/in6[15]
    SLICE_X6Y89          LUT3 (Prop_lut3_I0_O)        0.306   172.288 r  adjust_frequency/center_frequency_out[15]_i_1/O
                         net (fo=1, routed)           0.000   172.288    adjust_frequency/center_frequency_out0_in[15]
    SLICE_X6Y89          FDRE                                         r  adjust_frequency/center_frequency_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.601   168.581    adjust_frequency/clk_out1
    SLICE_X6Y89          FDRE                                         r  adjust_frequency/center_frequency_out_reg[15]/C
                         clock pessimism              0.395   168.976    
                         clock uncertainty           -0.198   168.778    
    SLICE_X6Y89          FDRE (Setup_fdre_C_D)        0.079   168.857    adjust_frequency/center_frequency_out_reg[15]
  -------------------------------------------------------------------
                         required time                        168.857    
                         arrival time                        -172.288    
  -------------------------------------------------------------------
                         slack                                 -3.431    

Slack (VIOLATED) :        -3.367ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.816ns  (logic 1.711ns (44.837%)  route 2.105ns (55.163%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 168.580 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.824ns = ( 168.407 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.716   168.407    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456   168.863 r  is_fast_reg/Q
                         net (fo=13, routed)          1.297   170.161    adjust_frequency/is_fast
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.124   170.285 r  adjust_frequency/center_frequency_out[3]_i_10/O
                         net (fo=1, routed)           0.000   170.285    adjust_frequency/center_frequency_out[3]_i_10_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   170.683 r  adjust_frequency/center_frequency_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.683    adjust_frequency/center_frequency_out_reg[3]_i_3_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.797 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.797    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   171.110 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.808   171.917    adjust_frequency/in5[11]
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.306   172.223 r  adjust_frequency/center_frequency_out[11]_i_1/O
                         net (fo=1, routed)           0.000   172.223    adjust_frequency/center_frequency_out0_in[11]
    SLICE_X6Y88          FDRE                                         r  adjust_frequency/center_frequency_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.600   168.580    adjust_frequency/clk_out1
    SLICE_X6Y88          FDRE                                         r  adjust_frequency/center_frequency_out_reg[11]/C
                         clock pessimism              0.395   168.975    
                         clock uncertainty           -0.198   168.777    
    SLICE_X6Y88          FDRE (Setup_fdre_C_D)        0.079   168.856    adjust_frequency/center_frequency_out_reg[11]
  -------------------------------------------------------------------
                         required time                        168.856    
                         arrival time                        -172.223    
  -------------------------------------------------------------------
                         slack                                 -3.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.363ns (45.988%)  route 0.426ns (54.012%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.310    -0.115    adjust_frequency/is_fast
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.045    -0.070 r  adjust_frequency/center_frequency_out[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.070    adjust_frequency/center_frequency_out[3]_i_7_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.000 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.116     0.116    adjust_frequency/in5[0]
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.107     0.223 r  adjust_frequency/center_frequency_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.223    adjust_frequency/center_frequency_out0_in[0]
    SLICE_X1Y86          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.872    -0.801    adjust_frequency/clk_out1
    SLICE_X1Y86          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.198    -0.046    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092     0.046    adjust_frequency/center_frequency_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.141ns (16.206%)  route 0.729ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.574    -0.590    xvga1/clk_out2
    SLICE_X9Y92          FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.729     0.280    vsync_synchronize/vsync
    SLICE_X2Y91          SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.876    -0.797    vsync_synchronize/clk_out1
    SLICE_X2Y91          SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.198    -0.042    
    SLICE_X2Y91          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.075    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.474ns (53.463%)  route 0.413ns (46.537%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.309    -0.116    adjust_frequency/is_fast
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.045    -0.071 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.071    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.044 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.044    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.109 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.104     0.212    adjust_frequency/in5[10]
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.108     0.320 r  adjust_frequency/center_frequency_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.320    adjust_frequency/center_frequency_out0_in[10]
    SLICE_X6Y88          FDSE                                         r  adjust_frequency/center_frequency_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.872    -0.801    adjust_frequency/clk_out1
    SLICE_X6Y88          FDSE                                         r  adjust_frequency/center_frequency_out_reg[10]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.198    -0.046    
    SLICE_X6Y88          FDSE (Hold_fdse_C_D)         0.121     0.075    adjust_frequency/center_frequency_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.399ns (45.663%)  route 0.475ns (54.337%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.310    -0.115    adjust_frequency/is_fast
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.045    -0.070 r  adjust_frequency/center_frequency_out[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.070    adjust_frequency/center_frequency_out[3]_i_7_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.036 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.165     0.201    adjust_frequency/in6[1]
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.107     0.308 r  adjust_frequency/center_frequency_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.308    adjust_frequency/center_frequency_out0_in[1]
    SLICE_X4Y85          FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.869    -0.804    adjust_frequency/clk_out1
    SLICE_X4Y85          FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.198    -0.049    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.091     0.042    adjust_frequency/center_frequency_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.499ns (54.658%)  route 0.414ns (45.342%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.309    -0.116    adjust_frequency/is_fast
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.045    -0.071 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.071    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.044 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.044    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.135 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.105     0.240    adjust_frequency/in5[9]
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.107     0.347 r  adjust_frequency/center_frequency_out[9]_i_1/O
                         net (fo=1, routed)           0.000     0.347    adjust_frequency/center_frequency_out0_in[9]
    SLICE_X6Y88          FDRE                                         r  adjust_frequency/center_frequency_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.872    -0.801    adjust_frequency/clk_out1
    SLICE_X6Y88          FDRE                                         r  adjust_frequency/center_frequency_out_reg[9]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.198    -0.046    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.120     0.074    adjust_frequency/center_frequency_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.513ns (55.424%)  route 0.413ns (44.576%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.309    -0.116    adjust_frequency/is_fast
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.045    -0.071 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.071    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.044 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.044    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.083 r  adjust_frequency/center_frequency_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.083    adjust_frequency/center_frequency_out_reg[11]_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.148 r  adjust_frequency/center_frequency_out_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.104     0.251    adjust_frequency/in5[14]
    SLICE_X6Y89          LUT3 (Prop_lut3_I2_O)        0.108     0.359 r  adjust_frequency/center_frequency_out[14]_i_1/O
                         net (fo=1, routed)           0.000     0.359    adjust_frequency/center_frequency_out0_in[14]
    SLICE_X6Y89          FDSE                                         r  adjust_frequency/center_frequency_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.872    -0.801    adjust_frequency/clk_out1
    SLICE_X6Y89          FDSE                                         r  adjust_frequency/center_frequency_out_reg[14]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.198    -0.046    
    SLICE_X6Y89          FDSE (Hold_fdse_C_D)         0.121     0.075    adjust_frequency/center_frequency_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.209ns (20.280%)  route 0.822ns (79.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.575    -0.589    xvga1/clk_out2
    SLICE_X12Y95         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          0.451     0.026    xvga1/hcount_out[4]
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.045     0.071 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.371     0.441    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.887    -0.786    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.198    -0.031    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.152    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.209ns (20.199%)  route 0.826ns (79.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.575    -0.589    xvga1/clk_out2
    SLICE_X12Y95         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          0.460     0.035    xvga1/hcount_out[4]
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.080 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.366     0.445    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.887    -0.786    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.198    -0.031    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.152    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.186ns (17.944%)  route 0.851ns (82.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.575    -0.589    xvga1/clk_out2
    SLICE_X11Y95         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          0.487     0.039    xvga1/hcount_out[8]
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.045     0.084 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.364     0.447    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.887    -0.786    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.198    -0.031    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.152    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.186ns (17.762%)  route 0.861ns (82.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.575    -0.589    xvga1/clk_out2
    SLICE_X11Y95         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          0.547     0.099    xvga1/hcount_out[8]
    SLICE_X8Y89          LUT4 (Prop_lut4_I2_O)        0.045     0.144 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.314     0.458    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.887    -0.786    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.198    -0.031    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.152    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :          461  Failing Endpoints,  Worst Slack       -6.337ns,  Total Violation    -2461.501ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.337ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.610ns  (logic 2.155ns (32.604%)  route 4.455ns (67.396%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 29.353 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.543    35.717    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.604    29.353    my_buffer/clk_out2
    SLICE_X6Y98          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/C
                         clock pessimism              0.395    29.748    
                         clock uncertainty           -0.199    29.549    
    SLICE_X6Y98          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/FSM_sequential_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.717    
  -------------------------------------------------------------------
                         slack                                 -6.337    

Slack (VIOLATED) :        -6.330ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.565ns  (logic 2.155ns (32.823%)  route 4.410ns (67.177%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.499    35.673    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X7Y95          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X7Y95          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X7Y95          FDRE (Setup_fdre_C_CE)      -0.205    29.343    my_buffer/FSM_sequential_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         29.343    
                         arrival time                         -35.673    
  -------------------------------------------------------------------
                         slack                                 -6.330    

Slack (VIOLATED) :        -6.297ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.569ns  (logic 2.155ns (32.807%)  route 4.414ns (67.193%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    35.676    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    29.379    my_buffer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         29.379    
                         arrival time                         -35.676    
  -------------------------------------------------------------------
                         slack                                 -6.297    

Slack (VIOLATED) :        -6.297ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.569ns  (logic 2.155ns (32.807%)  route 4.414ns (67.193%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    35.676    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    29.379    my_buffer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         29.379    
                         arrival time                         -35.676    
  -------------------------------------------------------------------
                         slack                                 -6.297    

Slack (VIOLATED) :        -6.297ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.569ns  (logic 2.155ns (32.807%)  route 4.414ns (67.193%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    35.676    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    29.379    my_buffer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         29.379    
                         arrival time                         -35.676    
  -------------------------------------------------------------------
                         slack                                 -6.297    

Slack (VIOLATED) :        -6.297ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.569ns  (logic 2.155ns (32.807%)  route 4.414ns (67.193%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    35.676    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    29.379    my_buffer/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         29.379    
                         arrival time                         -35.676    
  -------------------------------------------------------------------
                         slack                                 -6.297    

Slack (VIOLATED) :        -6.283ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 2.155ns (32.879%)  route 4.399ns (67.121%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.515    35.043    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    35.167 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.495    35.662    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[2]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X6Y95          FDRE (Setup_fdre_C_CE)      -0.169    29.379    my_buffer/frame1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         29.379    
                         arrival time                         -35.662    
  -------------------------------------------------------------------
                         slack                                 -6.283    

Slack (VIOLATED) :        -6.283ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 2.155ns (32.879%)  route 4.399ns (67.121%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.515    35.043    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    35.167 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.495    35.662    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[3]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X6Y95          FDRE (Setup_fdre_C_CE)      -0.169    29.379    my_buffer/frame1_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         29.379    
                         arrival time                         -35.662    
  -------------------------------------------------------------------
                         slack                                 -6.283    

Slack (VIOLATED) :        -6.283ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 2.155ns (32.879%)  route 4.399ns (67.121%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.515    35.043    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    35.167 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.495    35.662    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[4]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X6Y95          FDRE (Setup_fdre_C_CE)      -0.169    29.379    my_buffer/frame1_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         29.379    
                         arrival time                         -35.662    
  -------------------------------------------------------------------
                         slack                                 -6.283    

Slack (VIOLATED) :        -6.283ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 2.155ns (32.879%)  route 4.399ns (67.121%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.515    35.043    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    35.167 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.495    35.662    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[5]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X6Y95          FDRE (Setup_fdre_C_CE)      -0.169    29.379    my_buffer/frame1_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         29.379    
                         arrival time                         -35.662    
  -------------------------------------------------------------------
                         slack                                 -6.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xvga1/pixel[0]_i_10_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.377ns (50.951%)  route 0.363ns (49.049%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.574    -0.590    xvga1/clkb
    SLICE_X8Y90          FDRE                                         r  xvga1/pixel[0]_i_10_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  xvga1/pixel[0]_i_10_psbram/Q
                         net (fo=2, routed)           0.363    -0.063    xvga1/doutb[4]
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.043    -0.020 r  xvga1/pixel[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.020    xvga1/pixel[0]_i_6_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.074 r  xvga1/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.074    xvga1/pixel_reg[0]_i_2_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.150 r  xvga1/pixel_reg[0]_i_1/CO[0]
                         net (fo=4, routed)           0.000     0.150    fft_histogram/D[0]
    SLICE_X9Y91          FDRE                                         r  fft_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.845    -0.828    fft_histogram/clk_out2
    SLICE_X9Y91          FDRE                                         r  fft_histogram/pixel_reg[0]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.199    -0.072    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.091     0.019    fft_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.209ns (28.272%)  route 0.530ns (71.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.604    -0.560    AD9220/clk_out1
    SLICE_X6Y99          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.354    -0.042    my_trigger/sample_offset[3]
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.045     0.003 r  my_trigger/past_signal[3]_i_1/O
                         net (fo=1, routed)           0.176     0.179    my_buffer/past_signal_reg[3]_1
    SLICE_X4Y102         FDRE                                         r  my_buffer/past_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.868    -0.804    my_buffer/clk_out2
    SLICE_X4Y102         FDRE                                         r  my_buffer/past_signal_reg[3]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.199    -0.048    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.075     0.027    my_buffer/past_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            past_fast_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.567%)  route 0.618ns (81.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.598    -0.566    encoder3_sw_debounce/clk_out1
    SLICE_X0Y82          FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.618     0.193    encoder3_sw_db
    SLICE_X4Y83          FDRE                                         r  past_fast_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.867    -0.806    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  past_fast_value_reg/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.199    -0.050    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.075     0.025    past_fast_value_reg
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.338%)  route 0.616ns (74.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X8Y100         FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.616     0.186    my_trigger/sample_offset[2]
    SLICE_X7Y102         LUT5 (Prop_lut5_I0_O)        0.045     0.231 r  my_trigger/past_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     0.231    my_buffer/past_signal_reg[2]_1
    SLICE_X7Y102         FDRE                                         r  my_buffer/past_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.868    -0.804    my_buffer/clk_out2
    SLICE_X7Y102         FDRE                                         r  my_buffer/past_signal_reg[2]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.199    -0.048    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.092     0.044    my_buffer/past_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.565%)  route 0.642ns (75.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X8Y100         FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.642     0.212    my_buffer/sample_offset[2]
    SLICE_X5Y97          LUT5 (Prop_lut5_I1_O)        0.045     0.257 r  my_buffer/data_to_frame1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.257    my_buffer/data_to_frame10_in[2]
    SLICE_X5Y97          FDRE                                         r  my_buffer/data_to_frame1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.875    -0.798    my_buffer/clk_out2
    SLICE_X5Y97          FDRE                                         r  my_buffer/data_to_frame1_reg[2]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.199    -0.042    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.091     0.049    my_buffer/data_to_frame1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.209ns (24.386%)  route 0.648ns (75.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.604    -0.560    AD9220/clk_out1
    SLICE_X6Y99          FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.648     0.252    my_trigger/sample_offset[0]
    SLICE_X6Y111         LUT5 (Prop_lut5_I0_O)        0.045     0.297 r  my_trigger/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.297    my_buffer/past_signal_reg[0]_1
    SLICE_X6Y111         FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.866    -0.807    my_buffer/clk_out2
    SLICE_X6Y111         FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.199    -0.051    
    SLICE_X6Y111         FDRE (Hold_fdre_C_D)         0.121     0.070    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.231ns (26.653%)  route 0.636ns (73.347%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X11Y102        FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=4, routed)           0.304    -0.149    uut/audio_HP_sec_1/sample_offset[6]
    SLICE_X9Y101         LUT5 (Prop_lut5_I4_O)        0.045    -0.104 r  uut/audio_HP_sec_1/past_signal[10]_i_2/O
                         net (fo=7, routed)           0.331     0.228    my_trigger/signal_to_display[6]
    SLICE_X11Y103        LUT5 (Prop_lut5_I0_O)        0.045     0.273 r  my_trigger/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     0.273    my_buffer/past_signal_reg[10]_1
    SLICE_X11Y103        FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X11Y103        FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.199    -0.077    
    SLICE_X11Y103        FDRE (Hold_fdre_C_D)         0.092     0.015    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.344%)  route 0.728ns (79.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.598    -0.566    AD9220/clk_out1
    SLICE_X7Y101         FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.728     0.303    my_buffer/sample_offset[1]
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.045     0.348 r  my_buffer/data_to_frame2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.348    my_buffer/data_to_frame20_in[1]
    SLICE_X6Y97          FDRE                                         r  my_buffer/data_to_frame2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.875    -0.798    my_buffer/clk_out2
    SLICE_X6Y97          FDRE                                         r  my_buffer/data_to_frame2_reg[1]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.199    -0.042    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.121     0.079    my_buffer/data_to_frame2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.406%)  route 0.684ns (76.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.604    -0.560    AD9220/clk_out1
    SLICE_X6Y99          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.684     0.288    my_buffer/sample_offset[3]
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.045     0.333 r  my_buffer/data_to_frame2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.333    my_buffer/data_to_frame20_in[3]
    SLICE_X7Y97          FDRE                                         r  my_buffer/data_to_frame2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.875    -0.798    my_buffer/clk_out2
    SLICE_X7Y97          FDRE                                         r  my_buffer/data_to_frame2_reg[3]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.199    -0.042    
    SLICE_X7Y97          FDRE (Hold_fdre_C_D)         0.092     0.050    my_buffer/data_to_frame2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.231ns (24.525%)  route 0.711ns (75.475%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X11Y101        FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=4, routed)           0.250    -0.203    uut/audio_HP_sec_1/sample_offset[7]
    SLICE_X11Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.158 r  uut/audio_HP_sec_1/past_signal[11]_i_3/O
                         net (fo=7, routed)           0.461     0.303    my_buffer/signal_to_display[7]
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.045     0.348 r  my_buffer/data_to_frame1[11]_i_2/O
                         net (fo=1, routed)           0.000     0.348    my_buffer/data_to_frame10_in[11]
    SLICE_X4Y98          FDRE                                         r  my_buffer/data_to_frame1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.875    -0.798    my_buffer/clk_out2
    SLICE_X4Y98          FDRE                                         r  my_buffer/data_to_frame1_reg[11]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.199    -0.042    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.092     0.050    my_buffer/data_to_frame1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :          461  Failing Endpoints,  Worst Slack       -6.337ns,  Total Violation    -2461.501ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.337ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.610ns  (logic 2.155ns (32.604%)  route 4.455ns (67.396%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 29.353 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.543    35.717    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.604    29.353    my_buffer/clk_out2
    SLICE_X6Y98          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/C
                         clock pessimism              0.395    29.748    
                         clock uncertainty           -0.199    29.549    
    SLICE_X6Y98          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/FSM_sequential_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.717    
  -------------------------------------------------------------------
                         slack                                 -6.337    

Slack (VIOLATED) :        -6.330ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.565ns  (logic 2.155ns (32.823%)  route 4.410ns (67.177%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.499    35.673    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X7Y95          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X7Y95          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X7Y95          FDRE (Setup_fdre_C_CE)      -0.205    29.343    my_buffer/FSM_sequential_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         29.343    
                         arrival time                         -35.673    
  -------------------------------------------------------------------
                         slack                                 -6.330    

Slack (VIOLATED) :        -6.297ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.569ns  (logic 2.155ns (32.807%)  route 4.414ns (67.193%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    35.676    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    29.379    my_buffer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         29.379    
                         arrival time                         -35.676    
  -------------------------------------------------------------------
                         slack                                 -6.297    

Slack (VIOLATED) :        -6.297ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.569ns  (logic 2.155ns (32.807%)  route 4.414ns (67.193%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    35.676    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    29.379    my_buffer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         29.379    
                         arrival time                         -35.676    
  -------------------------------------------------------------------
                         slack                                 -6.297    

Slack (VIOLATED) :        -6.297ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.569ns  (logic 2.155ns (32.807%)  route 4.414ns (67.193%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    35.676    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    29.379    my_buffer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         29.379    
                         arrival time                         -35.676    
  -------------------------------------------------------------------
                         slack                                 -6.297    

Slack (VIOLATED) :        -6.297ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.569ns  (logic 2.155ns (32.807%)  route 4.414ns (67.193%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    35.676    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    29.379    my_buffer/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         29.379    
                         arrival time                         -35.676    
  -------------------------------------------------------------------
                         slack                                 -6.297    

Slack (VIOLATED) :        -6.283ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 2.155ns (32.879%)  route 4.399ns (67.121%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.515    35.043    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    35.167 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.495    35.662    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[2]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X6Y95          FDRE (Setup_fdre_C_CE)      -0.169    29.379    my_buffer/frame1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         29.379    
                         arrival time                         -35.662    
  -------------------------------------------------------------------
                         slack                                 -6.283    

Slack (VIOLATED) :        -6.283ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 2.155ns (32.879%)  route 4.399ns (67.121%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.515    35.043    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    35.167 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.495    35.662    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[3]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X6Y95          FDRE (Setup_fdre_C_CE)      -0.169    29.379    my_buffer/frame1_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         29.379    
                         arrival time                         -35.662    
  -------------------------------------------------------------------
                         slack                                 -6.283    

Slack (VIOLATED) :        -6.283ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 2.155ns (32.879%)  route 4.399ns (67.121%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.515    35.043    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    35.167 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.495    35.662    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[4]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X6Y95          FDRE (Setup_fdre_C_CE)      -0.169    29.379    my_buffer/frame1_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         29.379    
                         arrival time                         -35.662    
  -------------------------------------------------------------------
                         slack                                 -6.283    

Slack (VIOLATED) :        -6.283ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 2.155ns (32.879%)  route 4.399ns (67.121%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.515    35.043    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    35.167 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.495    35.662    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[5]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.199    29.548    
    SLICE_X6Y95          FDRE (Setup_fdre_C_CE)      -0.169    29.379    my_buffer/frame1_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         29.379    
                         arrival time                         -35.662    
  -------------------------------------------------------------------
                         slack                                 -6.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xvga1/pixel[0]_i_10_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.377ns (50.951%)  route 0.363ns (49.049%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.574    -0.590    xvga1/clkb
    SLICE_X8Y90          FDRE                                         r  xvga1/pixel[0]_i_10_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  xvga1/pixel[0]_i_10_psbram/Q
                         net (fo=2, routed)           0.363    -0.063    xvga1/doutb[4]
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.043    -0.020 r  xvga1/pixel[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.020    xvga1/pixel[0]_i_6_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.074 r  xvga1/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.074    xvga1/pixel_reg[0]_i_2_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.150 r  xvga1/pixel_reg[0]_i_1/CO[0]
                         net (fo=4, routed)           0.000     0.150    fft_histogram/D[0]
    SLICE_X9Y91          FDRE                                         r  fft_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.845    -0.828    fft_histogram/clk_out2
    SLICE_X9Y91          FDRE                                         r  fft_histogram/pixel_reg[0]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.199    -0.072    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.091     0.019    fft_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.209ns (28.272%)  route 0.530ns (71.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.604    -0.560    AD9220/clk_out1
    SLICE_X6Y99          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.354    -0.042    my_trigger/sample_offset[3]
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.045     0.003 r  my_trigger/past_signal[3]_i_1/O
                         net (fo=1, routed)           0.176     0.179    my_buffer/past_signal_reg[3]_1
    SLICE_X4Y102         FDRE                                         r  my_buffer/past_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.868    -0.804    my_buffer/clk_out2
    SLICE_X4Y102         FDRE                                         r  my_buffer/past_signal_reg[3]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.199    -0.048    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.075     0.027    my_buffer/past_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            past_fast_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.567%)  route 0.618ns (81.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.598    -0.566    encoder3_sw_debounce/clk_out1
    SLICE_X0Y82          FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.618     0.193    encoder3_sw_db
    SLICE_X4Y83          FDRE                                         r  past_fast_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.867    -0.806    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  past_fast_value_reg/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.199    -0.050    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.075     0.025    past_fast_value_reg
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.338%)  route 0.616ns (74.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X8Y100         FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.616     0.186    my_trigger/sample_offset[2]
    SLICE_X7Y102         LUT5 (Prop_lut5_I0_O)        0.045     0.231 r  my_trigger/past_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     0.231    my_buffer/past_signal_reg[2]_1
    SLICE_X7Y102         FDRE                                         r  my_buffer/past_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.868    -0.804    my_buffer/clk_out2
    SLICE_X7Y102         FDRE                                         r  my_buffer/past_signal_reg[2]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.199    -0.048    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.092     0.044    my_buffer/past_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.565%)  route 0.642ns (75.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X8Y100         FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.642     0.212    my_buffer/sample_offset[2]
    SLICE_X5Y97          LUT5 (Prop_lut5_I1_O)        0.045     0.257 r  my_buffer/data_to_frame1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.257    my_buffer/data_to_frame10_in[2]
    SLICE_X5Y97          FDRE                                         r  my_buffer/data_to_frame1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.875    -0.798    my_buffer/clk_out2
    SLICE_X5Y97          FDRE                                         r  my_buffer/data_to_frame1_reg[2]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.199    -0.042    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.091     0.049    my_buffer/data_to_frame1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.209ns (24.386%)  route 0.648ns (75.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.604    -0.560    AD9220/clk_out1
    SLICE_X6Y99          FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.648     0.252    my_trigger/sample_offset[0]
    SLICE_X6Y111         LUT5 (Prop_lut5_I0_O)        0.045     0.297 r  my_trigger/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.297    my_buffer/past_signal_reg[0]_1
    SLICE_X6Y111         FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.866    -0.807    my_buffer/clk_out2
    SLICE_X6Y111         FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.199    -0.051    
    SLICE_X6Y111         FDRE (Hold_fdre_C_D)         0.121     0.070    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.231ns (26.653%)  route 0.636ns (73.347%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X11Y102        FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=4, routed)           0.304    -0.149    uut/audio_HP_sec_1/sample_offset[6]
    SLICE_X9Y101         LUT5 (Prop_lut5_I4_O)        0.045    -0.104 r  uut/audio_HP_sec_1/past_signal[10]_i_2/O
                         net (fo=7, routed)           0.331     0.228    my_trigger/signal_to_display[6]
    SLICE_X11Y103        LUT5 (Prop_lut5_I0_O)        0.045     0.273 r  my_trigger/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     0.273    my_buffer/past_signal_reg[10]_1
    SLICE_X11Y103        FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X11Y103        FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.199    -0.077    
    SLICE_X11Y103        FDRE (Hold_fdre_C_D)         0.092     0.015    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.344%)  route 0.728ns (79.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.598    -0.566    AD9220/clk_out1
    SLICE_X7Y101         FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.728     0.303    my_buffer/sample_offset[1]
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.045     0.348 r  my_buffer/data_to_frame2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.348    my_buffer/data_to_frame20_in[1]
    SLICE_X6Y97          FDRE                                         r  my_buffer/data_to_frame2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.875    -0.798    my_buffer/clk_out2
    SLICE_X6Y97          FDRE                                         r  my_buffer/data_to_frame2_reg[1]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.199    -0.042    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.121     0.079    my_buffer/data_to_frame2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.406%)  route 0.684ns (76.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.604    -0.560    AD9220/clk_out1
    SLICE_X6Y99          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.684     0.288    my_buffer/sample_offset[3]
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.045     0.333 r  my_buffer/data_to_frame2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.333    my_buffer/data_to_frame20_in[3]
    SLICE_X7Y97          FDRE                                         r  my_buffer/data_to_frame2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.875    -0.798    my_buffer/clk_out2
    SLICE_X7Y97          FDRE                                         r  my_buffer/data_to_frame2_reg[3]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.199    -0.042    
    SLICE_X7Y97          FDRE (Hold_fdre_C_D)         0.092     0.050    my_buffer/data_to_frame2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.231ns (24.525%)  route 0.711ns (75.475%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X11Y101        FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=4, routed)           0.250    -0.203    uut/audio_HP_sec_1/sample_offset[7]
    SLICE_X11Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.158 r  uut/audio_HP_sec_1/past_signal[11]_i_3/O
                         net (fo=7, routed)           0.461     0.303    my_buffer/signal_to_display[7]
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.045     0.348 r  my_buffer/data_to_frame1[11]_i_2/O
                         net (fo=1, routed)           0.000     0.348    my_buffer/data_to_frame10_in[11]
    SLICE_X4Y98          FDRE                                         r  my_buffer/data_to_frame1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.875    -0.798    my_buffer/clk_out2
    SLICE_X4Y98          FDRE                                         r  my_buffer/data_to_frame1_reg[11]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.199    -0.042    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.092     0.050    my_buffer/data_to_frame1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.346ns,  Total Violation       -0.480ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.346ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.498ns  (logic 8.380ns (54.073%)  route 7.118ns (45.927%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.355    13.763 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.578    14.341    xvga1/rgb[1]_i_2_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.327    14.668 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.668    xvga1_n_58
    SLICE_X13Y96         FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X13Y96         FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)        0.032    14.321    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -14.668    
  -------------------------------------------------------------------
                         slack                                 -0.346    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.283ns  (logic 8.148ns (53.316%)  route 7.135ns (46.684%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.326    13.734 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.595    14.328    xvga1/rgb[11]_i_3_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.452 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.452    xvga1_n_54
    SLICE_X15Y96         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X15Y96         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.029    14.318    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -14.452    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.145ns  (logic 8.148ns (53.798%)  route 6.997ns (46.202%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.634    13.432    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.326    13.758 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.433    14.191    xvga1/rgb[0]_i_2_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.315 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    14.315    xvga1_n_59
    SLICE_X13Y96         FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X13Y96         FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)        0.029    14.318    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -14.315    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.115ns  (logic 8.148ns (53.908%)  route 6.967ns (46.092%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.326    13.734 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.427    14.160    xvga1/rgb[11]_i_3_n_0
    SLICE_X15Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.284 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    14.284    xvga1_n_57
    SLICE_X15Y96         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X15Y96         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.031    14.320    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.004ns  (logic 8.148ns (54.307%)  route 6.856ns (45.693%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.326    13.734 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.316    14.049    xvga1/rgb[11]_i_3_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.173 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    14.173    xvga1_n_55
    SLICE_X15Y96         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X15Y96         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.032    14.321    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -14.173    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.999ns  (logic 8.148ns (54.325%)  route 6.851ns (45.675%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.326    13.734 r  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.311    14.044    xvga1/rgb[11]_i_3_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.168 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    14.168    xvga1_n_56
    SLICE_X15Y96         FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X15Y96         FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.031    14.320    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 my_buffer/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            plot/pixel_out_function_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.211ns  (logic 7.354ns (55.664%)  route 5.857ns (44.336%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 13.891 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.709    -0.831    my_buffer/clk_out2
    SLICE_X5Y102         FDRE                                         r  my_buffer/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  my_buffer/signal_out_reg[4]/Q
                         net (fo=3, routed)           1.448     1.073    plot/signal_in[4]
    SLICE_X11Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.197 r  plot/scaled_signal_height1_i_20/O
                         net (fo=1, routed)           0.000     1.197    plot/scaled_signal_height1_i_20_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.729 r  plot/scaled_signal_height1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.729    plot/scaled_signal_height1_i_15_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.843 r  plot/scaled_signal_height1_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.843    plot/scaled_signal_height1_i_14_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.065 r  plot/scaled_signal_height1_i_13/O[0]
                         net (fo=11, routed)          0.726     2.791    plot/A_0[22]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.807 f  plot/scaled_signal_height1/P[11]
                         net (fo=3, routed)           1.179     7.986    plot/scaled_signal_height1_n_94
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     8.110 r  plot/pixel_out_function[0]_i_40/O
                         net (fo=2, routed)           0.533     8.643    plot/p_0_in[0]
    SLICE_X12Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.238 r  plot/pixel_out_function_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.238    plot/pixel_out_function_reg[0]_i_30_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.457 r  plot/pixel_out_function_reg[0]_i_29/O[0]
                         net (fo=1, routed)           0.791    10.247    xvga1/pixel_out_function_reg[0]_i_4[2]
    SLICE_X14Y92         LUT6 (Prop_lut6_I2_O)        0.295    10.542 r  xvga1/pixel_out_function[0]_i_17/O
                         net (fo=1, routed)           0.000    10.542    plot/pixel_out_function_reg[0]_2[0]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.075 r  plot/pixel_out_function_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           1.181    12.256    xvga1/pixel_out_function_reg[0][0]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.380 r  xvga1/pixel_out_function[0]_i_1/O
                         net (fo=1, routed)           0.000    12.380    plot/pixel_out_function_reg[0]_0
    SLICE_X11Y94         FDRE                                         r  plot/pixel_out_function_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.527    13.891    plot/clk_out2
    SLICE_X11Y94         FDRE                                         r  plot/pixel_out_function_reg[0]/C
                         clock pessimism              0.480    14.372    
                         clock uncertainty           -0.079    14.292    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.029    14.321    plot/pixel_out_function_reg[0]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.129ns  (logic 1.960ns (16.160%)  route 10.169ns (83.840%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 13.968 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    my_trigger/clk_out2
    SLICE_X0Y96          FDRE                                         r  my_trigger/height_out_audio_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  my_trigger/height_out_audio_reg[5]/Q
                         net (fo=48, routed)          3.428     3.069    my_trigger/height_out_audio_reg[5]_0
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.124     3.193 r  my_trigger/FSM_sequential_state[1]_i_21/O
                         net (fo=21, routed)          2.071     5.264    my_trigger/trigger_adjust[5]
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     5.388 r  my_trigger/FSM_sequential_state[3]_i_299/O
                         net (fo=1, routed)           0.568     5.956    my_trigger/FSM_sequential_state[3]_i_299_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.354 r  my_trigger/FSM_sequential_state_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.354    my_trigger/FSM_sequential_state_reg[3]_i_222_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.511 r  my_trigger/FSM_sequential_state_reg[3]_i_127/CO[1]
                         net (fo=1, routed)           1.178     7.689    my_buffer/FSM_sequential_state[3]_i_15_3[0]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.329     8.018 f  my_buffer/FSM_sequential_state[3]_i_47/O
                         net (fo=1, routed)           1.547     9.565    AD9220/write_frame2_i_3_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.312    10.001    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.124    10.125 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    10.647    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.543    11.314    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.604    13.968    my_buffer/clk_out2
    SLICE_X6Y98          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/C
                         clock pessimism              0.559    14.528    
                         clock uncertainty           -0.079    14.448    
    SLICE_X6Y98          FDRE (Setup_fdre_C_CE)      -0.169    14.279    my_buffer/FSM_sequential_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.279    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.085ns  (logic 1.960ns (16.219%)  route 10.125ns (83.781%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 13.967 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    my_trigger/clk_out2
    SLICE_X0Y96          FDRE                                         r  my_trigger/height_out_audio_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  my_trigger/height_out_audio_reg[5]/Q
                         net (fo=48, routed)          3.428     3.069    my_trigger/height_out_audio_reg[5]_0
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.124     3.193 r  my_trigger/FSM_sequential_state[1]_i_21/O
                         net (fo=21, routed)          2.071     5.264    my_trigger/trigger_adjust[5]
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     5.388 r  my_trigger/FSM_sequential_state[3]_i_299/O
                         net (fo=1, routed)           0.568     5.956    my_trigger/FSM_sequential_state[3]_i_299_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.354 r  my_trigger/FSM_sequential_state_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.354    my_trigger/FSM_sequential_state_reg[3]_i_222_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.511 r  my_trigger/FSM_sequential_state_reg[3]_i_127/CO[1]
                         net (fo=1, routed)           1.178     7.689    my_buffer/FSM_sequential_state[3]_i_15_3[0]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.329     8.018 f  my_buffer/FSM_sequential_state[3]_i_47/O
                         net (fo=1, routed)           1.547     9.565    AD9220/write_frame2_i_3_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.312    10.001    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.124    10.125 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    10.647    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.499    11.270    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X7Y95          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    13.967    my_buffer/clk_out2
    SLICE_X7Y95          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/C
                         clock pessimism              0.559    14.527    
                         clock uncertainty           -0.079    14.447    
    SLICE_X7Y95          FDRE (Setup_fdre_C_CE)      -0.205    14.242    my_buffer/FSM_sequential_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.088ns  (logic 1.960ns (16.215%)  route 10.128ns (83.785%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 13.967 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    my_trigger/clk_out2
    SLICE_X0Y96          FDRE                                         r  my_trigger/height_out_audio_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  my_trigger/height_out_audio_reg[5]/Q
                         net (fo=48, routed)          3.428     3.069    my_trigger/height_out_audio_reg[5]_0
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.124     3.193 r  my_trigger/FSM_sequential_state[1]_i_21/O
                         net (fo=21, routed)          2.071     5.264    my_trigger/trigger_adjust[5]
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     5.388 r  my_trigger/FSM_sequential_state[3]_i_299/O
                         net (fo=1, routed)           0.568     5.956    my_trigger/FSM_sequential_state[3]_i_299_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.354 r  my_trigger/FSM_sequential_state_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.354    my_trigger/FSM_sequential_state_reg[3]_i_222_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.511 r  my_trigger/FSM_sequential_state_reg[3]_i_127/CO[1]
                         net (fo=1, routed)           1.178     7.689    my_buffer/FSM_sequential_state[3]_i_15_3[0]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.329     8.018 f  my_buffer/FSM_sequential_state[3]_i_47/O
                         net (fo=1, routed)           1.547     9.565    AD9220/write_frame2_i_3_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.312    10.001    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.124    10.125 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    10.647    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    11.273    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    13.967    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.559    14.527    
                         clock uncertainty           -0.079    14.447    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    14.278    my_buffer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                  3.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 encoder2_dt_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder2_dt_debounce/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.371ns (66.662%)  route 0.186ns (33.338%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.572    -0.592    encoder2_dt_debounce/clk_out2
    SLICE_X30Y99         FDRE                                         r  encoder2_dt_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  encoder2_dt_debounce/count_reg[3]/Q
                         net (fo=3, routed)           0.185    -0.243    encoder2_dt_debounce/count_reg[3]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.089 r  encoder2_dt_debounce/count_reg[0]_i_3__6/CO[3]
                         net (fo=1, routed)           0.001    -0.089    encoder2_dt_debounce/count_reg[0]_i_3__6_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.036 r  encoder2_dt_debounce/count_reg[4]_i_1__7/O[0]
                         net (fo=1, routed)           0.000    -0.036    encoder2_dt_debounce/count_reg[4]_i_1__7_n_7
    SLICE_X30Y100        FDRE                                         r  encoder2_dt_debounce/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.837    -0.836    encoder2_dt_debounce/clk_out2
    SLICE_X30Y100        FDRE                                         r  encoder2_dt_debounce/count_reg[4]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.079    -0.248    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134    -0.114    encoder2_dt_debounce/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 my_buffer/past_signal7_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal8_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.513%)  route 0.112ns (37.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    my_buffer/clk_out2
    SLICE_X1Y103         FDRE                                         r  my_buffer/past_signal7_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  my_buffer/past_signal7_reg[9]/Q
                         net (fo=3, routed)           0.112    -0.314    my_buffer/past_signal7_reg[9]_0
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.045    -0.269 r  my_buffer/past_signal8[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    my_buffer/past_signal8[9]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  my_buffer/past_signal8_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.871    -0.802    my_buffer/clk_out2
    SLICE_X2Y103         FDRE                                         r  my_buffer/past_signal8_reg[9]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.079    -0.471    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.121    -0.350    my_buffer/past_signal8_reg[9]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 my_buffer/past_signal14_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal15_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.661%)  route 0.085ns (31.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.596    -0.568    my_buffer/clk_out2
    SLICE_X5Y109         FDRE                                         r  my_buffer/past_signal14_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  my_buffer/past_signal14_reg[2]/Q
                         net (fo=3, routed)           0.085    -0.342    my_buffer/past_signal14_reg[2]_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I0_O)        0.045    -0.297 r  my_buffer/past_signal15[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    my_buffer/past_signal15[2]_i_1_n_0
    SLICE_X4Y109         FDRE                                         r  my_buffer/past_signal15_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.866    -0.806    my_buffer/clk_out2
    SLICE_X4Y109         FDRE                                         r  my_buffer/past_signal15_reg[2]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.079    -0.476    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.092    -0.384    my_buffer/past_signal15_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 my_buffer/past_signal3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.164%)  route 0.118ns (38.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.597    -0.567    my_buffer/clk_out2
    SLICE_X7Y103         FDRE                                         r  my_buffer/past_signal3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  my_buffer/past_signal3_reg[4]/Q
                         net (fo=3, routed)           0.118    -0.308    my_buffer/past_signal3_reg[4]_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I0_O)        0.045    -0.263 r  my_buffer/past_signal4[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    my_buffer/past_signal4[4]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  my_buffer/past_signal4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.867    -0.805    my_buffer/clk_out2
    SLICE_X6Y104         FDRE                                         r  my_buffer/past_signal4_reg[4]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.079    -0.472    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)         0.121    -0.351    my_buffer/past_signal4_reg[4]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 encoder2_dt_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder2_dt_debounce/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.384ns (67.423%)  route 0.186ns (32.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.572    -0.592    encoder2_dt_debounce/clk_out2
    SLICE_X30Y99         FDRE                                         r  encoder2_dt_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  encoder2_dt_debounce/count_reg[3]/Q
                         net (fo=3, routed)           0.185    -0.243    encoder2_dt_debounce/count_reg[3]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.089 r  encoder2_dt_debounce/count_reg[0]_i_3__6/CO[3]
                         net (fo=1, routed)           0.001    -0.089    encoder2_dt_debounce/count_reg[0]_i_3__6_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.023 r  encoder2_dt_debounce/count_reg[4]_i_1__7/O[2]
                         net (fo=1, routed)           0.000    -0.023    encoder2_dt_debounce/count_reg[4]_i_1__7_n_5
    SLICE_X30Y100        FDRE                                         r  encoder2_dt_debounce/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.837    -0.836    encoder2_dt_debounce/clk_out2
    SLICE_X30Y100        FDRE                                         r  encoder2_dt_debounce/count_reg[6]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.079    -0.248    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134    -0.114    encoder2_dt_debounce/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 my_buffer/past_signal6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.329%)  route 0.122ns (39.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    my_buffer/clk_out2
    SLICE_X3Y105         FDRE                                         r  my_buffer/past_signal6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  my_buffer/past_signal6_reg[5]/Q
                         net (fo=3, routed)           0.122    -0.303    my_buffer/past_signal6_reg[5]_0
    SLICE_X2Y106         LUT5 (Prop_lut5_I0_O)        0.045    -0.258 r  my_buffer/past_signal7[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    my_buffer/past_signal7[5]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  my_buffer/past_signal7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.871    -0.802    my_buffer/clk_out2
    SLICE_X2Y106         FDRE                                         r  my_buffer/past_signal7_reg[5]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.079    -0.471    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.350    my_buffer/past_signal7_reg[5]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 my_height/state_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_height/height_out_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.023%)  route 0.124ns (39.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.604    -0.560    my_height/clk_out2
    SLICE_X3Y95          FDRE                                         r  my_height/state_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  my_height/state_signal_reg[2]/Q
                         net (fo=17, routed)          0.124    -0.295    my_height/state_signal_reg_n_0_[2]
    SLICE_X2Y95          LUT4 (Prop_lut4_I2_O)        0.045    -0.250 r  my_height/height_out_signal[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.250    my_height/height_out_signal[7]_i_1__0_n_0
    SLICE_X2Y95          FDRE                                         r  my_height/height_out_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.877    -0.796    my_height/clk_out2
    SLICE_X2Y95          FDRE                                         r  my_height/height_out_signal_reg[7]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.079    -0.468    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.121    -0.347    my_height/height_out_signal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 my_buffer/past_signal14_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal15_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.089%)  route 0.129ns (40.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.596    -0.568    my_buffer/clk_out2
    SLICE_X7Y107         FDRE                                         r  my_buffer/past_signal14_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  my_buffer/past_signal14_reg[8]/Q
                         net (fo=3, routed)           0.129    -0.298    my_buffer/past_signal14_reg[8]_0
    SLICE_X6Y105         LUT5 (Prop_lut5_I0_O)        0.045    -0.253 r  my_buffer/past_signal15[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    my_buffer/past_signal15[8]_i_1_n_0
    SLICE_X6Y105         FDRE                                         r  my_buffer/past_signal15_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.867    -0.805    my_buffer/clk_out2
    SLICE_X6Y105         FDRE                                         r  my_buffer/past_signal15_reg[8]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.079    -0.472    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.121    -0.351    my_buffer/past_signal15_reg[8]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 my_height/state_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_height/height_out_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.638%)  route 0.126ns (40.362%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.604    -0.560    my_height/clk_out2
    SLICE_X3Y95          FDRE                                         r  my_height/state_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  my_height/state_signal_reg[2]/Q
                         net (fo=17, routed)          0.126    -0.293    my_height/state_signal_reg_n_0_[2]
    SLICE_X2Y95          LUT4 (Prop_lut4_I2_O)        0.045    -0.248 r  my_height/height_out_signal[11]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.248    my_height/height_out_signal[11]_i_2__0_n_0
    SLICE_X2Y95          FDRE                                         r  my_height/height_out_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.877    -0.796    my_height/clk_out2
    SLICE_X2Y95          FDRE                                         r  my_height/height_out_signal_reg[11]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.079    -0.468    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.120    -0.348    my_height/height_out_signal_reg[11]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 my_buffer/past_signal13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal14_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.596    -0.568    my_buffer/clk_out2
    SLICE_X4Y109         FDRE                                         r  my_buffer/past_signal13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  my_buffer/past_signal13_reg[2]/Q
                         net (fo=3, routed)           0.099    -0.328    my_buffer/past_signal13_reg[2]_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I0_O)        0.045    -0.283 r  my_buffer/past_signal14[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    my_buffer/past_signal14[2]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  my_buffer/past_signal14_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.866    -0.806    my_buffer/clk_out2
    SLICE_X5Y109         FDRE                                         r  my_buffer/past_signal14_reg[2]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.079    -0.476    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.092    -0.384    my_buffer/past_signal14_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         4188  Failing Endpoints,  Worst Slack       -5.003ns,  Total Violation    -8798.279ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.003ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.856ns  (logic 10.734ns (72.252%)  route 4.122ns (27.748%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.709    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_0
    SLICE_X57Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.932 r  uut/audio_HP_sec_1/y_sum_reg[100]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    13.932    uut/audio_HP_sec_1/y_sum_reg[100]_i_1__2_n_7
    SLICE_X57Y123        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.474     8.453    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y123        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[100]/C
                         clock pessimism              0.488     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X57Y123        FDRE (Setup_fdre_C_D)        0.062     8.930    uut/audio_HP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                         -13.932    
  -------------------------------------------------------------------
                         slack                                 -5.003    

Slack (VIOLATED) :        -4.999ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.853ns  (logic 10.731ns (72.247%)  route 4.122ns (27.753%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.929 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    13.929    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_6
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.475     8.454    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[97]/C
                         clock pessimism              0.488     8.943    
                         clock uncertainty           -0.074     8.869    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062     8.931    uut/audio_HP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                 -4.999    

Slack (VIOLATED) :        -4.993ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.006ns  (logic 10.584ns (70.533%)  route 4.422ns (29.467%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.079 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.079    AM_BP_sec_1/y_sum_reg[96]_i_1_n_6
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.512     8.491    AM_BP_sec_1/clk_out1
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[97]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)        0.109     9.086    AM_BP_sec_1/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                         -14.079    
  -------------------------------------------------------------------
                         slack                                 -4.993    

Slack (VIOLATED) :        -4.985ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.998ns  (logic 10.576ns (70.518%)  route 4.422ns (29.482%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.071 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.071    AM_BP_sec_1/y_sum_reg[96]_i_1_n_4
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.512     8.491    AM_BP_sec_1/clk_out1
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[99]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)        0.109     9.086    AM_BP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                 -4.985    

Slack (VIOLATED) :        -4.978ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.832ns  (logic 10.710ns (72.207%)  route 4.122ns (27.793%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.908 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    13.908    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_4
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.475     8.454    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[99]/C
                         clock pessimism              0.488     8.943    
                         clock uncertainty           -0.074     8.869    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062     8.931    uut/audio_HP_sec_1/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -13.908    
  -------------------------------------------------------------------
                         slack                                 -4.978    

Slack (VIOLATED) :        -4.909ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.922ns  (logic 10.500ns (70.367%)  route 4.422ns (29.633%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.995 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.995    AM_BP_sec_1/y_sum_reg[96]_i_1_n_5
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.512     8.491    AM_BP_sec_1/clk_out1
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[98]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)        0.109     9.086    AM_BP_sec_1/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                         -13.995    
  -------------------------------------------------------------------
                         slack                                 -4.909    

Slack (VIOLATED) :        -4.904ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.758ns  (logic 10.636ns (72.068%)  route 4.122ns (27.932%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.834 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    13.834    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_5
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.475     8.454    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[98]/C
                         clock pessimism              0.488     8.943    
                         clock uncertainty           -0.074     8.869    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062     8.931    uut/audio_HP_sec_1/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                 -4.904    

Slack (VIOLATED) :        -4.902ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.019ns  (logic 10.597ns (70.556%)  route 4.422ns (29.444%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.873 r  AM_BP_sec_1/y_sum_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.873    AM_BP_sec_1/y_sum_reg[96]_i_1_n_0
    SLICE_X10Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.092 r  AM_BP_sec_1/y_sum_reg[100]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.092    AM_BP_sec_1/y_sum_reg[100]_i_1_n_7
    SLICE_X10Y150        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.687     8.667    AM_BP_sec_1/clk_out1
    SLICE_X10Y150        FDRE                                         r  AM_BP_sec_1/y_sum_reg[100]/C
                         clock pessimism              0.488     9.155    
                         clock uncertainty           -0.074     9.081    
    SLICE_X10Y150        FDRE (Setup_fdre_C_D)        0.109     9.190    AM_BP_sec_1/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.190    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                 -4.902    

Slack (VIOLATED) :        -4.889ns  (required time - arrival time)
  Source:                 AM_BP_sec_1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_1/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.902ns  (logic 10.480ns (70.328%)  route 4.422ns (29.672%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.613    -0.927    AM_BP_sec_1/clk_out1
    SLICE_X8Y127         FDRE                                         r  AM_BP_sec_1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  AM_BP_sec_1/index_reg[0]/Q
                         net (fo=26, routed)          0.896     0.487    AM_BP_sec_1/index_reg[0]_0[0]
    SLICE_X8Y129         LUT4 (Prop_lut4_I1_O)        0.124     0.611 r  AM_BP_sec_1/y_sum2__1_i_52/O
                         net (fo=101, routed)         1.178     1.789    AM_BP_sec_1/y_sum2__1_i_52_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I2_O)        0.124     1.913 r  AM_BP_sec_1/y_sum2__3_i_38/O
                         net (fo=1, routed)           0.000     1.913    AM_BP_sec_1/y_sum2__3_i_38_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209     2.122 r  AM_BP_sec_1/y_sum2__3_i_11/O
                         net (fo=1, routed)           0.569     2.692    AM_BP_sec_1/y_sum2__3_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.209     6.901 r  AM_BP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.903    AM_BP_sec_1/y_sum2__3_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.421 r  AM_BP_sec_1/y_sum2__4/P[20]
                         net (fo=2, routed)           1.116     9.536    AM_BP_sec_1/p_2_in[37]
    SLICE_X11Y130        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  AM_BP_sec_1/y_sum[20]_i_10/O
                         net (fo=1, routed)           0.000     9.660    AM_BP_sec_1/y_sum[20]_i_10_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.192 r  AM_BP_sec_1/y_sum_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    AM_BP_sec_1/y_sum_reg[20]_i_2_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  AM_BP_sec_1/y_sum_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    AM_BP_sec_1/y_sum_reg[24]_i_2_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  AM_BP_sec_1/y_sum_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.660    11.301    AM_BP_sec_1/y_sum2__5[46]
    SLICE_X10Y132        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    11.884 r  AM_BP_sec_1/y_sum_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    AM_BP_sec_1/y_sum_reg[28]_i_1_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.001 r  AM_BP_sec_1/y_sum_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.001    AM_BP_sec_1/y_sum_reg[32]_i_1_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.118 r  AM_BP_sec_1/y_sum_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.118    AM_BP_sec_1/y_sum_reg[36]_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  AM_BP_sec_1/y_sum_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    AM_BP_sec_1/y_sum_reg[40]_i_1_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.352 r  AM_BP_sec_1/y_sum_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.352    AM_BP_sec_1/y_sum_reg[44]_i_1_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.469 r  AM_BP_sec_1/y_sum_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.469    AM_BP_sec_1/y_sum_reg[48]_i_1_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  AM_BP_sec_1/y_sum_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.586    AM_BP_sec_1/y_sum_reg[52]_i_1_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  AM_BP_sec_1/y_sum_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.703    AM_BP_sec_1/y_sum_reg[56]_i_1_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  AM_BP_sec_1/y_sum_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.820    AM_BP_sec_1/y_sum_reg[60]_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  AM_BP_sec_1/y_sum_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.937    AM_BP_sec_1/y_sum_reg[64]_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  AM_BP_sec_1/y_sum_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    AM_BP_sec_1/y_sum_reg[68]_i_1_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.171 r  AM_BP_sec_1/y_sum_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.171    AM_BP_sec_1/y_sum_reg[72]_i_1_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.288 r  AM_BP_sec_1/y_sum_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.288    AM_BP_sec_1/y_sum_reg[76]_i_1_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.405 r  AM_BP_sec_1/y_sum_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    AM_BP_sec_1/y_sum_reg[80]_i_1_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  AM_BP_sec_1/y_sum_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.522    AM_BP_sec_1/y_sum_reg[84]_i_1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  AM_BP_sec_1/y_sum_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.639    AM_BP_sec_1/y_sum_reg[88]_i_1_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.756 r  AM_BP_sec_1/y_sum_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    AM_BP_sec_1/y_sum_reg[92]_i_1_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.975 r  AM_BP_sec_1/y_sum_reg[96]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.975    AM_BP_sec_1/y_sum_reg[96]_i_1_n_7
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.512     8.491    AM_BP_sec_1/clk_out1
    SLICE_X10Y149        FDRE                                         r  AM_BP_sec_1/y_sum_reg[96]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)        0.109     9.086    AM_BP_sec_1/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                 -4.889    

Slack (VIOLATED) :        -4.888ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/ii_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/audio_HP_sec_1/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.742ns  (logic 10.620ns (72.038%)  route 4.122ns (27.962%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.616    -0.924    uut/audio_HP_sec_1/clk_out1
    SLICE_X51Y103        FDSE                                         r  uut/audio_HP_sec_1/ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDSE (Prop_fdse_C_Q)         0.456    -0.468 r  uut/audio_HP_sec_1/ii_reg[0]/Q
                         net (fo=3, routed)           0.832     0.363    uut/audio_HP_sec_1/ii_reg[0]
    SLICE_X52Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.487 r  uut/audio_HP_sec_1/x_sum2_i_26__2/O
                         net (fo=125, routed)         0.970     1.457    uut/audio_HP_sec_1/sel0[2]
    SLICE_X51Y100        MUXF7 (Prop_muxf7_S_O)       0.276     1.733 r  uut/audio_HP_sec_1/y_sum2__3_i_6__2/O
                         net (fo=1, routed)           0.718     2.451    uut/audio_HP_sec_1/y[11]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     6.662 r  uut/audio_HP_sec_1/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.664    uut/audio_HP_sec_1/y_sum2__3_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.182 r  uut/audio_HP_sec_1/y_sum2__4/P[17]
                         net (fo=2, routed)           1.029     9.211    uut/audio_HP_sec_1/y_sum2__4_n_88
    SLICE_X58Y102        LUT2 (Prop_lut2_I0_O)        0.124     9.335 r  uut/audio_HP_sec_1/y_sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.335    uut/audio_HP_sec_1/y_sum2_carry_i_3_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.868 r  uut/audio_HP_sec_1/y_sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.868    uut/audio_HP_sec_1/y_sum2_carry_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  uut/audio_HP_sec_1/y_sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.985    uut/audio_HP_sec_1/y_sum2_carry__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  uut/audio_HP_sec_1/y_sum2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.102    uut/audio_HP_sec_1/y_sum2_carry__1_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  uut/audio_HP_sec_1/y_sum2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.219    uut/audio_HP_sec_1/y_sum2_carry__2_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  uut/audio_HP_sec_1/y_sum2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.336    uut/audio_HP_sec_1/y_sum2_carry__3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.453 r  uut/audio_HP_sec_1/y_sum2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.453    uut/audio_HP_sec_1/y_sum2_carry__4_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.570 r  uut/audio_HP_sec_1/y_sum2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.570    uut/audio_HP_sec_1/y_sum2_carry__5_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.687 r  uut/audio_HP_sec_1/y_sum2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.687    uut/audio_HP_sec_1/y_sum2_carry__6_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.804 r  uut/audio_HP_sec_1/y_sum2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.804    uut/audio_HP_sec_1/y_sum2_carry__7_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.921 r  uut/audio_HP_sec_1/y_sum2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.921    uut/audio_HP_sec_1/y_sum2_carry__8_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.038 r  uut/audio_HP_sec_1/y_sum2_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.038    uut/audio_HP_sec_1/y_sum2_carry__9_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.155 r  uut/audio_HP_sec_1/y_sum2_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.155    uut/audio_HP_sec_1/y_sum2_carry__10_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  uut/audio_HP_sec_1/y_sum2_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.272    uut/audio_HP_sec_1/y_sum2_carry__11_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.389 r  uut/audio_HP_sec_1/y_sum2_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.389    uut/audio_HP_sec_1/y_sum2_carry__12_n_0
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.506 r  uut/audio_HP_sec_1/y_sum2_carry__13/CO[3]
                         net (fo=1, routed)           0.000    11.506    uut/audio_HP_sec_1/y_sum2_carry__13_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.623 r  uut/audio_HP_sec_1/y_sum2_carry__14/CO[3]
                         net (fo=1, routed)           0.000    11.623    uut/audio_HP_sec_1/y_sum2_carry__14_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.938 r  uut/audio_HP_sec_1/y_sum2_carry__15/O[3]
                         net (fo=33, routed)          0.573    12.510    uut/audio_HP_sec_1/y_sum2_carry__15_n_4
    SLICE_X57Y119        LUT2 (Prop_lut2_I0_O)        0.307    12.817 r  uut/audio_HP_sec_1/y_sum[84]_i_4__2/O
                         net (fo=1, routed)           0.000    12.817    uut/audio_HP_sec_1/y_sum[84]_i_4__2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.367 r  uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.367    uut/audio_HP_sec_1/y_sum_reg[84]_i_1__2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.481    uut/audio_HP_sec_1/y_sum_reg[88]_i_1__2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    13.595    uut/audio_HP_sec_1/y_sum_reg[92]_i_1__2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.818 r  uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    13.818    uut/audio_HP_sec_1/y_sum_reg[96]_i_1__2_n_7
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.475     8.454    uut/audio_HP_sec_1/clk_out1
    SLICE_X57Y122        FDRE                                         r  uut/audio_HP_sec_1/y_sum_reg[96]/C
                         clock pessimism              0.488     8.943    
                         clock uncertainty           -0.074     8.869    
    SLICE_X57Y122        FDRE (Setup_fdre_C_D)        0.062     8.931    uut/audio_HP_sec_1/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                 -4.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[9].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X48Y84         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[9].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[9].ff/Q
                         net (fo=1, routed)           0.101    -0.360    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[9]
    SLICE_X46Y85         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.832    -0.841    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X46Y85         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X46Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.411    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.378ns (76.823%)  route 0.114ns (23.177%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.571    -0.593    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X36Y99         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[15]/Q
                         net (fo=2, routed)           0.114    -0.351    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[17]
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.098    -0.253 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.253    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152    -0.101 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[2]
                         net (fo=18, routed)          0.000    -0.101    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/S[0]
    SLICE_X35Y100        FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.836    -0.837    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X35Y100        FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.509    -0.328    
                         clock uncertainty            0.074    -0.254    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.102    -0.152    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.650%)  route 0.104ns (42.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.560    -0.604    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X36Y77         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[7]/Q
                         net (fo=1, routed)           0.104    -0.360    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[7]
    SLICE_X34Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.826    -0.847    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X34Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X34Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.411    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.268ns (54.160%)  route 0.227ns (45.840%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.564    -0.600    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[8]/Q
                         net (fo=2, routed)           0.227    -0.232    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[10]
    SLICE_X51Y97         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.105 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=11, routed)          0.000    -0.105    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/S[0]
    SLICE_X51Y97         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.836    -0.837    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X51Y97         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.504    -0.333    
                         clock uncertainty            0.074    -0.259    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.102    -0.157    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.595    -0.569    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X7Y69          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.318    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_data[6]
    SLICE_X6Y68          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.865    -0.808    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X6Y68          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][6]_srl16/CLK
                         clock pessimism              0.254    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X6Y68          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.371    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/aclk
    SLICE_X35Y84         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/Q
                         net (fo=1, routed)           0.116    -0.341    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[0]
    SLICE_X34Y86         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X34Y86         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X34Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.394    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.793%)  route 0.332ns (70.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.565    -0.599    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X35Y100        FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.332    -0.126    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/B[0]
    SLICE_X32Y92         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.841    -0.832    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X32Y92         FDRE                                         r  fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.070    -0.179    fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/aclk
    SLICE_X51Y87         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.351    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[23]
    SLICE_X50Y86         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.830    -0.843    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X50Y86         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16/CLK
                         clock pessimism              0.255    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X50Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.405    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[2].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][9]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X57Y51         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[2].gen_fdre[1].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[2].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.112    -0.345    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[9]
    SLICE_X56Y52         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][9]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X56Y52         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][9]_srl1/CLK
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X56Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.399    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][9]_srl1
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 AM_BP_sec_2/x_sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_2/y_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.311ns (59.366%)  route 0.213ns (40.634%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.554    -0.610    AM_BP_sec_2/clk_out1
    SLICE_X53Y136        FDRE                                         r  AM_BP_sec_2/x_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  AM_BP_sec_2/x_sum_reg[3]/Q
                         net (fo=5, routed)           0.213    -0.256    AM_BP_sec_2/x_sum_reg[3]
    SLICE_X50Y136        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.139 r  AM_BP_sec_2/y_reg[7][3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.139    AM_BP_sec_2/y_reg[7][3]_i_1__0_n_0
    SLICE_X50Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.086 r  AM_BP_sec_2/y_reg[7][7]_i_1__0/O[0]
                         net (fo=8, routed)           0.000    -0.086    AM_BP_sec_2/y_reg[7][7]_i_1__0_n_7
    SLICE_X50Y137        FDRE                                         r  AM_BP_sec_2/y_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.825    -0.848    AM_BP_sec_2/clk_out1
    SLICE_X50Y137        FDRE                                         r  AM_BP_sec_2/y_reg[0][4]/C
                         clock pessimism              0.504    -0.344    
                         clock uncertainty            0.074    -0.270    
    SLICE_X50Y137        FDRE (Hold_fdre_C_D)         0.130    -0.140    AM_BP_sec_2/y_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           47  Failing Endpoints,  Worst Slack       -4.216ns,  Total Violation     -139.318ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.216ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        4.053ns  (logic 0.580ns (14.310%)  route 3.473ns (85.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 168.338 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.647   168.338    xvga1/clk_out2
    SLICE_X11Y95         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.456   168.794 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          2.419   171.213    xvga1/hcount_out[8]
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124   171.337 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.054   172.391    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.199   168.741    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   168.175    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.175    
                         arrival time                        -172.391    
  -------------------------------------------------------------------
                         slack                                 -4.216    

Slack (VIOLATED) :        -3.828ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.666ns  (logic 0.773ns (21.085%)  route 2.893ns (78.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X8Y96          FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.478   168.815 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          1.819   170.634    xvga1/hcount_out[3]
    SLICE_X10Y90         LUT6 (Prop_lut6_I0_O)        0.295   170.929 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           1.074   172.003    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.199   168.741    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   168.175    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.175    
                         arrival time                        -172.003    
  -------------------------------------------------------------------
                         slack                                 -3.828    

Slack (VIOLATED) :        -3.767ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.527ns  (logic 0.580ns (16.445%)  route 2.947ns (83.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 168.415 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.724   168.415    xvga1/clk_out2
    SLICE_X5Y95          FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456   168.871 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.876   170.747    xvga1/hcount_out[7]
    SLICE_X8Y89          LUT6 (Prop_lut6_I1_O)        0.124   170.871 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.071   171.942    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.199   168.741    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566   168.175    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.175    
                         arrival time                        -171.942    
  -------------------------------------------------------------------
                         slack                                 -3.767    

Slack (VIOLATED) :        -3.729ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.998%)  route 2.925ns (82.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X12Y95         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          2.058   170.913    xvga1/hcount_out[4]
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124   171.037 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.867   171.904    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.199   168.741    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   168.175    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.175    
                         arrival time                        -171.904    
  -------------------------------------------------------------------
                         slack                                 -3.729    

Slack (VIOLATED) :        -3.681ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.519ns  (logic 0.773ns (21.968%)  route 2.746ns (78.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X8Y96          FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.478   168.815 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          1.688   170.503    xvga1/hcount_out[3]
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.295   170.798 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.058   171.856    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.199   168.741    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   168.175    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.175    
                         arrival time                        -171.856    
  -------------------------------------------------------------------
                         slack                                 -3.681    

Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.511ns  (logic 0.773ns (22.018%)  route 2.738ns (77.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X8Y96          FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.478   168.815 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          1.671   170.486    xvga1/hcount_out[3]
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.295   170.781 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.067   171.848    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.199   168.741    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566   168.175    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.175    
                         arrival time                        -171.848    
  -------------------------------------------------------------------
                         slack                                 -3.673    

Slack (VIOLATED) :        -3.574ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.130ns  (logic 0.604ns (19.297%)  route 2.526ns (80.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 168.415 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.724   168.415    xvga1/clk_out2
    SLICE_X5Y95          FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456   168.871 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.744   170.615    xvga1/hcount_out[7]
    SLICE_X8Y89          LUT5 (Prop_lut5_I4_O)        0.148   170.763 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.782   171.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.199   168.741    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.770   167.971    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        167.971    
                         arrival time                        -171.545    
  -------------------------------------------------------------------
                         slack                                 -3.574    

Slack (VIOLATED) :        -3.489ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.327ns  (logic 0.642ns (19.296%)  route 2.685ns (80.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X8Y94          FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=31, routed)          1.762   170.617    xvga1/hcount_out[6]
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.124   170.741 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.923   171.664    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.199   168.741    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566   168.175    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.175    
                         arrival time                        -171.664    
  -------------------------------------------------------------------
                         slack                                 -3.489    

Slack (VIOLATED) :        -3.432ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.881ns  (logic 1.714ns (44.165%)  route 2.167ns (55.835%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 168.581 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.824ns = ( 168.407 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.716   168.407    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456   168.863 r  is_fast_reg/Q
                         net (fo=13, routed)          1.338   170.201    adjust_frequency/is_fast
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.124   170.325 r  adjust_frequency/center_frequency_out[7]_i_4/O
                         net (fo=1, routed)           0.000   170.325    adjust_frequency/center_frequency_out[7]_i_4_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   170.726 r  adjust_frequency/center_frequency_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.726    adjust_frequency/center_frequency_out_reg[7]_i_2_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.840 r  adjust_frequency/center_frequency_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.840    adjust_frequency/center_frequency_out_reg[11]_i_2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   171.153 r  adjust_frequency/center_frequency_out_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.829   171.982    adjust_frequency/in6[15]
    SLICE_X6Y89          LUT3 (Prop_lut3_I0_O)        0.306   172.288 r  adjust_frequency/center_frequency_out[15]_i_1/O
                         net (fo=1, routed)           0.000   172.288    adjust_frequency/center_frequency_out0_in[15]
    SLICE_X6Y89          FDRE                                         r  adjust_frequency/center_frequency_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.601   168.581    adjust_frequency/clk_out1
    SLICE_X6Y89          FDRE                                         r  adjust_frequency/center_frequency_out_reg[15]/C
                         clock pessimism              0.395   168.976    
                         clock uncertainty           -0.199   168.777    
    SLICE_X6Y89          FDRE (Setup_fdre_C_D)        0.079   168.856    adjust_frequency/center_frequency_out_reg[15]
  -------------------------------------------------------------------
                         required time                        168.856    
                         arrival time                        -172.288    
  -------------------------------------------------------------------
                         slack                                 -3.432    

Slack (VIOLATED) :        -3.369ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.816ns  (logic 1.711ns (44.837%)  route 2.105ns (55.163%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 168.580 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.824ns = ( 168.407 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.716   168.407    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456   168.863 r  is_fast_reg/Q
                         net (fo=13, routed)          1.297   170.161    adjust_frequency/is_fast
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.124   170.285 r  adjust_frequency/center_frequency_out[3]_i_10/O
                         net (fo=1, routed)           0.000   170.285    adjust_frequency/center_frequency_out[3]_i_10_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   170.683 r  adjust_frequency/center_frequency_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.683    adjust_frequency/center_frequency_out_reg[3]_i_3_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.797 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.797    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   171.110 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.808   171.917    adjust_frequency/in5[11]
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.306   172.223 r  adjust_frequency/center_frequency_out[11]_i_1/O
                         net (fo=1, routed)           0.000   172.223    adjust_frequency/center_frequency_out0_in[11]
    SLICE_X6Y88          FDRE                                         r  adjust_frequency/center_frequency_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.600   168.580    adjust_frequency/clk_out1
    SLICE_X6Y88          FDRE                                         r  adjust_frequency/center_frequency_out_reg[11]/C
                         clock pessimism              0.395   168.975    
                         clock uncertainty           -0.199   168.776    
    SLICE_X6Y88          FDRE (Setup_fdre_C_D)        0.079   168.855    adjust_frequency/center_frequency_out_reg[11]
  -------------------------------------------------------------------
                         required time                        168.855    
                         arrival time                        -172.223    
  -------------------------------------------------------------------
                         slack                                 -3.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.363ns (45.988%)  route 0.426ns (54.012%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.310    -0.115    adjust_frequency/is_fast
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.045    -0.070 r  adjust_frequency/center_frequency_out[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.070    adjust_frequency/center_frequency_out[3]_i_7_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.000 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.116     0.116    adjust_frequency/in5[0]
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.107     0.223 r  adjust_frequency/center_frequency_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.223    adjust_frequency/center_frequency_out0_in[0]
    SLICE_X1Y86          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.872    -0.801    adjust_frequency/clk_out1
    SLICE_X1Y86          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.199    -0.045    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092     0.047    adjust_frequency/center_frequency_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.141ns (16.206%)  route 0.729ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.574    -0.590    xvga1/clk_out2
    SLICE_X9Y92          FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.729     0.280    vsync_synchronize/vsync
    SLICE_X2Y91          SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.876    -0.797    vsync_synchronize/clk_out1
    SLICE_X2Y91          SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.199    -0.041    
    SLICE_X2Y91          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.076    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.474ns (53.463%)  route 0.413ns (46.537%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.309    -0.116    adjust_frequency/is_fast
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.045    -0.071 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.071    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.044 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.044    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.109 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.104     0.212    adjust_frequency/in5[10]
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.108     0.320 r  adjust_frequency/center_frequency_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.320    adjust_frequency/center_frequency_out0_in[10]
    SLICE_X6Y88          FDSE                                         r  adjust_frequency/center_frequency_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.872    -0.801    adjust_frequency/clk_out1
    SLICE_X6Y88          FDSE                                         r  adjust_frequency/center_frequency_out_reg[10]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.199    -0.045    
    SLICE_X6Y88          FDSE (Hold_fdse_C_D)         0.121     0.076    adjust_frequency/center_frequency_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.399ns (45.663%)  route 0.475ns (54.337%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.310    -0.115    adjust_frequency/is_fast
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.045    -0.070 r  adjust_frequency/center_frequency_out[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.070    adjust_frequency/center_frequency_out[3]_i_7_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.036 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.165     0.201    adjust_frequency/in6[1]
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.107     0.308 r  adjust_frequency/center_frequency_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.308    adjust_frequency/center_frequency_out0_in[1]
    SLICE_X4Y85          FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.869    -0.804    adjust_frequency/clk_out1
    SLICE_X4Y85          FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.199    -0.048    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.091     0.043    adjust_frequency/center_frequency_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.499ns (54.658%)  route 0.414ns (45.342%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.309    -0.116    adjust_frequency/is_fast
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.045    -0.071 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.071    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.044 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.044    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.135 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.105     0.240    adjust_frequency/in5[9]
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.107     0.347 r  adjust_frequency/center_frequency_out[9]_i_1/O
                         net (fo=1, routed)           0.000     0.347    adjust_frequency/center_frequency_out0_in[9]
    SLICE_X6Y88          FDRE                                         r  adjust_frequency/center_frequency_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.872    -0.801    adjust_frequency/clk_out1
    SLICE_X6Y88          FDRE                                         r  adjust_frequency/center_frequency_out_reg[9]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.199    -0.045    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.120     0.075    adjust_frequency/center_frequency_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.513ns (55.424%)  route 0.413ns (44.576%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.309    -0.116    adjust_frequency/is_fast
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.045    -0.071 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.071    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.044 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.044    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.083 r  adjust_frequency/center_frequency_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.083    adjust_frequency/center_frequency_out_reg[11]_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.148 r  adjust_frequency/center_frequency_out_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.104     0.251    adjust_frequency/in5[14]
    SLICE_X6Y89          LUT3 (Prop_lut3_I2_O)        0.108     0.359 r  adjust_frequency/center_frequency_out[14]_i_1/O
                         net (fo=1, routed)           0.000     0.359    adjust_frequency/center_frequency_out0_in[14]
    SLICE_X6Y89          FDSE                                         r  adjust_frequency/center_frequency_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.872    -0.801    adjust_frequency/clk_out1
    SLICE_X6Y89          FDSE                                         r  adjust_frequency/center_frequency_out_reg[14]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.199    -0.045    
    SLICE_X6Y89          FDSE (Hold_fdse_C_D)         0.121     0.076    adjust_frequency/center_frequency_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.209ns (20.280%)  route 0.822ns (79.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.575    -0.589    xvga1/clk_out2
    SLICE_X12Y95         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          0.451     0.026    xvga1/hcount_out[4]
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.045     0.071 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.371     0.441    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.887    -0.786    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.199    -0.030    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.153    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.209ns (20.199%)  route 0.826ns (79.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.575    -0.589    xvga1/clk_out2
    SLICE_X12Y95         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          0.460     0.035    xvga1/hcount_out[4]
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.080 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.366     0.445    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.887    -0.786    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.199    -0.030    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.153    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.186ns (17.944%)  route 0.851ns (82.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.575    -0.589    xvga1/clk_out2
    SLICE_X11Y95         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          0.487     0.039    xvga1/hcount_out[8]
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.045     0.084 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.364     0.447    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.887    -0.786    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.199    -0.030    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.153    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.186ns (17.762%)  route 0.861ns (82.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.575    -0.589    xvga1/clk_out2
    SLICE_X11Y95         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          0.547     0.099    xvga1/hcount_out[8]
    SLICE_X8Y89          LUT4 (Prop_lut4_I2_O)        0.045     0.144 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.314     0.458    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.887    -0.786    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.199    -0.030    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.153    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           47  Failing Endpoints,  Worst Slack       -4.215ns,  Total Violation     -139.256ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.215ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        4.053ns  (logic 0.580ns (14.310%)  route 3.473ns (85.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 168.338 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.647   168.338    xvga1/clk_out2
    SLICE_X11Y95         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.456   168.794 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          2.419   171.213    xvga1/hcount_out[8]
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124   171.337 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.054   172.391    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.198   168.742    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   168.176    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.176    
                         arrival time                        -172.391    
  -------------------------------------------------------------------
                         slack                                 -4.215    

Slack (VIOLATED) :        -3.827ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.666ns  (logic 0.773ns (21.085%)  route 2.893ns (78.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X8Y96          FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.478   168.815 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          1.819   170.634    xvga1/hcount_out[3]
    SLICE_X10Y90         LUT6 (Prop_lut6_I0_O)        0.295   170.929 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           1.074   172.003    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.198   168.742    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   168.176    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.176    
                         arrival time                        -172.003    
  -------------------------------------------------------------------
                         slack                                 -3.827    

Slack (VIOLATED) :        -3.766ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.527ns  (logic 0.580ns (16.445%)  route 2.947ns (83.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 168.415 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.724   168.415    xvga1/clk_out2
    SLICE_X5Y95          FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456   168.871 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.876   170.747    xvga1/hcount_out[7]
    SLICE_X8Y89          LUT6 (Prop_lut6_I1_O)        0.124   170.871 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.071   171.942    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.198   168.742    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566   168.176    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.176    
                         arrival time                        -171.942    
  -------------------------------------------------------------------
                         slack                                 -3.766    

Slack (VIOLATED) :        -3.728ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.567ns  (logic 0.642ns (17.998%)  route 2.925ns (82.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X12Y95         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          2.058   170.913    xvga1/hcount_out[4]
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124   171.037 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.867   171.904    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.198   168.742    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   168.176    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.176    
                         arrival time                        -171.904    
  -------------------------------------------------------------------
                         slack                                 -3.728    

Slack (VIOLATED) :        -3.679ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.519ns  (logic 0.773ns (21.968%)  route 2.746ns (78.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X8Y96          FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.478   168.815 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          1.688   170.503    xvga1/hcount_out[3]
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.295   170.798 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.058   171.856    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.198   168.742    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   168.176    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.176    
                         arrival time                        -171.856    
  -------------------------------------------------------------------
                         slack                                 -3.679    

Slack (VIOLATED) :        -3.672ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.511ns  (logic 0.773ns (22.018%)  route 2.738ns (77.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X8Y96          FDRE                                         r  xvga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.478   168.815 r  xvga1/hcount_out_reg[3]/Q
                         net (fo=31, routed)          1.671   170.486    xvga1/hcount_out[3]
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.295   170.781 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.067   171.848    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.198   168.742    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566   168.176    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.176    
                         arrival time                        -171.848    
  -------------------------------------------------------------------
                         slack                                 -3.672    

Slack (VIOLATED) :        -3.573ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.130ns  (logic 0.604ns (19.297%)  route 2.526ns (80.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 168.415 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.724   168.415    xvga1/clk_out2
    SLICE_X5Y95          FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456   168.871 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=27, routed)          1.744   170.615    xvga1/hcount_out[7]
    SLICE_X8Y89          LUT5 (Prop_lut5_I4_O)        0.148   170.763 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.782   171.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.198   168.742    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.770   167.972    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        167.972    
                         arrival time                        -171.545    
  -------------------------------------------------------------------
                         slack                                 -3.573    

Slack (VIOLATED) :        -3.488ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.327ns  (logic 0.642ns (19.296%)  route 2.685ns (80.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 168.545 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 168.337 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.646   168.337    xvga1/clk_out2
    SLICE_X8Y94          FDRE                                         r  xvga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.518   168.855 r  xvga1/hcount_out_reg[6]/Q
                         net (fo=31, routed)          1.762   170.617    xvga1/hcount_out[6]
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.124   170.741 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.923   171.664    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.566   168.545    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395   168.940    
                         clock uncertainty           -0.198   168.742    
    RAMB18_X0Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566   168.176    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        168.176    
                         arrival time                        -171.664    
  -------------------------------------------------------------------
                         slack                                 -3.488    

Slack (VIOLATED) :        -3.431ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.881ns  (logic 1.714ns (44.165%)  route 2.167ns (55.835%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 168.581 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.824ns = ( 168.407 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.716   168.407    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456   168.863 r  is_fast_reg/Q
                         net (fo=13, routed)          1.338   170.201    adjust_frequency/is_fast
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.124   170.325 r  adjust_frequency/center_frequency_out[7]_i_4/O
                         net (fo=1, routed)           0.000   170.325    adjust_frequency/center_frequency_out[7]_i_4_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   170.726 r  adjust_frequency/center_frequency_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.726    adjust_frequency/center_frequency_out_reg[7]_i_2_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.840 r  adjust_frequency/center_frequency_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.840    adjust_frequency/center_frequency_out_reg[11]_i_2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   171.153 r  adjust_frequency/center_frequency_out_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.829   171.982    adjust_frequency/in6[15]
    SLICE_X6Y89          LUT3 (Prop_lut3_I0_O)        0.306   172.288 r  adjust_frequency/center_frequency_out[15]_i_1/O
                         net (fo=1, routed)           0.000   172.288    adjust_frequency/center_frequency_out0_in[15]
    SLICE_X6Y89          FDRE                                         r  adjust_frequency/center_frequency_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.601   168.581    adjust_frequency/clk_out1
    SLICE_X6Y89          FDRE                                         r  adjust_frequency/center_frequency_out_reg[15]/C
                         clock pessimism              0.395   168.976    
                         clock uncertainty           -0.198   168.778    
    SLICE_X6Y89          FDRE (Setup_fdre_C_D)        0.079   168.857    adjust_frequency/center_frequency_out_reg[15]
  -------------------------------------------------------------------
                         required time                        168.857    
                         arrival time                        -172.288    
  -------------------------------------------------------------------
                         slack                                 -3.431    

Slack (VIOLATED) :        -3.367ns  (required time - arrival time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        3.816ns  (logic 1.711ns (44.837%)  route 2.105ns (55.163%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 168.580 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.824ns = ( 168.407 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.716   168.407    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456   168.863 r  is_fast_reg/Q
                         net (fo=13, routed)          1.297   170.161    adjust_frequency/is_fast
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.124   170.285 r  adjust_frequency/center_frequency_out[3]_i_10/O
                         net (fo=1, routed)           0.000   170.285    adjust_frequency/center_frequency_out[3]_i_10_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   170.683 r  adjust_frequency/center_frequency_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.683    adjust_frequency/center_frequency_out_reg[3]_i_3_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.797 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.797    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   171.110 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.808   171.917    adjust_frequency/in5[11]
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.306   172.223 r  adjust_frequency/center_frequency_out[11]_i_1/O
                         net (fo=1, routed)           0.000   172.223    adjust_frequency/center_frequency_out0_in[11]
    SLICE_X6Y88          FDRE                                         r  adjust_frequency/center_frequency_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.600   168.580    adjust_frequency/clk_out1
    SLICE_X6Y88          FDRE                                         r  adjust_frequency/center_frequency_out_reg[11]/C
                         clock pessimism              0.395   168.975    
                         clock uncertainty           -0.198   168.777    
    SLICE_X6Y88          FDRE (Setup_fdre_C_D)        0.079   168.856    adjust_frequency/center_frequency_out_reg[11]
  -------------------------------------------------------------------
                         required time                        168.856    
                         arrival time                        -172.223    
  -------------------------------------------------------------------
                         slack                                 -3.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.363ns (45.988%)  route 0.426ns (54.012%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.310    -0.115    adjust_frequency/is_fast
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.045    -0.070 r  adjust_frequency/center_frequency_out[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.070    adjust_frequency/center_frequency_out[3]_i_7_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.000 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.116     0.116    adjust_frequency/in5[0]
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.107     0.223 r  adjust_frequency/center_frequency_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.223    adjust_frequency/center_frequency_out0_in[0]
    SLICE_X1Y86          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.872    -0.801    adjust_frequency/clk_out1
    SLICE_X1Y86          FDRE                                         r  adjust_frequency/center_frequency_out_reg[0]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.198    -0.046    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092     0.046    adjust_frequency/center_frequency_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.141ns (16.206%)  route 0.729ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.574    -0.590    xvga1/clk_out2
    SLICE_X9Y92          FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.729     0.280    vsync_synchronize/vsync
    SLICE_X2Y91          SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.876    -0.797    vsync_synchronize/clk_out1
    SLICE_X2Y91          SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.198    -0.042    
    SLICE_X2Y91          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.075    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.474ns (53.463%)  route 0.413ns (46.537%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.309    -0.116    adjust_frequency/is_fast
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.045    -0.071 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.071    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.044 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.044    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.109 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.104     0.212    adjust_frequency/in5[10]
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.108     0.320 r  adjust_frequency/center_frequency_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.320    adjust_frequency/center_frequency_out0_in[10]
    SLICE_X6Y88          FDSE                                         r  adjust_frequency/center_frequency_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.872    -0.801    adjust_frequency/clk_out1
    SLICE_X6Y88          FDSE                                         r  adjust_frequency/center_frequency_out_reg[10]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.198    -0.046    
    SLICE_X6Y88          FDSE (Hold_fdse_C_D)         0.121     0.075    adjust_frequency/center_frequency_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.399ns (45.663%)  route 0.475ns (54.337%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.310    -0.115    adjust_frequency/is_fast
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.045    -0.070 r  adjust_frequency/center_frequency_out[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.070    adjust_frequency/center_frequency_out[3]_i_7_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.036 r  adjust_frequency/center_frequency_out_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.165     0.201    adjust_frequency/in6[1]
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.107     0.308 r  adjust_frequency/center_frequency_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.308    adjust_frequency/center_frequency_out0_in[1]
    SLICE_X4Y85          FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.869    -0.804    adjust_frequency/clk_out1
    SLICE_X4Y85          FDRE                                         r  adjust_frequency/center_frequency_out_reg[1]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.198    -0.049    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.091     0.042    adjust_frequency/center_frequency_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.499ns (54.658%)  route 0.414ns (45.342%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.309    -0.116    adjust_frequency/is_fast
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.045    -0.071 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.071    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.044 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.044    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.135 r  adjust_frequency/center_frequency_out_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.105     0.240    adjust_frequency/in5[9]
    SLICE_X6Y88          LUT3 (Prop_lut3_I2_O)        0.107     0.347 r  adjust_frequency/center_frequency_out[9]_i_1/O
                         net (fo=1, routed)           0.000     0.347    adjust_frequency/center_frequency_out0_in[9]
    SLICE_X6Y88          FDRE                                         r  adjust_frequency/center_frequency_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.872    -0.801    adjust_frequency/clk_out1
    SLICE_X6Y88          FDRE                                         r  adjust_frequency/center_frequency_out_reg[9]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.198    -0.046    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.120     0.074    adjust_frequency/center_frequency_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 is_fast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            adjust_frequency/center_frequency_out_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.513ns (55.424%)  route 0.413ns (44.576%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  is_fast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  is_fast_reg/Q
                         net (fo=13, routed)          0.309    -0.116    adjust_frequency/is_fast
    SLICE_X5Y87          LUT2 (Prop_lut2_I1_O)        0.045    -0.071 r  adjust_frequency/center_frequency_out[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.071    adjust_frequency/center_frequency_out[7]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.044 r  adjust_frequency/center_frequency_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.044    adjust_frequency/center_frequency_out_reg[7]_i_3_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.083 r  adjust_frequency/center_frequency_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.083    adjust_frequency/center_frequency_out_reg[11]_i_3_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.148 r  adjust_frequency/center_frequency_out_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.104     0.251    adjust_frequency/in5[14]
    SLICE_X6Y89          LUT3 (Prop_lut3_I2_O)        0.108     0.359 r  adjust_frequency/center_frequency_out[14]_i_1/O
                         net (fo=1, routed)           0.000     0.359    adjust_frequency/center_frequency_out0_in[14]
    SLICE_X6Y89          FDSE                                         r  adjust_frequency/center_frequency_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.872    -0.801    adjust_frequency/clk_out1
    SLICE_X6Y89          FDSE                                         r  adjust_frequency/center_frequency_out_reg[14]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.198    -0.046    
    SLICE_X6Y89          FDSE (Hold_fdse_C_D)         0.121     0.075    adjust_frequency/center_frequency_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.209ns (20.280%)  route 0.822ns (79.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.575    -0.589    xvga1/clk_out2
    SLICE_X12Y95         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          0.451     0.026    xvga1/hcount_out[4]
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.045     0.071 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.371     0.441    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.887    -0.786    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.198    -0.031    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.152    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.209ns (20.199%)  route 0.826ns (79.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.575    -0.589    xvga1/clk_out2
    SLICE_X12Y95         FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  xvga1/hcount_out_reg[4]/Q
                         net (fo=27, routed)          0.460     0.035    xvga1/hcount_out[4]
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.080 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.366     0.445    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.887    -0.786    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.198    -0.031    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.152    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.186ns (17.944%)  route 0.851ns (82.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.575    -0.589    xvga1/clk_out2
    SLICE_X11Y95         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          0.487     0.039    xvga1/hcount_out[8]
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.045     0.084 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.364     0.447    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.887    -0.786    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.198    -0.031    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.152    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.186ns (17.762%)  route 0.861ns (82.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.575    -0.589    xvga1/clk_out2
    SLICE_X11Y95         FDRE                                         r  xvga1/hcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  xvga1/hcount_out_reg[8]/Q
                         net (fo=23, routed)          0.547     0.099    xvga1/hcount_out[8]
    SLICE_X8Y89          LUT4 (Prop_lut4_I2_O)        0.045     0.144 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.314     0.458    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.887    -0.786    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y36         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.198    -0.031    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.152    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          461  Failing Endpoints,  Worst Slack       -6.336ns,  Total Violation    -2460.883ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.336ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.610ns  (logic 2.155ns (32.604%)  route 4.455ns (67.396%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 29.353 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.543    35.717    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.604    29.353    my_buffer/clk_out2
    SLICE_X6Y98          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/C
                         clock pessimism              0.395    29.748    
                         clock uncertainty           -0.198    29.550    
    SLICE_X6Y98          FDRE (Setup_fdre_C_CE)      -0.169    29.381    my_buffer/FSM_sequential_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         29.381    
                         arrival time                         -35.717    
  -------------------------------------------------------------------
                         slack                                 -6.336    

Slack (VIOLATED) :        -6.329ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.565ns  (logic 2.155ns (32.823%)  route 4.410ns (67.177%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.499    35.673    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X7Y95          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X7Y95          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X7Y95          FDRE (Setup_fdre_C_CE)      -0.205    29.344    my_buffer/FSM_sequential_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         29.344    
                         arrival time                         -35.673    
  -------------------------------------------------------------------
                         slack                                 -6.329    

Slack (VIOLATED) :        -6.296ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.569ns  (logic 2.155ns (32.807%)  route 4.414ns (67.193%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    35.676    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.676    
  -------------------------------------------------------------------
                         slack                                 -6.296    

Slack (VIOLATED) :        -6.296ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.569ns  (logic 2.155ns (32.807%)  route 4.414ns (67.193%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    35.676    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.676    
  -------------------------------------------------------------------
                         slack                                 -6.296    

Slack (VIOLATED) :        -6.296ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.569ns  (logic 2.155ns (32.807%)  route 4.414ns (67.193%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    35.676    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.676    
  -------------------------------------------------------------------
                         slack                                 -6.296    

Slack (VIOLATED) :        -6.296ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.569ns  (logic 2.155ns (32.807%)  route 4.414ns (67.193%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    35.676    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.676    
  -------------------------------------------------------------------
                         slack                                 -6.296    

Slack (VIOLATED) :        -6.281ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 2.155ns (32.879%)  route 4.399ns (67.121%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.515    35.043    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    35.167 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.495    35.662    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[2]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X6Y95          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/frame1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.662    
  -------------------------------------------------------------------
                         slack                                 -6.281    

Slack (VIOLATED) :        -6.281ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 2.155ns (32.879%)  route 4.399ns (67.121%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.515    35.043    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    35.167 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.495    35.662    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[3]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X6Y95          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/frame1_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.662    
  -------------------------------------------------------------------
                         slack                                 -6.281    

Slack (VIOLATED) :        -6.281ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 2.155ns (32.879%)  route 4.399ns (67.121%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.515    35.043    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    35.167 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.495    35.662    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[4]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X6Y95          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/frame1_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.662    
  -------------------------------------------------------------------
                         slack                                 -6.281    

Slack (VIOLATED) :        -6.281ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 2.155ns (32.879%)  route 4.399ns (67.121%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.515    35.043    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    35.167 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.495    35.662    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[5]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X6Y95          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/frame1_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.662    
  -------------------------------------------------------------------
                         slack                                 -6.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 xvga1/pixel[0]_i_10_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.377ns (50.951%)  route 0.363ns (49.049%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.574    -0.590    xvga1/clkb
    SLICE_X8Y90          FDRE                                         r  xvga1/pixel[0]_i_10_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  xvga1/pixel[0]_i_10_psbram/Q
                         net (fo=2, routed)           0.363    -0.063    xvga1/doutb[4]
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.043    -0.020 r  xvga1/pixel[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.020    xvga1/pixel[0]_i_6_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.074 r  xvga1/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.074    xvga1/pixel_reg[0]_i_2_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.150 r  xvga1/pixel_reg[0]_i_1/CO[0]
                         net (fo=4, routed)           0.000     0.150    fft_histogram/D[0]
    SLICE_X9Y91          FDRE                                         r  fft_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.845    -0.828    fft_histogram/clk_out2
    SLICE_X9Y91          FDRE                                         r  fft_histogram/pixel_reg[0]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.198    -0.073    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.091     0.018    fft_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.209ns (28.272%)  route 0.530ns (71.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.604    -0.560    AD9220/clk_out1
    SLICE_X6Y99          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.354    -0.042    my_trigger/sample_offset[3]
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.045     0.003 r  my_trigger/past_signal[3]_i_1/O
                         net (fo=1, routed)           0.176     0.179    my_buffer/past_signal_reg[3]_1
    SLICE_X4Y102         FDRE                                         r  my_buffer/past_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.868    -0.804    my_buffer/clk_out2
    SLICE_X4Y102         FDRE                                         r  my_buffer/past_signal_reg[3]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.198    -0.050    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.075     0.025    my_buffer/past_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            past_fast_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.567%)  route 0.618ns (81.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.598    -0.566    encoder3_sw_debounce/clk_out1
    SLICE_X0Y82          FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.618     0.193    encoder3_sw_db
    SLICE_X4Y83          FDRE                                         r  past_fast_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.867    -0.806    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  past_fast_value_reg/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.198    -0.051    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.075     0.024    past_fast_value_reg
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.338%)  route 0.616ns (74.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X8Y100         FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.616     0.186    my_trigger/sample_offset[2]
    SLICE_X7Y102         LUT5 (Prop_lut5_I0_O)        0.045     0.231 r  my_trigger/past_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     0.231    my_buffer/past_signal_reg[2]_1
    SLICE_X7Y102         FDRE                                         r  my_buffer/past_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.868    -0.804    my_buffer/clk_out2
    SLICE_X7Y102         FDRE                                         r  my_buffer/past_signal_reg[2]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.198    -0.050    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.092     0.042    my_buffer/past_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.565%)  route 0.642ns (75.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X8Y100         FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.642     0.212    my_buffer/sample_offset[2]
    SLICE_X5Y97          LUT5 (Prop_lut5_I1_O)        0.045     0.257 r  my_buffer/data_to_frame1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.257    my_buffer/data_to_frame10_in[2]
    SLICE_X5Y97          FDRE                                         r  my_buffer/data_to_frame1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.875    -0.798    my_buffer/clk_out2
    SLICE_X5Y97          FDRE                                         r  my_buffer/data_to_frame1_reg[2]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.198    -0.043    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.091     0.048    my_buffer/data_to_frame1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.209ns (24.386%)  route 0.648ns (75.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.604    -0.560    AD9220/clk_out1
    SLICE_X6Y99          FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.648     0.252    my_trigger/sample_offset[0]
    SLICE_X6Y111         LUT5 (Prop_lut5_I0_O)        0.045     0.297 r  my_trigger/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.297    my_buffer/past_signal_reg[0]_1
    SLICE_X6Y111         FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.866    -0.807    my_buffer/clk_out2
    SLICE_X6Y111         FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.198    -0.053    
    SLICE_X6Y111         FDRE (Hold_fdre_C_D)         0.121     0.068    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.231ns (26.653%)  route 0.636ns (73.347%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X11Y102        FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=4, routed)           0.304    -0.149    uut/audio_HP_sec_1/sample_offset[6]
    SLICE_X9Y101         LUT5 (Prop_lut5_I4_O)        0.045    -0.104 r  uut/audio_HP_sec_1/past_signal[10]_i_2/O
                         net (fo=7, routed)           0.331     0.228    my_trigger/signal_to_display[6]
    SLICE_X11Y103        LUT5 (Prop_lut5_I0_O)        0.045     0.273 r  my_trigger/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     0.273    my_buffer/past_signal_reg[10]_1
    SLICE_X11Y103        FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X11Y103        FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.198    -0.079    
    SLICE_X11Y103        FDRE (Hold_fdre_C_D)         0.092     0.013    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.344%)  route 0.728ns (79.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.598    -0.566    AD9220/clk_out1
    SLICE_X7Y101         FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.728     0.303    my_buffer/sample_offset[1]
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.045     0.348 r  my_buffer/data_to_frame2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.348    my_buffer/data_to_frame20_in[1]
    SLICE_X6Y97          FDRE                                         r  my_buffer/data_to_frame2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.875    -0.798    my_buffer/clk_out2
    SLICE_X6Y97          FDRE                                         r  my_buffer/data_to_frame2_reg[1]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.198    -0.043    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.121     0.078    my_buffer/data_to_frame2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.406%)  route 0.684ns (76.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.604    -0.560    AD9220/clk_out1
    SLICE_X6Y99          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.684     0.288    my_buffer/sample_offset[3]
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.045     0.333 r  my_buffer/data_to_frame2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.333    my_buffer/data_to_frame20_in[3]
    SLICE_X7Y97          FDRE                                         r  my_buffer/data_to_frame2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.875    -0.798    my_buffer/clk_out2
    SLICE_X7Y97          FDRE                                         r  my_buffer/data_to_frame2_reg[3]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.198    -0.043    
    SLICE_X7Y97          FDRE (Hold_fdre_C_D)         0.092     0.049    my_buffer/data_to_frame2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.231ns (24.525%)  route 0.711ns (75.475%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X11Y101        FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=4, routed)           0.250    -0.203    uut/audio_HP_sec_1/sample_offset[7]
    SLICE_X11Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.158 r  uut/audio_HP_sec_1/past_signal[11]_i_3/O
                         net (fo=7, routed)           0.461     0.303    my_buffer/signal_to_display[7]
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.045     0.348 r  my_buffer/data_to_frame1[11]_i_2/O
                         net (fo=1, routed)           0.000     0.348    my_buffer/data_to_frame10_in[11]
    SLICE_X4Y98          FDRE                                         r  my_buffer/data_to_frame1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.875    -0.798    my_buffer/clk_out2
    SLICE_X4Y98          FDRE                                         r  my_buffer/data_to_frame1_reg[11]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.198    -0.043    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.092     0.049    my_buffer/data_to_frame1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.346ns,  Total Violation       -0.480ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.346ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.498ns  (logic 8.380ns (54.073%)  route 7.118ns (45.927%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.355    13.763 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.578    14.341    xvga1/rgb[1]_i_2_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.327    14.668 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.668    xvga1_n_58
    SLICE_X13Y96         FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X13Y96         FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)        0.032    14.321    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -14.668    
  -------------------------------------------------------------------
                         slack                                 -0.346    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.283ns  (logic 8.148ns (53.316%)  route 7.135ns (46.684%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.326    13.734 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.595    14.328    xvga1/rgb[11]_i_3_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.452 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.452    xvga1_n_54
    SLICE_X15Y96         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X15Y96         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.029    14.318    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -14.452    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.145ns  (logic 8.148ns (53.798%)  route 6.997ns (46.202%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.634    13.432    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.326    13.758 r  xvga1/rgb[0]_i_2/O
                         net (fo=1, routed)           0.433    14.191    xvga1/rgb[0]_i_2_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.315 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    14.315    xvga1_n_59
    SLICE_X13Y96         FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X13Y96         FDRE                                         r  rgb_reg[0]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)        0.029    14.318    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -14.315    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.115ns  (logic 8.148ns (53.908%)  route 6.967ns (46.092%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.326    13.734 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.427    14.160    xvga1/rgb[11]_i_3_n_0
    SLICE_X15Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.284 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    14.284    xvga1_n_57
    SLICE_X15Y96         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X15Y96         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.031    14.320    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.004ns  (logic 8.148ns (54.307%)  route 6.856ns (45.693%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 r  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.326    13.734 f  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.316    14.049    xvga1/rgb[11]_i_3_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.173 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    14.173    xvga1_n_55
    SLICE_X15Y96         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X15Y96         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.032    14.321    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -14.173    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.999ns  (logic 8.148ns (54.325%)  route 6.851ns (45.675%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.710    -0.830    my_trigger/clk_out2
    SLICE_X0Y100         FDSE                                         r  my_trigger/height_out_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.419    -0.411 f  my_trigger/height_out_signal_reg[2]/Q
                         net (fo=48, routed)          1.969     1.557    my_trigger/height_out_signal_reg[2]_0
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.296     1.853 r  my_trigger/scaled_trigger_height1__0_i_24/O
                         net (fo=1, routed)           0.000     1.853    my_trigger/scaled_trigger_height1__0_i_24_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.403 r  my_trigger/scaled_trigger_height1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.403    my_trigger/scaled_trigger_height1__0_i_3_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.517 r  my_trigger/scaled_trigger_height1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.517    my_trigger/scaled_trigger_height1__0_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.830 r  my_trigger/scaled_trigger_height1__0_i_1/O[3]
                         net (fo=11, routed)          0.859     3.689    plot/scaled_trigger_height1__0_1[12]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023     7.712 f  plot/scaled_trigger_height1__0/P[11]
                         net (fo=2, routed)           0.653     8.365    plot/scaled_trigger_height1__0_n_94
    SLICE_X14Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.489 r  plot/rgb[11]_i_38/O
                         net (fo=1, routed)           0.603     9.092    plot/rgb[11]_i_38_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.672 r  plot/rgb_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.672    plot/rgb_reg[11]_i_27_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.001     9.786    plot/rgb_reg[11]_i_26_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.120 f  plot/rgb_reg[11]_i_25/O[1]
                         net (fo=1, routed)           0.745    10.865    plot/pixel_out_triggerline3[10]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.303    11.168 r  plot/rgb[11]_i_17/O
                         net (fo=1, routed)           0.000    11.168    xvga1/rgb[11]_i_4_0[0]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.544 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.102    12.647    xvga1/plot/pixel_out_triggerline2
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.152    12.799 f  xvga1/rgb[11]_i_4/O
                         net (fo=7, routed)           0.609    13.408    xvga1/plot/pixel_out_triggerline0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.326    13.734 r  xvga1/rgb[11]_i_3/O
                         net (fo=4, routed)           0.311    14.044    xvga1/rgb[11]_i_3_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.168 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    14.168    xvga1_n_56
    SLICE_X15Y96         FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.524    13.888    clk_65mhz
    SLICE_X15Y96         FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.480    14.369    
                         clock uncertainty           -0.079    14.289    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.031    14.320    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 my_buffer/signal_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            plot/pixel_out_function_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.211ns  (logic 7.354ns (55.664%)  route 5.857ns (44.336%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 13.891 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.709    -0.831    my_buffer/clk_out2
    SLICE_X5Y102         FDRE                                         r  my_buffer/signal_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  my_buffer/signal_out_reg[4]/Q
                         net (fo=3, routed)           1.448     1.073    plot/signal_in[4]
    SLICE_X11Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.197 r  plot/scaled_signal_height1_i_20/O
                         net (fo=1, routed)           0.000     1.197    plot/scaled_signal_height1_i_20_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.729 r  plot/scaled_signal_height1_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.729    plot/scaled_signal_height1_i_15_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.843 r  plot/scaled_signal_height1_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.843    plot/scaled_signal_height1_i_14_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.065 r  plot/scaled_signal_height1_i_13/O[0]
                         net (fo=11, routed)          0.726     2.791    plot/A_0[22]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     6.807 f  plot/scaled_signal_height1/P[11]
                         net (fo=3, routed)           1.179     7.986    plot/scaled_signal_height1_n_94
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     8.110 r  plot/pixel_out_function[0]_i_40/O
                         net (fo=2, routed)           0.533     8.643    plot/p_0_in[0]
    SLICE_X12Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.238 r  plot/pixel_out_function_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.238    plot/pixel_out_function_reg[0]_i_30_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.457 r  plot/pixel_out_function_reg[0]_i_29/O[0]
                         net (fo=1, routed)           0.791    10.247    xvga1/pixel_out_function_reg[0]_i_4[2]
    SLICE_X14Y92         LUT6 (Prop_lut6_I2_O)        0.295    10.542 r  xvga1/pixel_out_function[0]_i_17/O
                         net (fo=1, routed)           0.000    10.542    plot/pixel_out_function_reg[0]_2[0]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.075 r  plot/pixel_out_function_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           1.181    12.256    xvga1/pixel_out_function_reg[0][0]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.380 r  xvga1/pixel_out_function[0]_i_1/O
                         net (fo=1, routed)           0.000    12.380    plot/pixel_out_function_reg[0]_0
    SLICE_X11Y94         FDRE                                         r  plot/pixel_out_function_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.527    13.891    plot/clk_out2
    SLICE_X11Y94         FDRE                                         r  plot/pixel_out_function_reg[0]/C
                         clock pessimism              0.480    14.372    
                         clock uncertainty           -0.079    14.292    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.029    14.321    plot/pixel_out_function_reg[0]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.129ns  (logic 1.960ns (16.160%)  route 10.169ns (83.840%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 13.968 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    my_trigger/clk_out2
    SLICE_X0Y96          FDRE                                         r  my_trigger/height_out_audio_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  my_trigger/height_out_audio_reg[5]/Q
                         net (fo=48, routed)          3.428     3.069    my_trigger/height_out_audio_reg[5]_0
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.124     3.193 r  my_trigger/FSM_sequential_state[1]_i_21/O
                         net (fo=21, routed)          2.071     5.264    my_trigger/trigger_adjust[5]
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     5.388 r  my_trigger/FSM_sequential_state[3]_i_299/O
                         net (fo=1, routed)           0.568     5.956    my_trigger/FSM_sequential_state[3]_i_299_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.354 r  my_trigger/FSM_sequential_state_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.354    my_trigger/FSM_sequential_state_reg[3]_i_222_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.511 r  my_trigger/FSM_sequential_state_reg[3]_i_127/CO[1]
                         net (fo=1, routed)           1.178     7.689    my_buffer/FSM_sequential_state[3]_i_15_3[0]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.329     8.018 f  my_buffer/FSM_sequential_state[3]_i_47/O
                         net (fo=1, routed)           1.547     9.565    AD9220/write_frame2_i_3_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.312    10.001    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.124    10.125 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    10.647    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.543    11.314    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.604    13.968    my_buffer/clk_out2
    SLICE_X6Y98          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/C
                         clock pessimism              0.559    14.528    
                         clock uncertainty           -0.079    14.448    
    SLICE_X6Y98          FDRE (Setup_fdre_C_CE)      -0.169    14.279    my_buffer/FSM_sequential_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.279    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.085ns  (logic 1.960ns (16.219%)  route 10.125ns (83.781%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 13.967 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    my_trigger/clk_out2
    SLICE_X0Y96          FDRE                                         r  my_trigger/height_out_audio_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  my_trigger/height_out_audio_reg[5]/Q
                         net (fo=48, routed)          3.428     3.069    my_trigger/height_out_audio_reg[5]_0
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.124     3.193 r  my_trigger/FSM_sequential_state[1]_i_21/O
                         net (fo=21, routed)          2.071     5.264    my_trigger/trigger_adjust[5]
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     5.388 r  my_trigger/FSM_sequential_state[3]_i_299/O
                         net (fo=1, routed)           0.568     5.956    my_trigger/FSM_sequential_state[3]_i_299_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.354 r  my_trigger/FSM_sequential_state_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.354    my_trigger/FSM_sequential_state_reg[3]_i_222_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.511 r  my_trigger/FSM_sequential_state_reg[3]_i_127/CO[1]
                         net (fo=1, routed)           1.178     7.689    my_buffer/FSM_sequential_state[3]_i_15_3[0]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.329     8.018 f  my_buffer/FSM_sequential_state[3]_i_47/O
                         net (fo=1, routed)           1.547     9.565    AD9220/write_frame2_i_3_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.312    10.001    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.124    10.125 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    10.647    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.499    11.270    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X7Y95          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    13.967    my_buffer/clk_out2
    SLICE_X7Y95          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/C
                         clock pessimism              0.559    14.527    
                         clock uncertainty           -0.079    14.447    
    SLICE_X7Y95          FDRE (Setup_fdre_C_CE)      -0.205    14.242    my_buffer/FSM_sequential_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 my_trigger/height_out_audio_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.088ns  (logic 1.960ns (16.215%)  route 10.128ns (83.785%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 13.967 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.725    -0.815    my_trigger/clk_out2
    SLICE_X0Y96          FDRE                                         r  my_trigger/height_out_audio_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  my_trigger/height_out_audio_reg[5]/Q
                         net (fo=48, routed)          3.428     3.069    my_trigger/height_out_audio_reg[5]_0
    SLICE_X2Y109         LUT3 (Prop_lut3_I0_O)        0.124     3.193 r  my_trigger/FSM_sequential_state[1]_i_21/O
                         net (fo=21, routed)          2.071     5.264    my_trigger/trigger_adjust[5]
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     5.388 r  my_trigger/FSM_sequential_state[3]_i_299/O
                         net (fo=1, routed)           0.568     5.956    my_trigger/FSM_sequential_state[3]_i_299_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.354 r  my_trigger/FSM_sequential_state_reg[3]_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.354    my_trigger/FSM_sequential_state_reg[3]_i_222_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.511 r  my_trigger/FSM_sequential_state_reg[3]_i_127/CO[1]
                         net (fo=1, routed)           1.178     7.689    my_buffer/FSM_sequential_state[3]_i_15_3[0]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.329     8.018 f  my_buffer/FSM_sequential_state[3]_i_47/O
                         net (fo=1, routed)           1.547     9.565    AD9220/write_frame2_i_3_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  AD9220/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.312    10.001    AD9220/FSM_sequential_state[3]_i_47
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.124    10.125 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    10.647    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    11.273    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    13.967    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.559    14.527    
                         clock uncertainty           -0.079    14.447    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    14.278    my_buffer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                  3.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 encoder2_dt_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder2_dt_debounce/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.371ns (66.662%)  route 0.186ns (33.338%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.572    -0.592    encoder2_dt_debounce/clk_out2
    SLICE_X30Y99         FDRE                                         r  encoder2_dt_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  encoder2_dt_debounce/count_reg[3]/Q
                         net (fo=3, routed)           0.185    -0.243    encoder2_dt_debounce/count_reg[3]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.089 r  encoder2_dt_debounce/count_reg[0]_i_3__6/CO[3]
                         net (fo=1, routed)           0.001    -0.089    encoder2_dt_debounce/count_reg[0]_i_3__6_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.036 r  encoder2_dt_debounce/count_reg[4]_i_1__7/O[0]
                         net (fo=1, routed)           0.000    -0.036    encoder2_dt_debounce/count_reg[4]_i_1__7_n_7
    SLICE_X30Y100        FDRE                                         r  encoder2_dt_debounce/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.837    -0.836    encoder2_dt_debounce/clk_out2
    SLICE_X30Y100        FDRE                                         r  encoder2_dt_debounce/count_reg[4]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.079    -0.248    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134    -0.114    encoder2_dt_debounce/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 my_buffer/past_signal7_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal8_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.513%)  route 0.112ns (37.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    my_buffer/clk_out2
    SLICE_X1Y103         FDRE                                         r  my_buffer/past_signal7_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  my_buffer/past_signal7_reg[9]/Q
                         net (fo=3, routed)           0.112    -0.314    my_buffer/past_signal7_reg[9]_0
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.045    -0.269 r  my_buffer/past_signal8[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    my_buffer/past_signal8[9]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  my_buffer/past_signal8_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.871    -0.802    my_buffer/clk_out2
    SLICE_X2Y103         FDRE                                         r  my_buffer/past_signal8_reg[9]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.079    -0.471    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.121    -0.350    my_buffer/past_signal8_reg[9]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 my_buffer/past_signal14_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal15_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.661%)  route 0.085ns (31.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.596    -0.568    my_buffer/clk_out2
    SLICE_X5Y109         FDRE                                         r  my_buffer/past_signal14_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  my_buffer/past_signal14_reg[2]/Q
                         net (fo=3, routed)           0.085    -0.342    my_buffer/past_signal14_reg[2]_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I0_O)        0.045    -0.297 r  my_buffer/past_signal15[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    my_buffer/past_signal15[2]_i_1_n_0
    SLICE_X4Y109         FDRE                                         r  my_buffer/past_signal15_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.866    -0.806    my_buffer/clk_out2
    SLICE_X4Y109         FDRE                                         r  my_buffer/past_signal15_reg[2]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.079    -0.476    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.092    -0.384    my_buffer/past_signal15_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 my_buffer/past_signal3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.164%)  route 0.118ns (38.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.597    -0.567    my_buffer/clk_out2
    SLICE_X7Y103         FDRE                                         r  my_buffer/past_signal3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  my_buffer/past_signal3_reg[4]/Q
                         net (fo=3, routed)           0.118    -0.308    my_buffer/past_signal3_reg[4]_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I0_O)        0.045    -0.263 r  my_buffer/past_signal4[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    my_buffer/past_signal4[4]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  my_buffer/past_signal4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.867    -0.805    my_buffer/clk_out2
    SLICE_X6Y104         FDRE                                         r  my_buffer/past_signal4_reg[4]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.079    -0.472    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)         0.121    -0.351    my_buffer/past_signal4_reg[4]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 encoder2_dt_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            encoder2_dt_debounce/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.384ns (67.423%)  route 0.186ns (32.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.572    -0.592    encoder2_dt_debounce/clk_out2
    SLICE_X30Y99         FDRE                                         r  encoder2_dt_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  encoder2_dt_debounce/count_reg[3]/Q
                         net (fo=3, routed)           0.185    -0.243    encoder2_dt_debounce/count_reg[3]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.089 r  encoder2_dt_debounce/count_reg[0]_i_3__6/CO[3]
                         net (fo=1, routed)           0.001    -0.089    encoder2_dt_debounce/count_reg[0]_i_3__6_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.023 r  encoder2_dt_debounce/count_reg[4]_i_1__7/O[2]
                         net (fo=1, routed)           0.000    -0.023    encoder2_dt_debounce/count_reg[4]_i_1__7_n_5
    SLICE_X30Y100        FDRE                                         r  encoder2_dt_debounce/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.837    -0.836    encoder2_dt_debounce/clk_out2
    SLICE_X30Y100        FDRE                                         r  encoder2_dt_debounce/count_reg[6]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.079    -0.248    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134    -0.114    encoder2_dt_debounce/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 my_buffer/past_signal6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.329%)  route 0.122ns (39.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.598    -0.566    my_buffer/clk_out2
    SLICE_X3Y105         FDRE                                         r  my_buffer/past_signal6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  my_buffer/past_signal6_reg[5]/Q
                         net (fo=3, routed)           0.122    -0.303    my_buffer/past_signal6_reg[5]_0
    SLICE_X2Y106         LUT5 (Prop_lut5_I0_O)        0.045    -0.258 r  my_buffer/past_signal7[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    my_buffer/past_signal7[5]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  my_buffer/past_signal7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.871    -0.802    my_buffer/clk_out2
    SLICE_X2Y106         FDRE                                         r  my_buffer/past_signal7_reg[5]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.079    -0.471    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.350    my_buffer/past_signal7_reg[5]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 my_height/state_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_height/height_out_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.023%)  route 0.124ns (39.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.604    -0.560    my_height/clk_out2
    SLICE_X3Y95          FDRE                                         r  my_height/state_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  my_height/state_signal_reg[2]/Q
                         net (fo=17, routed)          0.124    -0.295    my_height/state_signal_reg_n_0_[2]
    SLICE_X2Y95          LUT4 (Prop_lut4_I2_O)        0.045    -0.250 r  my_height/height_out_signal[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.250    my_height/height_out_signal[7]_i_1__0_n_0
    SLICE_X2Y95          FDRE                                         r  my_height/height_out_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.877    -0.796    my_height/clk_out2
    SLICE_X2Y95          FDRE                                         r  my_height/height_out_signal_reg[7]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.079    -0.468    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.121    -0.347    my_height/height_out_signal_reg[7]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 my_buffer/past_signal14_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal15_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.089%)  route 0.129ns (40.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.596    -0.568    my_buffer/clk_out2
    SLICE_X7Y107         FDRE                                         r  my_buffer/past_signal14_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  my_buffer/past_signal14_reg[8]/Q
                         net (fo=3, routed)           0.129    -0.298    my_buffer/past_signal14_reg[8]_0
    SLICE_X6Y105         LUT5 (Prop_lut5_I0_O)        0.045    -0.253 r  my_buffer/past_signal15[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    my_buffer/past_signal15[8]_i_1_n_0
    SLICE_X6Y105         FDRE                                         r  my_buffer/past_signal15_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.867    -0.805    my_buffer/clk_out2
    SLICE_X6Y105         FDRE                                         r  my_buffer/past_signal15_reg[8]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.079    -0.472    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.121    -0.351    my_buffer/past_signal15_reg[8]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 my_height/state_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_height/height_out_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.638%)  route 0.126ns (40.362%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.604    -0.560    my_height/clk_out2
    SLICE_X3Y95          FDRE                                         r  my_height/state_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  my_height/state_signal_reg[2]/Q
                         net (fo=17, routed)          0.126    -0.293    my_height/state_signal_reg_n_0_[2]
    SLICE_X2Y95          LUT4 (Prop_lut4_I2_O)        0.045    -0.248 r  my_height/height_out_signal[11]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.248    my_height/height_out_signal[11]_i_2__0_n_0
    SLICE_X2Y95          FDRE                                         r  my_height/height_out_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.877    -0.796    my_height/clk_out2
    SLICE_X2Y95          FDRE                                         r  my_height/height_out_signal_reg[11]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.079    -0.468    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.120    -0.348    my_height/height_out_signal_reg[11]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 my_buffer/past_signal13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal14_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.596    -0.568    my_buffer/clk_out2
    SLICE_X4Y109         FDRE                                         r  my_buffer/past_signal13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  my_buffer/past_signal13_reg[2]/Q
                         net (fo=3, routed)           0.099    -0.328    my_buffer/past_signal13_reg[2]_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I0_O)        0.045    -0.283 r  my_buffer/past_signal14[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    my_buffer/past_signal14[2]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  my_buffer/past_signal14_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.866    -0.806    my_buffer/clk_out2
    SLICE_X5Y109         FDRE                                         r  my_buffer/past_signal14_reg[2]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.079    -0.476    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.092    -0.384    my_buffer/past_signal14_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          461  Failing Endpoints,  Worst Slack       -6.336ns,  Total Violation    -2460.883ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.336ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.610ns  (logic 2.155ns (32.604%)  route 4.455ns (67.396%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 29.353 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.543    35.717    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.604    29.353    my_buffer/clk_out2
    SLICE_X6Y98          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep__0/C
                         clock pessimism              0.395    29.748    
                         clock uncertainty           -0.198    29.550    
    SLICE_X6Y98          FDRE (Setup_fdre_C_CE)      -0.169    29.381    my_buffer/FSM_sequential_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         29.381    
                         arrival time                         -35.717    
  -------------------------------------------------------------------
                         slack                                 -6.336    

Slack (VIOLATED) :        -6.329ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.565ns  (logic 2.155ns (32.823%)  route 4.410ns (67.177%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.499    35.673    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X7Y95          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X7Y95          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]_rep/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X7Y95          FDRE (Setup_fdre_C_CE)      -0.205    29.344    my_buffer/FSM_sequential_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         29.344    
                         arrival time                         -35.673    
  -------------------------------------------------------------------
                         slack                                 -6.329    

Slack (VIOLATED) :        -6.296ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.569ns  (logic 2.155ns (32.807%)  route 4.414ns (67.193%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    35.676    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.676    
  -------------------------------------------------------------------
                         slack                                 -6.296    

Slack (VIOLATED) :        -6.296ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.569ns  (logic 2.155ns (32.807%)  route 4.414ns (67.193%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    35.676    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.676    
  -------------------------------------------------------------------
                         slack                                 -6.296    

Slack (VIOLATED) :        -6.296ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.569ns  (logic 2.155ns (32.807%)  route 4.414ns (67.193%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    35.676    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.676    
  -------------------------------------------------------------------
                         slack                                 -6.296    

Slack (VIOLATED) :        -6.296ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.569ns  (logic 2.155ns (32.807%)  route 4.414ns (67.193%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.522    35.050    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124    35.174 r  my_buffer/FSM_sequential_state[3]_i_1/O
                         net (fo=6, routed)           0.502    35.676    my_buffer/FSM_sequential_state[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y94          FDRE                                         r  my_buffer/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.676    
  -------------------------------------------------------------------
                         slack                                 -6.296    

Slack (VIOLATED) :        -6.281ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 2.155ns (32.879%)  route 4.399ns (67.121%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.515    35.043    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    35.167 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.495    35.662    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[2]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X6Y95          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/frame1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.662    
  -------------------------------------------------------------------
                         slack                                 -6.281    

Slack (VIOLATED) :        -6.281ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 2.155ns (32.879%)  route 4.399ns (67.121%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.515    35.043    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    35.167 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.495    35.662    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[3]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X6Y95          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/frame1_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.662    
  -------------------------------------------------------------------
                         slack                                 -6.281    

Slack (VIOLATED) :        -6.281ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 2.155ns (32.879%)  route 4.399ns (67.121%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.515    35.043    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    35.167 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.495    35.662    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[4]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X6Y95          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/frame1_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.662    
  -------------------------------------------------------------------
                         slack                                 -6.281    

Slack (VIOLATED) :        -6.281ns  (required time - arrival time)
  Source:                 uut/audio_HP_sec_1/filt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 2.155ns (32.879%)  route 4.399ns (67.121%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 29.352 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.893ns = ( 29.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       1.647    29.107    uut/audio_HP_sec_1/clk_out1
    SLICE_X12Y99         FDRE                                         r  uut/audio_HP_sec_1/filt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  uut/audio_HP_sec_1/filt_out_reg[11]/Q
                         net (fo=2, routed)           0.786    30.411    uut/audio_HP_sec_1/filt_out[11]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.124    30.535 r  uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13/O
                         net (fo=10, routed)          0.824    31.360    uut/audio_HP_sec_1/aud_pwm_OBUFT_inst_i_13_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124    31.484 r  uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80/O
                         net (fo=1, routed)           0.589    32.073    uut/audio_HP_sec_1/FSM_sequential_state[3]_i_80_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.593 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.593    uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_36_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.847 r  uut/audio_HP_sec_1/FSM_sequential_state_reg[3]_i_41/CO[0]
                         net (fo=2, routed)           0.736    33.582    my_buffer/write_frame2_i_4_2[0]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.367    33.949 r  my_buffer/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.455    34.404    AD9220/FSM_sequential_state_reg[0]_rep__0_2
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    34.528 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.515    35.043    my_buffer/FSM_sequential_state_reg[0]_rep__0_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    35.167 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.495    35.662    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         1.603    29.352    my_buffer/clk_out2
    SLICE_X6Y95          FDRE                                         r  my_buffer/frame1_addr_reg[5]/C
                         clock pessimism              0.395    29.747    
                         clock uncertainty           -0.198    29.549    
    SLICE_X6Y95          FDRE (Setup_fdre_C_CE)      -0.169    29.380    my_buffer/frame1_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         29.380    
                         arrival time                         -35.662    
  -------------------------------------------------------------------
                         slack                                 -6.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 xvga1/pixel[0]_i_10_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.377ns (50.951%)  route 0.363ns (49.049%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.574    -0.590    xvga1/clkb
    SLICE_X8Y90          FDRE                                         r  xvga1/pixel[0]_i_10_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  xvga1/pixel[0]_i_10_psbram/Q
                         net (fo=2, routed)           0.363    -0.063    xvga1/doutb[4]
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.043    -0.020 r  xvga1/pixel[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.020    xvga1/pixel[0]_i_6_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.074 r  xvga1/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.074    xvga1/pixel_reg[0]_i_2_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.150 r  xvga1/pixel_reg[0]_i_1/CO[0]
                         net (fo=4, routed)           0.000     0.150    fft_histogram/D[0]
    SLICE_X9Y91          FDRE                                         r  fft_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.845    -0.828    fft_histogram/clk_out2
    SLICE_X9Y91          FDRE                                         r  fft_histogram/pixel_reg[0]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.198    -0.073    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.091     0.018    fft_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.209ns (28.272%)  route 0.530ns (71.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.604    -0.560    AD9220/clk_out1
    SLICE_X6Y99          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.354    -0.042    my_trigger/sample_offset[3]
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.045     0.003 r  my_trigger/past_signal[3]_i_1/O
                         net (fo=1, routed)           0.176     0.179    my_buffer/past_signal_reg[3]_1
    SLICE_X4Y102         FDRE                                         r  my_buffer/past_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.868    -0.804    my_buffer/clk_out2
    SLICE_X4Y102         FDRE                                         r  my_buffer/past_signal_reg[3]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.198    -0.050    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.075     0.025    my_buffer/past_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 encoder3_sw_debounce/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            past_fast_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.567%)  route 0.618ns (81.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.598    -0.566    encoder3_sw_debounce/clk_out1
    SLICE_X0Y82          FDRE                                         r  encoder3_sw_debounce/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  encoder3_sw_debounce/clean_out_reg/Q
                         net (fo=3, routed)           0.618     0.193    encoder3_sw_db
    SLICE_X4Y83          FDRE                                         r  past_fast_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.867    -0.806    clk_65mhz
    SLICE_X4Y83          FDRE                                         r  past_fast_value_reg/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.198    -0.051    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.075     0.024    past_fast_value_reg
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.338%)  route 0.616ns (74.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X8Y100         FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.616     0.186    my_trigger/sample_offset[2]
    SLICE_X7Y102         LUT5 (Prop_lut5_I0_O)        0.045     0.231 r  my_trigger/past_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     0.231    my_buffer/past_signal_reg[2]_1
    SLICE_X7Y102         FDRE                                         r  my_buffer/past_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.868    -0.804    my_buffer/clk_out2
    SLICE_X7Y102         FDRE                                         r  my_buffer/past_signal_reg[2]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.198    -0.050    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.092     0.042    my_buffer/past_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.565%)  route 0.642ns (75.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X8Y100         FDRE                                         r  AD9220/sample_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  AD9220/sample_offset_reg[2]/Q
                         net (fo=10, routed)          0.642     0.212    my_buffer/sample_offset[2]
    SLICE_X5Y97          LUT5 (Prop_lut5_I1_O)        0.045     0.257 r  my_buffer/data_to_frame1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.257    my_buffer/data_to_frame10_in[2]
    SLICE_X5Y97          FDRE                                         r  my_buffer/data_to_frame1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.875    -0.798    my_buffer/clk_out2
    SLICE_X5Y97          FDRE                                         r  my_buffer/data_to_frame1_reg[2]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.198    -0.043    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.091     0.048    my_buffer/data_to_frame1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.209ns (24.386%)  route 0.648ns (75.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.604    -0.560    AD9220/clk_out1
    SLICE_X6Y99          FDRE                                         r  AD9220/sample_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  AD9220/sample_offset_reg[0]/Q
                         net (fo=10, routed)          0.648     0.252    my_trigger/sample_offset[0]
    SLICE_X6Y111         LUT5 (Prop_lut5_I0_O)        0.045     0.297 r  my_trigger/past_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.297    my_buffer/past_signal_reg[0]_1
    SLICE_X6Y111         FDRE                                         r  my_buffer/past_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.866    -0.807    my_buffer/clk_out2
    SLICE_X6Y111         FDRE                                         r  my_buffer/past_signal_reg[0]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.198    -0.053    
    SLICE_X6Y111         FDRE (Hold_fdre_C_D)         0.121     0.068    my_buffer/past_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.231ns (26.653%)  route 0.636ns (73.347%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X11Y102        FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=4, routed)           0.304    -0.149    uut/audio_HP_sec_1/sample_offset[6]
    SLICE_X9Y101         LUT5 (Prop_lut5_I4_O)        0.045    -0.104 r  uut/audio_HP_sec_1/past_signal[10]_i_2/O
                         net (fo=7, routed)           0.331     0.228    my_trigger/signal_to_display[6]
    SLICE_X11Y103        LUT5 (Prop_lut5_I0_O)        0.045     0.273 r  my_trigger/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     0.273    my_buffer/past_signal_reg[10]_1
    SLICE_X11Y103        FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.840    -0.833    my_buffer/clk_out2
    SLICE_X11Y103        FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.198    -0.079    
    SLICE_X11Y103        FDRE (Hold_fdre_C_D)         0.092     0.013    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.344%)  route 0.728ns (79.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.598    -0.566    AD9220/clk_out1
    SLICE_X7Y101         FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.728     0.303    my_buffer/sample_offset[1]
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.045     0.348 r  my_buffer/data_to_frame2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.348    my_buffer/data_to_frame20_in[1]
    SLICE_X6Y97          FDRE                                         r  my_buffer/data_to_frame2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.875    -0.798    my_buffer/clk_out2
    SLICE_X6Y97          FDRE                                         r  my_buffer/data_to_frame2_reg[1]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.198    -0.043    
    SLICE_X6Y97          FDRE (Hold_fdre_C_D)         0.121     0.078    my_buffer/data_to_frame2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.406%)  route 0.684ns (76.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.604    -0.560    AD9220/clk_out1
    SLICE_X6Y99          FDRE                                         r  AD9220/sample_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  AD9220/sample_offset_reg[3]/Q
                         net (fo=10, routed)          0.684     0.288    my_buffer/sample_offset[3]
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.045     0.333 r  my_buffer/data_to_frame2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.333    my_buffer/data_to_frame20_in[3]
    SLICE_X7Y97          FDRE                                         r  my_buffer/data_to_frame2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.875    -0.798    my_buffer/clk_out2
    SLICE_X7Y97          FDRE                                         r  my_buffer/data_to_frame2_reg[3]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.198    -0.043    
    SLICE_X7Y97          FDRE (Hold_fdre_C_D)         0.092     0.049    my_buffer/data_to_frame2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.231ns (24.525%)  route 0.711ns (75.475%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=12987, routed)       0.570    -0.594    AD9220/clk_out1
    SLICE_X11Y101        FDRE                                         r  AD9220/sample_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  AD9220/sample_offset_reg[11]/Q
                         net (fo=4, routed)           0.250    -0.203    uut/audio_HP_sec_1/sample_offset[7]
    SLICE_X11Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.158 r  uut/audio_HP_sec_1/past_signal[11]_i_3/O
                         net (fo=7, routed)           0.461     0.303    my_buffer/signal_to_display[7]
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.045     0.348 r  my_buffer/data_to_frame1[11]_i_2/O
                         net (fo=1, routed)           0.000     0.348    my_buffer/data_to_frame10_in[11]
    SLICE_X4Y98          FDRE                                         r  my_buffer/data_to_frame1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=629, routed)         0.875    -0.798    my_buffer/clk_out2
    SLICE_X4Y98          FDRE                                         r  my_buffer/data_to_frame1_reg[11]/C
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.198    -0.043    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.092     0.049    my_buffer/data_to_frame1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.299    





