
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 
reg clk;
initial
begin 
   {A,B} = 0;
   #40 $finish;
end 

always #5 clk = ~clk;

always @(posedge clk)
begin
{A,B} = {A,B} + 1;
end