<html><head><title>Icestorm: LD1R (post-index, 1D) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LD1R (post-index, 1D)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ld1r { v0.1d }, [x6], x8
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 60 nops): 2.000</p><p>Issues: 3.002</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 1.002</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td></tr></thead><tr><td>62005</td><td>30469</td><td>3019</td><td>1003</td><td>1014</td><td>1002</td><td>1002</td><td>1002</td><td>1000</td><td>3000</td><td>3000</td><td>7767</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29850</td><td>3003</td><td>1001</td><td>1002</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>3000</td><td>7767</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29827</td><td>3003</td><td>1001</td><td>1002</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>3000</td><td>7767</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29833</td><td>3003</td><td>1001</td><td>1002</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>3000</td><td>7767</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29877</td><td>3003</td><td>1001</td><td>1002</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>3000</td><td>7767</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29845</td><td>3003</td><td>1001</td><td>1002</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>3000</td><td>7767</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29847</td><td>3003</td><td>1001</td><td>1002</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>3000</td><td>7767</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29778</td><td>3003</td><td>1001</td><td>1002</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>3000</td><td>7767</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29803</td><td>3003</td><td>1001</td><td>1002</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>3000</td><td>7767</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29808</td><td>3003</td><td>1001</td><td>1002</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>3000</td><td>7767</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->2 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld1r { v0.1d }, [x6], x8
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0042</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60205</td><td>120151</td><td>80115</td><td>50102</td><td>20012</td><td>10001</td><td>40132</td><td>20024</td><td>10003</td><td>3199082</td><td>943572</td><td>1951434</td><td>70113</td><td>30209</td><td>10004</td><td>20007</td><td>60218</td><td>20008</td><td>20007</td><td>50001</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60204</td><td>120042</td><td>80103</td><td>50101</td><td>20002</td><td>10000</td><td>40104</td><td>20006</td><td>10003</td><td>3199175</td><td>943580</td><td>1952274</td><td>70113</td><td>30209</td><td>10004</td><td>20007</td><td>60218</td><td>20008</td><td>20007</td><td>50001</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60204</td><td>120042</td><td>80103</td><td>50101</td><td>20002</td><td>10000</td><td>40104</td><td>20006</td><td>10003</td><td>3199175</td><td>943580</td><td>1952274</td><td>70113</td><td>30209</td><td>10004</td><td>20007</td><td>60218</td><td>20008</td><td>20007</td><td>50001</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60204</td><td>120042</td><td>80103</td><td>50101</td><td>20002</td><td>10000</td><td>40104</td><td>20006</td><td>10003</td><td>3199175</td><td>943580</td><td>1952274</td><td>70113</td><td>30209</td><td>10004</td><td>20007</td><td>60278</td><td>20028</td><td>20027</td><td>50007</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60204</td><td>120055</td><td>80103</td><td>50101</td><td>20002</td><td>10000</td><td>40104</td><td>20006</td><td>10003</td><td>3199175</td><td>943580</td><td>1952274</td><td>70113</td><td>30209</td><td>10004</td><td>20007</td><td>60218</td><td>20008</td><td>20007</td><td>50001</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60204</td><td>120042</td><td>80103</td><td>50101</td><td>20002</td><td>10000</td><td>40104</td><td>20006</td><td>10003</td><td>3199175</td><td>943580</td><td>1952274</td><td>70113</td><td>30209</td><td>10004</td><td>20007</td><td>60218</td><td>20008</td><td>20007</td><td>50001</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60204</td><td>120042</td><td>80103</td><td>50101</td><td>20002</td><td>10000</td><td>40104</td><td>20006</td><td>10003</td><td>3199175</td><td>943580</td><td>1952274</td><td>70113</td><td>30209</td><td>10004</td><td>20007</td><td>60218</td><td>20008</td><td>20007</td><td>50001</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60204</td><td>120042</td><td>80103</td><td>50101</td><td>20002</td><td>10000</td><td>40104</td><td>20006</td><td>10003</td><td>3199175</td><td>943580</td><td>1952274</td><td>70113</td><td>30209</td><td>10004</td><td>20007</td><td>60218</td><td>20008</td><td>20007</td><td>50001</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60204</td><td>120042</td><td>80103</td><td>50101</td><td>20002</td><td>10000</td><td>40104</td><td>20006</td><td>10003</td><td>3199175</td><td>943580</td><td>1952274</td><td>70113</td><td>30209</td><td>10004</td><td>20007</td><td>60278</td><td>20028</td><td>20027</td><td>50007</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60204</td><td>120042</td><td>80103</td><td>50101</td><td>20002</td><td>10000</td><td>40104</td><td>20006</td><td>10003</td><td>3199175</td><td>943580</td><td>1952274</td><td>70113</td><td>30209</td><td>10004</td><td>20007</td><td>60218</td><td>20008</td><td>20007</td><td>50001</td><td>10000</td><td>10000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0040</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60025</td><td>120157</td><td>80025</td><td>50012</td><td>20012</td><td>10001</td><td>40042</td><td>20024</td><td>10000</td><td>3199140</td><td>944477</td><td>1954029</td><td>70010</td><td>30020</td><td>10000</td><td>20000</td><td>60020</td><td>20000</td><td>20000</td><td>50001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120040</td><td>80013</td><td>50011</td><td>20002</td><td>10000</td><td>40010</td><td>20000</td><td>10000</td><td>3199189</td><td>944535</td><td>1954134</td><td>70010</td><td>30020</td><td>10000</td><td>20000</td><td>60020</td><td>20000</td><td>20000</td><td>50001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120040</td><td>80013</td><td>50011</td><td>20002</td><td>10000</td><td>40010</td><td>20000</td><td>10012</td><td>3199627</td><td>944687</td><td>1954450</td><td>70082</td><td>30059</td><td>10014</td><td>20027</td><td>60020</td><td>20000</td><td>20000</td><td>50001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120040</td><td>80013</td><td>50011</td><td>20002</td><td>10000</td><td>40010</td><td>20000</td><td>10000</td><td>3199189</td><td>944535</td><td>1954134</td><td>70010</td><td>30020</td><td>10000</td><td>20000</td><td>60020</td><td>20000</td><td>20000</td><td>50001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120040</td><td>80013</td><td>50011</td><td>20002</td><td>10000</td><td>40010</td><td>20000</td><td>10000</td><td>3199189</td><td>944535</td><td>1954134</td><td>70010</td><td>30020</td><td>10000</td><td>20000</td><td>60020</td><td>20000</td><td>20000</td><td>50001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120040</td><td>80013</td><td>50011</td><td>20002</td><td>10000</td><td>40010</td><td>20000</td><td>10000</td><td>3199189</td><td>944535</td><td>1954134</td><td>70010</td><td>30020</td><td>10000</td><td>20000</td><td>60020</td><td>20000</td><td>20000</td><td>50001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120040</td><td>80013</td><td>50011</td><td>20002</td><td>10000</td><td>40010</td><td>20000</td><td>10000</td><td>3199189</td><td>944535</td><td>1954134</td><td>70010</td><td>30020</td><td>10000</td><td>20000</td><td>60020</td><td>20000</td><td>20000</td><td>50001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120040</td><td>80013</td><td>50011</td><td>20002</td><td>10000</td><td>40010</td><td>20000</td><td>10012</td><td>3199627</td><td>944687</td><td>1954450</td><td>70082</td><td>30059</td><td>10014</td><td>20027</td><td>60020</td><td>20000</td><td>20000</td><td>50001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120040</td><td>80013</td><td>50011</td><td>20002</td><td>10000</td><td>40010</td><td>20000</td><td>10000</td><td>3199189</td><td>944535</td><td>1954134</td><td>70010</td><td>30020</td><td>10000</td><td>20000</td><td>60020</td><td>20000</td><td>20000</td><td>50001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120040</td><td>80013</td><td>50011</td><td>20002</td><td>10000</td><td>40010</td><td>20000</td><td>10000</td><td>3199189</td><td>944535</td><td>1954134</td><td>70010</td><td>30020</td><td>10000</td><td>20000</td><td>60020</td><td>20000</td><td>20000</td><td>50001</td><td>10000</td><td>10000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ld1r { v0.1d }, [x6], x8
  ld1r { v0.1d }, [x6], x8
  ld1r { v0.1d }, [x6], x8
  ld1r { v0.1d }, [x6], x8
  ld1r { v0.1d }, [x6], x8
  ld1r { v0.1d }, [x6], x8
  ld1r { v0.1d }, [x6], x8
  ld1r { v0.1d }, [x6], x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0005</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160205</td><td>80138</td><td>240283</td><td>80131</td><td>80122</td><td>80030</td><td>80139</td><td>80035</td><td>80008</td><td>1399671</td><td>1359473</td><td>1799675</td><td>240126</td><td>200</td><td>80009</td><td>80009</td><td>200</td><td>160014</td><td>80007</td><td>80001</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80042</td><td>240127</td><td>80101</td><td>80026</td><td>80000</td><td>80107</td><td>80007</td><td>80006</td><td>1399804</td><td>1359600</td><td>1799803</td><td>240118</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>80006</td><td>80001</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80042</td><td>240127</td><td>80101</td><td>80026</td><td>80000</td><td>80106</td><td>80006</td><td>80006</td><td>1399804</td><td>1359600</td><td>1799803</td><td>240118</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>80006</td><td>80001</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80042</td><td>240127</td><td>80101</td><td>80026</td><td>80000</td><td>80106</td><td>80006</td><td>80006</td><td>1399421</td><td>1359322</td><td>1799746</td><td>240118</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>80006</td><td>80001</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80042</td><td>240127</td><td>80101</td><td>80026</td><td>80000</td><td>80106</td><td>80006</td><td>80006</td><td>1399804</td><td>1359600</td><td>1799803</td><td>240118</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>80006</td><td>80001</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80042</td><td>240127</td><td>80101</td><td>80026</td><td>80000</td><td>80106</td><td>80006</td><td>80006</td><td>1399804</td><td>1359600</td><td>1799803</td><td>240118</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>80006</td><td>80001</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80042</td><td>240127</td><td>80101</td><td>80026</td><td>80000</td><td>80106</td><td>80006</td><td>80006</td><td>1399804</td><td>1359600</td><td>1799803</td><td>240118</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>80006</td><td>80001</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80042</td><td>240127</td><td>80101</td><td>80026</td><td>80000</td><td>80108</td><td>80008</td><td>80006</td><td>1399804</td><td>1359600</td><td>1799803</td><td>240118</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>80006</td><td>80001</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80042</td><td>240127</td><td>80101</td><td>80026</td><td>80000</td><td>80106</td><td>80006</td><td>80006</td><td>1399804</td><td>1359600</td><td>1799803</td><td>240118</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>80006</td><td>80001</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160205</td><td>80103</td><td>240217</td><td>80131</td><td>80056</td><td>80030</td><td>80136</td><td>80036</td><td>80006</td><td>1399804</td><td>1359600</td><td>1799803</td><td>240118</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>80006</td><td>80001</td><td>80000</td><td>80000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0005</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160025</td><td>80144</td><td>240193</td><td>80041</td><td>80122</td><td>80030</td><td>80046</td><td>80032</td><td>80007</td><td>1399480</td><td>1359507</td><td>1799572</td><td>240031</td><td>20</td><td>80007</td><td>80007</td><td>20</td><td>160000</td><td>80000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80036</td><td>240023</td><td>80011</td><td>80012</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>1399596</td><td>1359615</td><td>1799675</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>80000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80036</td><td>240023</td><td>80011</td><td>80012</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>1399596</td><td>1359615</td><td>1799675</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>80000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80036</td><td>240023</td><td>80011</td><td>80012</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>1399596</td><td>1359615</td><td>1799675</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>80000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80036</td><td>240023</td><td>80011</td><td>80012</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>1399596</td><td>1359615</td><td>1799675</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>80000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80036</td><td>240023</td><td>80011</td><td>80012</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>1399596</td><td>1359615</td><td>1799675</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160072</td><td>80036</td><td>80031</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80036</td><td>240023</td><td>80011</td><td>80012</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>1399596</td><td>1359615</td><td>1799675</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>80000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80036</td><td>240023</td><td>80011</td><td>80012</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>1399596</td><td>1359615</td><td>1799675</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>80000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80036</td><td>240023</td><td>80011</td><td>80012</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>1399596</td><td>1359615</td><td>1799675</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>80000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80036</td><td>240023</td><td>80011</td><td>80012</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>1399596</td><td>1359615</td><td>1799675</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>80000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr></table></div></div></div></div></body></html>