
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf2_dot_product'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_3_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
root of   4 design levels: td_fused_top_tdf2_dot_product
Automatically selected td_fused_top_tdf2_dot_product as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf2_dot_product
Used module:     \td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.

2.4. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf2_dot_product
Used module:     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule

2.5. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf2_dot_product
Used module:     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Removed 1 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:503$20'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1352$416 in module FPMult_16.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:976$334 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:968$328 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:960$322 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:952$316 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:944$310 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:936$304 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:928$298 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:920$292 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:912$286 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:904$280 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:896$276 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:888$270 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:880$266 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:872$260 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:864$256 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:856$250 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:848$246 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:840$240 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:832$236 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:824$230 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:816$226 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:808$220 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:800$216 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:792$210 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:784$206 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:776$200 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:768$194 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:760$192 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:752$184 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:744$176 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:736$158 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:728$154 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:720$152 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:712$150 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:621$108 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:613$94 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:605$80 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:597$66 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:589$52 in module td_fused_top_tdf2_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:577$43 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:567$40 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:557$37 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:547$34 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:537$31 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:527$28 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:517$25 in module td_fused_top_tdf2_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:503$20 in module td_fused_top_tdf2_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:491$7 in module td_fused_top_tdf2_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:479$3 in module td_fused_top_tdf2_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:471$1 in module td_fused_top_tdf2_dot_product.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 52 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:0$410'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0
  Set init value: \ap_enable_reg_pp0_iter8 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1352$416'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1262$415'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1241$449'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1237$448'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1230$447'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:0$410'.
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1029$376'.
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:976$334'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:968$328'.
     1/1: $1\weight_vecs_3_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:960$322'.
     1/1: $1\weight_vecs_3_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:952$316'.
     1/1: $1\weight_vecs_2_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:944$310'.
     1/1: $1\weight_vecs_2_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:936$304'.
     1/1: $1\weight_vecs_1_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:928$298'.
     1/1: $1\weight_vecs_1_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:920$292'.
     1/1: $1\weight_vecs_0_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:912$286'.
     1/1: $1\weight_vecs_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:904$280'.
     1/1: $1\products_3_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:896$276'.
     1/1: $1\products_3_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:888$270'.
     1/1: $1\products_3_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:880$266'.
     1/1: $1\products_3_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:872$260'.
     1/1: $1\products_2_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:864$256'.
     1/1: $1\products_2_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:856$250'.
     1/1: $1\products_2_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:848$246'.
     1/1: $1\products_2_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:840$240'.
     1/1: $1\products_1_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:832$236'.
     1/1: $1\products_1_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:824$230'.
     1/1: $1\products_1_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:816$226'.
     1/1: $1\products_1_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:808$220'.
     1/1: $1\products_0_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:800$216'.
     1/1: $1\products_0_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:792$210'.
     1/1: $1\products_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:784$206'.
     1/1: $1\products_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:776$200'.
     1/1: $1\ifmap_vec_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:768$194'.
     1/1: $1\ifmap_vec_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:760$192'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:752$184'.
     1/1: $1\ap_phi_mux_jj_phi_fu_371_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:744$176'.
     1/1: $1\ap_phi_mux_ii_phi_fu_349_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:736$158'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:728$154'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:720$152'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:712$150'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:705$142'.
     1/2: $0\select_ln148_13_reg_739[1:0]
     2/2: $0\select_ln147_19_reg_734[1:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:692$138'.
     1/8: $0\mul27_1_3_reg_917[15:0]
     2/8: $0\mul27_1_2_reg_912[15:0]
     3/8: $0\mul27_1_1_reg_907[15:0]
     4/8: $0\mul27_1_reg_902[15:0]
     5/8: $0\mul_3_reg_897[15:0]
     6/8: $0\mul_2_reg_892[15:0]
     7/8: $0\mul_1_reg_887[15:0]
     8/8: $0\mul_reg_882[15:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:677$134'.
     1/10: $0\weight_vecs_3_1_load_reg_877[15:0]
     2/10: $0\weight_vecs_2_1_load_reg_872[15:0]
     3/10: $0\weight_vecs_1_1_load_reg_867[15:0]
     4/10: $0\weight_vecs_0_1_load_reg_862[15:0]
     5/10: $0\ifmap_vec_1_load_reg_854[15:0]
     6/10: $0\weight_vecs_3_0_load_reg_849[15:0]
     7/10: $0\weight_vecs_2_0_load_reg_844[15:0]
     8/10: $0\weight_vecs_1_0_load_reg_839[15:0]
     9/10: $0\weight_vecs_0_0_load_reg_834[15:0]
    10/10: $0\ifmap_vec_0_load_reg_826[15:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
     1/24: $0\tmp_s_reg_761_pp0_iter7_reg[2:0]
     2/24: $0\tmp_s_reg_761_pp0_iter6_reg[2:0]
     3/24: $0\tmp_s_reg_761_pp0_iter5_reg[2:0]
     4/24: $0\tmp_s_reg_761_pp0_iter4_reg[2:0]
     5/24: $0\tmp_s_reg_761_pp0_iter3_reg[2:0]
     6/24: $0\tmp_s_reg_761_pp0_iter2_reg[2:0]
     7/24: $0\newIndex_reg_755_pp0_iter7_reg[2:0]
     8/24: $0\newIndex_reg_755_pp0_iter6_reg[2:0]
     9/24: $0\newIndex_reg_755_pp0_iter5_reg[2:0]
    10/24: $0\newIndex_reg_755_pp0_iter4_reg[2:0]
    11/24: $0\newIndex_reg_755_pp0_iter3_reg[2:0]
    12/24: $0\newIndex_reg_755_pp0_iter2_reg[2:0]
    13/24: $0\select_ln148_14_reg_749_pp0_iter7_reg[3:0]
    14/24: $0\select_ln148_14_reg_749_pp0_iter6_reg[3:0]
    15/24: $0\select_ln148_14_reg_749_pp0_iter5_reg[3:0]
    16/24: $0\select_ln148_14_reg_749_pp0_iter4_reg[3:0]
    17/24: $0\select_ln148_14_reg_749_pp0_iter3_reg[3:0]
    18/24: $0\select_ln148_14_reg_749_pp0_iter2_reg[3:0]
    19/24: $0\icmp_ln147_reg_730_pp0_iter7_reg[0:0]
    20/24: $0\icmp_ln147_reg_730_pp0_iter6_reg[0:0]
    21/24: $0\icmp_ln147_reg_730_pp0_iter5_reg[0:0]
    22/24: $0\icmp_ln147_reg_730_pp0_iter4_reg[0:0]
    23/24: $0\icmp_ln147_reg_730_pp0_iter3_reg[0:0]
    24/24: $0\icmp_ln147_reg_730_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:638$128'.
     1/5: $0\tmp_s_reg_761_pp0_iter1_reg[2:0]
     2/5: $0\newIndex_reg_755_pp0_iter1_reg[2:0]
     3/5: $0\select_ln148_14_reg_749_pp0_iter1_reg[3:0]
     4/5: $0\icmp_ln147_reg_730_pp0_iter1_reg[0:0]
     5/5: $0\icmp_ln147_reg_730[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:629$122'.
     1/4: $0\tmp_s_reg_761[2:0]
     2/4: $0\newIndex_reg_755[2:0]
     3/4: $0\select_ln148_14_reg_749[3:0]
     4/4: $0\empty_127_reg_744[5:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:621$108'.
     1/1: $0\jj_reg_367[1:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:613$94'.
     1/1: $0\indvar_flatten_reg_356[5:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:605$80'.
     1/1: $0\indvar_flatten17_reg_334[6:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:597$66'.
     1/1: $0\ii_reg_345[1:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:589$52'.
     1/1: $0\ic_reg_378[4:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:577$43'.
     1/1: $0\ap_enable_reg_pp0_iter8[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:567$40'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:557$37'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:547$34'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:537$31'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:527$28'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:517$25'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:503$20'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:491$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:479$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:471$1'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1352$416'.
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1352$416'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1352$416'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1352$416'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1352$416'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_block_state1' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1029$376'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:976$334'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_3_1_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:968$328'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_3_0_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:960$322'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_2_1_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:952$316'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_2_0_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:944$310'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_1_1_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:936$304'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_1_0_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:928$298'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_0_1_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:920$292'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_0_0_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:912$286'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_3_1_we0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:904$280'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_3_1_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:896$276'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_3_0_we0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:888$270'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_3_0_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:880$266'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_2_1_we0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:872$260'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_2_1_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:864$256'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_2_0_we0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:856$250'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_2_0_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:848$246'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_1_1_we0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:840$240'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_1_1_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:832$236'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_1_0_we0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:824$230'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_1_0_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:816$226'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_0_1_we0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:808$220'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_0_1_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:800$216'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_0_0_we0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:792$210'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\products_0_0_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:784$206'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ifmap_vec_1_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:776$200'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ifmap_vec_0_ce0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:768$194'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_ready' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:760$192'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_phi_mux_jj_phi_fu_371_p4' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:752$184'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_phi_mux_ii_phi_fu_349_p4' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:744$176'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:736$158'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_idle' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:728$154'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_done' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:720$152'.
No latch inferred for signal `\td_fused_top_tdf2_dot_product.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:712$150'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1262$415'.
  created $dff cell `$procdff$803' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1262$415'.
  created $dff cell `$procdff$804' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1262$415'.
  created $dff cell `$procdff$805' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1241$449'.
  created $dff cell `$procdff$806' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1237$448'.
  created $dff cell `$procdff$807' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1230$447'.
  created $dff cell `$procdff$808' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1230$447'.
  created $dff cell `$procdff$809' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln147_19_reg_734' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:705$142'.
  created $dff cell `$procdff$810' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_13_reg_739' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:705$142'.
  created $dff cell `$procdff$811' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\mul_reg_882' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:692$138'.
  created $dff cell `$procdff$812' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\mul_1_reg_887' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:692$138'.
  created $dff cell `$procdff$813' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\mul_2_reg_892' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:692$138'.
  created $dff cell `$procdff$814' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\mul_3_reg_897' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:692$138'.
  created $dff cell `$procdff$815' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\mul27_1_reg_902' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:692$138'.
  created $dff cell `$procdff$816' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\mul27_1_1_reg_907' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:692$138'.
  created $dff cell `$procdff$817' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\mul27_1_2_reg_912' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:692$138'.
  created $dff cell `$procdff$818' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\mul27_1_3_reg_917' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:692$138'.
  created $dff cell `$procdff$819' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ifmap_vec_0_load_reg_826' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:677$134'.
  created $dff cell `$procdff$820' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_0_0_load_reg_834' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:677$134'.
  created $dff cell `$procdff$821' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_1_0_load_reg_839' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:677$134'.
  created $dff cell `$procdff$822' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_2_0_load_reg_844' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:677$134'.
  created $dff cell `$procdff$823' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_3_0_load_reg_849' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:677$134'.
  created $dff cell `$procdff$824' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ifmap_vec_1_load_reg_854' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:677$134'.
  created $dff cell `$procdff$825' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_0_1_load_reg_862' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:677$134'.
  created $dff cell `$procdff$826' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_1_1_load_reg_867' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:677$134'.
  created $dff cell `$procdff$827' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_2_1_load_reg_872' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:677$134'.
  created $dff cell `$procdff$828' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\weight_vecs_3_1_load_reg_877' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:677$134'.
  created $dff cell `$procdff$829' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_730_pp0_iter2_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$830' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_730_pp0_iter3_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$831' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_730_pp0_iter4_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$832' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_730_pp0_iter5_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$833' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_730_pp0_iter6_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$834' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_730_pp0_iter7_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$835' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_749_pp0_iter2_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$836' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_749_pp0_iter3_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$837' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_749_pp0_iter4_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$838' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_749_pp0_iter5_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$839' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_749_pp0_iter6_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$840' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_749_pp0_iter7_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$841' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\newIndex_reg_755_pp0_iter2_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$842' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\newIndex_reg_755_pp0_iter3_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$843' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\newIndex_reg_755_pp0_iter4_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$844' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\newIndex_reg_755_pp0_iter5_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$845' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\newIndex_reg_755_pp0_iter6_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$846' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\newIndex_reg_755_pp0_iter7_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$847' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\tmp_s_reg_761_pp0_iter2_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$848' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\tmp_s_reg_761_pp0_iter3_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$849' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\tmp_s_reg_761_pp0_iter4_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$850' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\tmp_s_reg_761_pp0_iter5_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$851' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\tmp_s_reg_761_pp0_iter6_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$852' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\tmp_s_reg_761_pp0_iter7_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
  created $dff cell `$procdff$853' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_730' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:638$128'.
  created $dff cell `$procdff$854' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\icmp_ln147_reg_730_pp0_iter1_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:638$128'.
  created $dff cell `$procdff$855' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_749_pp0_iter1_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:638$128'.
  created $dff cell `$procdff$856' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\newIndex_reg_755_pp0_iter1_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:638$128'.
  created $dff cell `$procdff$857' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\tmp_s_reg_761_pp0_iter1_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:638$128'.
  created $dff cell `$procdff$858' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\empty_127_reg_744' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:629$122'.
  created $dff cell `$procdff$859' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\select_ln148_14_reg_749' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:629$122'.
  created $dff cell `$procdff$860' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\newIndex_reg_755' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:629$122'.
  created $dff cell `$procdff$861' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\tmp_s_reg_761' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:629$122'.
  created $dff cell `$procdff$862' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\jj_reg_367' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:621$108'.
  created $dff cell `$procdff$863' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\indvar_flatten_reg_356' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:613$94'.
  created $dff cell `$procdff$864' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\indvar_flatten17_reg_334' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:605$80'.
  created $dff cell `$procdff$865' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ii_reg_345' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:597$66'.
  created $dff cell `$procdff$866' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ic_reg_378' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:589$52'.
  created $dff cell `$procdff$867' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter8' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:577$43'.
  created $dff cell `$procdff$868' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:567$40'.
  created $dff cell `$procdff$869' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:557$37'.
  created $dff cell `$procdff$870' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:547$34'.
  created $dff cell `$procdff$871' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:537$31'.
  created $dff cell `$procdff$872' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:527$28'.
  created $dff cell `$procdff$873' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:517$25'.
  created $dff cell `$procdff$874' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:503$20'.
  created $dff cell `$procdff$875' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:491$7'.
  created $dff cell `$procdff$876' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_done_reg' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:479$3'.
  created $dff cell `$procdff$877' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:471$1'.
  created $dff cell `$procdff$878' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1352$416'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1352$416'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1262$415'.
Removing empty process `td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1262$415'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1241$449'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1241$449'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1237$448'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1230$447'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1230$447'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:0$410'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1029$376'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:976$334'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:976$334'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:968$328'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:968$328'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:960$322'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:960$322'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:952$316'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:952$316'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:944$310'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:944$310'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:936$304'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:936$304'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:928$298'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:928$298'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:920$292'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:920$292'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:912$286'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:912$286'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:904$280'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:904$280'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:896$276'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:896$276'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:888$270'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:888$270'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:880$266'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:880$266'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:872$260'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:872$260'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:864$256'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:864$256'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:856$250'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:856$250'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:848$246'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:848$246'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:840$240'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:840$240'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:832$236'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:832$236'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:824$230'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:824$230'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:816$226'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:816$226'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:808$220'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:808$220'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:800$216'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:800$216'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:792$210'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:792$210'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:784$206'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:784$206'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:776$200'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:776$200'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:768$194'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:768$194'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:760$192'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:760$192'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:752$184'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:752$184'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:744$176'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:744$176'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:736$158'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:736$158'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:728$154'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:728$154'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:720$152'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:720$152'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:712$150'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:712$150'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:705$142'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:705$142'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:692$138'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:692$138'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:677$134'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:677$134'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:648$132'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:638$128'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:638$128'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:629$122'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:629$122'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:621$108'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:621$108'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:613$94'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:613$94'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:605$80'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:605$80'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:597$66'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:597$66'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:589$52'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:589$52'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:577$43'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:577$43'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:567$40'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:567$40'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:557$37'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:557$37'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:547$34'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:547$34'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:537$31'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:537$31'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:527$28'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:527$28'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:517$25'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:517$25'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:503$20'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:503$20'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:491$7'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:491$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:479$3'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:479$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:471$1'.
Removing empty process `td_fused_top_tdf2_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:471$1'.
Cleaned up 82 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_tdf2_dot_product.
<suppressed ~348 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_tdf2_dot_product.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `\td_fused_top_tdf2_dot_product'.
<suppressed ~255 debug messages>
Removed a total of 88 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1437$418: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1437$418: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf2_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$486.
    dead port 2/2 on $mux $procmux$493.
    dead port 1/2 on $mux $procmux$738.
    dead port 2/2 on $mux $procmux$738.
    dead port 1/2 on $mux $procmux$484.
    dead port 2/2 on $mux $procmux$501.
Removed 6 multiplexer ports.
<suppressed ~101 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module \td_fused_top_tdf2_dot_product.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf2_dot_product'.
<suppressed ~72 debug messages>
Removed a total of 25 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$803 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$804 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$805 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$809 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$808 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding SRST signal on $procdff$878 ($dff) from module td_fused_top_tdf2_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$877 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$792_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$876 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$784_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$894 ($sdff) from module td_fused_top_tdf2_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$875 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$779_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$874 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$771_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$872 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$761_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding SRST signal on $procdff$871 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$756_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding EN signal on $procdff$813 ($dff) from module td_fused_top_tdf2_dot_product (D = \grp_fu_393_p2, Q = \mul_1_reg_887).
Adding SRST signal on $procdff$870 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$751_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$869 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$746_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding SRST signal on $procdff$868 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$741_Y, Q = \ap_enable_reg_pp0_iter8, rval = 1'0).
Adding EN signal on $procdff$867 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$736_Y, Q = \ic_reg_378).
Adding EN signal on $procdff$866 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$731_Y, Q = \ii_reg_345).
Adding EN signal on $procdff$865 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$726_Y, Q = \indvar_flatten17_reg_334).
Adding EN signal on $procdff$864 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$721_Y, Q = \indvar_flatten_reg_356).
Adding EN signal on $procdff$863 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$716_Y, Q = \jj_reg_367).
Adding EN signal on $procdff$862 ($dff) from module td_fused_top_tdf2_dot_product (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1071$388_Y [3:1], Q = \tmp_s_reg_761).
Adding EN signal on $procdff$861 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1125$406_Y [3:1], Q = \newIndex_reg_755).
Adding EN signal on $procdff$860 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1119$402_Y, Q = \select_ln148_14_reg_749).
Adding EN signal on $procdff$859 ($dff) from module td_fused_top_tdf2_dot_product (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1055$382_Y, Q = \empty_127_reg_744).
Adding EN signal on $procdff$858 ($dff) from module td_fused_top_tdf2_dot_product (D = \tmp_s_reg_761, Q = \tmp_s_reg_761_pp0_iter1_reg).
Adding EN signal on $procdff$857 ($dff) from module td_fused_top_tdf2_dot_product (D = \newIndex_reg_755, Q = \newIndex_reg_755_pp0_iter1_reg).
Adding EN signal on $procdff$856 ($dff) from module td_fused_top_tdf2_dot_product (D = \select_ln148_14_reg_749, Q = \select_ln148_14_reg_749_pp0_iter1_reg).
Adding EN signal on $procdff$855 ($dff) from module td_fused_top_tdf2_dot_product (D = \icmp_ln147_reg_730, Q = \icmp_ln147_reg_730_pp0_iter1_reg).
Adding EN signal on $procdff$854 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1057$384_Y, Q = \icmp_ln147_reg_730).
Adding EN signal on $procdff$812 ($dff) from module td_fused_top_tdf2_dot_product (D = \grp_fu_389_p2, Q = \mul_reg_882).
Adding EN signal on $procdff$811 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1117$400_Y, Q = \select_ln148_13_reg_739).
Adding EN signal on $procdff$810 ($dff) from module td_fused_top_tdf2_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v:1107$392_Y, Q = \select_ln147_19_reg_734).
Adding SRST signal on $procdff$873 ($dff) from module td_fused_top_tdf2_dot_product (D = $procmux$766_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding EN signal on $procdff$829 ($dff) from module td_fused_top_tdf2_dot_product (D = \weight_vecs_3_1_q0, Q = \weight_vecs_3_1_load_reg_877).
Adding EN signal on $procdff$828 ($dff) from module td_fused_top_tdf2_dot_product (D = \weight_vecs_2_1_q0, Q = \weight_vecs_2_1_load_reg_872).
Adding EN signal on $procdff$827 ($dff) from module td_fused_top_tdf2_dot_product (D = \weight_vecs_1_1_q0, Q = \weight_vecs_1_1_load_reg_867).
Adding EN signal on $procdff$826 ($dff) from module td_fused_top_tdf2_dot_product (D = \weight_vecs_0_1_q0, Q = \weight_vecs_0_1_load_reg_862).
Adding EN signal on $procdff$825 ($dff) from module td_fused_top_tdf2_dot_product (D = \ifmap_vec_1_q0, Q = \ifmap_vec_1_load_reg_854).
Adding EN signal on $procdff$824 ($dff) from module td_fused_top_tdf2_dot_product (D = \weight_vecs_3_0_q0, Q = \weight_vecs_3_0_load_reg_849).
Adding EN signal on $procdff$823 ($dff) from module td_fused_top_tdf2_dot_product (D = \weight_vecs_2_0_q0, Q = \weight_vecs_2_0_load_reg_844).
Adding EN signal on $procdff$822 ($dff) from module td_fused_top_tdf2_dot_product (D = \weight_vecs_1_0_q0, Q = \weight_vecs_1_0_load_reg_839).
Adding EN signal on $procdff$821 ($dff) from module td_fused_top_tdf2_dot_product (D = \weight_vecs_0_0_q0, Q = \weight_vecs_0_0_load_reg_834).
Adding EN signal on $procdff$820 ($dff) from module td_fused_top_tdf2_dot_product (D = \ifmap_vec_0_q0, Q = \ifmap_vec_0_load_reg_826).
Adding EN signal on $procdff$819 ($dff) from module td_fused_top_tdf2_dot_product (D = \grp_fu_417_p2, Q = \mul27_1_3_reg_917).
Adding EN signal on $procdff$818 ($dff) from module td_fused_top_tdf2_dot_product (D = \grp_fu_413_p2, Q = \mul27_1_2_reg_912).
Adding EN signal on $procdff$817 ($dff) from module td_fused_top_tdf2_dot_product (D = \grp_fu_409_p2, Q = \mul27_1_1_reg_907).
Adding EN signal on $procdff$816 ($dff) from module td_fused_top_tdf2_dot_product (D = \grp_fu_405_p2, Q = \mul27_1_reg_902).
Adding EN signal on $procdff$815 ($dff) from module td_fused_top_tdf2_dot_product (D = \grp_fu_401_p2, Q = \mul_3_reg_897).
Adding EN signal on $procdff$814 ($dff) from module td_fused_top_tdf2_dot_product (D = \grp_fu_397_p2, Q = \mul_2_reg_892).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_tdf2_dot_product..
Removed 67 unused cells and 786 unused wires.
<suppressed ~79 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_tdf2_dot_product.
<suppressed ~5 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_tdf2_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_tdf2_dot_product.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_tdf2_dot_product'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_tdf2_dot_product..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_tdf2_dot_product.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_tdf2_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_tdf2_dot_product.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_tdf2_dot_product'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_tdf2_dot_product..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_tdf2_dot_product.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_tdf2_dot_product ===

   Number of wires:                255
   Number of wire bits:           1465
   Number of public wires:         210
   Number of public wire bits:    1381
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                158
     $add                           36
     $and                           12
     $dff                           66
     $dffe                         342
     $eq                            22
     $mux                           99
     $not                           11
     $or                             7
     $pmux                           3
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                          12
     $sdffe                          1
     $sub                           13

=== design hierarchy ===

   td_fused_top_tdf2_dot_product      1
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
       td_fused_top_ap_hmul_3_max_dsp_16      0
         FPMult_16                   0
           FPMult_ExecuteModule      0
           FPMult_NormalizeModule      0
           FPMult_PrepModule         0
           FPMult_RoundModule        0

   Number of wires:                255
   Number of wire bits:           1465
   Number of public wires:         210
   Number of public wire bits:    1381
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                158
     $add                           36
     $and                           12
     $dff                           66
     $dffe                         342
     $eq                            22
     $mux                           99
     $not                           11
     $or                             7
     $pmux                           3
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                          12
     $sdffe                          1
     $sub                           13

End of script. Logfile hash: e3f620850d, CPU: user 0.26s system 0.00s, MEM: 18.64 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 5x opt_expr (0 sec), 22% 2x read_verilog (0 sec), ...
