// Always ACC = NUM processors as there is some logic inside memfetch etc that might break


// set automatically
g_NUM_PROCESSORS: 8
g_PROCS_PER_CHIP: 8

g_NUM_ACCS: 8
g_ACCS_PER_CHIP: 8
// Baseline number where accelerator index starts. 0--g_PROC_NUM_ACC-1 is processors. 
g_PROC_NUM_ACC: 2


g_NUM_L2_BANKS: 4
g_NUM_L2T_BANKS: 4
g_NUM_MEMORIES: 4


L1_CACHE_ASSOC: 8
L1_CACHE_NUM_SETS_BITS: 8
L2_CACHE_ASSOC: 16
L2_CACHE_NUM_SETS_BITS: 13


// L1T 2 way, 2 sets L2T 8 way, 256 sets (64KB)
L1T_CACHE_ASSOC: 2
L1T_CACHE_NUM_SETS_BITS: 1
L2T_CACHE_ASSOC: 8
L2T_CACHE_NUM_SETS_BITS: 8



L1_to_L2_MSG_LATENCY: 2
L2_to_L1_MSG_LATENCY: 2
L2T_to_L1T_DATA_LATENCY: 4
L1_to_L2_DATA_LATENCY: 2
L2_to_L1_DATA_LATENCY: 8
MEM_to_L2_MSG_LATENCY: 200
MEM_to_L2_DATA_LATENCY: 200



g_NETWORK_TOPOLOGY: ACC_NETWORK
g_CACHE_DESIGN: FUSION  // specifies file prefix for FILE_SPECIFIED topology

g_DATA_BLOCK_BYTES:32
// Needs to be same as block size. Could be slightly bigger to accomodate fields
g_DATA_MESSAGE_SIZE: 32

NUMBER_OF_VIRTUAL_NETWORKS: 8

g_YAO_DRIVER: 2

// Fixed lease set low to ensure L1T acts as a one entry buffer and almost all accesses are routed to L2T
CL_FIXED_LEASE: 1g_DMA_PROC:1
g_FLIT_SIZE:8
g_GMEM_SKIP_L1D: false
WRITES_STALL_AT_MSHR: true
