# FPGA with Xilinx Vitis HLS 2020.2
# -1- FPGA Tutorial with HLS

Undergraduate internship Dec. 2020 ~ Feb. 2021  
[Accelerated Computing Systems Lab](http://acsys.yonsei.ac.kr/) affiliated with CS, Yonsei University, South Korea.  
Device: xc7z020clg484-1  

[Lab05 Hello World with Vitis and Vivado](/Lab05%20Hello%20World%20with%20Vitis%20and%20Vivado.md)  
[Lab06 Working with HLS](/Lab06%20Working%20with%20HLS.md)  
[Lab08 Matrix Multiplier Design](/Lab08%20Matrix%20Multiplier%20Design.md)  
[Lab08 srcs](/Lab08%20srcs)  
[Troubleshootings](/Troubleshootings.md)  

---

### (Next) -2- FPGA AXI and VHDL

[https://github.com/hajin-kim/FPGA_AXI_and_VHDL](https://github.com/hajin-kim/FPGA_AXI_and_VHDL)  

### (Next) -3- FPGA Tiny CPU

[https://github.com/hajin-kim/FPGA_Tiny_CPU](https://github.com/hajin-kim/FPGA_Tiny_CPU)  
