// Seed: 1214162344
`define pp_6 0
`timescale 1 ps / 1ps `timescale 1ps / 1 ps `timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  supply1 id_6;
  assign id_2 = id_2;
  always @(negedge id_2 or negedge 1) begin
    assume #1  ((1)) SystemTFIdentifier(id_3, id_6[1'b0^1'b0]);
    else SystemTFIdentifier(id_3, id_6);
  end
endmodule
`default_nettype module_0
