@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO106 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":88:14:88:20|Found ROM .delname. (in view: work.memROM(behavioral)) with 32 words by 1 bit.
@N: MO106 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":88:14:88:20|Found ROM .delname. (in view: work.memROM(behavioral)) with 32 words by 6 bits.
@N: MO106 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":87:14:87:20|Found ROM .delname. (in view: work.memROM(behavioral)) with 32 words by 1 bit.
@N: MO106 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":87:14:87:20|Found ROM .delname. (in view: work.memROM(behavioral)) with 32 words by 6 bits.
@N: MO106 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":86:14:86:20|Found ROM .delname. (in view: work.memROM(behavioral)) with 32 words by 1 bit.
@N: MO106 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":86:14:86:20|Found ROM .delname. (in view: work.memROM(behavioral)) with 32 words by 6 bits.
@N: MO106 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":85:14:85:20|Found ROM .delname. (in view: work.memROM(behavioral)) with 32 words by 1 bit.
@N: MO106 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":85:14:85:20|Found ROM .delname. (in view: work.memROM(behavioral)) with 32 words by 6 bits.
@N: FX493 |Applying initial value "000000" on instance disp4[5:0].
@N: FX493 |Applying initial value "000000" on instance disp3[5:0].
@N: FX493 |Applying initial value "000000" on instance disp2[5:0].
@N: FX493 |Applying initial value "000000" on instance disp1[5:0].
@N: FX493 |Applying initial value "0001" on instance m[3:0].
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MT611 :|Automatically generated clock memROM|clk_low_derived_clock is not used and is being removed
@N: FX1056 |Writing EDF file: C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\impl1\Practica8DSD_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
